
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//swapon_clang_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004024d0 <.init>:
  4024d0:	stp	x29, x30, [sp, #-16]!
  4024d4:	mov	x29, sp
  4024d8:	bl	402c50 <ferror@plt+0x60>
  4024dc:	ldp	x29, x30, [sp], #16
  4024e0:	ret

Disassembly of section .plt:

00000000004024f0 <mnt_table_set_parser_errcb@plt-0x20>:
  4024f0:	stp	x16, x30, [sp, #-16]!
  4024f4:	adrp	x16, 418000 <ferror@plt+0x15410>
  4024f8:	ldr	x17, [x16, #4088]
  4024fc:	add	x16, x16, #0xff8
  402500:	br	x17
  402504:	nop
  402508:	nop
  40250c:	nop

0000000000402510 <mnt_table_set_parser_errcb@plt>:
  402510:	adrp	x16, 419000 <ferror@plt+0x16410>
  402514:	ldr	x17, [x16]
  402518:	add	x16, x16, #0x0
  40251c:	br	x17

0000000000402520 <memcpy@plt>:
  402520:	adrp	x16, 419000 <ferror@plt+0x16410>
  402524:	ldr	x17, [x16, #8]
  402528:	add	x16, x16, #0x8
  40252c:	br	x17

0000000000402530 <mnt_fs_get_source@plt>:
  402530:	adrp	x16, 419000 <ferror@plt+0x16410>
  402534:	ldr	x17, [x16, #16]
  402538:	add	x16, x16, #0x10
  40253c:	br	x17

0000000000402540 <_exit@plt>:
  402540:	adrp	x16, 419000 <ferror@plt+0x16410>
  402544:	ldr	x17, [x16, #24]
  402548:	add	x16, x16, #0x18
  40254c:	br	x17

0000000000402550 <setuid@plt>:
  402550:	adrp	x16, 419000 <ferror@plt+0x16410>
  402554:	ldr	x17, [x16, #32]
  402558:	add	x16, x16, #0x20
  40255c:	br	x17

0000000000402560 <strtoul@plt>:
  402560:	adrp	x16, 419000 <ferror@plt+0x16410>
  402564:	ldr	x17, [x16, #40]
  402568:	add	x16, x16, #0x28
  40256c:	br	x17

0000000000402570 <strlen@plt>:
  402570:	adrp	x16, 419000 <ferror@plt+0x16410>
  402574:	ldr	x17, [x16, #48]
  402578:	add	x16, x16, #0x30
  40257c:	br	x17

0000000000402580 <fputs@plt>:
  402580:	adrp	x16, 419000 <ferror@plt+0x16410>
  402584:	ldr	x17, [x16, #56]
  402588:	add	x16, x16, #0x38
  40258c:	br	x17

0000000000402590 <exit@plt>:
  402590:	adrp	x16, 419000 <ferror@plt+0x16410>
  402594:	ldr	x17, [x16, #64]
  402598:	add	x16, x16, #0x40
  40259c:	br	x17

00000000004025a0 <mnt_unref_table@plt>:
  4025a0:	adrp	x16, 419000 <ferror@plt+0x16410>
  4025a4:	ldr	x17, [x16, #72]
  4025a8:	add	x16, x16, #0x48
  4025ac:	br	x17

00000000004025b0 <dup@plt>:
  4025b0:	adrp	x16, 419000 <ferror@plt+0x16410>
  4025b4:	ldr	x17, [x16, #80]
  4025b8:	add	x16, x16, #0x50
  4025bc:	br	x17

00000000004025c0 <scols_line_refer_data@plt>:
  4025c0:	adrp	x16, 419000 <ferror@plt+0x16410>
  4025c4:	ldr	x17, [x16, #88]
  4025c8:	add	x16, x16, #0x58
  4025cc:	br	x17

00000000004025d0 <blkid_probe_lookup_value@plt>:
  4025d0:	adrp	x16, 419000 <ferror@plt+0x16410>
  4025d4:	ldr	x17, [x16, #96]
  4025d8:	add	x16, x16, #0x60
  4025dc:	br	x17

00000000004025e0 <strtod@plt>:
  4025e0:	adrp	x16, 419000 <ferror@plt+0x16410>
  4025e4:	ldr	x17, [x16, #104]
  4025e8:	add	x16, x16, #0x68
  4025ec:	br	x17

00000000004025f0 <geteuid@plt>:
  4025f0:	adrp	x16, 419000 <ferror@plt+0x16410>
  4025f4:	ldr	x17, [x16, #112]
  4025f8:	add	x16, x16, #0x70
  4025fc:	br	x17

0000000000402600 <scols_table_enable_noheadings@plt>:
  402600:	adrp	x16, 419000 <ferror@plt+0x16410>
  402604:	ldr	x17, [x16, #120]
  402608:	add	x16, x16, #0x78
  40260c:	br	x17

0000000000402610 <scols_table_new_column@plt>:
  402610:	adrp	x16, 419000 <ferror@plt+0x16410>
  402614:	ldr	x17, [x16, #128]
  402618:	add	x16, x16, #0x80
  40261c:	br	x17

0000000000402620 <mnt_table_find_source@plt>:
  402620:	adrp	x16, 419000 <ferror@plt+0x16410>
  402624:	ldr	x17, [x16, #136]
  402628:	add	x16, x16, #0x88
  40262c:	br	x17

0000000000402630 <blkid_new_probe_from_filename@plt>:
  402630:	adrp	x16, 419000 <ferror@plt+0x16410>
  402634:	ldr	x17, [x16, #144]
  402638:	add	x16, x16, #0x90
  40263c:	br	x17

0000000000402640 <blkid_probe_enable_superblocks@plt>:
  402640:	adrp	x16, 419000 <ferror@plt+0x16410>
  402644:	ldr	x17, [x16, #152]
  402648:	add	x16, x16, #0x98
  40264c:	br	x17

0000000000402650 <getuid@plt>:
  402650:	adrp	x16, 419000 <ferror@plt+0x16410>
  402654:	ldr	x17, [x16, #160]
  402658:	add	x16, x16, #0xa0
  40265c:	br	x17

0000000000402660 <mnt_table_next_fs@plt>:
  402660:	adrp	x16, 419000 <ferror@plt+0x16410>
  402664:	ldr	x17, [x16, #168]
  402668:	add	x16, x16, #0xa8
  40266c:	br	x17

0000000000402670 <__cxa_atexit@plt>:
  402670:	adrp	x16, 419000 <ferror@plt+0x16410>
  402674:	ldr	x17, [x16, #176]
  402678:	add	x16, x16, #0xb0
  40267c:	br	x17

0000000000402680 <fputc@plt>:
  402680:	adrp	x16, 419000 <ferror@plt+0x16410>
  402684:	ldr	x17, [x16, #184]
  402688:	add	x16, x16, #0xb8
  40268c:	br	x17

0000000000402690 <scols_table_enable_raw@plt>:
  402690:	adrp	x16, 419000 <ferror@plt+0x16410>
  402694:	ldr	x17, [x16, #192]
  402698:	add	x16, x16, #0xc0
  40269c:	br	x17

00000000004026a0 <mnt_new_iter@plt>:
  4026a0:	adrp	x16, 419000 <ferror@plt+0x16410>
  4026a4:	ldr	x17, [x16, #200]
  4026a8:	add	x16, x16, #0xc8
  4026ac:	br	x17

00000000004026b0 <fork@plt>:
  4026b0:	adrp	x16, 419000 <ferror@plt+0x16410>
  4026b4:	ldr	x17, [x16, #208]
  4026b8:	add	x16, x16, #0xd0
  4026bc:	br	x17

00000000004026c0 <blkid_do_safeprobe@plt>:
  4026c0:	adrp	x16, 419000 <ferror@plt+0x16410>
  4026c4:	ldr	x17, [x16, #216]
  4026c8:	add	x16, x16, #0xd8
  4026cc:	br	x17

00000000004026d0 <lseek@plt>:
  4026d0:	adrp	x16, 419000 <ferror@plt+0x16410>
  4026d4:	ldr	x17, [x16, #224]
  4026d8:	add	x16, x16, #0xe0
  4026dc:	br	x17

00000000004026e0 <snprintf@plt>:
  4026e0:	adrp	x16, 419000 <ferror@plt+0x16410>
  4026e4:	ldr	x17, [x16, #232]
  4026e8:	add	x16, x16, #0xe8
  4026ec:	br	x17

00000000004026f0 <localeconv@plt>:
  4026f0:	adrp	x16, 419000 <ferror@plt+0x16410>
  4026f4:	ldr	x17, [x16, #240]
  4026f8:	add	x16, x16, #0xf0
  4026fc:	br	x17

0000000000402700 <fileno@plt>:
  402700:	adrp	x16, 419000 <ferror@plt+0x16410>
  402704:	ldr	x17, [x16, #248]
  402708:	add	x16, x16, #0xf8
  40270c:	br	x17

0000000000402710 <fsync@plt>:
  402710:	adrp	x16, 419000 <ferror@plt+0x16410>
  402714:	ldr	x17, [x16, #256]
  402718:	add	x16, x16, #0x100
  40271c:	br	x17

0000000000402720 <malloc@plt>:
  402720:	adrp	x16, 419000 <ferror@plt+0x16410>
  402724:	ldr	x17, [x16, #264]
  402728:	add	x16, x16, #0x108
  40272c:	br	x17

0000000000402730 <open@plt>:
  402730:	adrp	x16, 419000 <ferror@plt+0x16410>
  402734:	ldr	x17, [x16, #272]
  402738:	add	x16, x16, #0x110
  40273c:	br	x17

0000000000402740 <mnt_new_table@plt>:
  402740:	adrp	x16, 419000 <ferror@plt+0x16410>
  402744:	ldr	x17, [x16, #280]
  402748:	add	x16, x16, #0x118
  40274c:	br	x17

0000000000402750 <mnt_resolve_spec@plt>:
  402750:	adrp	x16, 419000 <ferror@plt+0x16410>
  402754:	ldr	x17, [x16, #288]
  402758:	add	x16, x16, #0x120
  40275c:	br	x17

0000000000402760 <__strtol_internal@plt>:
  402760:	adrp	x16, 419000 <ferror@plt+0x16410>
  402764:	ldr	x17, [x16, #296]
  402768:	add	x16, x16, #0x128
  40276c:	br	x17

0000000000402770 <mnt_fs_get_priority@plt>:
  402770:	adrp	x16, 419000 <ferror@plt+0x16410>
  402774:	ldr	x17, [x16, #304]
  402778:	add	x16, x16, #0x130
  40277c:	br	x17

0000000000402780 <strncmp@plt>:
  402780:	adrp	x16, 419000 <ferror@plt+0x16410>
  402784:	ldr	x17, [x16, #312]
  402788:	add	x16, x16, #0x138
  40278c:	br	x17

0000000000402790 <bindtextdomain@plt>:
  402790:	adrp	x16, 419000 <ferror@plt+0x16410>
  402794:	ldr	x17, [x16, #320]
  402798:	add	x16, x16, #0x140
  40279c:	br	x17

00000000004027a0 <__libc_start_main@plt>:
  4027a0:	adrp	x16, 419000 <ferror@plt+0x16410>
  4027a4:	ldr	x17, [x16, #328]
  4027a8:	add	x16, x16, #0x148
  4027ac:	br	x17

00000000004027b0 <fgetc@plt>:
  4027b0:	adrp	x16, 419000 <ferror@plt+0x16410>
  4027b4:	ldr	x17, [x16, #336]
  4027b8:	add	x16, x16, #0x150
  4027bc:	br	x17

00000000004027c0 <scols_new_table@plt>:
  4027c0:	adrp	x16, 419000 <ferror@plt+0x16410>
  4027c4:	ldr	x17, [x16, #344]
  4027c8:	add	x16, x16, #0x158
  4027cc:	br	x17

00000000004027d0 <mnt_table_parse_swaps@plt>:
  4027d0:	adrp	x16, 419000 <ferror@plt+0x16410>
  4027d4:	ldr	x17, [x16, #352]
  4027d8:	add	x16, x16, #0x160
  4027dc:	br	x17

00000000004027e0 <blkid_probe_set_superblocks_flags@plt>:
  4027e0:	adrp	x16, 419000 <ferror@plt+0x16410>
  4027e4:	ldr	x17, [x16, #360]
  4027e8:	add	x16, x16, #0x168
  4027ec:	br	x17

00000000004027f0 <__strtoul_internal@plt>:
  4027f0:	adrp	x16, 419000 <ferror@plt+0x16410>
  4027f4:	ldr	x17, [x16, #368]
  4027f8:	add	x16, x16, #0x170
  4027fc:	br	x17

0000000000402800 <mnt_fs_get_swaptype@plt>:
  402800:	adrp	x16, 419000 <ferror@plt+0x16410>
  402804:	ldr	x17, [x16, #376]
  402808:	add	x16, x16, #0x178
  40280c:	br	x17

0000000000402810 <realloc@plt>:
  402810:	adrp	x16, 419000 <ferror@plt+0x16410>
  402814:	ldr	x17, [x16, #384]
  402818:	add	x16, x16, #0x180
  40281c:	br	x17

0000000000402820 <getpagesize@plt>:
  402820:	adrp	x16, 419000 <ferror@plt+0x16410>
  402824:	ldr	x17, [x16, #392]
  402828:	add	x16, x16, #0x188
  40282c:	br	x17

0000000000402830 <strdup@plt>:
  402830:	adrp	x16, 419000 <ferror@plt+0x16410>
  402834:	ldr	x17, [x16, #400]
  402838:	add	x16, x16, #0x190
  40283c:	br	x17

0000000000402840 <scols_table_new_line@plt>:
  402840:	adrp	x16, 419000 <ferror@plt+0x16410>
  402844:	ldr	x17, [x16, #408]
  402848:	add	x16, x16, #0x198
  40284c:	br	x17

0000000000402850 <scols_unref_table@plt>:
  402850:	adrp	x16, 419000 <ferror@plt+0x16410>
  402854:	ldr	x17, [x16, #416]
  402858:	add	x16, x16, #0x1a0
  40285c:	br	x17

0000000000402860 <close@plt>:
  402860:	adrp	x16, 419000 <ferror@plt+0x16410>
  402864:	ldr	x17, [x16, #424]
  402868:	add	x16, x16, #0x1a8
  40286c:	br	x17

0000000000402870 <__gmon_start__@plt>:
  402870:	adrp	x16, 419000 <ferror@plt+0x16410>
  402874:	ldr	x17, [x16, #432]
  402878:	add	x16, x16, #0x1b0
  40287c:	br	x17

0000000000402880 <write@plt>:
  402880:	adrp	x16, 419000 <ferror@plt+0x16410>
  402884:	ldr	x17, [x16, #440]
  402888:	add	x16, x16, #0x1b8
  40288c:	br	x17

0000000000402890 <blkid_probe_filter_superblocks_type@plt>:
  402890:	adrp	x16, 419000 <ferror@plt+0x16410>
  402894:	ldr	x17, [x16, #448]
  402898:	add	x16, x16, #0x1c0
  40289c:	br	x17

00000000004028a0 <abort@plt>:
  4028a0:	adrp	x16, 419000 <ferror@plt+0x16410>
  4028a4:	ldr	x17, [x16, #456]
  4028a8:	add	x16, x16, #0x1c8
  4028ac:	br	x17

00000000004028b0 <setgid@plt>:
  4028b0:	adrp	x16, 419000 <ferror@plt+0x16410>
  4028b4:	ldr	x17, [x16, #464]
  4028b8:	add	x16, x16, #0x1d0
  4028bc:	br	x17

00000000004028c0 <access@plt>:
  4028c0:	adrp	x16, 419000 <ferror@plt+0x16410>
  4028c4:	ldr	x17, [x16, #472]
  4028c8:	add	x16, x16, #0x1d8
  4028cc:	br	x17

00000000004028d0 <textdomain@plt>:
  4028d0:	adrp	x16, 419000 <ferror@plt+0x16410>
  4028d4:	ldr	x17, [x16, #480]
  4028d8:	add	x16, x16, #0x1e0
  4028dc:	br	x17

00000000004028e0 <mnt_init_debug@plt>:
  4028e0:	adrp	x16, 419000 <ferror@plt+0x16410>
  4028e4:	ldr	x17, [x16, #488]
  4028e8:	add	x16, x16, #0x1e8
  4028ec:	br	x17

00000000004028f0 <execvp@plt>:
  4028f0:	adrp	x16, 419000 <ferror@plt+0x16410>
  4028f4:	ldr	x17, [x16, #496]
  4028f8:	add	x16, x16, #0x1f0
  4028fc:	br	x17

0000000000402900 <getopt_long@plt>:
  402900:	adrp	x16, 419000 <ferror@plt+0x16410>
  402904:	ldr	x17, [x16, #504]
  402908:	add	x16, x16, #0x1f8
  40290c:	br	x17

0000000000402910 <strcmp@plt>:
  402910:	adrp	x16, 419000 <ferror@plt+0x16410>
  402914:	ldr	x17, [x16, #512]
  402918:	add	x16, x16, #0x200
  40291c:	br	x17

0000000000402920 <warn@plt>:
  402920:	adrp	x16, 419000 <ferror@plt+0x16410>
  402924:	ldr	x17, [x16, #520]
  402928:	add	x16, x16, #0x208
  40292c:	br	x17

0000000000402930 <__ctype_b_loc@plt>:
  402930:	adrp	x16, 419000 <ferror@plt+0x16410>
  402934:	ldr	x17, [x16, #528]
  402938:	add	x16, x16, #0x210
  40293c:	br	x17

0000000000402940 <mnt_table_is_empty@plt>:
  402940:	adrp	x16, 419000 <ferror@plt+0x16410>
  402944:	ldr	x17, [x16, #536]
  402948:	add	x16, x16, #0x218
  40294c:	br	x17

0000000000402950 <mnt_new_cache@plt>:
  402950:	adrp	x16, 419000 <ferror@plt+0x16410>
  402954:	ldr	x17, [x16, #544]
  402958:	add	x16, x16, #0x220
  40295c:	br	x17

0000000000402960 <strtol@plt>:
  402960:	adrp	x16, 419000 <ferror@plt+0x16410>
  402964:	ldr	x17, [x16, #552]
  402968:	add	x16, x16, #0x228
  40296c:	br	x17

0000000000402970 <mnt_fs_get_option@plt>:
  402970:	adrp	x16, 419000 <ferror@plt+0x16410>
  402974:	ldr	x17, [x16, #560]
  402978:	add	x16, x16, #0x230
  40297c:	br	x17

0000000000402980 <mnt_free_iter@plt>:
  402980:	adrp	x16, 419000 <ferror@plt+0x16410>
  402984:	ldr	x17, [x16, #568]
  402988:	add	x16, x16, #0x238
  40298c:	br	x17

0000000000402990 <mnt_unref_cache@plt>:
  402990:	adrp	x16, 419000 <ferror@plt+0x16410>
  402994:	ldr	x17, [x16, #576]
  402998:	add	x16, x16, #0x240
  40299c:	br	x17

00000000004029a0 <free@plt>:
  4029a0:	adrp	x16, 419000 <ferror@plt+0x16410>
  4029a4:	ldr	x17, [x16, #584]
  4029a8:	add	x16, x16, #0x248
  4029ac:	br	x17

00000000004029b0 <mnt_optstr_get_option@plt>:
  4029b0:	adrp	x16, 419000 <ferror@plt+0x16410>
  4029b4:	ldr	x17, [x16, #592]
  4029b8:	add	x16, x16, #0x250
  4029bc:	br	x17

00000000004029c0 <getgid@plt>:
  4029c0:	adrp	x16, 419000 <ferror@plt+0x16410>
  4029c4:	ldr	x17, [x16, #600]
  4029c8:	add	x16, x16, #0x258
  4029cc:	br	x17

00000000004029d0 <mnt_table_find_next_fs@plt>:
  4029d0:	adrp	x16, 419000 <ferror@plt+0x16410>
  4029d4:	ldr	x17, [x16, #608]
  4029d8:	add	x16, x16, #0x260
  4029dc:	br	x17

00000000004029e0 <mnt_table_set_cache@plt>:
  4029e0:	adrp	x16, 419000 <ferror@plt+0x16410>
  4029e4:	ldr	x17, [x16, #616]
  4029e8:	add	x16, x16, #0x268
  4029ec:	br	x17

00000000004029f0 <strncasecmp@plt>:
  4029f0:	adrp	x16, 419000 <ferror@plt+0x16410>
  4029f4:	ldr	x17, [x16, #624]
  4029f8:	add	x16, x16, #0x270
  4029fc:	br	x17

0000000000402a00 <vasprintf@plt>:
  402a00:	adrp	x16, 419000 <ferror@plt+0x16410>
  402a04:	ldr	x17, [x16, #632]
  402a08:	add	x16, x16, #0x278
  402a0c:	br	x17

0000000000402a10 <strndup@plt>:
  402a10:	adrp	x16, 419000 <ferror@plt+0x16410>
  402a14:	ldr	x17, [x16, #640]
  402a18:	add	x16, x16, #0x280
  402a1c:	br	x17

0000000000402a20 <strspn@plt>:
  402a20:	adrp	x16, 419000 <ferror@plt+0x16410>
  402a24:	ldr	x17, [x16, #648]
  402a28:	add	x16, x16, #0x288
  402a2c:	br	x17

0000000000402a30 <strchr@plt>:
  402a30:	adrp	x16, 419000 <ferror@plt+0x16410>
  402a34:	ldr	x17, [x16, #656]
  402a38:	add	x16, x16, #0x290
  402a3c:	br	x17

0000000000402a40 <mnt_resolve_tag@plt>:
  402a40:	adrp	x16, 419000 <ferror@plt+0x16410>
  402a44:	ldr	x17, [x16, #664]
  402a48:	add	x16, x16, #0x298
  402a4c:	br	x17

0000000000402a50 <mnt_get_fstab_path@plt>:
  402a50:	adrp	x16, 419000 <ferror@plt+0x16410>
  402a54:	ldr	x17, [x16, #672]
  402a58:	add	x16, x16, #0x2a0
  402a5c:	br	x17

0000000000402a60 <blkid_free_probe@plt>:
  402a60:	adrp	x16, 419000 <ferror@plt+0x16410>
  402a64:	ldr	x17, [x16, #680]
  402a68:	add	x16, x16, #0x2a8
  402a6c:	br	x17

0000000000402a70 <mnt_fs_get_size@plt>:
  402a70:	adrp	x16, 419000 <ferror@plt+0x16410>
  402a74:	ldr	x17, [x16, #688]
  402a78:	add	x16, x16, #0x2b0
  402a7c:	br	x17

0000000000402a80 <fflush@plt>:
  402a80:	adrp	x16, 419000 <ferror@plt+0x16410>
  402a84:	ldr	x17, [x16, #696]
  402a88:	add	x16, x16, #0x2b8
  402a8c:	br	x17

0000000000402a90 <swapon@plt>:
  402a90:	adrp	x16, 419000 <ferror@plt+0x16410>
  402a94:	ldr	x17, [x16, #704]
  402a98:	add	x16, x16, #0x2c0
  402a9c:	br	x17

0000000000402aa0 <scols_print_table@plt>:
  402aa0:	adrp	x16, 419000 <ferror@plt+0x16410>
  402aa4:	ldr	x17, [x16, #712]
  402aa8:	add	x16, x16, #0x2c8
  402aac:	br	x17

0000000000402ab0 <warnx@plt>:
  402ab0:	adrp	x16, 419000 <ferror@plt+0x16410>
  402ab4:	ldr	x17, [x16, #720]
  402ab8:	add	x16, x16, #0x2d0
  402abc:	br	x17

0000000000402ac0 <read@plt>:
  402ac0:	adrp	x16, 419000 <ferror@plt+0x16410>
  402ac4:	ldr	x17, [x16, #728]
  402ac8:	add	x16, x16, #0x2d8
  402acc:	br	x17

0000000000402ad0 <memchr@plt>:
  402ad0:	adrp	x16, 419000 <ferror@plt+0x16410>
  402ad4:	ldr	x17, [x16, #736]
  402ad8:	add	x16, x16, #0x2e0
  402adc:	br	x17

0000000000402ae0 <__fxstat@plt>:
  402ae0:	adrp	x16, 419000 <ferror@plt+0x16410>
  402ae4:	ldr	x17, [x16, #744]
  402ae8:	add	x16, x16, #0x2e8
  402aec:	br	x17

0000000000402af0 <dcgettext@plt>:
  402af0:	adrp	x16, 419000 <ferror@plt+0x16410>
  402af4:	ldr	x17, [x16, #752]
  402af8:	add	x16, x16, #0x2f0
  402afc:	br	x17

0000000000402b00 <mnt_fs_is_swaparea@plt>:
  402b00:	adrp	x16, 419000 <ferror@plt+0x16410>
  402b04:	ldr	x17, [x16, #760]
  402b08:	add	x16, x16, #0x2f8
  402b0c:	br	x17

0000000000402b10 <mnt_fs_get_usedsize@plt>:
  402b10:	adrp	x16, 419000 <ferror@plt+0x16410>
  402b14:	ldr	x17, [x16, #768]
  402b18:	add	x16, x16, #0x300
  402b1c:	br	x17

0000000000402b20 <errx@plt>:
  402b20:	adrp	x16, 419000 <ferror@plt+0x16410>
  402b24:	ldr	x17, [x16, #776]
  402b28:	add	x16, x16, #0x308
  402b2c:	br	x17

0000000000402b30 <mnt_fs_get_options@plt>:
  402b30:	adrp	x16, 419000 <ferror@plt+0x16410>
  402b34:	ldr	x17, [x16, #784]
  402b38:	add	x16, x16, #0x310
  402b3c:	br	x17

0000000000402b40 <strcspn@plt>:
  402b40:	adrp	x16, 419000 <ferror@plt+0x16410>
  402b44:	ldr	x17, [x16, #792]
  402b48:	add	x16, x16, #0x318
  402b4c:	br	x17

0000000000402b50 <printf@plt>:
  402b50:	adrp	x16, 419000 <ferror@plt+0x16410>
  402b54:	ldr	x17, [x16, #800]
  402b58:	add	x16, x16, #0x320
  402b5c:	br	x17

0000000000402b60 <mnt_table_parse_fstab@plt>:
  402b60:	adrp	x16, 419000 <ferror@plt+0x16410>
  402b64:	ldr	x17, [x16, #808]
  402b68:	add	x16, x16, #0x328
  402b6c:	br	x17

0000000000402b70 <__assert_fail@plt>:
  402b70:	adrp	x16, 419000 <ferror@plt+0x16410>
  402b74:	ldr	x17, [x16, #816]
  402b78:	add	x16, x16, #0x330
  402b7c:	br	x17

0000000000402b80 <__errno_location@plt>:
  402b80:	adrp	x16, 419000 <ferror@plt+0x16410>
  402b84:	ldr	x17, [x16, #824]
  402b88:	add	x16, x16, #0x338
  402b8c:	br	x17

0000000000402b90 <waitpid@plt>:
  402b90:	adrp	x16, 419000 <ferror@plt+0x16410>
  402b94:	ldr	x17, [x16, #832]
  402b98:	add	x16, x16, #0x340
  402b9c:	br	x17

0000000000402ba0 <fprintf@plt>:
  402ba0:	adrp	x16, 419000 <ferror@plt+0x16410>
  402ba4:	ldr	x17, [x16, #840]
  402ba8:	add	x16, x16, #0x348
  402bac:	br	x17

0000000000402bb0 <scols_init_debug@plt>:
  402bb0:	adrp	x16, 419000 <ferror@plt+0x16410>
  402bb4:	ldr	x17, [x16, #848]
  402bb8:	add	x16, x16, #0x350
  402bbc:	br	x17

0000000000402bc0 <err@plt>:
  402bc0:	adrp	x16, 419000 <ferror@plt+0x16410>
  402bc4:	ldr	x17, [x16, #856]
  402bc8:	add	x16, x16, #0x358
  402bcc:	br	x17

0000000000402bd0 <ioctl@plt>:
  402bd0:	adrp	x16, 419000 <ferror@plt+0x16410>
  402bd4:	ldr	x17, [x16, #864]
  402bd8:	add	x16, x16, #0x360
  402bdc:	br	x17

0000000000402be0 <setlocale@plt>:
  402be0:	adrp	x16, 419000 <ferror@plt+0x16410>
  402be4:	ldr	x17, [x16, #872]
  402be8:	add	x16, x16, #0x368
  402bec:	br	x17

0000000000402bf0 <ferror@plt>:
  402bf0:	adrp	x16, 419000 <ferror@plt+0x16410>
  402bf4:	ldr	x17, [x16, #880]
  402bf8:	add	x16, x16, #0x370
  402bfc:	br	x17

Disassembly of section .text:

0000000000402c00 <.text>:
  402c00:	mov	x29, #0x0                   	// #0
  402c04:	mov	x30, #0x0                   	// #0
  402c08:	mov	x5, x0
  402c0c:	ldr	x1, [sp]
  402c10:	add	x2, sp, #0x8
  402c14:	mov	x6, sp
  402c18:	movz	x0, #0x0, lsl #48
  402c1c:	movk	x0, #0x0, lsl #32
  402c20:	movk	x0, #0x40, lsl #16
  402c24:	movk	x0, #0x2d0c
  402c28:	movz	x3, #0x0, lsl #48
  402c2c:	movk	x3, #0x0, lsl #32
  402c30:	movk	x3, #0x40, lsl #16
  402c34:	movk	x3, #0x7160
  402c38:	movz	x4, #0x0, lsl #48
  402c3c:	movk	x4, #0x0, lsl #32
  402c40:	movk	x4, #0x40, lsl #16
  402c44:	movk	x4, #0x71e0
  402c48:	bl	4027a0 <__libc_start_main@plt>
  402c4c:	bl	4028a0 <abort@plt>
  402c50:	adrp	x0, 418000 <ferror@plt+0x15410>
  402c54:	ldr	x0, [x0, #4064]
  402c58:	cbz	x0, 402c60 <ferror@plt+0x70>
  402c5c:	b	402870 <__gmon_start__@plt>
  402c60:	ret
  402c64:	nop
  402c68:	adrp	x0, 419000 <ferror@plt+0x16410>
  402c6c:	add	x0, x0, #0x390
  402c70:	adrp	x1, 419000 <ferror@plt+0x16410>
  402c74:	add	x1, x1, #0x390
  402c78:	cmp	x1, x0
  402c7c:	b.eq	402c94 <ferror@plt+0xa4>  // b.none
  402c80:	adrp	x1, 407000 <ferror@plt+0x4410>
  402c84:	ldr	x1, [x1, #536]
  402c88:	cbz	x1, 402c94 <ferror@plt+0xa4>
  402c8c:	mov	x16, x1
  402c90:	br	x16
  402c94:	ret
  402c98:	adrp	x0, 419000 <ferror@plt+0x16410>
  402c9c:	add	x0, x0, #0x390
  402ca0:	adrp	x1, 419000 <ferror@plt+0x16410>
  402ca4:	add	x1, x1, #0x390
  402ca8:	sub	x1, x1, x0
  402cac:	lsr	x2, x1, #63
  402cb0:	add	x1, x2, x1, asr #3
  402cb4:	cmp	xzr, x1, asr #1
  402cb8:	asr	x1, x1, #1
  402cbc:	b.eq	402cd4 <ferror@plt+0xe4>  // b.none
  402cc0:	adrp	x2, 407000 <ferror@plt+0x4410>
  402cc4:	ldr	x2, [x2, #544]
  402cc8:	cbz	x2, 402cd4 <ferror@plt+0xe4>
  402ccc:	mov	x16, x2
  402cd0:	br	x16
  402cd4:	ret
  402cd8:	stp	x29, x30, [sp, #-32]!
  402cdc:	mov	x29, sp
  402ce0:	str	x19, [sp, #16]
  402ce4:	adrp	x19, 419000 <ferror@plt+0x16410>
  402ce8:	ldrb	w0, [x19, #952]
  402cec:	cbnz	w0, 402cfc <ferror@plt+0x10c>
  402cf0:	bl	402c68 <ferror@plt+0x78>
  402cf4:	mov	w0, #0x1                   	// #1
  402cf8:	strb	w0, [x19, #952]
  402cfc:	ldr	x19, [sp, #16]
  402d00:	ldp	x29, x30, [sp], #32
  402d04:	ret
  402d08:	b	402c98 <ferror@plt+0xa8>
  402d0c:	sub	sp, sp, #0x100
  402d10:	stp	x20, x19, [sp, #240]
  402d14:	mov	x19, x1
  402d18:	adrp	x1, 407000 <ferror@plt+0x4410>
  402d1c:	stp	x29, x30, [sp, #160]
  402d20:	stp	x22, x21, [sp, #224]
  402d24:	add	x29, sp, #0xa0
  402d28:	mov	w21, w0
  402d2c:	add	x1, x1, #0xcd3
  402d30:	mov	w0, #0x6                   	// #6
  402d34:	stp	x28, x27, [sp, #176]
  402d38:	stp	x26, x25, [sp, #192]
  402d3c:	stp	x24, x23, [sp, #208]
  402d40:	stp	xzr, xzr, [x29, #-56]
  402d44:	stur	wzr, [x29, #-40]
  402d48:	bl	402be0 <setlocale@plt>
  402d4c:	adrp	x20, 407000 <ferror@plt+0x4410>
  402d50:	add	x20, x20, #0x848
  402d54:	adrp	x1, 407000 <ferror@plt+0x4410>
  402d58:	add	x1, x1, #0x853
  402d5c:	mov	x0, x20
  402d60:	bl	402790 <bindtextdomain@plt>
  402d64:	mov	x0, x20
  402d68:	bl	4028d0 <textdomain@plt>
  402d6c:	adrp	x0, 404000 <ferror@plt+0x1410>
  402d70:	add	x0, x0, #0xa10
  402d74:	bl	4071e8 <ferror@plt+0x45f8>
  402d78:	movi	v0.2d, #0x0
  402d7c:	mov	w8, #0xffffffff            	// #-1
  402d80:	mov	w0, wzr
  402d84:	add	x24, sp, #0x10
  402d88:	stur	q0, [sp, #76]
  402d8c:	stp	q0, q0, [sp, #16]
  402d90:	stp	q0, q0, [sp, #48]
  402d94:	str	w8, [sp, #80]
  402d98:	bl	4028e0 <mnt_init_debug@plt>
  402d9c:	bl	402950 <mnt_new_cache@plt>
  402da0:	adrp	x26, 419000 <ferror@plt+0x16410>
  402da4:	adrp	x2, 407000 <ferror@plt+0x4410>
  402da8:	adrp	x3, 407000 <ferror@plt+0x4410>
  402dac:	str	x0, [x26, #968]
  402db0:	add	x2, x2, #0x865
  402db4:	add	x3, x3, #0x3d8
  402db8:	mov	w0, w21
  402dbc:	mov	x1, x19
  402dc0:	mov	x4, xzr
  402dc4:	bl	402900 <getopt_long@plt>
  402dc8:	cmn	w0, #0x1
  402dcc:	b.eq	40312c <ferror@plt+0x53c>  // b.none
  402dd0:	adrp	x25, 407000 <ferror@plt+0x4410>
  402dd4:	adrp	x23, 407000 <ferror@plt+0x4410>
  402dd8:	adrp	x20, 407000 <ferror@plt+0x4410>
  402ddc:	add	x25, x25, #0x2c6
  402de0:	add	x23, x23, #0x865
  402de4:	adrp	x22, 419000 <ferror@plt+0x16410>
  402de8:	add	x20, x20, #0x5d8
  402dec:	sub	x27, x29, #0x38
  402df0:	str	xzr, [sp, #8]
  402df4:	b	402e28 <ferror@plt+0x238>
  402df8:	ldrb	w8, [sp, #88]
  402dfc:	orr	w8, w8, #0x8
  402e00:	strb	w8, [sp, #88]
  402e04:	adrp	x3, 407000 <ferror@plt+0x4410>
  402e08:	mov	w0, w21
  402e0c:	mov	x1, x19
  402e10:	mov	x2, x23
  402e14:	add	x3, x3, #0x3d8
  402e18:	mov	x4, xzr
  402e1c:	bl	402900 <getopt_long@plt>
  402e20:	cmn	w0, #0x1
  402e24:	b.eq	403130 <ferror@plt+0x540>  // b.none
  402e28:	cmp	w0, #0x61
  402e2c:	b.lt	402ea0 <ferror@plt+0x2b0>  // b.tstop
  402e30:	mov	x8, xzr
  402e34:	mov	w9, #0x61                  	// #97
  402e38:	mov	x28, x20
  402e3c:	cbz	w9, 402e84 <ferror@plt+0x294>
  402e40:	cmp	w9, w0
  402e44:	b.gt	402e84 <ferror@plt+0x294>
  402e48:	mov	w10, #0x4                   	// #4
  402e4c:	cmp	w9, w0
  402e50:	b.eq	402e6c <ferror@plt+0x27c>  // b.none
  402e54:	ldr	w9, [x28, x10]
  402e58:	cbz	w9, 402e84 <ferror@plt+0x294>
  402e5c:	cmp	w9, w0
  402e60:	add	x10, x10, #0x4
  402e64:	b.le	402e4c <ferror@plt+0x25c>
  402e68:	b	402e84 <ferror@plt+0x294>
  402e6c:	ldr	w9, [x27, x8, lsl #2]
  402e70:	cbz	w9, 402e80 <ferror@plt+0x290>
  402e74:	cmp	w9, w0
  402e78:	b.eq	402e84 <ferror@plt+0x294>  // b.none
  402e7c:	b	4037d8 <ferror@plt+0xbe8>
  402e80:	str	w0, [x27, x8, lsl #2]
  402e84:	add	x8, x8, #0x1
  402e88:	lsl	x9, x8, #6
  402e8c:	ldr	w9, [x20, x9]
  402e90:	cbz	w9, 402ea0 <ferror@plt+0x2b0>
  402e94:	cmp	w9, w0
  402e98:	add	x28, x28, #0x40
  402e9c:	b.le	402e3c <ferror@plt+0x24c>
  402ea0:	cmp	w0, #0x84
  402ea4:	b.hi	403188 <ferror@plt+0x598>  // b.pmore
  402ea8:	mov	w8, w0
  402eac:	adr	x9, 402df8 <ferror@plt+0x208>
  402eb0:	ldrh	w10, [x25, x8, lsl #1]
  402eb4:	add	x9, x9, x10, lsl #2
  402eb8:	br	x9
  402ebc:	ldr	x0, [x22, #920]
  402ec0:	bl	404dbc <ferror@plt+0x21cc>
  402ec4:	b	402e04 <ferror@plt+0x214>
  402ec8:	ldr	x28, [x22, #920]
  402ecc:	adrp	x1, 407000 <ferror@plt+0x4410>
  402ed0:	mov	w2, #0x5                   	// #5
  402ed4:	mov	x0, xzr
  402ed8:	add	x1, x1, #0x878
  402edc:	bl	402af0 <dcgettext@plt>
  402ee0:	mov	x1, x0
  402ee4:	mov	x0, x28
  402ee8:	bl	405c68 <ferror@plt+0x3078>
  402eec:	sxth	w8, w0
  402ef0:	str	w8, [sp, #80]
  402ef4:	b	402e04 <ferror@plt+0x214>
  402ef8:	mov	w8, wzr
  402efc:	str	wzr, [sp, #72]
  402f00:	str	w8, [x24, w8, uxtw #2]
  402f04:	ldr	w8, [sp, #72]
  402f08:	add	w8, w8, #0x1
  402f0c:	cmp	w8, #0x7
  402f10:	str	w8, [sp, #72]
  402f14:	b.cc	402f00 <ferror@plt+0x310>  // b.lo, b.ul, b.last
  402f18:	b	402e04 <ferror@plt+0x214>
  402f1c:	ldrb	w8, [sp, #88]
  402f20:	orr	w8, w8, #0x4
  402f24:	b	402e00 <ferror@plt+0x210>
  402f28:	ldrb	w8, [sp, #88]
  402f2c:	orr	w8, w8, #0x40
  402f30:	b	402e00 <ferror@plt+0x210>
  402f34:	ldrb	w8, [sp, #88]
  402f38:	orr	w8, w8, #0x10
  402f3c:	b	402e00 <ferror@plt+0x210>
  402f40:	ldr	x0, [x22, #920]
  402f44:	bl	404e64 <ferror@plt+0x2274>
  402f48:	b	402e04 <ferror@plt+0x214>
  402f4c:	ldrb	w8, [sp, #88]
  402f50:	orr	w8, w8, #0x1
  402f54:	b	402e00 <ferror@plt+0x210>
  402f58:	mov	x23, x19
  402f5c:	mov	x19, x26
  402f60:	ldr	w26, [sp, #76]
  402f64:	ldr	x28, [x22, #920]
  402f68:	mov	x8, x22
  402f6c:	orr	w8, w26, #0x10000
  402f70:	str	w8, [sp, #76]
  402f74:	cbz	x28, 40301c <ferror@plt+0x42c>
  402f78:	ldrb	w8, [x28]
  402f7c:	cmp	w8, #0x3d
  402f80:	b.ne	402f8c <ferror@plt+0x39c>  // b.any
  402f84:	add	x28, x28, #0x1
  402f88:	str	x28, [x22, #920]
  402f8c:	adrp	x1, 407000 <ferror@plt+0x4410>
  402f90:	mov	x0, x28
  402f94:	add	x1, x1, #0x891
  402f98:	bl	402910 <strcmp@plt>
  402f9c:	cbz	w0, 403014 <ferror@plt+0x424>
  402fa0:	adrp	x1, 407000 <ferror@plt+0x4410>
  402fa4:	mov	x0, x28
  402fa8:	add	x1, x1, #0x896
  402fac:	bl	402910 <strcmp@plt>
  402fb0:	cbnz	w0, 4039b8 <ferror@plt+0xdc8>
  402fb4:	mov	w8, #0x50000               	// #327680
  402fb8:	orr	w8, w26, w8
  402fbc:	b	403018 <ferror@plt+0x428>
  402fc0:	ldr	x8, [x22, #920]
  402fc4:	str	x8, [sp, #8]
  402fc8:	b	402e04 <ferror@plt+0x214>
  402fcc:	mov	w8, #0x1                   	// #1
  402fd0:	str	w8, [sp, #84]
  402fd4:	b	402e04 <ferror@plt+0x214>
  402fd8:	ldrb	w8, [sp, #88]
  402fdc:	orr	w8, w8, #0x2
  402fe0:	b	402e00 <ferror@plt+0x210>
  402fe4:	ldr	x0, [x22, #920]
  402fe8:	cbz	x0, 403008 <ferror@plt+0x418>
  402fec:	adrp	x3, 403000 <ferror@plt+0x410>
  402ff0:	add	x1, sp, #0x10
  402ff4:	mov	w2, #0xe                   	// #14
  402ff8:	add	x3, x3, #0xa1c
  402ffc:	bl	4065e4 <ferror@plt+0x39f4>
  403000:	str	w0, [sp, #72]
  403004:	tbnz	w0, #31, 403790 <ferror@plt+0xba0>
  403008:	ldrb	w8, [sp, #88]
  40300c:	orr	w8, w8, #0x20
  403010:	b	402e00 <ferror@plt+0x210>
  403014:	orr	w8, w26, #0x30000
  403018:	str	w8, [sp, #76]
  40301c:	mov	x26, x19
  403020:	mov	x19, x23
  403024:	adrp	x23, 407000 <ferror@plt+0x4410>
  403028:	add	x23, x23, #0x865
  40302c:	b	402e04 <ferror@plt+0x214>
  403030:	bl	404c4c <ferror@plt+0x205c>
  403034:	cbz	x0, 4032b4 <ferror@plt+0x6c4>
  403038:	mov	x19, x0
  40303c:	bl	402940 <mnt_table_is_empty@plt>
  403040:	cbnz	w0, 403124 <ferror@plt+0x534>
  403044:	bl	4026a0 <mnt_new_iter@plt>
  403048:	cbz	x0, 4039dc <ferror@plt+0xdec>
  40304c:	adrp	x1, 407000 <ferror@plt+0x4410>
  403050:	mov	x20, x0
  403054:	add	x1, x1, #0x96a
  403058:	mov	w2, #0x5                   	// #5
  40305c:	mov	x0, xzr
  403060:	bl	402af0 <dcgettext@plt>
  403064:	adrp	x1, 407000 <ferror@plt+0x4410>
  403068:	mov	x21, x0
  40306c:	add	x1, x1, #0x98a
  403070:	mov	w2, #0x5                   	// #5
  403074:	mov	x0, xzr
  403078:	bl	402af0 <dcgettext@plt>
  40307c:	mov	x1, x0
  403080:	mov	x0, x21
  403084:	bl	402b50 <printf@plt>
  403088:	sub	x2, x29, #0x18
  40308c:	mov	x0, x19
  403090:	mov	x1, x20
  403094:	bl	402660 <mnt_table_next_fs@plt>
  403098:	cbnz	w0, 40311c <ferror@plt+0x52c>
  40309c:	adrp	x21, 407000 <ferror@plt+0x4410>
  4030a0:	add	x21, x21, #0x993
  4030a4:	ldur	x0, [x29, #-24]
  4030a8:	bl	402530 <mnt_fs_get_source@plt>
  4030ac:	ldur	x8, [x29, #-24]
  4030b0:	mov	x22, x0
  4030b4:	mov	x0, x8
  4030b8:	bl	402800 <mnt_fs_get_swaptype@plt>
  4030bc:	ldur	x8, [x29, #-24]
  4030c0:	mov	x23, x0
  4030c4:	mov	x0, x8
  4030c8:	bl	402a70 <mnt_fs_get_size@plt>
  4030cc:	ldur	x8, [x29, #-24]
  4030d0:	mov	x24, x0
  4030d4:	mov	x0, x8
  4030d8:	bl	402b10 <mnt_fs_get_usedsize@plt>
  4030dc:	ldur	x8, [x29, #-24]
  4030e0:	mov	x25, x0
  4030e4:	mov	x0, x8
  4030e8:	bl	402770 <mnt_fs_get_priority@plt>
  4030ec:	mov	w5, w0
  4030f0:	mov	x0, x21
  4030f4:	mov	x1, x22
  4030f8:	mov	x2, x23
  4030fc:	mov	x3, x24
  403100:	mov	x4, x25
  403104:	bl	402b50 <printf@plt>
  403108:	sub	x2, x29, #0x18
  40310c:	mov	x0, x19
  403110:	mov	x1, x20
  403114:	bl	402660 <mnt_table_next_fs@plt>
  403118:	cbz	w0, 4030a4 <ferror@plt+0x4b4>
  40311c:	mov	x0, x20
  403120:	bl	402980 <mnt_free_iter@plt>
  403124:	mov	w22, wzr
  403128:	b	403438 <ferror@plt+0x848>
  40312c:	str	xzr, [sp, #8]
  403130:	ldrb	w8, [sp, #88]
  403134:	tbnz	w8, #5, 4031c0 <ferror@plt+0x5d0>
  403138:	adrp	x9, 419000 <ferror@plt+0x16410>
  40313c:	ldrsw	x25, [x9, #928]
  403140:	tbnz	w8, #0, 40315c <ferror@plt+0x56c>
  403144:	bl	404e58 <ferror@plt+0x2268>
  403148:	cbnz	x0, 40315c <ferror@plt+0x56c>
  40314c:	bl	404f00 <ferror@plt+0x2310>
  403150:	cbnz	x0, 40315c <ferror@plt+0x56c>
  403154:	ldr	x8, [x19, x25, lsl #3]
  403158:	cbz	x8, 4031c0 <ferror@plt+0x5d0>
  40315c:	ldr	w9, [sp, #84]
  403160:	ldrb	w8, [sp, #88]
  403164:	add	x21, x24, #0x3c
  403168:	cbz	w9, 4032bc <ferror@plt+0x6cc>
  40316c:	tbnz	w8, #0, 4032c8 <ferror@plt+0x6d8>
  403170:	adrp	x1, 407000 <ferror@plt+0x4410>
  403174:	add	x1, x1, #0x900
  403178:	mov	w2, #0x5                   	// #5
  40317c:	mov	x0, xzr
  403180:	bl	402af0 <dcgettext@plt>
  403184:	bl	402ab0 <warnx@plt>
  403188:	adrp	x8, 419000 <ferror@plt+0x16410>
  40318c:	ldr	x19, [x8, #912]
  403190:	adrp	x1, 407000 <ferror@plt+0x4410>
  403194:	add	x1, x1, #0x8d9
  403198:	mov	w2, #0x5                   	// #5
  40319c:	mov	x0, xzr
  4031a0:	bl	402af0 <dcgettext@plt>
  4031a4:	adrp	x8, 419000 <ferror@plt+0x16410>
  4031a8:	ldr	x2, [x8, #944]
  4031ac:	mov	x1, x0
  4031b0:	mov	x0, x19
  4031b4:	bl	402ba0 <fprintf@plt>
  4031b8:	mov	w0, #0x1                   	// #1
  4031bc:	bl	402590 <exit@plt>
  4031c0:	ldr	w8, [sp, #72]
  4031c4:	cbnz	w8, 4031e4 <ferror@plt+0x5f4>
  4031c8:	adrp	x8, 407000 <ferror@plt+0x4410>
  4031cc:	ldr	q0, [x8, #560]
  4031d0:	mov	w8, #0x5                   	// #5
  4031d4:	mov	w9, #0x4                   	// #4
  4031d8:	str	w8, [sp, #72]
  4031dc:	str	q0, [sp, #16]
  4031e0:	str	w9, [sp, #32]
  4031e4:	bl	404c4c <ferror@plt+0x205c>
  4031e8:	str	x0, [sp]
  4031ec:	cbz	x0, 4032b4 <ferror@plt+0x6c4>
  4031f0:	mov	w0, wzr
  4031f4:	bl	4026a0 <mnt_new_iter@plt>
  4031f8:	str	x0, [sp, #8]
  4031fc:	cbz	x0, 4039dc <ferror@plt+0xdec>
  403200:	mov	w0, wzr
  403204:	bl	402bb0 <scols_init_debug@plt>
  403208:	bl	4027c0 <scols_new_table@plt>
  40320c:	cbz	x0, 403a10 <ferror@plt+0xe20>
  403210:	ldrb	w8, [sp, #88]
  403214:	mov	x21, x0
  403218:	ubfx	w1, w8, #4, #1
  40321c:	bl	402690 <scols_table_enable_raw@plt>
  403220:	ldrb	w8, [sp, #88]
  403224:	mov	x0, x21
  403228:	ubfx	w1, w8, #3, #1
  40322c:	bl	402600 <scols_table_enable_noheadings@plt>
  403230:	ldr	w8, [sp, #72]
  403234:	cmp	w8, #0x1
  403238:	b.lt	403284 <ferror@plt+0x694>  // b.tstop
  40323c:	adrp	x22, 407000 <ferror@plt+0x4410>
  403240:	mov	x19, xzr
  403244:	add	x20, sp, #0x10
  403248:	add	x22, x22, #0x718
  40324c:	ldrsw	x8, [x20, x19, lsl #2]
  403250:	cmp	w8, #0x7
  403254:	b.ge	403798 <ferror@plt+0xba8>  // b.tcont
  403258:	add	x8, x22, x8, lsl #5
  40325c:	ldr	x1, [x8]
  403260:	ldr	d0, [x8, #8]
  403264:	ldr	w2, [x8, #16]
  403268:	mov	x0, x21
  40326c:	bl	402610 <scols_table_new_column@plt>
  403270:	cbz	x0, 40397c <ferror@plt+0xd8c>
  403274:	ldrsw	x8, [sp, #72]
  403278:	add	x19, x19, #0x1
  40327c:	cmp	x19, x8
  403280:	b.lt	40324c <ferror@plt+0x65c>  // b.tstop
  403284:	ldp	x0, x1, [sp]
  403288:	sub	x2, x29, #0x20
  40328c:	bl	402660 <mnt_table_next_fs@plt>
  403290:	cbz	w0, 4035b4 <ferror@plt+0x9c4>
  403294:	mov	x0, x21
  403298:	bl	402aa0 <scols_print_table@plt>
  40329c:	mov	x0, x21
  4032a0:	bl	402850 <scols_unref_table@plt>
  4032a4:	ldr	x0, [sp, #8]
  4032a8:	bl	402980 <mnt_free_iter@plt>
  4032ac:	mov	w22, wzr
  4032b0:	b	403438 <ferror@plt+0x848>
  4032b4:	mov	w22, #0xffffffff            	// #-1
  4032b8:	b	403438 <ferror@plt+0x848>
  4032bc:	tbnz	w8, #0, 4032c8 <ferror@plt+0x6d8>
  4032c0:	mov	w22, wzr
  4032c4:	b	403318 <ferror@plt+0x728>
  4032c8:	bl	404ba0 <ferror@plt+0x1fb0>
  4032cc:	cbz	x0, 4039e8 <ferror@plt+0xdf8>
  4032d0:	mov	x23, x0
  4032d4:	mov	w0, wzr
  4032d8:	bl	4026a0 <mnt_new_iter@plt>
  4032dc:	cbz	x0, 4039dc <ferror@plt+0xdec>
  4032e0:	mov	x24, x0
  4032e4:	adrp	x2, 404000 <ferror@plt+0x1410>
  4032e8:	add	x2, x2, #0xcd4
  4032ec:	sub	x4, x29, #0x8
  4032f0:	mov	x0, x23
  4032f4:	mov	x1, x24
  4032f8:	mov	x3, xzr
  4032fc:	mov	x20, x25
  403300:	bl	4029d0 <mnt_table_find_next_fs@plt>
  403304:	mov	w22, wzr
  403308:	cbz	w0, 40345c <ferror@plt+0x86c>
  40330c:	mov	x0, x24
  403310:	bl	402980 <mnt_free_iter@plt>
  403314:	mov	x25, x20
  403318:	ldr	x1, [sp, #8]
  40331c:	cbz	x1, 403328 <ferror@plt+0x738>
  403320:	mov	x0, x21
  403324:	bl	403f94 <ferror@plt+0x13a4>
  403328:	bl	404e58 <ferror@plt+0x2268>
  40332c:	cbz	x0, 403394 <ferror@plt+0x7a4>
  403330:	adrp	x23, 407000 <ferror@plt+0x4410>
  403334:	mov	x20, xzr
  403338:	add	x23, x23, #0xa86
  40333c:	b	40335c <ferror@plt+0x76c>
  403340:	mov	x0, x24
  403344:	bl	404d80 <ferror@plt+0x2190>
  403348:	orr	w22, w0, w22
  40334c:	add	x20, x20, #0x1
  403350:	bl	404e58 <ferror@plt+0x2268>
  403354:	cmp	x20, x0
  403358:	b.cs	403394 <ferror@plt+0x7a4>  // b.hs, b.nlast
  40335c:	mov	x0, x20
  403360:	bl	404e30 <ferror@plt+0x2240>
  403364:	ldr	x2, [x26, #968]
  403368:	mov	x24, x0
  40336c:	mov	x0, x23
  403370:	mov	x1, x24
  403374:	bl	402a40 <mnt_resolve_tag@plt>
  403378:	cbz	x0, 403340 <ferror@plt+0x750>
  40337c:	mov	x2, x0
  403380:	add	x0, sp, #0x10
  403384:	mov	w3, #0x1                   	// #1
  403388:	mov	x1, x21
  40338c:	bl	4040ec <ferror@plt+0x14fc>
  403390:	b	403348 <ferror@plt+0x758>
  403394:	bl	404f00 <ferror@plt+0x2310>
  403398:	cbz	x0, 403400 <ferror@plt+0x810>
  40339c:	adrp	x23, 407000 <ferror@plt+0x4410>
  4033a0:	mov	x20, xzr
  4033a4:	add	x23, x23, #0xa77
  4033a8:	b	4033c8 <ferror@plt+0x7d8>
  4033ac:	mov	x0, x24
  4033b0:	bl	404d80 <ferror@plt+0x2190>
  4033b4:	orr	w22, w0, w22
  4033b8:	add	x20, x20, #0x1
  4033bc:	bl	404f00 <ferror@plt+0x2310>
  4033c0:	cmp	x20, x0
  4033c4:	b.cs	403400 <ferror@plt+0x810>  // b.hs, b.nlast
  4033c8:	mov	x0, x20
  4033cc:	bl	404ed8 <ferror@plt+0x22e8>
  4033d0:	ldr	x2, [x26, #968]
  4033d4:	mov	x24, x0
  4033d8:	mov	x0, x23
  4033dc:	mov	x1, x24
  4033e0:	bl	402a40 <mnt_resolve_tag@plt>
  4033e4:	cbz	x0, 4033ac <ferror@plt+0x7bc>
  4033e8:	mov	x2, x0
  4033ec:	add	x0, sp, #0x10
  4033f0:	mov	w3, #0x1                   	// #1
  4033f4:	mov	x1, x21
  4033f8:	bl	4040ec <ferror@plt+0x14fc>
  4033fc:	b	4033b4 <ferror@plt+0x7c4>
  403400:	ldr	x2, [x19, x25, lsl #3]
  403404:	cbz	x2, 40342c <ferror@plt+0x83c>
  403408:	add	x8, x19, x25, lsl #3
  40340c:	add	x19, x8, #0x8
  403410:	add	x0, sp, #0x10
  403414:	mov	x1, x21
  403418:	mov	w3, wzr
  40341c:	bl	4040ec <ferror@plt+0x14fc>
  403420:	ldr	x2, [x19], #8
  403424:	orr	w22, w0, w22
  403428:	cbnz	x2, 403410 <ferror@plt+0x820>
  40342c:	bl	404cb0 <ferror@plt+0x20c0>
  403430:	ldr	x0, [x26, #968]
  403434:	bl	402990 <mnt_unref_cache@plt>
  403438:	mov	w0, w22
  40343c:	ldp	x20, x19, [sp, #240]
  403440:	ldp	x22, x21, [sp, #224]
  403444:	ldp	x24, x23, [sp, #208]
  403448:	ldp	x26, x25, [sp, #192]
  40344c:	ldp	x28, x27, [sp, #176]
  403450:	ldp	x29, x30, [sp, #160]
  403454:	add	sp, sp, #0x100
  403458:	ret
  40345c:	adrp	x25, 408000 <ferror@plt+0x5410>
  403460:	adrp	x27, 404000 <ferror@plt+0x1410>
  403464:	add	x25, x25, #0x2ba
  403468:	add	x27, x27, #0xcd4
  40346c:	b	4034a4 <ferror@plt+0x8b4>
  403470:	add	x0, sp, #0x10
  403474:	sub	x1, x29, #0x18
  403478:	mov	w3, #0x1                   	// #1
  40347c:	mov	x2, x28
  403480:	bl	4040ec <ferror@plt+0x14fc>
  403484:	orr	w22, w0, w22
  403488:	sub	x4, x29, #0x8
  40348c:	mov	x0, x23
  403490:	mov	x1, x24
  403494:	mov	x2, x27
  403498:	mov	x3, xzr
  40349c:	bl	4029d0 <mnt_table_find_next_fs@plt>
  4034a0:	cbnz	w0, 40330c <ferror@plt+0x71c>
  4034a4:	ldur	x0, [x29, #-8]
  4034a8:	mov	x1, x25
  4034ac:	mov	x2, xzr
  4034b0:	mov	x3, xzr
  4034b4:	bl	402970 <mnt_fs_get_option@plt>
  4034b8:	cbz	w0, 40352c <ferror@plt+0x93c>
  4034bc:	ldr	w8, [x21, #8]
  4034c0:	ldr	x9, [x21]
  4034c4:	ldur	x0, [x29, #-8]
  4034c8:	stur	w8, [x29, #-16]
  4034cc:	stur	x9, [x29, #-24]
  4034d0:	bl	402b30 <mnt_fs_get_options@plt>
  4034d4:	cbz	x0, 4034e4 <ferror@plt+0x8f4>
  4034d8:	mov	x1, x0
  4034dc:	sub	x0, x29, #0x18
  4034e0:	bl	403f94 <ferror@plt+0x13a4>
  4034e4:	ldur	x0, [x29, #-8]
  4034e8:	bl	402530 <mnt_fs_get_source@plt>
  4034ec:	ldr	x1, [x26, #968]
  4034f0:	bl	402750 <mnt_resolve_spec@plt>
  4034f4:	cbz	x0, 403568 <ferror@plt+0x978>
  4034f8:	mov	x28, x0
  4034fc:	bl	404cf4 <ferror@plt+0x2104>
  403500:	cbz	w0, 403580 <ferror@plt+0x990>
  403504:	ldrb	w8, [sp, #88]
  403508:	tbz	w8, #6, 403488 <ferror@plt+0x898>
  40350c:	adrp	x1, 408000 <ferror@plt+0x5410>
  403510:	mov	w2, #0x5                   	// #5
  403514:	mov	x0, xzr
  403518:	add	x1, x1, #0x2de
  40351c:	bl	402af0 <dcgettext@plt>
  403520:	mov	x1, x28
  403524:	bl	402ab0 <warnx@plt>
  403528:	b	403488 <ferror@plt+0x898>
  40352c:	ldrb	w8, [sp, #88]
  403530:	tbz	w8, #6, 403488 <ferror@plt+0x898>
  403534:	adrp	x1, 408000 <ferror@plt+0x5410>
  403538:	mov	w2, #0x5                   	// #5
  40353c:	mov	x0, xzr
  403540:	add	x1, x1, #0x2c1
  403544:	bl	402af0 <dcgettext@plt>
  403548:	ldur	x8, [x29, #-8]
  40354c:	mov	x28, x0
  403550:	mov	x0, x8
  403554:	bl	402530 <mnt_fs_get_source@plt>
  403558:	mov	x1, x0
  40355c:	mov	x0, x28
  403560:	bl	402ab0 <warnx@plt>
  403564:	b	403488 <ferror@plt+0x898>
  403568:	ldur	w8, [x29, #-16]
  40356c:	cbnz	w8, 403488 <ferror@plt+0x898>
  403570:	ldur	x0, [x29, #-8]
  403574:	bl	402530 <mnt_fs_get_source@plt>
  403578:	bl	404d80 <ferror@plt+0x2190>
  40357c:	b	403484 <ferror@plt+0x894>
  403580:	ldur	w8, [x29, #-16]
  403584:	cbz	w8, 403470 <ferror@plt+0x880>
  403588:	mov	w1, #0x4                   	// #4
  40358c:	mov	x0, x28
  403590:	bl	4028c0 <access@plt>
  403594:	cbz	w0, 403470 <ferror@plt+0x880>
  403598:	ldrb	w8, [sp, #88]
  40359c:	tbz	w8, #6, 403488 <ferror@plt+0x898>
  4035a0:	adrp	x1, 408000 <ferror@plt+0x5410>
  4035a4:	mov	w2, #0x5                   	// #5
  4035a8:	mov	x0, xzr
  4035ac:	add	x1, x1, #0x2fc
  4035b0:	b	40351c <ferror@plt+0x92c>
  4035b4:	adrp	x20, 407000 <ferror@plt+0x4410>
  4035b8:	adrp	x22, 408000 <ferror@plt+0x5410>
  4035bc:	adrp	x23, 408000 <ferror@plt+0x5410>
  4035c0:	adrp	x24, 408000 <ferror@plt+0x5410>
  4035c4:	add	x19, sp, #0x10
  4035c8:	add	x20, x20, #0x3d0
  4035cc:	add	x22, x22, #0x7ab
  4035d0:	add	x23, x23, #0x26f
  4035d4:	add	x24, x24, #0x273
  4035d8:	b	4035ec <ferror@plt+0x9fc>
  4035dc:	ldp	x0, x1, [sp]
  4035e0:	sub	x2, x29, #0x20
  4035e4:	bl	402660 <mnt_table_next_fs@plt>
  4035e8:	cbnz	w0, 403294 <ferror@plt+0x6a4>
  4035ec:	ldur	x27, [x29, #-32]
  4035f0:	cbz	x27, 403988 <ferror@plt+0xd98>
  4035f4:	mov	x0, x21
  4035f8:	mov	x1, xzr
  4035fc:	bl	402840 <scols_table_new_line@plt>
  403600:	cbz	x0, 4039a8 <ferror@plt+0xdb8>
  403604:	mov	x28, x0
  403608:	mov	x0, x27
  40360c:	bl	402530 <mnt_fs_get_source@plt>
  403610:	mov	w1, #0x4                   	// #4
  403614:	mov	x25, x0
  403618:	stur	x0, [x29, #-24]
  40361c:	bl	4028c0 <access@plt>
  403620:	cbz	w0, 40362c <ferror@plt+0xa3c>
  403624:	mov	x25, xzr
  403628:	b	403638 <ferror@plt+0xa48>
  40362c:	mov	x0, x25
  403630:	bl	404f0c <ferror@plt+0x231c>
  403634:	mov	x25, x0
  403638:	ldr	w8, [sp, #72]
  40363c:	cmp	w8, #0x1
  403640:	b.lt	403780 <ferror@plt+0xb90>  // b.tstop
  403644:	mov	x26, xzr
  403648:	b	403684 <ferror@plt+0xa94>
  40364c:	mov	w0, wzr
  403650:	mov	x1, x2
  403654:	bl	406414 <ferror@plt+0x3824>
  403658:	mov	x2, x0
  40365c:	stur	x0, [x29, #-8]
  403660:	cbz	x2, 403674 <ferror@plt+0xa84>
  403664:	mov	x0, x28
  403668:	mov	x1, x26
  40366c:	bl	4025c0 <scols_line_refer_data@plt>
  403670:	cbnz	w0, 4037b8 <ferror@plt+0xbc8>
  403674:	ldrsw	x8, [sp, #72]
  403678:	add	x26, x26, #0x1
  40367c:	cmp	x26, x8
  403680:	b.ge	403780 <ferror@plt+0xb90>  // b.tcont
  403684:	ldr	w8, [x19, x26, lsl #2]
  403688:	stur	xzr, [x29, #-8]
  40368c:	cmp	w8, #0x7
  403690:	b.ge	403798 <ferror@plt+0xba8>  // b.tcont
  403694:	cmp	w8, #0x6
  403698:	b.hi	403758 <ferror@plt+0xb68>  // b.pmore
  40369c:	mov	w8, w8
  4036a0:	adr	x9, 4036b0 <ferror@plt+0xac0>
  4036a4:	ldrb	w10, [x20, x8]
  4036a8:	add	x9, x9, x10, lsl #2
  4036ac:	br	x9
  4036b0:	mov	x0, x27
  4036b4:	bl	402530 <mnt_fs_get_source@plt>
  4036b8:	mov	x2, x0
  4036bc:	b	403768 <ferror@plt+0xb78>
  4036c0:	mov	x0, x27
  4036c4:	bl	402770 <mnt_fs_get_priority@plt>
  4036c8:	mov	w2, w0
  4036cc:	sub	x0, x29, #0x8
  4036d0:	mov	x1, x24
  4036d4:	bl	404b20 <ferror@plt+0x1f30>
  4036d8:	ldur	x2, [x29, #-8]
  4036dc:	cbnz	x2, 403664 <ferror@plt+0xa74>
  4036e0:	b	403674 <ferror@plt+0xa84>
  4036e4:	mov	x0, x27
  4036e8:	bl	402a70 <mnt_fs_get_size@plt>
  4036ec:	b	4036f8 <ferror@plt+0xb08>
  4036f0:	mov	x0, x27
  4036f4:	bl	402b10 <mnt_fs_get_usedsize@plt>
  4036f8:	ldrb	w8, [sp, #88]
  4036fc:	lsl	x2, x0, #10
  403700:	tbz	w8, #1, 40364c <ferror@plt+0xa5c>
  403704:	sub	x0, x29, #0x8
  403708:	mov	x1, x23
  40370c:	b	403770 <ferror@plt+0xb80>
  403710:	mov	x0, x27
  403714:	bl	402800 <mnt_fs_get_swaptype@plt>
  403718:	mov	x2, x0
  40371c:	b	403768 <ferror@plt+0xb78>
  403720:	cbz	x25, 403758 <ferror@plt+0xb68>
  403724:	adrp	x1, 407000 <ferror@plt+0x4410>
  403728:	sub	x2, x29, #0x18
  40372c:	mov	x0, x25
  403730:	add	x1, x1, #0xa77
  403734:	b	40374c <ferror@plt+0xb5c>
  403738:	cbz	x25, 403758 <ferror@plt+0xb68>
  40373c:	adrp	x1, 407000 <ferror@plt+0x4410>
  403740:	sub	x2, x29, #0x18
  403744:	mov	x0, x25
  403748:	add	x1, x1, #0xa86
  40374c:	mov	x3, xzr
  403750:	bl	4025d0 <blkid_probe_lookup_value@plt>
  403754:	cbz	w0, 403764 <ferror@plt+0xb74>
  403758:	ldur	x2, [x29, #-8]
  40375c:	cbnz	x2, 403664 <ferror@plt+0xa74>
  403760:	b	403674 <ferror@plt+0xa84>
  403764:	ldur	x2, [x29, #-24]
  403768:	sub	x0, x29, #0x8
  40376c:	mov	x1, x22
  403770:	bl	404b20 <ferror@plt+0x1f30>
  403774:	ldur	x2, [x29, #-8]
  403778:	cbnz	x2, 403664 <ferror@plt+0xa74>
  40377c:	b	403674 <ferror@plt+0xa84>
  403780:	cbz	x25, 4035dc <ferror@plt+0x9ec>
  403784:	mov	x0, x25
  403788:	bl	402a60 <blkid_free_probe@plt>
  40378c:	b	4035dc <ferror@plt+0x9ec>
  403790:	mov	w22, #0x1                   	// #1
  403794:	b	403438 <ferror@plt+0x848>
  403798:	adrp	x0, 408000 <ferror@plt+0x5410>
  40379c:	adrp	x1, 407000 <ferror@plt+0x4410>
  4037a0:	adrp	x3, 408000 <ferror@plt+0x5410>
  4037a4:	add	x0, x0, #0x1c5
  4037a8:	add	x1, x1, #0x9aa
  4037ac:	add	x3, x3, #0x193
  4037b0:	mov	w2, #0x9d                  	// #157
  4037b4:	bl	402b70 <__assert_fail@plt>
  4037b8:	adrp	x1, 408000 <ferror@plt+0x5410>
  4037bc:	add	x1, x1, #0x276
  4037c0:	mov	w2, #0x5                   	// #5
  4037c4:	mov	x0, xzr
  4037c8:	bl	402af0 <dcgettext@plt>
  4037cc:	mov	x1, x0
  4037d0:	mov	w0, #0x1                   	// #1
  4037d4:	bl	402bc0 <err@plt>
  4037d8:	adrp	x21, 419000 <ferror@plt+0x16410>
  4037dc:	ldr	x19, [x21, #912]
  4037e0:	adrp	x1, 407000 <ferror@plt+0x4410>
  4037e4:	add	x1, x1, #0x916
  4037e8:	mov	w2, #0x5                   	// #5
  4037ec:	mov	x0, xzr
  4037f0:	bl	402af0 <dcgettext@plt>
  4037f4:	adrp	x8, 419000 <ferror@plt+0x16410>
  4037f8:	ldr	x2, [x8, #944]
  4037fc:	mov	x1, x0
  403800:	mov	x0, x19
  403804:	bl	402ba0 <fprintf@plt>
  403808:	adrp	x23, 407000 <ferror@plt+0x4410>
  40380c:	adrp	x24, 407000 <ferror@plt+0x4410>
  403810:	adrp	x20, 407000 <ferror@plt+0x4410>
  403814:	adrp	x27, 407000 <ferror@plt+0x4410>
  403818:	adrp	x19, 407000 <ferror@plt+0x4410>
  40381c:	adrp	x25, 407000 <ferror@plt+0x4410>
  403820:	adrp	x26, 407000 <ferror@plt+0x4410>
  403824:	mov	x22, xzr
  403828:	add	x23, x23, #0x888
  40382c:	add	x24, x24, #0x240
  403830:	add	x20, x20, #0x938
  403834:	add	x27, x27, #0x839
  403838:	add	x19, x19, #0x844
  40383c:	add	x25, x25, #0x829
  403840:	add	x26, x26, #0x82e
  403844:	ldr	w8, [x28, x22]
  403848:	cmp	w8, #0x84
  40384c:	b.hi	403870 <ferror@plt+0xc80>  // b.pmore
  403850:	adr	x9, 403864 <ferror@plt+0xc74>
  403854:	ldrb	w10, [x24, x8]
  403858:	add	x9, x9, x10, lsl #2
  40385c:	mov	x2, x23
  403860:	br	x9
  403864:	adrp	x2, 407000 <ferror@plt+0x4410>
  403868:	add	x2, x2, #0xe4d
  40386c:	b	40391c <ferror@plt+0xd2c>
  403870:	sub	w9, w8, #0x21
  403874:	cmp	w9, #0x5d
  403878:	b.hi	403928 <ferror@plt+0xd38>  // b.pmore
  40387c:	ldr	x0, [x21, #912]
  403880:	adrp	x1, 407000 <ferror@plt+0x4410>
  403884:	add	x1, x1, #0x93e
  403888:	mov	w2, w8
  40388c:	bl	402ba0 <fprintf@plt>
  403890:	b	403928 <ferror@plt+0xd38>
  403894:	adrp	x2, 407000 <ferror@plt+0x4410>
  403898:	add	x2, x2, #0x835
  40389c:	b	40391c <ferror@plt+0xd2c>
  4038a0:	adrp	x2, 407000 <ferror@plt+0x4410>
  4038a4:	add	x2, x2, #0x7f8
  4038a8:	b	40391c <ferror@plt+0xd2c>
  4038ac:	adrp	x2, 407000 <ferror@plt+0x4410>
  4038b0:	add	x2, x2, #0x800
  4038b4:	b	40391c <ferror@plt+0xd2c>
  4038b8:	adrp	x2, 407000 <ferror@plt+0x4410>
  4038bc:	add	x2, x2, #0x819
  4038c0:	b	40391c <ferror@plt+0xd2c>
  4038c4:	adrp	x2, 407000 <ferror@plt+0x4410>
  4038c8:	add	x2, x2, #0xe31
  4038cc:	b	40391c <ferror@plt+0xd2c>
  4038d0:	adrp	x2, 407000 <ferror@plt+0x4410>
  4038d4:	add	x2, x2, #0x809
  4038d8:	b	40391c <ferror@plt+0xd2c>
  4038dc:	adrp	x2, 407000 <ferror@plt+0x4410>
  4038e0:	add	x2, x2, #0x811
  4038e4:	b	40391c <ferror@plt+0xd2c>
  4038e8:	adrp	x2, 407000 <ferror@plt+0x4410>
  4038ec:	add	x2, x2, #0x821
  4038f0:	b	40391c <ferror@plt+0xd2c>
  4038f4:	adrp	x2, 408000 <ferror@plt+0x5410>
  4038f8:	add	x2, x2, #0x677
  4038fc:	b	40391c <ferror@plt+0xd2c>
  403900:	mov	x2, x27
  403904:	b	40391c <ferror@plt+0xd2c>
  403908:	mov	x2, x19
  40390c:	b	40391c <ferror@plt+0xd2c>
  403910:	mov	x2, x25
  403914:	b	40391c <ferror@plt+0xd2c>
  403918:	mov	x2, x26
  40391c:	ldr	x0, [x21, #912]
  403920:	mov	x1, x20
  403924:	bl	402ba0 <fprintf@plt>
  403928:	add	x22, x22, #0x4
  40392c:	cmp	x22, #0x3c
  403930:	b.ne	403844 <ferror@plt+0xc54>  // b.any
  403934:	ldr	x1, [x21, #912]
  403938:	mov	w0, #0xa                   	// #10
  40393c:	bl	402680 <fputc@plt>
  403940:	mov	w0, #0x1                   	// #1
  403944:	bl	402590 <exit@plt>
  403948:	adrp	x1, 407000 <ferror@plt+0x4410>
  40394c:	add	x1, x1, #0x8bb
  403950:	mov	w2, #0x5                   	// #5
  403954:	mov	x0, xzr
  403958:	bl	402af0 <dcgettext@plt>
  40395c:	adrp	x8, 419000 <ferror@plt+0x16410>
  403960:	ldr	x1, [x8, #944]
  403964:	adrp	x2, 407000 <ferror@plt+0x4410>
  403968:	add	x2, x2, #0x8c7
  40396c:	bl	402b50 <printf@plt>
  403970:	mov	w0, wzr
  403974:	bl	402590 <exit@plt>
  403978:	bl	403b94 <ferror@plt+0xfa4>
  40397c:	adrp	x1, 408000 <ferror@plt+0x5410>
  403980:	add	x1, x1, #0x172
  403984:	b	4039b0 <ferror@plt+0xdc0>
  403988:	adrp	x0, 408000 <ferror@plt+0x5410>
  40398c:	adrp	x1, 407000 <ferror@plt+0x4410>
  403990:	adrp	x3, 408000 <ferror@plt+0x5410>
  403994:	add	x0, x0, #0x24d
  403998:	add	x1, x1, #0x9aa
  40399c:	add	x3, x3, #0x1f1
  4039a0:	mov	w2, #0xaf                  	// #175
  4039a4:	bl	402b70 <__assert_fail@plt>
  4039a8:	adrp	x1, 408000 <ferror@plt+0x5410>
  4039ac:	add	x1, x1, #0x250
  4039b0:	mov	w2, #0x5                   	// #5
  4039b4:	b	4037c8 <ferror@plt+0xbd8>
  4039b8:	adrp	x1, 407000 <ferror@plt+0x4410>
  4039bc:	add	x1, x1, #0x89c
  4039c0:	mov	w2, #0x5                   	// #5
  4039c4:	mov	x0, xzr
  4039c8:	bl	402af0 <dcgettext@plt>
  4039cc:	ldr	x2, [x22, #920]
  4039d0:	mov	x1, x0
  4039d4:	mov	w0, #0x1                   	// #1
  4039d8:	bl	402b20 <errx@plt>
  4039dc:	adrp	x1, 407000 <ferror@plt+0x4410>
  4039e0:	add	x1, x1, #0x943
  4039e4:	b	4039b0 <ferror@plt+0xdc0>
  4039e8:	adrp	x1, 408000 <ferror@plt+0x5410>
  4039ec:	add	x1, x1, #0x2a7
  4039f0:	mov	w2, #0x5                   	// #5
  4039f4:	bl	402af0 <dcgettext@plt>
  4039f8:	mov	x19, x0
  4039fc:	bl	402a50 <mnt_get_fstab_path@plt>
  403a00:	mov	x2, x0
  403a04:	mov	w0, #0x1                   	// #1
  403a08:	mov	x1, x19
  403a0c:	bl	402bc0 <err@plt>
  403a10:	adrp	x1, 408000 <ferror@plt+0x5410>
  403a14:	add	x1, x1, #0x152
  403a18:	b	4039b0 <ferror@plt+0xdc0>
  403a1c:	stp	x29, x30, [sp, #-32]!
  403a20:	stp	x20, x19, [sp, #16]
  403a24:	mov	x29, sp
  403a28:	cbz	x0, 403b74 <ferror@plt+0xf84>
  403a2c:	mov	x20, x1
  403a30:	adrp	x1, 407000 <ferror@plt+0x4410>
  403a34:	add	x1, x1, #0x9fc
  403a38:	mov	x2, x20
  403a3c:	mov	x19, x0
  403a40:	bl	4029f0 <strncasecmp@plt>
  403a44:	cbnz	w0, 403a58 <ferror@plt+0xe68>
  403a48:	cmp	x20, #0x4
  403a4c:	b.ne	403a58 <ferror@plt+0xe68>  // b.any
  403a50:	mov	w0, wzr
  403a54:	b	403b68 <ferror@plt+0xf78>
  403a58:	adrp	x1, 407000 <ferror@plt+0x4410>
  403a5c:	add	x1, x1, #0xa1f
  403a60:	mov	x0, x19
  403a64:	mov	x2, x20
  403a68:	bl	4029f0 <strncasecmp@plt>
  403a6c:	cbnz	w0, 403a80 <ferror@plt+0xe90>
  403a70:	cmp	x20, #0x4
  403a74:	b.ne	403a80 <ferror@plt+0xe90>  // b.any
  403a78:	mov	w0, #0x1                   	// #1
  403a7c:	b	403b68 <ferror@plt+0xf78>
  403a80:	adrp	x1, 407000 <ferror@plt+0x4410>
  403a84:	add	x1, x1, #0xa37
  403a88:	mov	x0, x19
  403a8c:	mov	x2, x20
  403a90:	bl	4029f0 <strncasecmp@plt>
  403a94:	cbnz	w0, 403aa8 <ferror@plt+0xeb8>
  403a98:	cmp	x20, #0x4
  403a9c:	b.ne	403aa8 <ferror@plt+0xeb8>  // b.any
  403aa0:	mov	w0, #0x2                   	// #2
  403aa4:	b	403b68 <ferror@plt+0xf78>
  403aa8:	adrp	x1, 407000 <ferror@plt+0x4410>
  403aac:	add	x1, x1, #0xa52
  403ab0:	mov	x0, x19
  403ab4:	mov	x2, x20
  403ab8:	bl	4029f0 <strncasecmp@plt>
  403abc:	cbnz	w0, 403ad0 <ferror@plt+0xee0>
  403ac0:	cmp	x20, #0x4
  403ac4:	b.ne	403ad0 <ferror@plt+0xee0>  // b.any
  403ac8:	mov	w0, #0x3                   	// #3
  403acc:	b	403b68 <ferror@plt+0xf78>
  403ad0:	adrp	x1, 407000 <ferror@plt+0x4410>
  403ad4:	add	x1, x1, #0xa64
  403ad8:	mov	x0, x19
  403adc:	mov	x2, x20
  403ae0:	bl	4029f0 <strncasecmp@plt>
  403ae4:	cbnz	w0, 403af8 <ferror@plt+0xf08>
  403ae8:	cmp	x20, #0x4
  403aec:	b.ne	403af8 <ferror@plt+0xf08>  // b.any
  403af0:	mov	w0, #0x4                   	// #4
  403af4:	b	403b68 <ferror@plt+0xf78>
  403af8:	adrp	x1, 407000 <ferror@plt+0x4410>
  403afc:	add	x1, x1, #0xa77
  403b00:	mov	x0, x19
  403b04:	mov	x2, x20
  403b08:	bl	4029f0 <strncasecmp@plt>
  403b0c:	cbnz	w0, 403b20 <ferror@plt+0xf30>
  403b10:	cmp	x20, #0x4
  403b14:	b.ne	403b20 <ferror@plt+0xf30>  // b.any
  403b18:	mov	w0, #0x5                   	// #5
  403b1c:	b	403b68 <ferror@plt+0xf78>
  403b20:	adrp	x1, 407000 <ferror@plt+0x4410>
  403b24:	add	x1, x1, #0xa86
  403b28:	mov	x0, x19
  403b2c:	mov	x2, x20
  403b30:	bl	4029f0 <strncasecmp@plt>
  403b34:	cbnz	w0, 403b48 <ferror@plt+0xf58>
  403b38:	cmp	x20, #0x5
  403b3c:	b.ne	403b48 <ferror@plt+0xf58>  // b.any
  403b40:	mov	w0, #0x6                   	// #6
  403b44:	b	403b68 <ferror@plt+0xf78>
  403b48:	adrp	x1, 407000 <ferror@plt+0x4410>
  403b4c:	add	x1, x1, #0x9e9
  403b50:	mov	w2, #0x5                   	// #5
  403b54:	mov	x0, xzr
  403b58:	bl	402af0 <dcgettext@plt>
  403b5c:	mov	x1, x19
  403b60:	bl	402ab0 <warnx@plt>
  403b64:	mov	w0, #0xffffffff            	// #-1
  403b68:	ldp	x20, x19, [sp, #16]
  403b6c:	ldp	x29, x30, [sp], #32
  403b70:	ret
  403b74:	adrp	x0, 407000 <ferror@plt+0x4410>
  403b78:	adrp	x1, 407000 <ferror@plt+0x4410>
  403b7c:	adrp	x3, 407000 <ferror@plt+0x4410>
  403b80:	add	x0, x0, #0x98e
  403b84:	add	x1, x1, #0x9aa
  403b88:	add	x3, x3, #0x9bd
  403b8c:	mov	w2, #0x8e                  	// #142
  403b90:	bl	402b70 <__assert_fail@plt>
  403b94:	stp	x29, x30, [sp, #-32]!
  403b98:	adrp	x8, 419000 <ferror@plt+0x16410>
  403b9c:	stp	x20, x19, [sp, #16]
  403ba0:	ldr	x19, [x8, #936]
  403ba4:	adrp	x1, 407000 <ferror@plt+0x4410>
  403ba8:	add	x1, x1, #0xa97
  403bac:	mov	w2, #0x5                   	// #5
  403bb0:	mov	x0, xzr
  403bb4:	mov	x29, sp
  403bb8:	bl	402af0 <dcgettext@plt>
  403bbc:	mov	x1, x19
  403bc0:	bl	402580 <fputs@plt>
  403bc4:	adrp	x1, 407000 <ferror@plt+0x4410>
  403bc8:	add	x1, x1, #0xaa0
  403bcc:	mov	w2, #0x5                   	// #5
  403bd0:	mov	x0, xzr
  403bd4:	bl	402af0 <dcgettext@plt>
  403bd8:	adrp	x8, 419000 <ferror@plt+0x16410>
  403bdc:	ldr	x2, [x8, #944]
  403be0:	mov	x1, x0
  403be4:	mov	x0, x19
  403be8:	bl	402ba0 <fprintf@plt>
  403bec:	mov	w0, #0xa                   	// #10
  403bf0:	mov	x1, x19
  403bf4:	bl	402680 <fputc@plt>
  403bf8:	adrp	x1, 407000 <ferror@plt+0x4410>
  403bfc:	add	x1, x1, #0xab8
  403c00:	mov	w2, #0x5                   	// #5
  403c04:	mov	x0, xzr
  403c08:	bl	402af0 <dcgettext@plt>
  403c0c:	mov	x1, x19
  403c10:	bl	402580 <fputs@plt>
  403c14:	adrp	x1, 407000 <ferror@plt+0x4410>
  403c18:	add	x1, x1, #0xaeb
  403c1c:	mov	w2, #0x5                   	// #5
  403c20:	mov	x0, xzr
  403c24:	bl	402af0 <dcgettext@plt>
  403c28:	mov	x1, x19
  403c2c:	bl	402580 <fputs@plt>
  403c30:	adrp	x1, 407000 <ferror@plt+0x4410>
  403c34:	add	x1, x1, #0xaf6
  403c38:	mov	w2, #0x5                   	// #5
  403c3c:	mov	x0, xzr
  403c40:	bl	402af0 <dcgettext@plt>
  403c44:	mov	x1, x19
  403c48:	bl	402580 <fputs@plt>
  403c4c:	adrp	x1, 407000 <ferror@plt+0x4410>
  403c50:	add	x1, x1, #0xb32
  403c54:	mov	w2, #0x5                   	// #5
  403c58:	mov	x0, xzr
  403c5c:	bl	402af0 <dcgettext@plt>
  403c60:	mov	x1, x19
  403c64:	bl	402580 <fputs@plt>
  403c68:	adrp	x1, 407000 <ferror@plt+0x4410>
  403c6c:	add	x1, x1, #0xb7a
  403c70:	mov	w2, #0x5                   	// #5
  403c74:	mov	x0, xzr
  403c78:	bl	402af0 <dcgettext@plt>
  403c7c:	mov	x1, x19
  403c80:	bl	402580 <fputs@plt>
  403c84:	adrp	x1, 407000 <ferror@plt+0x4410>
  403c88:	add	x1, x1, #0xbbd
  403c8c:	mov	w2, #0x5                   	// #5
  403c90:	mov	x0, xzr
  403c94:	bl	402af0 <dcgettext@plt>
  403c98:	mov	x1, x19
  403c9c:	bl	402580 <fputs@plt>
  403ca0:	adrp	x1, 407000 <ferror@plt+0x4410>
  403ca4:	add	x1, x1, #0xc01
  403ca8:	mov	w2, #0x5                   	// #5
  403cac:	mov	x0, xzr
  403cb0:	bl	402af0 <dcgettext@plt>
  403cb4:	mov	x1, x19
  403cb8:	bl	402580 <fputs@plt>
  403cbc:	adrp	x1, 407000 <ferror@plt+0x4410>
  403cc0:	add	x1, x1, #0xc41
  403cc4:	mov	w2, #0x5                   	// #5
  403cc8:	mov	x0, xzr
  403ccc:	bl	402af0 <dcgettext@plt>
  403cd0:	mov	x1, x19
  403cd4:	bl	402580 <fputs@plt>
  403cd8:	adrp	x1, 407000 <ferror@plt+0x4410>
  403cdc:	add	x1, x1, #0xc84
  403ce0:	mov	w2, #0x5                   	// #5
  403ce4:	mov	x0, xzr
  403ce8:	bl	402af0 <dcgettext@plt>
  403cec:	mov	x1, x19
  403cf0:	bl	402580 <fputs@plt>
  403cf4:	adrp	x1, 407000 <ferror@plt+0x4410>
  403cf8:	add	x1, x1, #0xcd4
  403cfc:	mov	w2, #0x5                   	// #5
  403d00:	mov	x0, xzr
  403d04:	bl	402af0 <dcgettext@plt>
  403d08:	mov	x1, x19
  403d0c:	bl	402580 <fputs@plt>
  403d10:	adrp	x1, 407000 <ferror@plt+0x4410>
  403d14:	add	x1, x1, #0xd12
  403d18:	mov	w2, #0x5                   	// #5
  403d1c:	mov	x0, xzr
  403d20:	bl	402af0 <dcgettext@plt>
  403d24:	mov	x1, x19
  403d28:	bl	402580 <fputs@plt>
  403d2c:	adrp	x1, 407000 <ferror@plt+0x4410>
  403d30:	add	x1, x1, #0xd55
  403d34:	mov	w2, #0x5                   	// #5
  403d38:	mov	x0, xzr
  403d3c:	bl	402af0 <dcgettext@plt>
  403d40:	mov	x1, x19
  403d44:	bl	402580 <fputs@plt>
  403d48:	adrp	x1, 407000 <ferror@plt+0x4410>
  403d4c:	add	x1, x1, #0xd98
  403d50:	mov	w2, #0x5                   	// #5
  403d54:	mov	x0, xzr
  403d58:	bl	402af0 <dcgettext@plt>
  403d5c:	mov	x1, x19
  403d60:	bl	402580 <fputs@plt>
  403d64:	adrp	x1, 407000 <ferror@plt+0x4410>
  403d68:	add	x1, x1, #0xddf
  403d6c:	mov	w2, #0x5                   	// #5
  403d70:	mov	x0, xzr
  403d74:	bl	402af0 <dcgettext@plt>
  403d78:	mov	x1, x19
  403d7c:	bl	402580 <fputs@plt>
  403d80:	mov	w0, #0xa                   	// #10
  403d84:	mov	x1, x19
  403d88:	bl	402680 <fputc@plt>
  403d8c:	adrp	x1, 407000 <ferror@plt+0x4410>
  403d90:	add	x1, x1, #0xe24
  403d94:	mov	w2, #0x5                   	// #5
  403d98:	mov	x0, xzr
  403d9c:	bl	402af0 <dcgettext@plt>
  403da0:	adrp	x1, 407000 <ferror@plt+0x4410>
  403da4:	mov	x20, x0
  403da8:	add	x1, x1, #0xe45
  403dac:	mov	w2, #0x5                   	// #5
  403db0:	mov	x0, xzr
  403db4:	bl	402af0 <dcgettext@plt>
  403db8:	mov	x4, x0
  403dbc:	adrp	x0, 407000 <ferror@plt+0x4410>
  403dc0:	adrp	x1, 407000 <ferror@plt+0x4410>
  403dc4:	adrp	x3, 407000 <ferror@plt+0x4410>
  403dc8:	add	x0, x0, #0xe07
  403dcc:	add	x1, x1, #0xe18
  403dd0:	add	x3, x3, #0xe36
  403dd4:	mov	x2, x20
  403dd8:	bl	402b50 <printf@plt>
  403ddc:	adrp	x1, 407000 <ferror@plt+0x4410>
  403de0:	add	x1, x1, #0xe55
  403de4:	mov	w2, #0x5                   	// #5
  403de8:	mov	x0, xzr
  403dec:	bl	402af0 <dcgettext@plt>
  403df0:	mov	x1, x19
  403df4:	bl	402580 <fputs@plt>
  403df8:	adrp	x1, 408000 <ferror@plt+0x5410>
  403dfc:	add	x1, x1, #0x1f
  403e00:	mov	w2, #0x5                   	// #5
  403e04:	mov	x0, xzr
  403e08:	bl	402af0 <dcgettext@plt>
  403e0c:	mov	x1, x19
  403e10:	bl	402580 <fputs@plt>
  403e14:	adrp	x1, 408000 <ferror@plt+0x5410>
  403e18:	add	x1, x1, #0x106
  403e1c:	mov	w2, #0x5                   	// #5
  403e20:	mov	x0, xzr
  403e24:	bl	402af0 <dcgettext@plt>
  403e28:	mov	x1, x19
  403e2c:	bl	402580 <fputs@plt>
  403e30:	adrp	x1, 407000 <ferror@plt+0x4410>
  403e34:	add	x1, x1, #0xa01
  403e38:	mov	w2, #0x5                   	// #5
  403e3c:	mov	x0, xzr
  403e40:	bl	402af0 <dcgettext@plt>
  403e44:	adrp	x20, 408000 <ferror@plt+0x5410>
  403e48:	add	x20, x20, #0x122
  403e4c:	adrp	x2, 407000 <ferror@plt+0x4410>
  403e50:	mov	x3, x0
  403e54:	add	x2, x2, #0x9fc
  403e58:	mov	x0, x19
  403e5c:	mov	x1, x20
  403e60:	bl	402ba0 <fprintf@plt>
  403e64:	adrp	x1, 407000 <ferror@plt+0x4410>
  403e68:	add	x1, x1, #0xa24
  403e6c:	mov	w2, #0x5                   	// #5
  403e70:	mov	x0, xzr
  403e74:	bl	402af0 <dcgettext@plt>
  403e78:	adrp	x2, 407000 <ferror@plt+0x4410>
  403e7c:	mov	x3, x0
  403e80:	add	x2, x2, #0xa1f
  403e84:	mov	x0, x19
  403e88:	mov	x1, x20
  403e8c:	bl	402ba0 <fprintf@plt>
  403e90:	adrp	x1, 407000 <ferror@plt+0x4410>
  403e94:	add	x1, x1, #0xa3c
  403e98:	mov	w2, #0x5                   	// #5
  403e9c:	mov	x0, xzr
  403ea0:	bl	402af0 <dcgettext@plt>
  403ea4:	adrp	x2, 407000 <ferror@plt+0x4410>
  403ea8:	mov	x3, x0
  403eac:	add	x2, x2, #0xa37
  403eb0:	mov	x0, x19
  403eb4:	mov	x1, x20
  403eb8:	bl	402ba0 <fprintf@plt>
  403ebc:	adrp	x1, 407000 <ferror@plt+0x4410>
  403ec0:	add	x1, x1, #0xa57
  403ec4:	mov	w2, #0x5                   	// #5
  403ec8:	mov	x0, xzr
  403ecc:	bl	402af0 <dcgettext@plt>
  403ed0:	adrp	x2, 407000 <ferror@plt+0x4410>
  403ed4:	mov	x3, x0
  403ed8:	add	x2, x2, #0xa52
  403edc:	mov	x0, x19
  403ee0:	mov	x1, x20
  403ee4:	bl	402ba0 <fprintf@plt>
  403ee8:	adrp	x1, 407000 <ferror@plt+0x4410>
  403eec:	add	x1, x1, #0xa69
  403ef0:	mov	w2, #0x5                   	// #5
  403ef4:	mov	x0, xzr
  403ef8:	bl	402af0 <dcgettext@plt>
  403efc:	adrp	x2, 407000 <ferror@plt+0x4410>
  403f00:	mov	x3, x0
  403f04:	add	x2, x2, #0xa64
  403f08:	mov	x0, x19
  403f0c:	mov	x1, x20
  403f10:	bl	402ba0 <fprintf@plt>
  403f14:	adrp	x1, 407000 <ferror@plt+0x4410>
  403f18:	add	x1, x1, #0xa7c
  403f1c:	mov	w2, #0x5                   	// #5
  403f20:	mov	x0, xzr
  403f24:	bl	402af0 <dcgettext@plt>
  403f28:	adrp	x2, 407000 <ferror@plt+0x4410>
  403f2c:	mov	x3, x0
  403f30:	add	x2, x2, #0xa77
  403f34:	mov	x0, x19
  403f38:	mov	x1, x20
  403f3c:	bl	402ba0 <fprintf@plt>
  403f40:	adrp	x1, 407000 <ferror@plt+0x4410>
  403f44:	add	x1, x1, #0xa8c
  403f48:	mov	w2, #0x5                   	// #5
  403f4c:	mov	x0, xzr
  403f50:	bl	402af0 <dcgettext@plt>
  403f54:	adrp	x2, 407000 <ferror@plt+0x4410>
  403f58:	mov	x3, x0
  403f5c:	add	x2, x2, #0xa86
  403f60:	mov	x0, x19
  403f64:	mov	x1, x20
  403f68:	bl	402ba0 <fprintf@plt>
  403f6c:	adrp	x1, 408000 <ferror@plt+0x5410>
  403f70:	add	x1, x1, #0x12d
  403f74:	mov	w2, #0x5                   	// #5
  403f78:	mov	x0, xzr
  403f7c:	bl	402af0 <dcgettext@plt>
  403f80:	adrp	x1, 408000 <ferror@plt+0x5410>
  403f84:	add	x1, x1, #0x148
  403f88:	bl	402b50 <printf@plt>
  403f8c:	mov	w0, wzr
  403f90:	bl	402590 <exit@plt>
  403f94:	sub	sp, sp, #0x50
  403f98:	stp	x29, x30, [sp, #16]
  403f9c:	stp	x24, x23, [sp, #32]
  403fa0:	stp	x22, x21, [sp, #48]
  403fa4:	stp	x20, x19, [sp, #64]
  403fa8:	add	x29, sp, #0x10
  403fac:	stp	xzr, xzr, [sp]
  403fb0:	cbz	x0, 4040ac <ferror@plt+0x14bc>
  403fb4:	mov	x20, x1
  403fb8:	cbz	x1, 4040cc <ferror@plt+0x14dc>
  403fbc:	adrp	x1, 408000 <ferror@plt+0x5410>
  403fc0:	mov	x19, x0
  403fc4:	add	x1, x1, #0x352
  403fc8:	mov	x0, x20
  403fcc:	mov	x2, xzr
  403fd0:	mov	x3, xzr
  403fd4:	bl	4029b0 <mnt_optstr_get_option@plt>
  403fd8:	cbnz	w0, 403fe4 <ferror@plt+0x13f4>
  403fdc:	mov	w8, #0x1                   	// #1
  403fe0:	str	w8, [x19, #8]
  403fe4:	adrp	x1, 407000 <ferror@plt+0x4410>
  403fe8:	add	x1, x1, #0x7f8
  403fec:	add	x2, sp, #0x8
  403ff0:	mov	x3, sp
  403ff4:	mov	x0, x20
  403ff8:	bl	4029b0 <mnt_optstr_get_option@plt>
  403ffc:	cbz	w0, 404050 <ferror@plt+0x1460>
  404000:	adrp	x1, 408000 <ferror@plt+0x5410>
  404004:	add	x1, x1, #0x359
  404008:	add	x2, sp, #0x8
  40400c:	mov	x0, x20
  404010:	mov	x3, xzr
  404014:	str	xzr, [sp, #8]
  404018:	bl	4029b0 <mnt_optstr_get_option@plt>
  40401c:	cbnz	w0, 404038 <ferror@plt+0x1448>
  404020:	ldr	x0, [sp, #8]
  404024:	cbz	x0, 404038 <ferror@plt+0x1448>
  404028:	mov	w2, #0xa                   	// #10
  40402c:	mov	x1, xzr
  404030:	bl	402960 <strtol@plt>
  404034:	str	w0, [x19, #4]
  404038:	ldp	x20, x19, [sp, #64]
  40403c:	ldp	x22, x21, [sp, #48]
  404040:	ldp	x24, x23, [sp, #32]
  404044:	ldp	x29, x30, [sp, #16]
  404048:	add	sp, sp, #0x50
  40404c:	ret
  404050:	ldr	w24, [x19]
  404054:	orr	w23, w24, #0x10000
  404058:	str	w23, [x19]
  40405c:	ldr	x21, [sp, #8]
  404060:	cbz	x21, 404000 <ferror@plt+0x1410>
  404064:	ldr	x22, [sp]
  404068:	adrp	x1, 407000 <ferror@plt+0x4410>
  40406c:	add	x1, x1, #0x891
  404070:	mov	x0, x21
  404074:	mov	x2, x22
  404078:	bl	402780 <strncmp@plt>
  40407c:	cbnz	w0, 404088 <ferror@plt+0x1498>
  404080:	orr	w23, w24, #0x30000
  404084:	str	w23, [x19]
  404088:	adrp	x1, 407000 <ferror@plt+0x4410>
  40408c:	add	x1, x1, #0x896
  404090:	mov	x0, x21
  404094:	mov	x2, x22
  404098:	bl	402780 <strncmp@plt>
  40409c:	cbnz	w0, 404000 <ferror@plt+0x1410>
  4040a0:	orr	w8, w23, #0x40000
  4040a4:	str	w8, [x19]
  4040a8:	b	404000 <ferror@plt+0x1410>
  4040ac:	adrp	x0, 408000 <ferror@plt+0x5410>
  4040b0:	adrp	x1, 407000 <ferror@plt+0x4410>
  4040b4:	adrp	x3, 408000 <ferror@plt+0x5410>
  4040b8:	add	x0, x0, #0x318
  4040bc:	add	x1, x1, #0x9aa
  4040c0:	add	x3, x3, #0x31e
  4040c4:	mov	w2, #0x2b9                 	// #697
  4040c8:	bl	402b70 <__assert_fail@plt>
  4040cc:	adrp	x0, 407000 <ferror@plt+0x4410>
  4040d0:	adrp	x1, 407000 <ferror@plt+0x4410>
  4040d4:	adrp	x3, 408000 <ferror@plt+0x5410>
  4040d8:	add	x0, x0, #0x809
  4040dc:	add	x1, x1, #0x9aa
  4040e0:	add	x3, x3, #0x31e
  4040e4:	mov	w2, #0x2ba                 	// #698
  4040e8:	bl	402b70 <__assert_fail@plt>
  4040ec:	sub	sp, sp, #0x190
  4040f0:	stp	x29, x30, [sp, #304]
  4040f4:	stp	x28, x27, [sp, #320]
  4040f8:	stp	x26, x25, [sp, #336]
  4040fc:	stp	x24, x23, [sp, #352]
  404100:	stp	x22, x21, [sp, #368]
  404104:	stp	x20, x19, [sp, #384]
  404108:	add	x29, sp, #0x130
  40410c:	cbz	x0, 4048c0 <ferror@plt+0x1cd0>
  404110:	mov	x22, x1
  404114:	cbz	x1, 4048e0 <ferror@plt+0x1cf0>
  404118:	mov	x20, x2
  40411c:	mov	x21, x0
  404120:	cbz	w3, 40412c <ferror@plt+0x153c>
  404124:	mov	x19, x20
  404128:	b	404144 <ferror@plt+0x1554>
  40412c:	adrp	x8, 419000 <ferror@plt+0x16410>
  404130:	ldr	x1, [x8, #968]
  404134:	mov	x0, x20
  404138:	bl	402750 <mnt_resolve_spec@plt>
  40413c:	mov	x19, x0
  404140:	cbz	x0, 40427c <ferror@plt+0x168c>
  404144:	ldr	w27, [x22, #4]
  404148:	str	xzr, [sp, #96]
  40414c:	cbz	x19, 404900 <ferror@plt+0x1d10>
  404150:	mov	x0, x19
  404154:	mov	w1, wzr
  404158:	bl	402730 <open@plt>
  40415c:	cmn	w0, #0x1
  404160:	b.eq	404238 <ferror@plt+0x1648>  // b.none
  404164:	mov	w20, w0
  404168:	add	x2, sp, #0x68
  40416c:	mov	w0, wzr
  404170:	mov	w1, w20
  404174:	bl	402ae0 <__fxstat@plt>
  404178:	tbnz	w0, #31, 40425c <ferror@plt+0x166c>
  40417c:	ldr	w8, [sp, #120]
  404180:	mov	w9, #0xe3f                 	// #3647
  404184:	and	w10, w8, #0xf000
  404188:	cmp	w10, #0x6, lsl #12
  40418c:	mov	w10, #0xe07                 	// #3591
  404190:	csel	w23, w10, w9, eq  // eq = none
  404194:	tst	w23, w8
  404198:	b.eq	4041d0 <ferror@plt+0x15e0>  // b.none
  40419c:	adrp	x1, 408000 <ferror@plt+0x5410>
  4041a0:	add	x1, x1, #0x447
  4041a4:	mov	w2, #0x5                   	// #5
  4041a8:	mov	x0, xzr
  4041ac:	bl	402af0 <dcgettext@plt>
  4041b0:	ldr	w8, [sp, #120]
  4041b4:	and	w9, w23, #0x30
  4041b8:	mov	w10, #0x1b0                 	// #432
  4041bc:	eor	w3, w9, w10
  4041c0:	and	w2, w8, #0xfff
  4041c4:	mov	x1, x19
  4041c8:	bl	402ab0 <warnx@plt>
  4041cc:	ldr	w8, [sp, #120]
  4041d0:	and	w9, w8, #0xf000
  4041d4:	cmp	w9, #0x8, lsl #12
  4041d8:	b.ne	404208 <ferror@plt+0x1618>  // b.any
  4041dc:	ldr	w9, [sp, #128]
  4041e0:	cbz	w9, 404208 <ferror@plt+0x1618>
  4041e4:	adrp	x1, 408000 <ferror@plt+0x5410>
  4041e8:	add	x1, x1, #0x476
  4041ec:	mov	w2, #0x5                   	// #5
  4041f0:	mov	x0, xzr
  4041f4:	bl	402af0 <dcgettext@plt>
  4041f8:	ldr	w2, [sp, #128]
  4041fc:	mov	x1, x19
  404200:	bl	402ab0 <warnx@plt>
  404204:	ldr	w8, [sp, #120]
  404208:	and	w8, w8, #0xf000
  40420c:	cmp	w8, #0x6, lsl #12
  404210:	b.eq	4042a0 <ferror@plt+0x16b0>  // b.none
  404214:	cmp	w8, #0x8, lsl #12
  404218:	b.ne	4042c0 <ferror@plt+0x16d0>  // b.any
  40421c:	ldr	x9, [sp, #168]
  404220:	ldr	x8, [sp, #152]
  404224:	cmp	x8, x9, lsl #9
  404228:	b.le	4042bc <ferror@plt+0x16cc>
  40422c:	adrp	x1, 408000 <ferror@plt+0x5410>
  404230:	add	x1, x1, #0x4a6
  404234:	b	40450c <ferror@plt+0x191c>
  404238:	adrp	x1, 408000 <ferror@plt+0x5410>
  40423c:	add	x1, x1, #0x426
  404240:	mov	w2, #0x5                   	// #5
  404244:	mov	x0, xzr
  404248:	bl	402af0 <dcgettext@plt>
  40424c:	mov	x1, x19
  404250:	bl	402920 <warn@plt>
  404254:	mov	x23, xzr
  404258:	b	40452c <ferror@plt+0x193c>
  40425c:	adrp	x1, 408000 <ferror@plt+0x5410>
  404260:	add	x1, x1, #0x435
  404264:	mov	w2, #0x5                   	// #5
  404268:	mov	x0, xzr
  40426c:	bl	402af0 <dcgettext@plt>
  404270:	mov	x1, x19
  404274:	bl	402920 <warn@plt>
  404278:	b	404520 <ferror@plt+0x1930>
  40427c:	mov	x0, x20
  404280:	ldp	x20, x19, [sp, #384]
  404284:	ldp	x22, x21, [sp, #368]
  404288:	ldp	x24, x23, [sp, #352]
  40428c:	ldp	x26, x25, [sp, #336]
  404290:	ldp	x28, x27, [sp, #320]
  404294:	ldp	x29, x30, [sp, #304]
  404298:	add	sp, sp, #0x190
  40429c:	b	404d80 <ferror@plt+0x2190>
  4042a0:	add	x1, sp, #0x60
  4042a4:	mov	w0, w20
  4042a8:	bl	4051dc <ferror@plt+0x25ec>
  4042ac:	cbz	w0, 4042c0 <ferror@plt+0x16d0>
  4042b0:	adrp	x1, 408000 <ferror@plt+0x5410>
  4042b4:	add	x1, x1, #0x4cf
  4042b8:	b	40450c <ferror@plt+0x191c>
  4042bc:	str	x8, [sp, #96]
  4042c0:	mov	w0, #0x10000               	// #65536
  4042c4:	bl	402720 <malloc@plt>
  4042c8:	cbz	x0, 404920 <ferror@plt+0x1d30>
  4042cc:	mov	x23, x0
  4042d0:	mov	w2, #0x10000               	// #65536
  4042d4:	mov	w0, w20
  4042d8:	mov	x1, x23
  4042dc:	bl	402ac0 <read@plt>
  4042e0:	cmn	x0, #0x1
  4042e4:	b.eq	4044fc <ferror@plt+0x190c>  // b.none
  4042e8:	mov	x8, #0x3153                	// #12627
  4042ec:	mov	x10, #0x5753                	// #22355
  4042f0:	mov	x13, #0x4c55                	// #19541
  4042f4:	mov	x14, #0xc3ed                	// #50157
  4042f8:	mov	x15, #0x494c                	// #18764
  4042fc:	movk	x8, #0x5553, lsl #16
  404300:	movk	x10, #0x5041, lsl #16
  404304:	movk	x13, #0x5553, lsl #16
  404308:	movk	x14, #0xe902, lsl #16
  40430c:	movk	x15, #0x484e, lsl #16
  404310:	movk	x8, #0x5053, lsl #32
  404314:	movk	x10, #0x5053, lsl #32
  404318:	movk	x13, #0x5053, lsl #32
  40431c:	movk	x14, #0x5698, lsl #32
  404320:	movk	x15, #0x4249, lsl #32
  404324:	movk	x8, #0x4e45, lsl #48
  404328:	sub	x9, x23, #0xa
  40432c:	mov	w24, #0x1000                	// #4096
  404330:	movk	x10, #0x4341, lsl #48
  404334:	mov	w11, #0x3245                	// #12869
  404338:	mov	w12, #0x44                  	// #68
  40433c:	movk	x13, #0x4e45, lsl #48
  404340:	movk	x14, #0xce5, lsl #48
  404344:	movk	x15, #0x3030, lsl #48
  404348:	mov	w16, #0x3130                	// #12592
  40434c:	b	40435c <ferror@plt+0x176c>
  404350:	cmp	w24, #0x8, lsl #12
  404354:	lsl	w24, w24, #1
  404358:	b.hi	4044fc <ferror@plt+0x190c>  // b.pmore
  40435c:	cmp	w24, #0x8, lsl #12
  404360:	b.eq	404350 <ferror@plt+0x1760>  // b.none
  404364:	tbnz	x0, #63, 4044fc <ferror@plt+0x190c>
  404368:	mov	w26, w24
  40436c:	sub	x25, x26, #0xa
  404370:	cmp	x0, x25
  404374:	b.cc	4044fc <ferror@plt+0x190c>  // b.lo, b.ul, b.last
  404378:	add	x17, x9, x26
  40437c:	ldr	x18, [x17]
  404380:	ldrh	w1, [x17, #8]
  404384:	eor	x18, x18, x10
  404388:	eor	x1, x1, x11
  40438c:	orr	x18, x18, x1
  404390:	cbz	x18, 4044f4 <ferror@plt+0x1904>
  404394:	ldr	x18, [x17]
  404398:	ldrb	w1, [x17, #8]
  40439c:	eor	x18, x18, x8
  4043a0:	eor	x1, x1, x12
  4043a4:	orr	x18, x18, x1
  4043a8:	cbz	x18, 404404 <ferror@plt+0x1814>
  4043ac:	ldr	x18, [x17]
  4043b0:	ldrb	w1, [x17, #8]
  4043b4:	add	x2, x8, #0x100
  4043b8:	eor	x18, x18, x2
  4043bc:	eor	x1, x1, x12
  4043c0:	orr	x18, x18, x1
  4043c4:	cbz	x18, 404404 <ferror@plt+0x1814>
  4043c8:	ldr	x18, [x17]
  4043cc:	ldrb	w1, [x17, #8]
  4043d0:	eor	x18, x18, x13
  4043d4:	eor	x1, x1, x12
  4043d8:	orr	x18, x18, x1
  4043dc:	cbz	x18, 404404 <ferror@plt+0x1814>
  4043e0:	ldr	x18, [x17]
  4043e4:	cmp	x18, x14
  4043e8:	b.eq	404404 <ferror@plt+0x1814>  // b.none
  4043ec:	ldr	x18, [x17]
  4043f0:	ldrh	w17, [x17, #8]
  4043f4:	eor	x18, x18, x15
  4043f8:	eor	x17, x17, x16
  4043fc:	orr	x17, x18, x17
  404400:	cbnz	x17, 404350 <ferror@plt+0x1760>
  404404:	mov	w28, #0x2                   	// #2
  404408:	cbz	w24, 4044fc <ferror@plt+0x190c>
  40440c:	ldrb	w8, [x21, #72]
  404410:	tbz	w8, #6, 40445c <ferror@plt+0x186c>
  404414:	adrp	x1, 408000 <ferror@plt+0x5410>
  404418:	add	x1, x1, #0x4ff
  40441c:	mov	w2, #0x5                   	// #5
  404420:	mov	x0, xzr
  404424:	bl	402af0 <dcgettext@plt>
  404428:	adrp	x8, 408000 <ferror@plt+0x5410>
  40442c:	adrp	x9, 408000 <ferror@plt+0x5410>
  404430:	add	x8, x8, #0x537
  404434:	add	x9, x9, #0x52f
  404438:	cmp	w28, #0x2
  40443c:	adrp	x10, 408000 <ferror@plt+0x5410>
  404440:	add	x10, x10, #0x742
  404444:	csel	x8, x9, x8, eq  // eq = none
  404448:	cmp	w28, #0x1
  40444c:	csel	x3, x10, x8, eq  // eq = none
  404450:	mov	x1, x19
  404454:	mov	w2, w24
  404458:	bl	402ab0 <warnx@plt>
  40445c:	cmp	w28, #0x2
  404460:	b.eq	40448c <ferror@plt+0x189c>  // b.none
  404464:	cmp	w28, #0x1
  404468:	b.ne	404694 <ferror@plt+0x1aa4>  // b.any
  40446c:	ldr	w8, [x23, #1024]
  404470:	mov	w9, #0x1000000             	// #16777216
  404474:	cmp	w8, w9
  404478:	b.eq	404568 <ferror@plt+0x1978>  // b.none
  40447c:	cmp	w8, #0x1
  404480:	b.ne	404574 <ferror@plt+0x1984>  // b.any
  404484:	ldr	w8, [x23, #1028]
  404488:	b	404578 <ferror@plt+0x1988>
  40448c:	adrp	x1, 408000 <ferror@plt+0x5410>
  404490:	add	x1, x1, #0x621
  404494:	mov	w2, #0x5                   	// #5
  404498:	mov	x0, xzr
  40449c:	bl	402af0 <dcgettext@plt>
  4044a0:	mov	x1, x19
  4044a4:	bl	402ab0 <warnx@plt>
  4044a8:	mov	w1, #0x1                   	// #1
  4044ac:	mov	x0, x19
  4044b0:	bl	402730 <open@plt>
  4044b4:	cmn	w0, #0x1
  4044b8:	b.eq	40455c <ferror@plt+0x196c>  // b.none
  4044bc:	mov	x1, x25
  4044c0:	mov	w2, wzr
  4044c4:	mov	w24, w0
  4044c8:	bl	4026d0 <lseek@plt>
  4044cc:	tbnz	x0, #63, 404628 <ferror@plt+0x1a38>
  4044d0:	adrp	x1, 408000 <ferror@plt+0x5410>
  4044d4:	add	x1, x1, #0x67d
  4044d8:	mov	w2, #0xa                   	// #10
  4044dc:	mov	w0, w24
  4044e0:	bl	402880 <write@plt>
  4044e4:	cmp	x0, #0xa
  4044e8:	b.ne	404634 <ferror@plt+0x1a44>  // b.any
  4044ec:	mov	w26, wzr
  4044f0:	b	404654 <ferror@plt+0x1a64>
  4044f4:	mov	w28, #0x1                   	// #1
  4044f8:	cbnz	w24, 40440c <ferror@plt+0x181c>
  4044fc:	mov	x0, x23
  404500:	bl	4029a0 <free@plt>
  404504:	adrp	x1, 408000 <ferror@plt+0x5410>
  404508:	add	x1, x1, #0x4e3
  40450c:	mov	w2, #0x5                   	// #5
  404510:	mov	x0, xzr
  404514:	bl	402af0 <dcgettext@plt>
  404518:	mov	x1, x19
  40451c:	bl	402ab0 <warnx@plt>
  404520:	mov	x23, xzr
  404524:	mov	w0, w20
  404528:	bl	402860 <close@plt>
  40452c:	mov	x0, x23
  404530:	bl	4029a0 <free@plt>
  404534:	mov	w20, #0xffffffff            	// #-1
  404538:	mov	w0, w20
  40453c:	ldp	x20, x19, [sp, #384]
  404540:	ldp	x22, x21, [sp, #368]
  404544:	ldp	x24, x23, [sp, #352]
  404548:	ldp	x26, x25, [sp, #336]
  40454c:	ldp	x28, x27, [sp, #320]
  404550:	ldp	x29, x30, [sp, #304]
  404554:	add	sp, sp, #0x190
  404558:	ret
  40455c:	adrp	x1, 408000 <ferror@plt+0x5410>
  404560:	add	x1, x1, #0x426
  404564:	b	404678 <ferror@plt+0x1a88>
  404568:	ldr	w8, [x23, #1028]
  40456c:	rev	w8, w8
  404570:	b	404578 <ferror@plt+0x1988>
  404574:	mov	w8, wzr
  404578:	mov	w8, w8
  40457c:	add	x8, x8, #0x1
  404580:	mul	x25, x8, x26
  404584:	bl	402820 <getpagesize@plt>
  404588:	ldrb	w8, [x21, #72]
  40458c:	mov	w26, w0
  404590:	tbz	w8, #6, 4045bc <ferror@plt+0x19cc>
  404594:	adrp	x1, 408000 <ferror@plt+0x5410>
  404598:	add	x1, x1, #0x53f
  40459c:	mov	w2, #0x5                   	// #5
  4045a0:	mov	x0, xzr
  4045a4:	bl	402af0 <dcgettext@plt>
  4045a8:	ldr	x4, [sp, #96]
  4045ac:	mov	x1, x19
  4045b0:	mov	w2, w24
  4045b4:	mov	x3, x25
  4045b8:	bl	402ab0 <warnx@plt>
  4045bc:	ldr	x8, [sp, #96]
  4045c0:	cmp	x25, x8
  4045c4:	b.ls	4045f4 <ferror@plt+0x1a04>  // b.plast
  4045c8:	ldrb	w8, [x21, #72]
  4045cc:	tbz	w8, #6, 404694 <ferror@plt+0x1aa4>
  4045d0:	adrp	x1, 408000 <ferror@plt+0x5410>
  4045d4:	add	x1, x1, #0x56c
  4045d8:	mov	w2, #0x5                   	// #5
  4045dc:	mov	x0, xzr
  4045e0:	bl	402af0 <dcgettext@plt>
  4045e4:	mov	x1, x19
  4045e8:	mov	x2, x25
  4045ec:	bl	402ab0 <warnx@plt>
  4045f0:	b	404694 <ferror@plt+0x1aa4>
  4045f4:	tbnz	w26, #31, 404600 <ferror@plt+0x1a10>
  4045f8:	cmp	w26, w24
  4045fc:	b.eq	404694 <ferror@plt+0x1aa4>  // b.none
  404600:	ldrb	w8, [x21, #72]
  404604:	tbnz	w8, #2, 404740 <ferror@plt+0x1b50>
  404608:	adrp	x1, 408000 <ferror@plt+0x5410>
  40460c:	add	x1, x1, #0x5d4
  404610:	mov	w2, #0x5                   	// #5
  404614:	mov	x0, xzr
  404618:	bl	402af0 <dcgettext@plt>
  40461c:	mov	x1, x19
  404620:	bl	402ab0 <warnx@plt>
  404624:	b	404694 <ferror@plt+0x1aa4>
  404628:	adrp	x1, 408000 <ferror@plt+0x5410>
  40462c:	add	x1, x1, #0x771
  404630:	b	40463c <ferror@plt+0x1a4c>
  404634:	adrp	x1, 408000 <ferror@plt+0x5410>
  404638:	add	x1, x1, #0x782
  40463c:	mov	w2, #0x5                   	// #5
  404640:	mov	x0, xzr
  404644:	bl	402af0 <dcgettext@plt>
  404648:	mov	x1, x19
  40464c:	bl	402920 <warn@plt>
  404650:	mov	w26, #0xffffffff            	// #-1
  404654:	mov	w0, w24
  404658:	bl	402710 <fsync@plt>
  40465c:	mov	w25, w0
  404660:	mov	w0, w24
  404664:	bl	402860 <close@plt>
  404668:	orr	w8, w0, w25
  40466c:	cbz	w8, 404690 <ferror@plt+0x1aa0>
  404670:	adrp	x1, 408000 <ferror@plt+0x5410>
  404674:	add	x1, x1, #0x79d
  404678:	mov	w2, #0x5                   	// #5
  40467c:	mov	x0, xzr
  404680:	bl	402af0 <dcgettext@plt>
  404684:	mov	x1, x19
  404688:	bl	402920 <warn@plt>
  40468c:	b	404524 <ferror@plt+0x1934>
  404690:	tbnz	w26, #31, 404524 <ferror@plt+0x1934>
  404694:	mov	x0, x23
  404698:	bl	4029a0 <free@plt>
  40469c:	mov	w0, w20
  4046a0:	bl	402860 <close@plt>
  4046a4:	mov	w9, #0x7fff                	// #32767
  4046a8:	ldr	w8, [x22]
  4046ac:	cmp	w27, w9
  4046b0:	mov	w10, #0x8000                	// #32768
  4046b4:	csel	w9, w27, w9, lt  // lt = tstop
  4046b8:	bfxil	w10, w9, #0, #15
  4046bc:	cmp	w27, #0x0
  4046c0:	csel	w20, wzr, w10, lt  // lt = tstop
  4046c4:	cbz	w8, 4046e8 <ferror@plt+0x1af8>
  4046c8:	and	w9, w8, #0xfff8ffff
  4046cc:	cbnz	w9, 4046e8 <ferror@plt+0x1af8>
  4046d0:	mvn	w9, w8
  4046d4:	tst	w9, #0x60000
  4046d8:	b.ne	4046e4 <ferror@plt+0x1af4>  // b.any
  4046dc:	orr	w20, w20, #0x10000
  4046e0:	b	4046e8 <ferror@plt+0x1af8>
  4046e4:	orr	w20, w8, w20
  4046e8:	ldrb	w8, [x21, #72]
  4046ec:	tbz	w8, #6, 40470c <ferror@plt+0x1b1c>
  4046f0:	adrp	x1, 408000 <ferror@plt+0x5410>
  4046f4:	add	x1, x1, #0x3bc
  4046f8:	mov	w2, #0x5                   	// #5
  4046fc:	mov	x0, xzr
  404700:	bl	402af0 <dcgettext@plt>
  404704:	mov	x1, x19
  404708:	bl	402b50 <printf@plt>
  40470c:	mov	x0, x19
  404710:	mov	w1, w20
  404714:	bl	402a90 <swapon@plt>
  404718:	mov	w20, w0
  40471c:	tbz	w0, #31, 404538 <ferror@plt+0x1948>
  404720:	adrp	x1, 408000 <ferror@plt+0x5410>
  404724:	add	x1, x1, #0x3c7
  404728:	mov	w2, #0x5                   	// #5
  40472c:	mov	x0, xzr
  404730:	bl	402af0 <dcgettext@plt>
  404734:	mov	x1, x19
  404738:	bl	402920 <warn@plt>
  40473c:	b	404538 <ferror@plt+0x1948>
  404740:	ldrb	w8, [x23, #1052]
  404744:	cbz	w8, 40475c <ferror@plt+0x1b6c>
  404748:	add	x0, x23, #0x41c
  40474c:	bl	402830 <strdup@plt>
  404750:	mov	x24, x0
  404754:	cbnz	x0, 404760 <ferror@plt+0x1b70>
  404758:	b	404934 <ferror@plt+0x1d44>
  40475c:	mov	x24, xzr
  404760:	ldrb	w3, [x23, #1036]
  404764:	cbz	w3, 4047f8 <ferror@plt+0x1c08>
  404768:	ldrb	w4, [x23, #1037]
  40476c:	ldrb	w5, [x23, #1038]
  404770:	ldrb	w6, [x23, #1039]
  404774:	ldrb	w7, [x23, #1040]
  404778:	ldrb	w8, [x23, #1041]
  40477c:	ldrb	w9, [x23, #1042]
  404780:	ldrb	w10, [x23, #1043]
  404784:	ldrb	w11, [x23, #1044]
  404788:	ldrb	w12, [x23, #1045]
  40478c:	ldrb	w13, [x23, #1046]
  404790:	ldrb	w14, [x23, #1047]
  404794:	ldrb	w15, [x23, #1048]
  404798:	ldrb	w16, [x23, #1049]
  40479c:	ldrb	w17, [x23, #1050]
  4047a0:	ldrb	w18, [x23, #1051]
  4047a4:	adrp	x2, 408000 <ferror@plt+0x5410>
  4047a8:	add	x2, x2, #0x6ba
  4047ac:	sub	x0, x29, #0x48
  4047b0:	mov	w1, #0x25                  	// #37
  4047b4:	str	w18, [sp, #80]
  4047b8:	str	w17, [sp, #72]
  4047bc:	str	w16, [sp, #64]
  4047c0:	str	w15, [sp, #56]
  4047c4:	str	w14, [sp, #48]
  4047c8:	str	w13, [sp, #40]
  4047cc:	str	w12, [sp, #32]
  4047d0:	str	w11, [sp, #24]
  4047d4:	str	w10, [sp, #16]
  4047d8:	str	w9, [sp, #8]
  4047dc:	str	w8, [sp]
  4047e0:	bl	4026e0 <snprintf@plt>
  4047e4:	sub	x0, x29, #0x48
  4047e8:	bl	402830 <strdup@plt>
  4047ec:	cbz	x0, 404934 <ferror@plt+0x1d44>
  4047f0:	mov	x25, x0
  4047f4:	b	4047fc <ferror@plt+0x1c0c>
  4047f8:	mov	x25, xzr
  4047fc:	adrp	x1, 408000 <ferror@plt+0x5410>
  404800:	add	x1, x1, #0x5ab
  404804:	mov	w2, #0x5                   	// #5
  404808:	mov	x0, xzr
  40480c:	bl	402af0 <dcgettext@plt>
  404810:	mov	x1, x19
  404814:	bl	402ab0 <warnx@plt>
  404818:	adrp	x1, 408000 <ferror@plt+0x5410>
  40481c:	add	x1, x1, #0x717
  404820:	mov	w2, #0x5                   	// #5
  404824:	mov	x0, xzr
  404828:	bl	402af0 <dcgettext@plt>
  40482c:	mov	x1, x19
  404830:	bl	402ab0 <warnx@plt>
  404834:	bl	4026b0 <fork@plt>
  404838:	cmn	w0, #0x1
  40483c:	b.eq	40487c <ferror@plt+0x1c8c>  // b.none
  404840:	mov	w26, w0
  404844:	cbz	w0, 404944 <ferror@plt+0x1d54>
  404848:	adrp	x24, 408000 <ferror@plt+0x5410>
  40484c:	add	x24, x24, #0x762
  404850:	sub	x1, x29, #0xc
  404854:	mov	w0, w26
  404858:	mov	w2, wzr
  40485c:	bl	402b90 <waitpid@plt>
  404860:	cmn	w0, #0x1
  404864:	b.ne	40489c <ferror@plt+0x1cac>  // b.any
  404868:	bl	402b80 <__errno_location@plt>
  40486c:	ldr	w8, [x0]
  404870:	cmp	w8, #0x4
  404874:	b.eq	404850 <ferror@plt+0x1c60>  // b.none
  404878:	b	404884 <ferror@plt+0x1c94>
  40487c:	adrp	x24, 408000 <ferror@plt+0x5410>
  404880:	add	x24, x24, #0x734
  404884:	mov	w2, #0x5                   	// #5
  404888:	mov	x0, xzr
  40488c:	mov	x1, x24
  404890:	bl	402af0 <dcgettext@plt>
  404894:	bl	402920 <warn@plt>
  404898:	b	404524 <ferror@plt+0x1934>
  40489c:	tbnz	w0, #31, 4048b4 <ferror@plt+0x1cc4>
  4048a0:	ldur	w8, [x29, #-12]
  4048a4:	mov	w9, #0xff7f                	// #65407
  4048a8:	tst	w8, w9
  4048ac:	b.ne	404524 <ferror@plt+0x1934>  // b.any
  4048b0:	b	404694 <ferror@plt+0x1aa4>
  4048b4:	adrp	x24, 408000 <ferror@plt+0x5410>
  4048b8:	add	x24, x24, #0x762
  4048bc:	b	404884 <ferror@plt+0x1c94>
  4048c0:	adrp	x0, 408000 <ferror@plt+0x5410>
  4048c4:	adrp	x1, 407000 <ferror@plt+0x4410>
  4048c8:	adrp	x3, 408000 <ferror@plt+0x5410>
  4048cc:	add	x0, x0, #0x35d
  4048d0:	add	x1, x1, #0x9aa
  4048d4:	add	x3, x3, #0x361
  4048d8:	mov	w2, #0x273                 	// #627
  4048dc:	bl	402b70 <__assert_fail@plt>
  4048e0:	adrp	x0, 408000 <ferror@plt+0x5410>
  4048e4:	adrp	x1, 407000 <ferror@plt+0x4410>
  4048e8:	adrp	x3, 408000 <ferror@plt+0x5410>
  4048ec:	add	x0, x0, #0x3b7
  4048f0:	add	x1, x1, #0x9aa
  4048f4:	add	x3, x3, #0x361
  4048f8:	mov	w2, #0x274                 	// #628
  4048fc:	bl	402b70 <__assert_fail@plt>
  404900:	adrp	x0, 408000 <ferror@plt+0x5410>
  404904:	adrp	x1, 407000 <ferror@plt+0x4410>
  404908:	adrp	x3, 408000 <ferror@plt+0x5410>
  40490c:	add	x0, x0, #0x41c
  404910:	add	x1, x1, #0x9aa
  404914:	add	x3, x3, #0x3d9
  404918:	mov	w2, #0x202                 	// #514
  40491c:	bl	402b70 <__assert_fail@plt>
  404920:	adrp	x1, 408000 <ferror@plt+0x5410>
  404924:	add	x1, x1, #0x663
  404928:	mov	w0, #0x1                   	// #1
  40492c:	mov	w2, #0x10000               	// #65536
  404930:	bl	402bc0 <err@plt>
  404934:	adrp	x1, 408000 <ferror@plt+0x5410>
  404938:	add	x1, x1, #0x6ff
  40493c:	mov	w0, #0x1                   	// #1
  404940:	bl	402bc0 <err@plt>
  404944:	bl	4025f0 <geteuid@plt>
  404948:	mov	w20, w0
  40494c:	bl	402650 <getuid@plt>
  404950:	cmp	w20, w0
  404954:	b.eq	404978 <ferror@plt+0x1d88>  // b.none
  404958:	bl	4029c0 <getgid@plt>
  40495c:	bl	4028b0 <setgid@plt>
  404960:	tbnz	w0, #31, 404970 <ferror@plt+0x1d80>
  404964:	bl	402650 <getuid@plt>
  404968:	bl	402550 <setuid@plt>
  40496c:	tbz	w0, #31, 404978 <ferror@plt+0x1d88>
  404970:	mov	w0, #0x1                   	// #1
  404974:	bl	402590 <exit@plt>
  404978:	adrp	x8, 408000 <ferror@plt+0x5410>
  40497c:	add	x8, x8, #0x740
  404980:	stur	x8, [x29, #-72]
  404984:	cbnz	x24, 404990 <ferror@plt+0x1da0>
  404988:	mov	w8, #0x1                   	// #1
  40498c:	b	4049a0 <ferror@plt+0x1db0>
  404990:	adrp	x8, 408000 <ferror@plt+0x5410>
  404994:	add	x8, x8, #0x747
  404998:	stp	x8, x24, [x29, #-64]
  40499c:	mov	w8, #0x3                   	// #3
  4049a0:	cbz	x25, 4049c0 <ferror@plt+0x1dd0>
  4049a4:	adrp	x10, 408000 <ferror@plt+0x5410>
  4049a8:	add	x10, x10, #0x74a
  4049ac:	sub	x11, x29, #0x48
  4049b0:	add	w9, w8, #0x1
  4049b4:	str	x10, [x11, w8, uxtw #3]
  4049b8:	add	w8, w8, #0x2
  4049bc:	str	x25, [x11, w9, uxtw #3]
  4049c0:	sub	x9, x29, #0x48
  4049c4:	add	x8, x9, w8, uxtw #3
  4049c8:	stp	x19, xzr, [x8]
  4049cc:	ldur	x0, [x29, #-72]
  4049d0:	sub	x1, x29, #0x48
  4049d4:	bl	4028f0 <execvp@plt>
  4049d8:	bl	402b80 <__errno_location@plt>
  4049dc:	ldr	w8, [x0]
  4049e0:	adrp	x1, 408000 <ferror@plt+0x5410>
  4049e4:	add	x1, x1, #0x74d
  4049e8:	mov	w2, #0x5                   	// #5
  4049ec:	cmp	w8, #0x2
  4049f0:	mov	w8, #0x7e                  	// #126
  4049f4:	mov	x0, xzr
  4049f8:	cinc	w19, w8, eq  // eq = none
  4049fc:	bl	402af0 <dcgettext@plt>
  404a00:	ldur	x2, [x29, #-72]
  404a04:	mov	x1, x0
  404a08:	mov	w0, w19
  404a0c:	bl	402bc0 <err@plt>
  404a10:	stp	x29, x30, [sp, #-32]!
  404a14:	adrp	x8, 419000 <ferror@plt+0x16410>
  404a18:	stp	x20, x19, [sp, #16]
  404a1c:	ldr	x20, [x8, #936]
  404a20:	mov	x29, sp
  404a24:	bl	402b80 <__errno_location@plt>
  404a28:	mov	x19, x0
  404a2c:	str	wzr, [x0]
  404a30:	mov	x0, x20
  404a34:	bl	402bf0 <ferror@plt>
  404a38:	cbnz	w0, 404ad8 <ferror@plt+0x1ee8>
  404a3c:	mov	x0, x20
  404a40:	bl	402a80 <fflush@plt>
  404a44:	cbz	w0, 404a98 <ferror@plt+0x1ea8>
  404a48:	ldr	w20, [x19]
  404a4c:	cmp	w20, #0x9
  404a50:	b.eq	404a5c <ferror@plt+0x1e6c>  // b.none
  404a54:	cmp	w20, #0x20
  404a58:	b.ne	404af0 <ferror@plt+0x1f00>  // b.any
  404a5c:	adrp	x8, 419000 <ferror@plt+0x16410>
  404a60:	ldr	x20, [x8, #912]
  404a64:	str	wzr, [x19]
  404a68:	mov	x0, x20
  404a6c:	bl	402bf0 <ferror@plt>
  404a70:	cbnz	w0, 404b18 <ferror@plt+0x1f28>
  404a74:	mov	x0, x20
  404a78:	bl	402a80 <fflush@plt>
  404a7c:	cbz	w0, 404ab8 <ferror@plt+0x1ec8>
  404a80:	ldr	w8, [x19]
  404a84:	cmp	w8, #0x9
  404a88:	b.ne	404b18 <ferror@plt+0x1f28>  // b.any
  404a8c:	ldp	x20, x19, [sp, #16]
  404a90:	ldp	x29, x30, [sp], #32
  404a94:	ret
  404a98:	mov	x0, x20
  404a9c:	bl	402700 <fileno@plt>
  404aa0:	tbnz	w0, #31, 404a48 <ferror@plt+0x1e58>
  404aa4:	bl	4025b0 <dup@plt>
  404aa8:	tbnz	w0, #31, 404a48 <ferror@plt+0x1e58>
  404aac:	bl	402860 <close@plt>
  404ab0:	cbnz	w0, 404a48 <ferror@plt+0x1e58>
  404ab4:	b	404a5c <ferror@plt+0x1e6c>
  404ab8:	mov	x0, x20
  404abc:	bl	402700 <fileno@plt>
  404ac0:	tbnz	w0, #31, 404a80 <ferror@plt+0x1e90>
  404ac4:	bl	4025b0 <dup@plt>
  404ac8:	tbnz	w0, #31, 404a80 <ferror@plt+0x1e90>
  404acc:	bl	402860 <close@plt>
  404ad0:	cbnz	w0, 404a80 <ferror@plt+0x1e90>
  404ad4:	b	404a8c <ferror@plt+0x1e9c>
  404ad8:	adrp	x1, 407000 <ferror@plt+0x4410>
  404adc:	add	x1, x1, #0x90a
  404ae0:	mov	w2, #0x5                   	// #5
  404ae4:	mov	x0, xzr
  404ae8:	bl	402af0 <dcgettext@plt>
  404aec:	b	404b08 <ferror@plt+0x1f18>
  404af0:	adrp	x1, 407000 <ferror@plt+0x4410>
  404af4:	add	x1, x1, #0x90a
  404af8:	mov	w2, #0x5                   	// #5
  404afc:	mov	x0, xzr
  404b00:	bl	402af0 <dcgettext@plt>
  404b04:	cbnz	w20, 404b14 <ferror@plt+0x1f24>
  404b08:	bl	402ab0 <warnx@plt>
  404b0c:	mov	w0, #0x1                   	// #1
  404b10:	bl	402540 <_exit@plt>
  404b14:	bl	402920 <warn@plt>
  404b18:	mov	w0, #0x1                   	// #1
  404b1c:	bl	402540 <_exit@plt>
  404b20:	sub	sp, sp, #0x100
  404b24:	stp	x29, x30, [sp, #240]
  404b28:	add	x29, sp, #0xf0
  404b2c:	mov	x8, #0xffffffffffffffd0    	// #-48
  404b30:	mov	x9, sp
  404b34:	sub	x10, x29, #0x70
  404b38:	movk	x8, #0xff80, lsl #32
  404b3c:	add	x11, x29, #0x10
  404b40:	add	x9, x9, #0x80
  404b44:	add	x10, x10, #0x30
  404b48:	stp	x9, x8, [x29, #-16]
  404b4c:	stp	x11, x10, [x29, #-32]
  404b50:	stp	x2, x3, [x29, #-112]
  404b54:	stp	x4, x5, [x29, #-96]
  404b58:	stp	x6, x7, [x29, #-80]
  404b5c:	stp	q1, q2, [sp, #16]
  404b60:	str	q0, [sp]
  404b64:	ldp	q0, q1, [x29, #-32]
  404b68:	sub	x2, x29, #0x40
  404b6c:	stp	q3, q4, [sp, #48]
  404b70:	stp	q5, q6, [sp, #80]
  404b74:	str	q7, [sp, #112]
  404b78:	stp	q0, q1, [x29, #-64]
  404b7c:	bl	402a00 <vasprintf@plt>
  404b80:	tbnz	w0, #31, 404b90 <ferror@plt+0x1fa0>
  404b84:	ldp	x29, x30, [sp, #240]
  404b88:	add	sp, sp, #0x100
  404b8c:	ret
  404b90:	adrp	x1, 408000 <ferror@plt+0x5410>
  404b94:	add	x1, x1, #0x290
  404b98:	mov	w0, #0x1                   	// #1
  404b9c:	bl	402bc0 <err@plt>
  404ba0:	stp	x29, x30, [sp, #-32]!
  404ba4:	str	x19, [sp, #16]
  404ba8:	adrp	x19, 419000 <ferror@plt+0x16410>
  404bac:	ldr	x0, [x19, #960]
  404bb0:	mov	x29, sp
  404bb4:	cbnz	x0, 404bf8 <ferror@plt+0x2008>
  404bb8:	bl	402740 <mnt_new_table@plt>
  404bbc:	str	x0, [x19, #960]
  404bc0:	cbz	x0, 404bf8 <ferror@plt+0x2008>
  404bc4:	adrp	x1, 404000 <ferror@plt+0x1410>
  404bc8:	add	x1, x1, #0xc04
  404bcc:	bl	402510 <mnt_table_set_parser_errcb@plt>
  404bd0:	adrp	x8, 419000 <ferror@plt+0x16410>
  404bd4:	ldr	x0, [x19, #960]
  404bd8:	ldr	x1, [x8, #968]
  404bdc:	bl	4029e0 <mnt_table_set_cache@plt>
  404be0:	ldr	x0, [x19, #960]
  404be4:	mov	x1, xzr
  404be8:	bl	402b60 <mnt_table_parse_fstab@plt>
  404bec:	ldr	x8, [x19, #960]
  404bf0:	cmp	w0, #0x0
  404bf4:	csel	x0, x8, xzr, eq  // eq = none
  404bf8:	ldr	x19, [sp, #16]
  404bfc:	ldp	x29, x30, [sp], #32
  404c00:	ret
  404c04:	cbz	x1, 404c44 <ferror@plt+0x2054>
  404c08:	stp	x29, x30, [sp, #-32]!
  404c0c:	stp	x20, x19, [sp, #16]
  404c10:	mov	x20, x1
  404c14:	adrp	x1, 408000 <ferror@plt+0x5410>
  404c18:	mov	w19, w2
  404c1c:	add	x1, x1, #0x7cc
  404c20:	mov	w2, #0x5                   	// #5
  404c24:	mov	x0, xzr
  404c28:	mov	x29, sp
  404c2c:	bl	402af0 <dcgettext@plt>
  404c30:	mov	x1, x20
  404c34:	mov	w2, w19
  404c38:	bl	402ab0 <warnx@plt>
  404c3c:	ldp	x20, x19, [sp, #16]
  404c40:	ldp	x29, x30, [sp], #32
  404c44:	mov	w0, #0x1                   	// #1
  404c48:	ret
  404c4c:	stp	x29, x30, [sp, #-32]!
  404c50:	str	x19, [sp, #16]
  404c54:	adrp	x19, 419000 <ferror@plt+0x16410>
  404c58:	ldr	x0, [x19, #976]
  404c5c:	mov	x29, sp
  404c60:	cbnz	x0, 404ca4 <ferror@plt+0x20b4>
  404c64:	bl	402740 <mnt_new_table@plt>
  404c68:	str	x0, [x19, #976]
  404c6c:	cbz	x0, 404ca4 <ferror@plt+0x20b4>
  404c70:	adrp	x8, 419000 <ferror@plt+0x16410>
  404c74:	ldr	x1, [x8, #968]
  404c78:	bl	4029e0 <mnt_table_set_cache@plt>
  404c7c:	ldr	x0, [x19, #976]
  404c80:	adrp	x1, 404000 <ferror@plt+0x1410>
  404c84:	add	x1, x1, #0xc04
  404c88:	bl	402510 <mnt_table_set_parser_errcb@plt>
  404c8c:	ldr	x0, [x19, #976]
  404c90:	mov	x1, xzr
  404c94:	bl	4027d0 <mnt_table_parse_swaps@plt>
  404c98:	ldr	x8, [x19, #976]
  404c9c:	cmp	w0, #0x0
  404ca0:	csel	x0, x8, xzr, eq  // eq = none
  404ca4:	ldr	x19, [sp, #16]
  404ca8:	ldp	x29, x30, [sp], #32
  404cac:	ret
  404cb0:	stp	x29, x30, [sp, #-16]!
  404cb4:	adrp	x8, 419000 <ferror@plt+0x16410>
  404cb8:	ldr	x0, [x8, #976]
  404cbc:	mov	x29, sp
  404cc0:	bl	4025a0 <mnt_unref_table@plt>
  404cc4:	adrp	x8, 419000 <ferror@plt+0x16410>
  404cc8:	ldr	x0, [x8, #960]
  404ccc:	ldp	x29, x30, [sp], #16
  404cd0:	b	4025a0 <mnt_unref_table@plt>
  404cd4:	cbz	x0, 404cf0 <ferror@plt+0x2100>
  404cd8:	stp	x29, x30, [sp, #-16]!
  404cdc:	mov	x29, sp
  404ce0:	bl	402b00 <mnt_fs_is_swaparea@plt>
  404ce4:	cmp	w0, #0x0
  404ce8:	cset	w0, ne  // ne = any
  404cec:	ldp	x29, x30, [sp], #16
  404cf0:	ret
  404cf4:	stp	x29, x30, [sp, #-32]!
  404cf8:	stp	x20, x19, [sp, #16]
  404cfc:	adrp	x20, 419000 <ferror@plt+0x16410>
  404d00:	ldr	x8, [x20, #976]
  404d04:	mov	x19, x0
  404d08:	mov	x29, sp
  404d0c:	cbz	x8, 404d34 <ferror@plt+0x2144>
  404d10:	mov	w2, #0x1                   	// #1
  404d14:	mov	x0, x8
  404d18:	mov	x1, x19
  404d1c:	bl	402620 <mnt_table_find_source@plt>
  404d20:	cmp	x0, #0x0
  404d24:	cset	w0, ne  // ne = any
  404d28:	ldp	x20, x19, [sp, #16]
  404d2c:	ldp	x29, x30, [sp], #32
  404d30:	ret
  404d34:	bl	402740 <mnt_new_table@plt>
  404d38:	str	x0, [x20, #976]
  404d3c:	cbz	x0, 404d28 <ferror@plt+0x2138>
  404d40:	adrp	x8, 419000 <ferror@plt+0x16410>
  404d44:	ldr	x1, [x8, #968]
  404d48:	bl	4029e0 <mnt_table_set_cache@plt>
  404d4c:	ldr	x0, [x20, #976]
  404d50:	adrp	x1, 404000 <ferror@plt+0x1410>
  404d54:	add	x1, x1, #0xc04
  404d58:	bl	402510 <mnt_table_set_parser_errcb@plt>
  404d5c:	ldr	x0, [x20, #976]
  404d60:	mov	x1, xzr
  404d64:	bl	4027d0 <mnt_table_parse_swaps@plt>
  404d68:	mov	w8, w0
  404d6c:	mov	w0, wzr
  404d70:	cbnz	w8, 404d28 <ferror@plt+0x2138>
  404d74:	ldr	x8, [x20, #976]
  404d78:	cbnz	x8, 404d10 <ferror@plt+0x2120>
  404d7c:	b	404d28 <ferror@plt+0x2138>
  404d80:	stp	x29, x30, [sp, #-32]!
  404d84:	adrp	x1, 408000 <ferror@plt+0x5410>
  404d88:	str	x19, [sp, #16]
  404d8c:	mov	x19, x0
  404d90:	add	x1, x1, #0x7ae
  404d94:	mov	w2, #0x5                   	// #5
  404d98:	mov	x0, xzr
  404d9c:	mov	x29, sp
  404da0:	bl	402af0 <dcgettext@plt>
  404da4:	mov	x1, x19
  404da8:	bl	402ab0 <warnx@plt>
  404dac:	ldr	x19, [sp, #16]
  404db0:	mov	w0, #0xffffffff            	// #-1
  404db4:	ldp	x29, x30, [sp], #32
  404db8:	ret
  404dbc:	stp	x29, x30, [sp, #-48]!
  404dc0:	stp	x22, x21, [sp, #16]
  404dc4:	adrp	x21, 419000 <ferror@plt+0x16410>
  404dc8:	ldr	x8, [x21, #992]
  404dcc:	adrp	x22, 419000 <ferror@plt+0x16410>
  404dd0:	stp	x20, x19, [sp, #32]
  404dd4:	mov	x19, x0
  404dd8:	ldr	x0, [x22, #984]
  404ddc:	add	x8, x8, #0x1
  404de0:	lsl	x20, x8, #3
  404de4:	mov	x1, x20
  404de8:	mov	x29, sp
  404dec:	str	x8, [x21, #992]
  404df0:	bl	402810 <realloc@plt>
  404df4:	cbz	x20, 404dfc <ferror@plt+0x220c>
  404df8:	cbz	x0, 404e1c <ferror@plt+0x222c>
  404dfc:	ldr	x8, [x21, #992]
  404e00:	str	x0, [x22, #984]
  404e04:	ldp	x22, x21, [sp, #16]
  404e08:	add	x8, x0, x8, lsl #3
  404e0c:	stur	x19, [x8, #-8]
  404e10:	ldp	x20, x19, [sp, #32]
  404e14:	ldp	x29, x30, [sp], #48
  404e18:	ret
  404e1c:	adrp	x1, 408000 <ferror@plt+0x5410>
  404e20:	add	x1, x1, #0x663
  404e24:	mov	w0, #0x1                   	// #1
  404e28:	mov	x2, x20
  404e2c:	bl	402bc0 <err@plt>
  404e30:	adrp	x8, 419000 <ferror@plt+0x16410>
  404e34:	ldr	x8, [x8, #992]
  404e38:	cmp	x8, x0
  404e3c:	b.ls	404e50 <ferror@plt+0x2260>  // b.plast
  404e40:	adrp	x8, 419000 <ferror@plt+0x16410>
  404e44:	ldr	x8, [x8, #984]
  404e48:	ldr	x0, [x8, x0, lsl #3]
  404e4c:	ret
  404e50:	mov	x0, xzr
  404e54:	ret
  404e58:	adrp	x8, 419000 <ferror@plt+0x16410>
  404e5c:	ldr	x0, [x8, #992]
  404e60:	ret
  404e64:	stp	x29, x30, [sp, #-48]!
  404e68:	stp	x22, x21, [sp, #16]
  404e6c:	adrp	x21, 419000 <ferror@plt+0x16410>
  404e70:	ldr	x8, [x21, #1008]
  404e74:	adrp	x22, 419000 <ferror@plt+0x16410>
  404e78:	stp	x20, x19, [sp, #32]
  404e7c:	mov	x19, x0
  404e80:	ldr	x0, [x22, #1000]
  404e84:	add	x8, x8, #0x1
  404e88:	lsl	x20, x8, #3
  404e8c:	mov	x1, x20
  404e90:	mov	x29, sp
  404e94:	str	x8, [x21, #1008]
  404e98:	bl	402810 <realloc@plt>
  404e9c:	cbz	x20, 404ea4 <ferror@plt+0x22b4>
  404ea0:	cbz	x0, 404ec4 <ferror@plt+0x22d4>
  404ea4:	ldr	x8, [x21, #1008]
  404ea8:	str	x0, [x22, #1000]
  404eac:	ldp	x22, x21, [sp, #16]
  404eb0:	add	x8, x0, x8, lsl #3
  404eb4:	stur	x19, [x8, #-8]
  404eb8:	ldp	x20, x19, [sp, #32]
  404ebc:	ldp	x29, x30, [sp], #48
  404ec0:	ret
  404ec4:	adrp	x1, 408000 <ferror@plt+0x5410>
  404ec8:	add	x1, x1, #0x663
  404ecc:	mov	w0, #0x1                   	// #1
  404ed0:	mov	x2, x20
  404ed4:	bl	402bc0 <err@plt>
  404ed8:	adrp	x8, 419000 <ferror@plt+0x16410>
  404edc:	ldr	x8, [x8, #1008]
  404ee0:	cmp	x8, x0
  404ee4:	b.ls	404ef8 <ferror@plt+0x2308>  // b.plast
  404ee8:	adrp	x8, 419000 <ferror@plt+0x16410>
  404eec:	ldr	x8, [x8, #1000]
  404ef0:	ldr	x0, [x8, x0, lsl #3]
  404ef4:	ret
  404ef8:	mov	x0, xzr
  404efc:	ret
  404f00:	adrp	x8, 419000 <ferror@plt+0x16410>
  404f04:	ldr	x0, [x8, #1008]
  404f08:	ret
  404f0c:	sub	sp, sp, #0x40
  404f10:	adrp	x8, 408000 <ferror@plt+0x5410>
  404f14:	add	x8, x8, #0x800
  404f18:	ldr	q0, [x8]
  404f1c:	stp	x29, x30, [sp, #32]
  404f20:	add	x29, sp, #0x20
  404f24:	stp	x20, x19, [sp, #48]
  404f28:	mov	x20, x0
  404f2c:	stur	xzr, [x29, #-8]
  404f30:	str	q0, [sp]
  404f34:	bl	402630 <blkid_new_probe_from_filename@plt>
  404f38:	mov	x19, x0
  404f3c:	cbz	x0, 404fa0 <ferror@plt+0x23b0>
  404f40:	mov	w1, #0x1                   	// #1
  404f44:	mov	x0, x19
  404f48:	bl	402640 <blkid_probe_enable_superblocks@plt>
  404f4c:	mov	w1, #0x10a                 	// #266
  404f50:	mov	x0, x19
  404f54:	bl	4027e0 <blkid_probe_set_superblocks_flags@plt>
  404f58:	mov	x2, sp
  404f5c:	mov	w1, #0x2                   	// #2
  404f60:	mov	x0, x19
  404f64:	bl	402890 <blkid_probe_filter_superblocks_type@plt>
  404f68:	mov	x0, x19
  404f6c:	bl	4026c0 <blkid_do_safeprobe@plt>
  404f70:	add	w8, w0, #0x2
  404f74:	cmp	w8, #0x3
  404f78:	b.hi	405050 <ferror@plt+0x2460>  // b.pmore
  404f7c:	adrp	x9, 408000 <ferror@plt+0x5410>
  404f80:	add	x9, x9, #0x7f8
  404f84:	adr	x10, 404f94 <ferror@plt+0x23a4>
  404f88:	ldrb	w11, [x9, x8]
  404f8c:	add	x10, x10, x11, lsl #2
  404f90:	br	x10
  404f94:	adrp	x1, 408000 <ferror@plt+0x5410>
  404f98:	add	x1, x1, #0x82b
  404f9c:	b	40503c <ferror@plt+0x244c>
  404fa0:	adrp	x1, 408000 <ferror@plt+0x5410>
  404fa4:	add	x1, x1, #0x810
  404fa8:	mov	w2, #0x5                   	// #5
  404fac:	bl	402af0 <dcgettext@plt>
  404fb0:	mov	x1, x20
  404fb4:	bl	402920 <warn@plt>
  404fb8:	b	40505c <ferror@plt+0x246c>
  404fbc:	adrp	x1, 408000 <ferror@plt+0x5410>
  404fc0:	add	x1, x1, #0x810
  404fc4:	mov	w2, #0x5                   	// #5
  404fc8:	mov	x0, xzr
  404fcc:	bl	402af0 <dcgettext@plt>
  404fd0:	mov	x1, x20
  404fd4:	bl	402920 <warn@plt>
  404fd8:	b	405050 <ferror@plt+0x2460>
  404fdc:	adrp	x1, 408000 <ferror@plt+0x5410>
  404fe0:	add	x1, x1, #0x876
  404fe4:	sub	x2, x29, #0x8
  404fe8:	mov	x0, x19
  404fec:	mov	x3, xzr
  404ff0:	bl	4025d0 <blkid_probe_lookup_value@plt>
  404ff4:	cbnz	w0, 40505c <ferror@plt+0x246c>
  404ff8:	ldur	x0, [x29, #-8]
  404ffc:	cbz	x0, 40505c <ferror@plt+0x246c>
  405000:	adrp	x1, 407000 <ferror@plt+0x4410>
  405004:	add	x1, x1, #0x8d7
  405008:	bl	402910 <strcmp@plt>
  40500c:	cbz	w0, 40505c <ferror@plt+0x246c>
  405010:	adrp	x1, 408000 <ferror@plt+0x5410>
  405014:	add	x1, x1, #0x87e
  405018:	mov	w2, #0x5                   	// #5
  40501c:	mov	x0, xzr
  405020:	bl	402af0 <dcgettext@plt>
  405024:	ldur	x2, [x29, #-8]
  405028:	mov	x1, x20
  40502c:	bl	402ab0 <warnx@plt>
  405030:	b	405050 <ferror@plt+0x2460>
  405034:	adrp	x1, 408000 <ferror@plt+0x5410>
  405038:	add	x1, x1, #0x857
  40503c:	mov	w2, #0x5                   	// #5
  405040:	mov	x0, xzr
  405044:	bl	402af0 <dcgettext@plt>
  405048:	mov	x1, x20
  40504c:	bl	402ab0 <warnx@plt>
  405050:	mov	x0, x19
  405054:	bl	402a60 <blkid_free_probe@plt>
  405058:	mov	x19, xzr
  40505c:	mov	x0, x19
  405060:	ldp	x20, x19, [sp, #48]
  405064:	ldp	x29, x30, [sp, #32]
  405068:	add	sp, sp, #0x40
  40506c:	ret
  405070:	sub	sp, sp, #0x90
  405074:	mov	w1, w0
  405078:	mov	x2, sp
  40507c:	mov	w0, wzr
  405080:	stp	x29, x30, [sp, #128]
  405084:	add	x29, sp, #0x80
  405088:	bl	402ae0 <__fxstat@plt>
  40508c:	ldr	w8, [sp, #16]
  405090:	cmp	w0, #0x0
  405094:	ldp	x29, x30, [sp, #128]
  405098:	cset	w9, eq  // eq = none
  40509c:	and	w8, w8, #0xf000
  4050a0:	cmp	w8, #0x6, lsl #12
  4050a4:	cset	w8, eq  // eq = none
  4050a8:	and	w0, w9, w8
  4050ac:	add	sp, sp, #0x90
  4050b0:	ret
  4050b4:	sub	sp, sp, #0x50
  4050b8:	mov	w1, #0x400                 	// #1024
  4050bc:	mov	w2, wzr
  4050c0:	stp	x29, x30, [sp, #16]
  4050c4:	str	x23, [sp, #32]
  4050c8:	stp	x22, x21, [sp, #48]
  4050cc:	stp	x20, x19, [sp, #64]
  4050d0:	add	x29, sp, #0x10
  4050d4:	mov	w19, w0
  4050d8:	mov	w20, #0x400                 	// #1024
  4050dc:	bl	4026d0 <lseek@plt>
  4050e0:	mov	x21, xzr
  4050e4:	tbnz	x0, #63, 405138 <ferror@plt+0x2548>
  4050e8:	mov	w22, #0x400                 	// #1024
  4050ec:	mov	x23, #0x7ffffffffffffffe    	// #9223372036854775806
  4050f0:	sub	x1, x29, #0x4
  4050f4:	mov	w2, #0x1                   	// #1
  4050f8:	mov	w0, w19
  4050fc:	bl	402ac0 <read@plt>
  405100:	cmp	x0, #0x0
  405104:	b.le	405164 <ferror@plt+0x2574>
  405108:	cmn	x22, #0x1
  40510c:	b.eq	4051c0 <ferror@plt+0x25d0>  // b.none
  405110:	lsl	x8, x22, #1
  405114:	cmp	x22, x23
  405118:	csinv	x20, x8, xzr, ls  // ls = plast
  40511c:	mov	w0, w19
  405120:	mov	x1, x20
  405124:	mov	w2, wzr
  405128:	bl	4026d0 <lseek@plt>
  40512c:	mov	x21, x22
  405130:	mov	x22, x20
  405134:	tbz	x0, #63, 4050f0 <ferror@plt+0x2500>
  405138:	mov	x22, x20
  40513c:	b	405164 <ferror@plt+0x2574>
  405140:	add	x1, x29, #0x18
  405144:	mov	w2, #0x1                   	// #1
  405148:	mov	w0, w19
  40514c:	bl	402ac0 <read@plt>
  405150:	cmp	x0, #0x0
  405154:	cset	w8, gt
  405158:	cmp	x8, #0x0
  40515c:	csel	x22, x20, x22, eq  // eq = none
  405160:	csel	x21, x21, x20, eq  // eq = none
  405164:	sub	x8, x22, #0x1
  405168:	cmp	x21, x8
  40516c:	b.cs	405194 <ferror@plt+0x25a4>  // b.hs, b.nlast
  405170:	add	x8, x21, x22
  405174:	lsr	x20, x8, #1
  405178:	mov	w0, w19
  40517c:	mov	x1, x20
  405180:	mov	w2, wzr
  405184:	bl	4026d0 <lseek@plt>
  405188:	tbz	x0, #63, 405140 <ferror@plt+0x2550>
  40518c:	mov	x8, xzr
  405190:	b	405158 <ferror@plt+0x2568>
  405194:	mov	w0, w19
  405198:	mov	x1, xzr
  40519c:	mov	w2, wzr
  4051a0:	bl	4026d0 <lseek@plt>
  4051a4:	tbnz	x0, #63, 4051b8 <ferror@plt+0x25c8>
  4051a8:	add	x1, x29, #0x1c
  4051ac:	mov	w2, #0x1                   	// #1
  4051b0:	mov	w0, w19
  4051b4:	bl	402ac0 <read@plt>
  4051b8:	add	x0, x21, #0x1
  4051bc:	b	4051c4 <ferror@plt+0x25d4>
  4051c0:	mov	x0, #0xffffffffffffffff    	// #-1
  4051c4:	ldp	x20, x19, [sp, #64]
  4051c8:	ldp	x22, x21, [sp, #48]
  4051cc:	ldr	x23, [sp, #32]
  4051d0:	ldp	x29, x30, [sp, #16]
  4051d4:	add	sp, sp, #0x50
  4051d8:	ret
  4051dc:	sub	sp, sp, #0xa0
  4051e0:	stp	x20, x19, [sp, #144]
  4051e4:	mov	x19, x1
  4051e8:	mov	w1, #0x1272                	// #4722
  4051ec:	movk	w1, #0x8008, lsl #16
  4051f0:	mov	x2, x19
  4051f4:	stp	x29, x30, [sp, #128]
  4051f8:	add	x29, sp, #0x80
  4051fc:	mov	w20, w0
  405200:	bl	402bd0 <ioctl@plt>
  405204:	tbnz	w0, #31, 405210 <ferror@plt+0x2620>
  405208:	mov	w0, wzr
  40520c:	b	405254 <ferror@plt+0x2664>
  405210:	mov	x2, sp
  405214:	mov	w1, #0x1260                	// #4704
  405218:	mov	w0, w20
  40521c:	bl	402bd0 <ioctl@plt>
  405220:	tbnz	w0, #31, 40522c <ferror@plt+0x263c>
  405224:	ldr	x8, [sp]
  405228:	b	405248 <ferror@plt+0x2658>
  40522c:	mov	w1, #0x204                 	// #516
  405230:	mov	x2, sp
  405234:	movk	w1, #0x8020, lsl #16
  405238:	mov	w0, w20
  40523c:	bl	402bd0 <ioctl@plt>
  405240:	tbnz	w0, #31, 405264 <ferror@plt+0x2674>
  405244:	ldr	w8, [sp]
  405248:	mov	w0, wzr
  40524c:	lsl	x8, x8, #9
  405250:	str	x8, [x19]
  405254:	ldp	x20, x19, [sp, #144]
  405258:	ldp	x29, x30, [sp, #128]
  40525c:	add	sp, sp, #0xa0
  405260:	ret
  405264:	mov	x2, sp
  405268:	mov	w0, wzr
  40526c:	mov	w1, w20
  405270:	bl	402ae0 <__fxstat@plt>
  405274:	ldr	w8, [sp, #16]
  405278:	and	w8, w8, #0xf000
  40527c:	cbnz	w0, 405290 <ferror@plt+0x26a0>
  405280:	cmp	w8, #0x8, lsl #12
  405284:	b.ne	405290 <ferror@plt+0x26a0>  // b.any
  405288:	ldr	x8, [sp, #48]
  40528c:	b	4052a4 <ferror@plt+0x26b4>
  405290:	cmp	w8, #0x6, lsl #12
  405294:	b.ne	4052ac <ferror@plt+0x26bc>  // b.any
  405298:	mov	w0, w20
  40529c:	bl	4050b4 <ferror@plt+0x24c4>
  4052a0:	mov	x8, x0
  4052a4:	mov	w0, wzr
  4052a8:	b	405250 <ferror@plt+0x2660>
  4052ac:	mov	w0, #0xffffffff            	// #-1
  4052b0:	b	405254 <ferror@plt+0x2664>
  4052b4:	stp	x29, x30, [sp, #-32]!
  4052b8:	mov	x29, sp
  4052bc:	str	x19, [sp, #16]
  4052c0:	mov	x19, x1
  4052c4:	add	x1, x29, #0x18
  4052c8:	bl	4051dc <ferror@plt+0x25ec>
  4052cc:	cbz	w0, 4052d8 <ferror@plt+0x26e8>
  4052d0:	mov	w0, #0xffffffff            	// #-1
  4052d4:	b	4052e4 <ferror@plt+0x26f4>
  4052d8:	ldr	x8, [x29, #24]
  4052dc:	lsr	x8, x8, #9
  4052e0:	str	x8, [x19]
  4052e4:	ldr	x19, [sp, #16]
  4052e8:	ldp	x29, x30, [sp], #32
  4052ec:	ret
  4052f0:	stp	x29, x30, [sp, #-16]!
  4052f4:	mov	x2, x1
  4052f8:	mov	w1, #0x1268                	// #4712
  4052fc:	mov	x29, sp
  405300:	bl	402bd0 <ioctl@plt>
  405304:	asr	w0, w0, #31
  405308:	ldp	x29, x30, [sp], #16
  40530c:	ret
  405310:	sub	sp, sp, #0x20
  405314:	str	x1, [sp, #8]
  405318:	add	x2, sp, #0x8
  40531c:	mov	w1, #0x127b                	// #4731
  405320:	stp	x29, x30, [sp, #16]
  405324:	add	x29, sp, #0x10
  405328:	bl	402bd0 <ioctl@plt>
  40532c:	ldp	x29, x30, [sp, #16]
  405330:	asr	w0, w0, #31
  405334:	add	sp, sp, #0x20
  405338:	ret
  40533c:	sub	sp, sp, #0x20
  405340:	stp	x29, x30, [sp, #16]
  405344:	add	x29, sp, #0x10
  405348:	sub	x2, x29, #0x4
  40534c:	mov	w1, #0x127a                	// #4730
  405350:	bl	402bd0 <ioctl@plt>
  405354:	ldur	w8, [x29, #-4]
  405358:	cmp	w0, #0x0
  40535c:	ldp	x29, x30, [sp, #16]
  405360:	cset	w9, ge  // ge = tcont
  405364:	cmp	w8, #0x0
  405368:	cset	w8, ne  // ne = any
  40536c:	and	w0, w9, w8
  405370:	add	sp, sp, #0x20
  405374:	ret
  405378:	sub	sp, sp, #0xb0
  40537c:	stp	x29, x30, [sp, #128]
  405380:	stp	x20, x19, [sp, #160]
  405384:	ldr	w8, [x0, #16]
  405388:	mov	x20, x1
  40538c:	orr	w9, w2, #0x80
  405390:	str	x21, [sp, #144]
  405394:	and	w8, w8, #0xf000
  405398:	cmp	w8, #0x6, lsl #12
  40539c:	mov	x21, x0
  4053a0:	csel	w1, w9, w2, eq  // eq = none
  4053a4:	mov	x0, x20
  4053a8:	add	x29, sp, #0x80
  4053ac:	bl	402730 <open@plt>
  4053b0:	mov	w19, w0
  4053b4:	tbnz	w0, #31, 405450 <ferror@plt+0x2860>
  4053b8:	mov	x2, sp
  4053bc:	mov	w0, wzr
  4053c0:	mov	w1, w19
  4053c4:	bl	402ae0 <__fxstat@plt>
  4053c8:	tbnz	w0, #31, 405438 <ferror@plt+0x2848>
  4053cc:	ldr	x8, [sp]
  4053d0:	ldr	x9, [x21]
  4053d4:	cmp	x8, x9
  4053d8:	b.ne	405438 <ferror@plt+0x2848>  // b.any
  4053dc:	ldr	x8, [sp, #8]
  4053e0:	ldr	x9, [x21, #8]
  4053e4:	cmp	x8, x9
  4053e8:	b.ne	405438 <ferror@plt+0x2848>  // b.any
  4053ec:	ldr	w8, [x21, #16]
  4053f0:	and	w8, w8, #0xf000
  4053f4:	cmp	w8, #0x6, lsl #12
  4053f8:	b.ne	405450 <ferror@plt+0x2860>  // b.any
  4053fc:	mov	x2, sp
  405400:	mov	w1, #0x127a                	// #4730
  405404:	mov	w0, w19
  405408:	bl	402bd0 <ioctl@plt>
  40540c:	tbnz	w0, #31, 405450 <ferror@plt+0x2860>
  405410:	ldr	w8, [sp]
  405414:	cbz	w8, 405450 <ferror@plt+0x2860>
  405418:	adrp	x1, 408000 <ferror@plt+0x5410>
  40541c:	add	x1, x1, #0x920
  405420:	mov	w2, #0x5                   	// #5
  405424:	mov	x0, xzr
  405428:	bl	402af0 <dcgettext@plt>
  40542c:	mov	x1, x20
  405430:	bl	402ab0 <warnx@plt>
  405434:	b	405450 <ferror@plt+0x2860>
  405438:	mov	w0, w19
  40543c:	bl	402860 <close@plt>
  405440:	bl	402b80 <__errno_location@plt>
  405444:	mov	w8, #0x4d                  	// #77
  405448:	str	w8, [x0]
  40544c:	mov	w19, #0xffffffff            	// #-1
  405450:	mov	w0, w19
  405454:	ldp	x20, x19, [sp, #160]
  405458:	ldr	x21, [sp, #144]
  40545c:	ldp	x29, x30, [sp, #128]
  405460:	add	sp, sp, #0xb0
  405464:	ret
  405468:	stp	x29, x30, [sp, #-16]!
  40546c:	mov	w1, #0x5331                	// #21297
  405470:	mov	x2, xzr
  405474:	mov	x29, sp
  405478:	bl	402bd0 <ioctl@plt>
  40547c:	bic	w0, w0, w0, asr #31
  405480:	ldp	x29, x30, [sp], #16
  405484:	ret
  405488:	sub	sp, sp, #0x30
  40548c:	stp	x20, x19, [sp, #32]
  405490:	mov	x19, x2
  405494:	mov	x20, x1
  405498:	mov	x2, sp
  40549c:	mov	w1, #0x301                 	// #769
  4054a0:	stp	x29, x30, [sp, #16]
  4054a4:	add	x29, sp, #0x10
  4054a8:	bl	402bd0 <ioctl@plt>
  4054ac:	cbz	w0, 4054b8 <ferror@plt+0x28c8>
  4054b0:	mov	w0, #0xffffffff            	// #-1
  4054b4:	b	4054c8 <ferror@plt+0x28d8>
  4054b8:	ldrb	w8, [sp]
  4054bc:	str	w8, [x20]
  4054c0:	ldrb	w8, [sp, #1]
  4054c4:	str	w8, [x19]
  4054c8:	ldp	x20, x19, [sp, #32]
  4054cc:	ldp	x29, x30, [sp, #16]
  4054d0:	add	sp, sp, #0x30
  4054d4:	ret
  4054d8:	cmp	w0, #0x7f
  4054dc:	b.hi	405564 <ferror@plt+0x2974>  // b.pmore
  4054e0:	adrp	x9, 408000 <ferror@plt+0x5410>
  4054e4:	mov	w8, w0
  4054e8:	add	x9, x9, #0x8a0
  4054ec:	adr	x10, 405504 <ferror@plt+0x2914>
  4054f0:	ldrb	w11, [x9, x8]
  4054f4:	add	x10, x10, x11, lsl #2
  4054f8:	adrp	x0, 408000 <ferror@plt+0x5410>
  4054fc:	add	x0, x0, #0x965
  405500:	br	x10
  405504:	adrp	x0, 408000 <ferror@plt+0x5410>
  405508:	add	x0, x0, #0x93a
  40550c:	ret
  405510:	adrp	x0, 408000 <ferror@plt+0x5410>
  405514:	add	x0, x0, #0x93f
  405518:	ret
  40551c:	adrp	x0, 408000 <ferror@plt+0x5410>
  405520:	add	x0, x0, #0x947
  405524:	ret
  405528:	adrp	x0, 408000 <ferror@plt+0x5410>
  40552c:	add	x0, x0, #0x951
  405530:	ret
  405534:	adrp	x0, 408000 <ferror@plt+0x5410>
  405538:	add	x0, x0, #0x956
  40553c:	ret
  405540:	adrp	x0, 408000 <ferror@plt+0x5410>
  405544:	add	x0, x0, #0x95a
  405548:	ret
  40554c:	adrp	x0, 408000 <ferror@plt+0x5410>
  405550:	add	x0, x0, #0x962
  405554:	ret
  405558:	adrp	x0, 408000 <ferror@plt+0x5410>
  40555c:	add	x0, x0, #0x972
  405560:	ret
  405564:	mov	x0, xzr
  405568:	ret
  40556c:	adrp	x0, 408000 <ferror@plt+0x5410>
  405570:	add	x0, x0, #0x977
  405574:	ret
  405578:	adrp	x0, 408000 <ferror@plt+0x5410>
  40557c:	add	x0, x0, #0x97c
  405580:	ret
  405584:	adrp	x0, 408000 <ferror@plt+0x5410>
  405588:	add	x0, x0, #0x986
  40558c:	ret
  405590:	adrp	x0, 408000 <ferror@plt+0x5410>
  405594:	add	x0, x0, #0x98a
  405598:	ret
  40559c:	adrp	x0, 408000 <ferror@plt+0x5410>
  4055a0:	add	x0, x0, #0x98e
  4055a4:	ret
  4055a8:	adrp	x0, 408000 <ferror@plt+0x5410>
  4055ac:	add	x0, x0, #0x96a
  4055b0:	ret
  4055b4:	adrp	x8, 419000 <ferror@plt+0x16410>
  4055b8:	str	w0, [x8, #904]
  4055bc:	ret
  4055c0:	sub	sp, sp, #0x70
  4055c4:	stp	x29, x30, [sp, #16]
  4055c8:	stp	x28, x27, [sp, #32]
  4055cc:	stp	x26, x25, [sp, #48]
  4055d0:	stp	x24, x23, [sp, #64]
  4055d4:	stp	x22, x21, [sp, #80]
  4055d8:	stp	x20, x19, [sp, #96]
  4055dc:	add	x29, sp, #0x10
  4055e0:	str	xzr, [x1]
  4055e4:	cbz	x0, 405628 <ferror@plt+0x2a38>
  4055e8:	ldrb	w22, [x0]
  4055ec:	mov	x20, x0
  4055f0:	cbz	x22, 405628 <ferror@plt+0x2a38>
  4055f4:	mov	x21, x2
  4055f8:	mov	x19, x1
  4055fc:	bl	402930 <__ctype_b_loc@plt>
  405600:	ldr	x8, [x0]
  405604:	mov	x23, x0
  405608:	ldrh	w9, [x8, x22, lsl #1]
  40560c:	tbz	w9, #13, 405620 <ferror@plt+0x2a30>
  405610:	add	x9, x20, #0x1
  405614:	ldrb	w22, [x9], #1
  405618:	ldrh	w10, [x8, x22, lsl #1]
  40561c:	tbnz	w10, #13, 405614 <ferror@plt+0x2a24>
  405620:	cmp	w22, #0x2d
  405624:	b.ne	40565c <ferror@plt+0x2a6c>  // b.any
  405628:	mov	w22, #0xffffffea            	// #-22
  40562c:	neg	w19, w22
  405630:	bl	402b80 <__errno_location@plt>
  405634:	str	w19, [x0]
  405638:	mov	w0, w22
  40563c:	ldp	x20, x19, [sp, #96]
  405640:	ldp	x22, x21, [sp, #80]
  405644:	ldp	x24, x23, [sp, #64]
  405648:	ldp	x26, x25, [sp, #48]
  40564c:	ldp	x28, x27, [sp, #32]
  405650:	ldp	x29, x30, [sp, #16]
  405654:	add	sp, sp, #0x70
  405658:	ret
  40565c:	bl	402b80 <__errno_location@plt>
  405660:	mov	x24, x0
  405664:	str	wzr, [x0]
  405668:	add	x1, sp, #0x8
  40566c:	mov	x0, x20
  405670:	mov	w2, wzr
  405674:	mov	w3, wzr
  405678:	str	xzr, [sp, #8]
  40567c:	bl	4027f0 <__strtoul_internal@plt>
  405680:	ldr	x25, [sp, #8]
  405684:	ldr	w8, [x24]
  405688:	cmp	x25, x20
  40568c:	b.eq	40580c <ferror@plt+0x2c1c>  // b.none
  405690:	add	x9, x0, #0x1
  405694:	mov	x20, x0
  405698:	cmp	x9, #0x1
  40569c:	b.hi	4056a4 <ferror@plt+0x2ab4>  // b.pmore
  4056a0:	cbnz	w8, 405810 <ferror@plt+0x2c20>
  4056a4:	cbz	x25, 40581c <ferror@plt+0x2c2c>
  4056a8:	ldrb	w8, [x25]
  4056ac:	cbz	w8, 40581c <ferror@plt+0x2c2c>
  4056b0:	mov	w27, wzr
  4056b4:	mov	x28, xzr
  4056b8:	b	4056c8 <ferror@plt+0x2ad8>
  4056bc:	mov	x28, xzr
  4056c0:	str	x22, [sp, #8]
  4056c4:	mov	x25, x22
  4056c8:	ldrb	w8, [x25, #1]
  4056cc:	cmp	w8, #0x61
  4056d0:	b.le	405700 <ferror@plt+0x2b10>
  4056d4:	cmp	w8, #0x62
  4056d8:	b.eq	405708 <ferror@plt+0x2b18>  // b.none
  4056dc:	cmp	w8, #0x69
  4056e0:	b.ne	405718 <ferror@plt+0x2b28>  // b.any
  4056e4:	ldrb	w8, [x25, #2]
  4056e8:	orr	w8, w8, #0x20
  4056ec:	cmp	w8, #0x62
  4056f0:	b.ne	405718 <ferror@plt+0x2b28>  // b.any
  4056f4:	ldrb	w8, [x25, #3]
  4056f8:	cbnz	w8, 405718 <ferror@plt+0x2b28>
  4056fc:	b	40582c <ferror@plt+0x2c3c>
  405700:	cmp	w8, #0x42
  405704:	b.ne	405714 <ferror@plt+0x2b24>  // b.any
  405708:	ldrb	w8, [x25, #2]
  40570c:	cbnz	w8, 405718 <ferror@plt+0x2b28>
  405710:	b	405834 <ferror@plt+0x2c44>
  405714:	cbz	w8, 40582c <ferror@plt+0x2c3c>
  405718:	bl	4026f0 <localeconv@plt>
  40571c:	cbz	x0, 40573c <ferror@plt+0x2b4c>
  405720:	ldr	x22, [x0]
  405724:	cbz	x22, 405748 <ferror@plt+0x2b58>
  405728:	mov	x0, x22
  40572c:	bl	402570 <strlen@plt>
  405730:	mov	x26, x0
  405734:	mov	w8, #0x1                   	// #1
  405738:	b	405750 <ferror@plt+0x2b60>
  40573c:	mov	w8, wzr
  405740:	mov	x22, xzr
  405744:	b	40574c <ferror@plt+0x2b5c>
  405748:	mov	w8, wzr
  40574c:	mov	x26, xzr
  405750:	cbnz	x28, 405628 <ferror@plt+0x2a38>
  405754:	ldrb	w9, [x25]
  405758:	eor	w8, w8, #0x1
  40575c:	cmp	w9, #0x0
  405760:	cset	w9, eq  // eq = none
  405764:	orr	w8, w8, w9
  405768:	tbnz	w8, #0, 405628 <ferror@plt+0x2a38>
  40576c:	mov	x0, x22
  405770:	mov	x1, x25
  405774:	mov	x2, x26
  405778:	bl	402780 <strncmp@plt>
  40577c:	cbnz	w0, 405628 <ferror@plt+0x2a38>
  405780:	add	x22, x25, x26
  405784:	ldrb	w8, [x22]
  405788:	cmp	w8, #0x30
  40578c:	b.ne	4057a0 <ferror@plt+0x2bb0>  // b.any
  405790:	ldrb	w8, [x22, #1]!
  405794:	add	w27, w27, #0x1
  405798:	cmp	w8, #0x30
  40579c:	b.eq	405790 <ferror@plt+0x2ba0>  // b.none
  4057a0:	ldr	x9, [x23]
  4057a4:	sxtb	x8, w8
  4057a8:	ldrh	w8, [x9, x8, lsl #1]
  4057ac:	tbz	w8, #11, 4056bc <ferror@plt+0x2acc>
  4057b0:	add	x1, sp, #0x8
  4057b4:	mov	x0, x22
  4057b8:	mov	w2, wzr
  4057bc:	mov	w3, wzr
  4057c0:	str	wzr, [x24]
  4057c4:	str	xzr, [sp, #8]
  4057c8:	bl	4027f0 <__strtoul_internal@plt>
  4057cc:	ldr	x25, [sp, #8]
  4057d0:	ldr	w8, [x24]
  4057d4:	cmp	x25, x22
  4057d8:	b.eq	40580c <ferror@plt+0x2c1c>  // b.none
  4057dc:	add	x9, x0, #0x1
  4057e0:	cmp	x9, #0x1
  4057e4:	b.hi	4057ec <ferror@plt+0x2bfc>  // b.pmore
  4057e8:	cbnz	w8, 405810 <ferror@plt+0x2c20>
  4057ec:	mov	x28, xzr
  4057f0:	cbz	x0, 4056c8 <ferror@plt+0x2ad8>
  4057f4:	cbz	x25, 405628 <ferror@plt+0x2a38>
  4057f8:	ldrb	w8, [x25]
  4057fc:	mov	w22, #0xffffffea            	// #-22
  405800:	mov	x28, x0
  405804:	cbnz	w8, 4056c8 <ferror@plt+0x2ad8>
  405808:	b	40562c <ferror@plt+0x2a3c>
  40580c:	cbz	w8, 405628 <ferror@plt+0x2a38>
  405810:	neg	w22, w8
  405814:	tbz	w22, #31, 405638 <ferror@plt+0x2a48>
  405818:	b	40562c <ferror@plt+0x2a3c>
  40581c:	mov	w22, wzr
  405820:	str	x20, [x19]
  405824:	tbz	w22, #31, 405638 <ferror@plt+0x2a48>
  405828:	b	40562c <ferror@plt+0x2a3c>
  40582c:	mov	w24, #0x400                 	// #1024
  405830:	b	405838 <ferror@plt+0x2c48>
  405834:	mov	w24, #0x3e8                 	// #1000
  405838:	ldrsb	w22, [x25]
  40583c:	adrp	x23, 408000 <ferror@plt+0x5410>
  405840:	add	x23, x23, #0x9a1
  405844:	mov	w2, #0x9                   	// #9
  405848:	mov	x0, x23
  40584c:	mov	w1, w22
  405850:	bl	402ad0 <memchr@plt>
  405854:	cbnz	x0, 405874 <ferror@plt+0x2c84>
  405858:	adrp	x23, 408000 <ferror@plt+0x5410>
  40585c:	add	x23, x23, #0x9aa
  405860:	mov	w2, #0x9                   	// #9
  405864:	mov	x0, x23
  405868:	mov	w1, w22
  40586c:	bl	402ad0 <memchr@plt>
  405870:	cbz	x0, 405628 <ferror@plt+0x2a38>
  405874:	sub	w8, w0, w23
  405878:	adds	w8, w8, #0x1
  40587c:	b.cs	4058a0 <ferror@plt+0x2cb0>  // b.hs, b.nlast
  405880:	mvn	w9, w0
  405884:	add	w9, w9, w23
  405888:	umulh	x10, x24, x20
  40588c:	cmp	xzr, x10
  405890:	b.ne	4058a8 <ferror@plt+0x2cb8>  // b.any
  405894:	adds	w9, w9, #0x1
  405898:	mul	x20, x20, x24
  40589c:	b.cc	405888 <ferror@plt+0x2c98>  // b.lo, b.ul, b.last
  4058a0:	mov	w22, wzr
  4058a4:	b	4058ac <ferror@plt+0x2cbc>
  4058a8:	mov	w22, #0xffffffde            	// #-34
  4058ac:	cbz	x21, 4058b4 <ferror@plt+0x2cc4>
  4058b0:	str	w8, [x21]
  4058b4:	cbz	x28, 405820 <ferror@plt+0x2c30>
  4058b8:	cbz	w8, 405820 <ferror@plt+0x2c30>
  4058bc:	mvn	w8, w0
  4058c0:	add	w9, w8, w23
  4058c4:	mov	w8, #0x1                   	// #1
  4058c8:	umulh	x10, x24, x8
  4058cc:	cmp	xzr, x10
  4058d0:	b.ne	4058e0 <ferror@plt+0x2cf0>  // b.any
  4058d4:	adds	w9, w9, #0x1
  4058d8:	mul	x8, x8, x24
  4058dc:	b.cc	4058c8 <ferror@plt+0x2cd8>  // b.lo, b.ul, b.last
  4058e0:	mov	w9, #0xa                   	// #10
  4058e4:	cmp	x28, #0xb
  4058e8:	b.cc	4058fc <ferror@plt+0x2d0c>  // b.lo, b.ul, b.last
  4058ec:	add	x9, x9, x9, lsl #2
  4058f0:	lsl	x9, x9, #1
  4058f4:	cmp	x9, x28
  4058f8:	b.cc	4058ec <ferror@plt+0x2cfc>  // b.lo, b.ul, b.last
  4058fc:	cmp	w27, #0x1
  405900:	b.lt	4059ac <ferror@plt+0x2dbc>  // b.tstop
  405904:	cmp	w27, #0x3
  405908:	b.hi	405914 <ferror@plt+0x2d24>  // b.pmore
  40590c:	mov	w10, wzr
  405910:	b	405998 <ferror@plt+0x2da8>
  405914:	mov	w10, #0x1                   	// #1
  405918:	dup	v0.2d, x10
  40591c:	and	w10, w27, #0xfffffffc
  405920:	mov	v1.16b, v0.16b
  405924:	mov	v1.d[0], x9
  405928:	mov	w9, w10
  40592c:	fmov	x12, d1
  405930:	mov	x11, v1.d[1]
  405934:	add	x12, x12, x12, lsl #2
  405938:	fmov	x13, d0
  40593c:	lsl	x12, x12, #1
  405940:	add	x11, x11, x11, lsl #2
  405944:	add	x13, x13, x13, lsl #2
  405948:	mov	x14, v0.d[1]
  40594c:	fmov	d1, x12
  405950:	lsl	x11, x11, #1
  405954:	lsl	x13, x13, #1
  405958:	mov	v1.d[1], x11
  40595c:	add	x11, x14, x14, lsl #2
  405960:	fmov	d0, x13
  405964:	lsl	x11, x11, #1
  405968:	subs	w9, w9, #0x4
  40596c:	mov	v0.d[1], x11
  405970:	b.ne	40592c <ferror@plt+0x2d3c>  // b.any
  405974:	mov	x9, v1.d[1]
  405978:	mov	x11, v0.d[1]
  40597c:	fmov	x12, d1
  405980:	fmov	x13, d0
  405984:	mul	x12, x13, x12
  405988:	mul	x9, x11, x9
  40598c:	cmp	w27, w10
  405990:	mul	x9, x12, x9
  405994:	b.eq	4059ac <ferror@plt+0x2dbc>  // b.none
  405998:	sub	w10, w27, w10
  40599c:	add	x9, x9, x9, lsl #2
  4059a0:	subs	w10, w10, #0x1
  4059a4:	lsl	x9, x9, #1
  4059a8:	b.ne	40599c <ferror@plt+0x2dac>  // b.any
  4059ac:	mov	x10, #0xcccccccccccccccc    	// #-3689348814741910324
  4059b0:	mov	w12, #0x1                   	// #1
  4059b4:	movk	x10, #0xcccd
  4059b8:	mov	w11, #0xa                   	// #10
  4059bc:	b	4059d0 <ferror@plt+0x2de0>
  4059c0:	cmp	x28, #0x9
  4059c4:	mov	x28, x13
  4059c8:	mov	x12, x14
  4059cc:	b.ls	405820 <ferror@plt+0x2c30>  // b.plast
  4059d0:	umulh	x13, x28, x10
  4059d4:	lsr	x13, x13, #3
  4059d8:	add	x14, x12, x12, lsl #2
  4059dc:	msub	x15, x13, x11, x28
  4059e0:	lsl	x14, x14, #1
  4059e4:	cbz	x15, 4059c0 <ferror@plt+0x2dd0>
  4059e8:	udiv	x12, x9, x12
  4059ec:	udiv	x12, x12, x15
  4059f0:	udiv	x12, x8, x12
  4059f4:	add	x20, x12, x20
  4059f8:	b	4059c0 <ferror@plt+0x2dd0>
  4059fc:	mov	x2, xzr
  405a00:	b	4055c0 <ferror@plt+0x29d0>
  405a04:	stp	x29, x30, [sp, #-48]!
  405a08:	stp	x20, x19, [sp, #32]
  405a0c:	mov	x20, x1
  405a10:	mov	x19, x0
  405a14:	str	x21, [sp, #16]
  405a18:	mov	x29, sp
  405a1c:	cbz	x0, 405a50 <ferror@plt+0x2e60>
  405a20:	ldrb	w21, [x19]
  405a24:	mov	x8, x19
  405a28:	cbz	w21, 405a54 <ferror@plt+0x2e64>
  405a2c:	bl	402930 <__ctype_b_loc@plt>
  405a30:	ldr	x9, [x0]
  405a34:	mov	x8, x19
  405a38:	and	x10, x21, #0xff
  405a3c:	ldrh	w10, [x9, x10, lsl #1]
  405a40:	tbz	w10, #11, 405a54 <ferror@plt+0x2e64>
  405a44:	ldrb	w21, [x8, #1]!
  405a48:	cbnz	w21, 405a38 <ferror@plt+0x2e48>
  405a4c:	b	405a54 <ferror@plt+0x2e64>
  405a50:	mov	x8, xzr
  405a54:	cbz	x20, 405a5c <ferror@plt+0x2e6c>
  405a58:	str	x8, [x20]
  405a5c:	cmp	x8, x19
  405a60:	b.ls	405a74 <ferror@plt+0x2e84>  // b.plast
  405a64:	ldrb	w8, [x8]
  405a68:	cmp	w8, #0x0
  405a6c:	cset	w0, eq  // eq = none
  405a70:	b	405a78 <ferror@plt+0x2e88>
  405a74:	mov	w0, wzr
  405a78:	ldp	x20, x19, [sp, #32]
  405a7c:	ldr	x21, [sp, #16]
  405a80:	ldp	x29, x30, [sp], #48
  405a84:	ret
  405a88:	stp	x29, x30, [sp, #-48]!
  405a8c:	stp	x20, x19, [sp, #32]
  405a90:	mov	x20, x1
  405a94:	mov	x19, x0
  405a98:	str	x21, [sp, #16]
  405a9c:	mov	x29, sp
  405aa0:	cbz	x0, 405ad4 <ferror@plt+0x2ee4>
  405aa4:	ldrb	w21, [x19]
  405aa8:	mov	x8, x19
  405aac:	cbz	w21, 405ad8 <ferror@plt+0x2ee8>
  405ab0:	bl	402930 <__ctype_b_loc@plt>
  405ab4:	ldr	x9, [x0]
  405ab8:	mov	x8, x19
  405abc:	and	x10, x21, #0xff
  405ac0:	ldrh	w10, [x9, x10, lsl #1]
  405ac4:	tbz	w10, #12, 405ad8 <ferror@plt+0x2ee8>
  405ac8:	ldrb	w21, [x8, #1]!
  405acc:	cbnz	w21, 405abc <ferror@plt+0x2ecc>
  405ad0:	b	405ad8 <ferror@plt+0x2ee8>
  405ad4:	mov	x8, xzr
  405ad8:	cbz	x20, 405ae0 <ferror@plt+0x2ef0>
  405adc:	str	x8, [x20]
  405ae0:	cmp	x8, x19
  405ae4:	b.ls	405af8 <ferror@plt+0x2f08>  // b.plast
  405ae8:	ldrb	w8, [x8]
  405aec:	cmp	w8, #0x0
  405af0:	cset	w0, eq  // eq = none
  405af4:	b	405afc <ferror@plt+0x2f0c>
  405af8:	mov	w0, wzr
  405afc:	ldp	x20, x19, [sp, #32]
  405b00:	ldr	x21, [sp, #16]
  405b04:	ldp	x29, x30, [sp], #48
  405b08:	ret
  405b0c:	sub	sp, sp, #0x110
  405b10:	stp	x29, x30, [sp, #208]
  405b14:	add	x29, sp, #0xd0
  405b18:	mov	x8, #0xffffffffffffffd0    	// #-48
  405b1c:	mov	x9, sp
  405b20:	sub	x10, x29, #0x50
  405b24:	stp	x28, x23, [sp, #224]
  405b28:	stp	x22, x21, [sp, #240]
  405b2c:	stp	x20, x19, [sp, #256]
  405b30:	mov	x20, x1
  405b34:	mov	x19, x0
  405b38:	movk	x8, #0xff80, lsl #32
  405b3c:	add	x11, x29, #0x40
  405b40:	add	x9, x9, #0x80
  405b44:	add	x22, x10, #0x30
  405b48:	mov	w23, #0xffffffd0            	// #-48
  405b4c:	stp	x2, x3, [x29, #-80]
  405b50:	stp	x4, x5, [x29, #-64]
  405b54:	stp	x6, x7, [x29, #-48]
  405b58:	stp	q1, q2, [sp, #16]
  405b5c:	stp	q3, q4, [sp, #48]
  405b60:	str	q0, [sp]
  405b64:	stp	q5, q6, [sp, #80]
  405b68:	str	q7, [sp, #112]
  405b6c:	stp	x9, x8, [x29, #-16]
  405b70:	stp	x11, x22, [x29, #-32]
  405b74:	tbnz	w23, #31, 405b80 <ferror@plt+0x2f90>
  405b78:	mov	w8, w23
  405b7c:	b	405b98 <ferror@plt+0x2fa8>
  405b80:	add	w8, w23, #0x8
  405b84:	cmn	w23, #0x8
  405b88:	stur	w8, [x29, #-8]
  405b8c:	b.gt	405b98 <ferror@plt+0x2fa8>
  405b90:	add	x9, x22, w23, sxtw
  405b94:	b	405ba4 <ferror@plt+0x2fb4>
  405b98:	ldur	x9, [x29, #-32]
  405b9c:	add	x10, x9, #0x8
  405ba0:	stur	x10, [x29, #-32]
  405ba4:	ldr	x1, [x9]
  405ba8:	cbz	x1, 405c20 <ferror@plt+0x3030>
  405bac:	tbnz	w8, #31, 405bb8 <ferror@plt+0x2fc8>
  405bb0:	mov	w23, w8
  405bb4:	b	405bd0 <ferror@plt+0x2fe0>
  405bb8:	add	w23, w8, #0x8
  405bbc:	cmn	w8, #0x8
  405bc0:	stur	w23, [x29, #-8]
  405bc4:	b.gt	405bd0 <ferror@plt+0x2fe0>
  405bc8:	add	x8, x22, w8, sxtw
  405bcc:	b	405bdc <ferror@plt+0x2fec>
  405bd0:	ldur	x8, [x29, #-32]
  405bd4:	add	x9, x8, #0x8
  405bd8:	stur	x9, [x29, #-32]
  405bdc:	ldr	x21, [x8]
  405be0:	cbz	x21, 405c20 <ferror@plt+0x3030>
  405be4:	mov	x0, x19
  405be8:	bl	402910 <strcmp@plt>
  405bec:	cbz	w0, 405c04 <ferror@plt+0x3014>
  405bf0:	mov	x0, x19
  405bf4:	mov	x1, x21
  405bf8:	bl	402910 <strcmp@plt>
  405bfc:	cbnz	w0, 405b74 <ferror@plt+0x2f84>
  405c00:	b	405c08 <ferror@plt+0x3018>
  405c04:	mov	w0, #0x1                   	// #1
  405c08:	ldp	x20, x19, [sp, #256]
  405c0c:	ldp	x22, x21, [sp, #240]
  405c10:	ldp	x28, x23, [sp, #224]
  405c14:	ldp	x29, x30, [sp, #208]
  405c18:	add	sp, sp, #0x110
  405c1c:	ret
  405c20:	adrp	x8, 419000 <ferror@plt+0x16410>
  405c24:	ldr	w0, [x8, #904]
  405c28:	adrp	x1, 408000 <ferror@plt+0x5410>
  405c2c:	add	x1, x1, #0x9b3
  405c30:	mov	x2, x20
  405c34:	mov	x3, x19
  405c38:	bl	402b20 <errx@plt>
  405c3c:	cbz	x1, 405c60 <ferror@plt+0x3070>
  405c40:	sxtb	w8, w2
  405c44:	ldrsb	w9, [x0]
  405c48:	cbz	w9, 405c60 <ferror@plt+0x3070>
  405c4c:	cmp	w8, w9
  405c50:	b.eq	405c64 <ferror@plt+0x3074>  // b.none
  405c54:	sub	x1, x1, #0x1
  405c58:	add	x0, x0, #0x1
  405c5c:	cbnz	x1, 405c44 <ferror@plt+0x3054>
  405c60:	mov	x0, xzr
  405c64:	ret
  405c68:	stp	x29, x30, [sp, #-32]!
  405c6c:	stp	x20, x19, [sp, #16]
  405c70:	mov	x29, sp
  405c74:	mov	x20, x1
  405c78:	mov	x19, x0
  405c7c:	bl	405dd8 <ferror@plt+0x31e8>
  405c80:	cmp	x0, w0, sxtw
  405c84:	b.ne	405c9c <ferror@plt+0x30ac>  // b.any
  405c88:	cmp	w0, w0, sxth
  405c8c:	b.ne	405c9c <ferror@plt+0x30ac>  // b.any
  405c90:	ldp	x20, x19, [sp, #16]
  405c94:	ldp	x29, x30, [sp], #32
  405c98:	ret
  405c9c:	bl	402b80 <__errno_location@plt>
  405ca0:	mov	w8, #0x22                  	// #34
  405ca4:	str	w8, [x0]
  405ca8:	adrp	x8, 419000 <ferror@plt+0x16410>
  405cac:	ldr	w0, [x8, #904]
  405cb0:	adrp	x1, 408000 <ferror@plt+0x5410>
  405cb4:	add	x1, x1, #0x9b3
  405cb8:	mov	x2, x20
  405cbc:	mov	x3, x19
  405cc0:	bl	402bc0 <err@plt>
  405cc4:	stp	x29, x30, [sp, #-32]!
  405cc8:	stp	x20, x19, [sp, #16]
  405ccc:	mov	x29, sp
  405cd0:	mov	x20, x1
  405cd4:	mov	x19, x0
  405cd8:	bl	405dd8 <ferror@plt+0x31e8>
  405cdc:	cmp	x0, w0, sxtw
  405ce0:	b.ne	405cf0 <ferror@plt+0x3100>  // b.any
  405ce4:	ldp	x20, x19, [sp, #16]
  405ce8:	ldp	x29, x30, [sp], #32
  405cec:	ret
  405cf0:	bl	402b80 <__errno_location@plt>
  405cf4:	mov	w8, #0x22                  	// #34
  405cf8:	str	w8, [x0]
  405cfc:	adrp	x8, 419000 <ferror@plt+0x16410>
  405d00:	ldr	w0, [x8, #904]
  405d04:	adrp	x1, 408000 <ferror@plt+0x5410>
  405d08:	add	x1, x1, #0x9b3
  405d0c:	mov	x2, x20
  405d10:	mov	x3, x19
  405d14:	bl	402bc0 <err@plt>
  405d18:	stp	x29, x30, [sp, #-32]!
  405d1c:	mov	w2, #0xa                   	// #10
  405d20:	stp	x20, x19, [sp, #16]
  405d24:	mov	x29, sp
  405d28:	mov	x20, x1
  405d2c:	mov	x19, x0
  405d30:	bl	405f48 <ferror@plt+0x3358>
  405d34:	lsr	x8, x0, #32
  405d38:	cbnz	x8, 405d50 <ferror@plt+0x3160>
  405d3c:	cmp	w0, #0x10, lsl #12
  405d40:	b.cs	405d50 <ferror@plt+0x3160>  // b.hs, b.nlast
  405d44:	ldp	x20, x19, [sp, #16]
  405d48:	ldp	x29, x30, [sp], #32
  405d4c:	ret
  405d50:	bl	402b80 <__errno_location@plt>
  405d54:	mov	w8, #0x22                  	// #34
  405d58:	str	w8, [x0]
  405d5c:	adrp	x8, 419000 <ferror@plt+0x16410>
  405d60:	ldr	w0, [x8, #904]
  405d64:	adrp	x1, 408000 <ferror@plt+0x5410>
  405d68:	add	x1, x1, #0x9b3
  405d6c:	mov	x2, x20
  405d70:	mov	x3, x19
  405d74:	bl	402bc0 <err@plt>
  405d78:	stp	x29, x30, [sp, #-32]!
  405d7c:	mov	w2, #0x10                  	// #16
  405d80:	stp	x20, x19, [sp, #16]
  405d84:	mov	x29, sp
  405d88:	mov	x20, x1
  405d8c:	mov	x19, x0
  405d90:	bl	405f48 <ferror@plt+0x3358>
  405d94:	lsr	x8, x0, #32
  405d98:	cbnz	x8, 405db0 <ferror@plt+0x31c0>
  405d9c:	cmp	w0, #0x10, lsl #12
  405da0:	b.cs	405db0 <ferror@plt+0x31c0>  // b.hs, b.nlast
  405da4:	ldp	x20, x19, [sp, #16]
  405da8:	ldp	x29, x30, [sp], #32
  405dac:	ret
  405db0:	bl	402b80 <__errno_location@plt>
  405db4:	mov	w8, #0x22                  	// #34
  405db8:	str	w8, [x0]
  405dbc:	adrp	x8, 419000 <ferror@plt+0x16410>
  405dc0:	ldr	w0, [x8, #904]
  405dc4:	adrp	x1, 408000 <ferror@plt+0x5410>
  405dc8:	add	x1, x1, #0x9b3
  405dcc:	mov	x2, x20
  405dd0:	mov	x3, x19
  405dd4:	bl	402bc0 <err@plt>
  405dd8:	stp	x29, x30, [sp, #-48]!
  405ddc:	mov	x29, sp
  405de0:	str	x21, [sp, #16]
  405de4:	stp	x20, x19, [sp, #32]
  405de8:	mov	x20, x1
  405dec:	mov	x19, x0
  405df0:	str	xzr, [x29, #24]
  405df4:	bl	402b80 <__errno_location@plt>
  405df8:	str	wzr, [x0]
  405dfc:	cbz	x19, 405e50 <ferror@plt+0x3260>
  405e00:	ldrb	w8, [x19]
  405e04:	cbz	w8, 405e50 <ferror@plt+0x3260>
  405e08:	mov	x21, x0
  405e0c:	add	x1, x29, #0x18
  405e10:	mov	w2, #0xa                   	// #10
  405e14:	mov	x0, x19
  405e18:	mov	w3, wzr
  405e1c:	bl	402760 <__strtol_internal@plt>
  405e20:	ldr	w8, [x21]
  405e24:	cbnz	w8, 405e6c <ferror@plt+0x327c>
  405e28:	ldr	x8, [x29, #24]
  405e2c:	cmp	x8, x19
  405e30:	b.eq	405e50 <ferror@plt+0x3260>  // b.none
  405e34:	cbz	x8, 405e40 <ferror@plt+0x3250>
  405e38:	ldrb	w8, [x8]
  405e3c:	cbnz	w8, 405e50 <ferror@plt+0x3260>
  405e40:	ldp	x20, x19, [sp, #32]
  405e44:	ldr	x21, [sp, #16]
  405e48:	ldp	x29, x30, [sp], #48
  405e4c:	ret
  405e50:	adrp	x8, 419000 <ferror@plt+0x16410>
  405e54:	ldr	w0, [x8, #904]
  405e58:	adrp	x1, 408000 <ferror@plt+0x5410>
  405e5c:	add	x1, x1, #0x9b3
  405e60:	mov	x2, x20
  405e64:	mov	x3, x19
  405e68:	bl	402b20 <errx@plt>
  405e6c:	adrp	x9, 419000 <ferror@plt+0x16410>
  405e70:	ldr	w0, [x9, #904]
  405e74:	cmp	w8, #0x22
  405e78:	b.ne	405e58 <ferror@plt+0x3268>  // b.any
  405e7c:	adrp	x1, 408000 <ferror@plt+0x5410>
  405e80:	add	x1, x1, #0x9b3
  405e84:	mov	x2, x20
  405e88:	mov	x3, x19
  405e8c:	bl	402bc0 <err@plt>
  405e90:	stp	x29, x30, [sp, #-32]!
  405e94:	mov	w2, #0xa                   	// #10
  405e98:	stp	x20, x19, [sp, #16]
  405e9c:	mov	x29, sp
  405ea0:	mov	x20, x1
  405ea4:	mov	x19, x0
  405ea8:	bl	405f48 <ferror@plt+0x3358>
  405eac:	lsr	x8, x0, #32
  405eb0:	cbnz	x8, 405ec0 <ferror@plt+0x32d0>
  405eb4:	ldp	x20, x19, [sp, #16]
  405eb8:	ldp	x29, x30, [sp], #32
  405ebc:	ret
  405ec0:	bl	402b80 <__errno_location@plt>
  405ec4:	mov	w8, #0x22                  	// #34
  405ec8:	str	w8, [x0]
  405ecc:	adrp	x8, 419000 <ferror@plt+0x16410>
  405ed0:	ldr	w0, [x8, #904]
  405ed4:	adrp	x1, 408000 <ferror@plt+0x5410>
  405ed8:	add	x1, x1, #0x9b3
  405edc:	mov	x2, x20
  405ee0:	mov	x3, x19
  405ee4:	bl	402bc0 <err@plt>
  405ee8:	stp	x29, x30, [sp, #-32]!
  405eec:	mov	w2, #0x10                  	// #16
  405ef0:	stp	x20, x19, [sp, #16]
  405ef4:	mov	x29, sp
  405ef8:	mov	x20, x1
  405efc:	mov	x19, x0
  405f00:	bl	405f48 <ferror@plt+0x3358>
  405f04:	lsr	x8, x0, #32
  405f08:	cbnz	x8, 405f18 <ferror@plt+0x3328>
  405f0c:	ldp	x20, x19, [sp, #16]
  405f10:	ldp	x29, x30, [sp], #32
  405f14:	ret
  405f18:	bl	402b80 <__errno_location@plt>
  405f1c:	mov	w8, #0x22                  	// #34
  405f20:	str	w8, [x0]
  405f24:	adrp	x8, 419000 <ferror@plt+0x16410>
  405f28:	ldr	w0, [x8, #904]
  405f2c:	adrp	x1, 408000 <ferror@plt+0x5410>
  405f30:	add	x1, x1, #0x9b3
  405f34:	mov	x2, x20
  405f38:	mov	x3, x19
  405f3c:	bl	402bc0 <err@plt>
  405f40:	mov	w2, #0xa                   	// #10
  405f44:	b	405f48 <ferror@plt+0x3358>
  405f48:	sub	sp, sp, #0x40
  405f4c:	stp	x29, x30, [sp, #16]
  405f50:	stp	x22, x21, [sp, #32]
  405f54:	stp	x20, x19, [sp, #48]
  405f58:	add	x29, sp, #0x10
  405f5c:	mov	w21, w2
  405f60:	mov	x20, x1
  405f64:	mov	x19, x0
  405f68:	str	xzr, [sp, #8]
  405f6c:	bl	402b80 <__errno_location@plt>
  405f70:	str	wzr, [x0]
  405f74:	cbz	x19, 405fcc <ferror@plt+0x33dc>
  405f78:	ldrb	w8, [x19]
  405f7c:	cbz	w8, 405fcc <ferror@plt+0x33dc>
  405f80:	mov	x22, x0
  405f84:	add	x1, sp, #0x8
  405f88:	mov	x0, x19
  405f8c:	mov	w2, w21
  405f90:	mov	w3, wzr
  405f94:	bl	4027f0 <__strtoul_internal@plt>
  405f98:	ldr	w8, [x22]
  405f9c:	cbnz	w8, 405fe8 <ferror@plt+0x33f8>
  405fa0:	ldr	x8, [sp, #8]
  405fa4:	cmp	x8, x19
  405fa8:	b.eq	405fcc <ferror@plt+0x33dc>  // b.none
  405fac:	cbz	x8, 405fb8 <ferror@plt+0x33c8>
  405fb0:	ldrb	w8, [x8]
  405fb4:	cbnz	w8, 405fcc <ferror@plt+0x33dc>
  405fb8:	ldp	x20, x19, [sp, #48]
  405fbc:	ldp	x22, x21, [sp, #32]
  405fc0:	ldp	x29, x30, [sp, #16]
  405fc4:	add	sp, sp, #0x40
  405fc8:	ret
  405fcc:	adrp	x8, 419000 <ferror@plt+0x16410>
  405fd0:	ldr	w0, [x8, #904]
  405fd4:	adrp	x1, 408000 <ferror@plt+0x5410>
  405fd8:	add	x1, x1, #0x9b3
  405fdc:	mov	x2, x20
  405fe0:	mov	x3, x19
  405fe4:	bl	402b20 <errx@plt>
  405fe8:	adrp	x9, 419000 <ferror@plt+0x16410>
  405fec:	ldr	w0, [x9, #904]
  405ff0:	cmp	w8, #0x22
  405ff4:	b.ne	405fd4 <ferror@plt+0x33e4>  // b.any
  405ff8:	adrp	x1, 408000 <ferror@plt+0x5410>
  405ffc:	add	x1, x1, #0x9b3
  406000:	mov	x2, x20
  406004:	mov	x3, x19
  406008:	bl	402bc0 <err@plt>
  40600c:	mov	w2, #0x10                  	// #16
  406010:	b	405f48 <ferror@plt+0x3358>
  406014:	stp	x29, x30, [sp, #-48]!
  406018:	mov	x29, sp
  40601c:	str	x21, [sp, #16]
  406020:	stp	x20, x19, [sp, #32]
  406024:	mov	x20, x1
  406028:	mov	x19, x0
  40602c:	str	xzr, [x29, #24]
  406030:	bl	402b80 <__errno_location@plt>
  406034:	str	wzr, [x0]
  406038:	cbz	x19, 406084 <ferror@plt+0x3494>
  40603c:	ldrb	w8, [x19]
  406040:	cbz	w8, 406084 <ferror@plt+0x3494>
  406044:	mov	x21, x0
  406048:	add	x1, x29, #0x18
  40604c:	mov	x0, x19
  406050:	bl	4025e0 <strtod@plt>
  406054:	ldr	w8, [x21]
  406058:	cbnz	w8, 4060a0 <ferror@plt+0x34b0>
  40605c:	ldr	x8, [x29, #24]
  406060:	cmp	x8, x19
  406064:	b.eq	406084 <ferror@plt+0x3494>  // b.none
  406068:	cbz	x8, 406074 <ferror@plt+0x3484>
  40606c:	ldrb	w8, [x8]
  406070:	cbnz	w8, 406084 <ferror@plt+0x3494>
  406074:	ldp	x20, x19, [sp, #32]
  406078:	ldr	x21, [sp, #16]
  40607c:	ldp	x29, x30, [sp], #48
  406080:	ret
  406084:	adrp	x8, 419000 <ferror@plt+0x16410>
  406088:	ldr	w0, [x8, #904]
  40608c:	adrp	x1, 408000 <ferror@plt+0x5410>
  406090:	add	x1, x1, #0x9b3
  406094:	mov	x2, x20
  406098:	mov	x3, x19
  40609c:	bl	402b20 <errx@plt>
  4060a0:	adrp	x9, 419000 <ferror@plt+0x16410>
  4060a4:	ldr	w0, [x9, #904]
  4060a8:	cmp	w8, #0x22
  4060ac:	b.ne	40608c <ferror@plt+0x349c>  // b.any
  4060b0:	adrp	x1, 408000 <ferror@plt+0x5410>
  4060b4:	add	x1, x1, #0x9b3
  4060b8:	mov	x2, x20
  4060bc:	mov	x3, x19
  4060c0:	bl	402bc0 <err@plt>
  4060c4:	stp	x29, x30, [sp, #-48]!
  4060c8:	mov	x29, sp
  4060cc:	str	x21, [sp, #16]
  4060d0:	stp	x20, x19, [sp, #32]
  4060d4:	mov	x20, x1
  4060d8:	mov	x19, x0
  4060dc:	str	xzr, [x29, #24]
  4060e0:	bl	402b80 <__errno_location@plt>
  4060e4:	str	wzr, [x0]
  4060e8:	cbz	x19, 406138 <ferror@plt+0x3548>
  4060ec:	ldrb	w8, [x19]
  4060f0:	cbz	w8, 406138 <ferror@plt+0x3548>
  4060f4:	mov	x21, x0
  4060f8:	add	x1, x29, #0x18
  4060fc:	mov	w2, #0xa                   	// #10
  406100:	mov	x0, x19
  406104:	bl	402960 <strtol@plt>
  406108:	ldr	w8, [x21]
  40610c:	cbnz	w8, 406154 <ferror@plt+0x3564>
  406110:	ldr	x8, [x29, #24]
  406114:	cmp	x8, x19
  406118:	b.eq	406138 <ferror@plt+0x3548>  // b.none
  40611c:	cbz	x8, 406128 <ferror@plt+0x3538>
  406120:	ldrb	w8, [x8]
  406124:	cbnz	w8, 406138 <ferror@plt+0x3548>
  406128:	ldp	x20, x19, [sp, #32]
  40612c:	ldr	x21, [sp, #16]
  406130:	ldp	x29, x30, [sp], #48
  406134:	ret
  406138:	adrp	x8, 419000 <ferror@plt+0x16410>
  40613c:	ldr	w0, [x8, #904]
  406140:	adrp	x1, 408000 <ferror@plt+0x5410>
  406144:	add	x1, x1, #0x9b3
  406148:	mov	x2, x20
  40614c:	mov	x3, x19
  406150:	bl	402b20 <errx@plt>
  406154:	adrp	x9, 419000 <ferror@plt+0x16410>
  406158:	ldr	w0, [x9, #904]
  40615c:	cmp	w8, #0x22
  406160:	b.ne	406140 <ferror@plt+0x3550>  // b.any
  406164:	adrp	x1, 408000 <ferror@plt+0x5410>
  406168:	add	x1, x1, #0x9b3
  40616c:	mov	x2, x20
  406170:	mov	x3, x19
  406174:	bl	402bc0 <err@plt>
  406178:	stp	x29, x30, [sp, #-48]!
  40617c:	mov	x29, sp
  406180:	str	x21, [sp, #16]
  406184:	stp	x20, x19, [sp, #32]
  406188:	mov	x20, x1
  40618c:	mov	x19, x0
  406190:	str	xzr, [x29, #24]
  406194:	bl	402b80 <__errno_location@plt>
  406198:	str	wzr, [x0]
  40619c:	cbz	x19, 4061ec <ferror@plt+0x35fc>
  4061a0:	ldrb	w8, [x19]
  4061a4:	cbz	w8, 4061ec <ferror@plt+0x35fc>
  4061a8:	mov	x21, x0
  4061ac:	add	x1, x29, #0x18
  4061b0:	mov	w2, #0xa                   	// #10
  4061b4:	mov	x0, x19
  4061b8:	bl	402560 <strtoul@plt>
  4061bc:	ldr	w8, [x21]
  4061c0:	cbnz	w8, 406208 <ferror@plt+0x3618>
  4061c4:	ldr	x8, [x29, #24]
  4061c8:	cmp	x8, x19
  4061cc:	b.eq	4061ec <ferror@plt+0x35fc>  // b.none
  4061d0:	cbz	x8, 4061dc <ferror@plt+0x35ec>
  4061d4:	ldrb	w8, [x8]
  4061d8:	cbnz	w8, 4061ec <ferror@plt+0x35fc>
  4061dc:	ldp	x20, x19, [sp, #32]
  4061e0:	ldr	x21, [sp, #16]
  4061e4:	ldp	x29, x30, [sp], #48
  4061e8:	ret
  4061ec:	adrp	x8, 419000 <ferror@plt+0x16410>
  4061f0:	ldr	w0, [x8, #904]
  4061f4:	adrp	x1, 408000 <ferror@plt+0x5410>
  4061f8:	add	x1, x1, #0x9b3
  4061fc:	mov	x2, x20
  406200:	mov	x3, x19
  406204:	bl	402b20 <errx@plt>
  406208:	adrp	x9, 419000 <ferror@plt+0x16410>
  40620c:	ldr	w0, [x9, #904]
  406210:	cmp	w8, #0x22
  406214:	b.ne	4061f4 <ferror@plt+0x3604>  // b.any
  406218:	adrp	x1, 408000 <ferror@plt+0x5410>
  40621c:	add	x1, x1, #0x9b3
  406220:	mov	x2, x20
  406224:	mov	x3, x19
  406228:	bl	402bc0 <err@plt>
  40622c:	sub	sp, sp, #0x30
  406230:	stp	x20, x19, [sp, #32]
  406234:	mov	x20, x1
  406238:	add	x1, sp, #0x8
  40623c:	mov	x2, xzr
  406240:	stp	x29, x30, [sp, #16]
  406244:	add	x29, sp, #0x10
  406248:	mov	x19, x0
  40624c:	bl	4055c0 <ferror@plt+0x29d0>
  406250:	cbnz	w0, 406268 <ferror@plt+0x3678>
  406254:	ldr	x0, [sp, #8]
  406258:	ldp	x20, x19, [sp, #32]
  40625c:	ldp	x29, x30, [sp, #16]
  406260:	add	sp, sp, #0x30
  406264:	ret
  406268:	bl	402b80 <__errno_location@plt>
  40626c:	adrp	x9, 419000 <ferror@plt+0x16410>
  406270:	ldr	w8, [x0]
  406274:	ldr	w0, [x9, #904]
  406278:	adrp	x1, 408000 <ferror@plt+0x5410>
  40627c:	add	x1, x1, #0x9b3
  406280:	mov	x2, x20
  406284:	mov	x3, x19
  406288:	cbnz	w8, 406290 <ferror@plt+0x36a0>
  40628c:	bl	402b20 <errx@plt>
  406290:	bl	402bc0 <err@plt>
  406294:	stp	x29, x30, [sp, #-32]!
  406298:	str	x19, [sp, #16]
  40629c:	mov	x19, x1
  4062a0:	mov	x1, x2
  4062a4:	mov	x29, sp
  4062a8:	bl	406014 <ferror@plt+0x3424>
  4062ac:	fcvtzs	x8, d0
  4062b0:	mov	x9, #0x848000000000        	// #145685290680320
  4062b4:	movk	x9, #0x412e, lsl #48
  4062b8:	scvtf	d1, x8
  4062bc:	fmov	d2, x9
  4062c0:	fsub	d0, d0, d1
  4062c4:	fmul	d0, d0, d2
  4062c8:	fcvtzs	x9, d0
  4062cc:	stp	x8, x9, [x19]
  4062d0:	ldr	x19, [sp, #16]
  4062d4:	ldp	x29, x30, [sp], #32
  4062d8:	ret
  4062dc:	and	w8, w0, #0xf000
  4062e0:	sub	w8, w8, #0x1, lsl #12
  4062e4:	lsr	w9, w8, #12
  4062e8:	cmp	w9, #0xb
  4062ec:	mov	w8, wzr
  4062f0:	b.hi	406344 <ferror@plt+0x3754>  // b.pmore
  4062f4:	adrp	x10, 408000 <ferror@plt+0x5410>
  4062f8:	add	x10, x10, #0x995
  4062fc:	adr	x11, 406310 <ferror@plt+0x3720>
  406300:	ldrb	w12, [x10, x9]
  406304:	add	x11, x11, x12, lsl #2
  406308:	mov	w9, #0x64                  	// #100
  40630c:	br	x11
  406310:	mov	w9, #0x70                  	// #112
  406314:	b	40633c <ferror@plt+0x374c>
  406318:	mov	w9, #0x63                  	// #99
  40631c:	b	40633c <ferror@plt+0x374c>
  406320:	mov	w9, #0x62                  	// #98
  406324:	b	40633c <ferror@plt+0x374c>
  406328:	mov	w9, #0x6c                  	// #108
  40632c:	b	40633c <ferror@plt+0x374c>
  406330:	mov	w9, #0x73                  	// #115
  406334:	b	40633c <ferror@plt+0x374c>
  406338:	mov	w9, #0x2d                  	// #45
  40633c:	mov	w8, #0x1                   	// #1
  406340:	strb	w9, [x1]
  406344:	tst	w0, #0x100
  406348:	mov	w9, #0x72                  	// #114
  40634c:	mov	w10, #0x2d                  	// #45
  406350:	add	x11, x1, x8
  406354:	mov	w12, #0x77                  	// #119
  406358:	csel	w17, w10, w9, eq  // eq = none
  40635c:	tst	w0, #0x80
  406360:	mov	w14, #0x53                  	// #83
  406364:	mov	w15, #0x73                  	// #115
  406368:	mov	w16, #0x78                  	// #120
  40636c:	strb	w17, [x11]
  406370:	csel	w17, w10, w12, eq  // eq = none
  406374:	tst	w0, #0x40
  406378:	orr	x13, x8, #0x2
  40637c:	strb	w17, [x11, #1]
  406380:	csel	w11, w15, w14, ne  // ne = any
  406384:	csel	w17, w16, w10, ne  // ne = any
  406388:	tst	w0, #0x800
  40638c:	csel	w11, w17, w11, eq  // eq = none
  406390:	add	x13, x13, x1
  406394:	tst	w0, #0x20
  406398:	strb	w11, [x13]
  40639c:	csel	w11, w10, w9, eq  // eq = none
  4063a0:	tst	w0, #0x10
  4063a4:	strb	w11, [x13, #1]
  4063a8:	csel	w11, w10, w12, eq  // eq = none
  4063ac:	tst	w0, #0x8
  4063b0:	csel	w14, w15, w14, ne  // ne = any
  4063b4:	csel	w15, w16, w10, ne  // ne = any
  4063b8:	tst	w0, #0x400
  4063bc:	orr	x8, x8, #0x6
  4063c0:	csel	w14, w15, w14, eq  // eq = none
  4063c4:	tst	w0, #0x4
  4063c8:	add	x8, x8, x1
  4063cc:	csel	w9, w10, w9, eq  // eq = none
  4063d0:	tst	w0, #0x2
  4063d4:	mov	w17, #0x54                  	// #84
  4063d8:	strb	w11, [x13, #2]
  4063dc:	mov	w11, #0x74                  	// #116
  4063e0:	strb	w14, [x13, #3]
  4063e4:	strb	w9, [x8]
  4063e8:	csel	w9, w10, w12, eq  // eq = none
  4063ec:	tst	w0, #0x1
  4063f0:	strb	w9, [x8, #1]
  4063f4:	csel	w9, w11, w17, ne  // ne = any
  4063f8:	csel	w10, w16, w10, ne  // ne = any
  4063fc:	tst	w0, #0x200
  406400:	csel	w9, w10, w9, eq  // eq = none
  406404:	mov	x0, x1
  406408:	strb	w9, [x8, #2]
  40640c:	strb	wzr, [x8, #3]
  406410:	ret
  406414:	sub	sp, sp, #0x50
  406418:	add	x8, sp, #0x8
  40641c:	stp	x29, x30, [sp, #48]
  406420:	stp	x20, x19, [sp, #64]
  406424:	add	x29, sp, #0x30
  406428:	tbz	w0, #1, 406438 <ferror@plt+0x3848>
  40642c:	orr	x8, x8, #0x1
  406430:	mov	w9, #0x20                  	// #32
  406434:	strb	w9, [sp, #8]
  406438:	cmp	x1, #0x400
  40643c:	b.cs	406450 <ferror@plt+0x3860>  // b.hs, b.nlast
  406440:	mov	w9, #0x42                  	// #66
  406444:	mov	w19, w1
  406448:	strh	w9, [x8]
  40644c:	b	4065b0 <ferror@plt+0x39c0>
  406450:	cmp	x1, #0x100, lsl #12
  406454:	b.cs	406460 <ferror@plt+0x3870>  // b.hs, b.nlast
  406458:	mov	w9, #0xa                   	// #10
  40645c:	b	4064a4 <ferror@plt+0x38b4>
  406460:	lsr	x9, x1, #30
  406464:	cbnz	x9, 406470 <ferror@plt+0x3880>
  406468:	mov	w9, #0x14                  	// #20
  40646c:	b	4064a4 <ferror@plt+0x38b4>
  406470:	lsr	x9, x1, #40
  406474:	cbnz	x9, 406480 <ferror@plt+0x3890>
  406478:	mov	w9, #0x1e                  	// #30
  40647c:	b	4064a4 <ferror@plt+0x38b4>
  406480:	lsr	x9, x1, #50
  406484:	cbnz	x9, 406490 <ferror@plt+0x38a0>
  406488:	mov	w9, #0x28                  	// #40
  40648c:	b	4064a4 <ferror@plt+0x38b4>
  406490:	lsr	x9, x1, #60
  406494:	mov	w10, #0x3c                  	// #60
  406498:	cmp	x9, #0x0
  40649c:	mov	w9, #0x32                  	// #50
  4064a0:	csel	w9, w9, w10, eq  // eq = none
  4064a4:	mov	w10, #0xcccd                	// #52429
  4064a8:	movk	w10, #0xcccc, lsl #16
  4064ac:	adrp	x11, 408000 <ferror@plt+0x5410>
  4064b0:	umull	x10, w9, w10
  4064b4:	add	x11, x11, #0x9bc
  4064b8:	lsr	x10, x10, #35
  4064bc:	ldrb	w12, [x11, x10]
  4064c0:	mov	x10, #0xffffffffffffffff    	// #-1
  4064c4:	lsl	x10, x10, x9
  4064c8:	mov	x11, x8
  4064cc:	lsr	x19, x1, x9
  4064d0:	bic	x10, x1, x10
  4064d4:	strb	w12, [x11], #1
  4064d8:	tbz	w0, #0, 4064f0 <ferror@plt+0x3900>
  4064dc:	cmp	w9, #0xa
  4064e0:	b.cc	4064f0 <ferror@plt+0x3900>  // b.lo, b.ul, b.last
  4064e4:	mov	w11, #0x4269                	// #17001
  4064e8:	sturh	w11, [x8, #1]
  4064ec:	add	x11, x8, #0x3
  4064f0:	strb	wzr, [x11]
  4064f4:	cbz	x10, 4065b0 <ferror@plt+0x39c0>
  4064f8:	sub	w8, w9, #0xa
  4064fc:	lsr	x8, x10, x8
  406500:	tbnz	w0, #2, 406518 <ferror@plt+0x3928>
  406504:	sub	x9, x8, #0x3b6
  406508:	cmp	x9, #0x64
  40650c:	b.cs	40658c <ferror@plt+0x399c>  // b.hs, b.nlast
  406510:	add	w19, w19, #0x1
  406514:	b	4065b0 <ferror@plt+0x39c0>
  406518:	mov	x9, #0xcccccccccccccccc    	// #-3689348814741910324
  40651c:	add	x8, x8, #0x5
  406520:	movk	x9, #0xcccd
  406524:	umulh	x10, x8, x9
  406528:	lsr	x20, x10, #3
  40652c:	mul	x9, x20, x9
  406530:	mov	x10, #0x9999999999999999    	// #-7378697629483820647
  406534:	ror	x9, x9, #1
  406538:	movk	x10, #0x1999, lsl #48
  40653c:	cmp	x9, x10
  406540:	b.ls	406590 <ferror@plt+0x39a0>  // b.plast
  406544:	cbz	x20, 4065b0 <ferror@plt+0x39c0>
  406548:	bl	4026f0 <localeconv@plt>
  40654c:	cbz	x0, 406560 <ferror@plt+0x3970>
  406550:	ldr	x4, [x0]
  406554:	cbz	x4, 406560 <ferror@plt+0x3970>
  406558:	ldrb	w8, [x4]
  40655c:	cbnz	w8, 406568 <ferror@plt+0x3978>
  406560:	adrp	x4, 408000 <ferror@plt+0x5410>
  406564:	add	x4, x4, #0x4a4
  406568:	adrp	x2, 408000 <ferror@plt+0x5410>
  40656c:	add	x2, x2, #0x9c4
  406570:	add	x0, sp, #0x10
  406574:	add	x6, sp, #0x8
  406578:	mov	w1, #0x20                  	// #32
  40657c:	mov	w3, w19
  406580:	mov	x5, x20
  406584:	bl	4026e0 <snprintf@plt>
  406588:	b	4065cc <ferror@plt+0x39dc>
  40658c:	add	x8, x8, #0x32
  406590:	mov	x9, #0xf5c3                	// #62915
  406594:	movk	x9, #0x5c28, lsl #16
  406598:	movk	x9, #0xc28f, lsl #32
  40659c:	lsr	x8, x8, #2
  4065a0:	movk	x9, #0x28f5, lsl #48
  4065a4:	umulh	x8, x8, x9
  4065a8:	lsr	x20, x8, #2
  4065ac:	cbnz	x20, 406548 <ferror@plt+0x3958>
  4065b0:	adrp	x2, 408000 <ferror@plt+0x5410>
  4065b4:	add	x2, x2, #0x9ce
  4065b8:	add	x0, sp, #0x10
  4065bc:	add	x4, sp, #0x8
  4065c0:	mov	w1, #0x20                  	// #32
  4065c4:	mov	w3, w19
  4065c8:	bl	4026e0 <snprintf@plt>
  4065cc:	add	x0, sp, #0x10
  4065d0:	bl	402830 <strdup@plt>
  4065d4:	ldp	x20, x19, [sp, #64]
  4065d8:	ldp	x29, x30, [sp, #48]
  4065dc:	add	sp, sp, #0x50
  4065e0:	ret
  4065e4:	stp	x29, x30, [sp, #-64]!
  4065e8:	stp	x24, x23, [sp, #16]
  4065ec:	stp	x22, x21, [sp, #32]
  4065f0:	stp	x20, x19, [sp, #48]
  4065f4:	mov	x29, sp
  4065f8:	cbz	x0, 4066ac <ferror@plt+0x3abc>
  4065fc:	mov	x19, x3
  406600:	mov	x9, x0
  406604:	mov	w0, #0xffffffff            	// #-1
  406608:	cbz	x3, 4066b0 <ferror@plt+0x3ac0>
  40660c:	mov	x20, x2
  406610:	cbz	x2, 4066b0 <ferror@plt+0x3ac0>
  406614:	mov	x21, x1
  406618:	cbz	x1, 4066b0 <ferror@plt+0x3ac0>
  40661c:	ldrb	w10, [x9]
  406620:	cbz	w10, 4066b0 <ferror@plt+0x3ac0>
  406624:	mov	x23, xzr
  406628:	mov	x8, xzr
  40662c:	add	x22, x9, #0x1
  406630:	b	406644 <ferror@plt+0x3a54>
  406634:	mov	x0, x23
  406638:	add	x22, x22, #0x1
  40663c:	mov	x23, x0
  406640:	cbz	w10, 4066b0 <ferror@plt+0x3ac0>
  406644:	cmp	x23, x20
  406648:	b.cs	4066c4 <ferror@plt+0x3ad4>  // b.hs, b.nlast
  40664c:	and	w11, w10, #0xff
  406650:	ldrb	w10, [x22]
  406654:	sub	x9, x22, #0x1
  406658:	cmp	x8, #0x0
  40665c:	csel	x8, x9, x8, eq  // eq = none
  406660:	cmp	w11, #0x2c
  406664:	csel	x9, x9, xzr, eq  // eq = none
  406668:	cmp	w10, #0x0
  40666c:	csel	x24, x22, x9, eq  // eq = none
  406670:	cbz	x8, 406634 <ferror@plt+0x3a44>
  406674:	cbz	x24, 406634 <ferror@plt+0x3a44>
  406678:	subs	x1, x24, x8
  40667c:	b.ls	4066ac <ferror@plt+0x3abc>  // b.plast
  406680:	mov	x0, x8
  406684:	blr	x19
  406688:	cmn	w0, #0x1
  40668c:	b.eq	4066ac <ferror@plt+0x3abc>  // b.none
  406690:	str	w0, [x21, x23, lsl #2]
  406694:	ldrb	w8, [x24]
  406698:	add	x0, x23, #0x1
  40669c:	cbz	w8, 4066b0 <ferror@plt+0x3ac0>
  4066a0:	ldrb	w10, [x22]
  4066a4:	mov	x8, xzr
  4066a8:	b	406638 <ferror@plt+0x3a48>
  4066ac:	mov	w0, #0xffffffff            	// #-1
  4066b0:	ldp	x20, x19, [sp, #48]
  4066b4:	ldp	x22, x21, [sp, #32]
  4066b8:	ldp	x24, x23, [sp, #16]
  4066bc:	ldp	x29, x30, [sp], #64
  4066c0:	ret
  4066c4:	mov	w0, #0xfffffffe            	// #-2
  4066c8:	b	4066b0 <ferror@plt+0x3ac0>
  4066cc:	stp	x29, x30, [sp, #-80]!
  4066d0:	str	x25, [sp, #16]
  4066d4:	stp	x24, x23, [sp, #32]
  4066d8:	stp	x22, x21, [sp, #48]
  4066dc:	stp	x20, x19, [sp, #64]
  4066e0:	mov	x29, sp
  4066e4:	cbz	x0, 40670c <ferror@plt+0x3b1c>
  4066e8:	mov	x19, x3
  4066ec:	mov	x9, x0
  4066f0:	mov	w0, #0xffffffff            	// #-1
  4066f4:	cbz	x3, 406710 <ferror@plt+0x3b20>
  4066f8:	ldrb	w8, [x9]
  4066fc:	cbz	w8, 406710 <ferror@plt+0x3b20>
  406700:	ldr	x11, [x19]
  406704:	cmp	x11, x2
  406708:	b.ls	406728 <ferror@plt+0x3b38>  // b.plast
  40670c:	mov	w0, #0xffffffff            	// #-1
  406710:	ldp	x20, x19, [sp, #64]
  406714:	ldp	x22, x21, [sp, #48]
  406718:	ldp	x24, x23, [sp, #32]
  40671c:	ldr	x25, [sp, #16]
  406720:	ldp	x29, x30, [sp], #80
  406724:	ret
  406728:	mov	x20, x4
  40672c:	cmp	w8, #0x2b
  406730:	b.ne	40673c <ferror@plt+0x3b4c>  // b.any
  406734:	add	x9, x9, #0x1
  406738:	b	406744 <ferror@plt+0x3b54>
  40673c:	mov	x11, xzr
  406740:	str	xzr, [x19]
  406744:	mov	w0, #0xffffffff            	// #-1
  406748:	cbz	x20, 406710 <ferror@plt+0x3b20>
  40674c:	sub	x21, x2, x11
  406750:	cbz	x21, 406710 <ferror@plt+0x3b20>
  406754:	cbz	x1, 406710 <ferror@plt+0x3b20>
  406758:	ldrb	w10, [x9]
  40675c:	cbz	w10, 406710 <ferror@plt+0x3b20>
  406760:	mov	x24, xzr
  406764:	mov	x8, xzr
  406768:	add	x22, x1, x11, lsl #2
  40676c:	add	x23, x9, #0x1
  406770:	b	406784 <ferror@plt+0x3b94>
  406774:	mov	x0, x24
  406778:	add	x23, x23, #0x1
  40677c:	mov	x24, x0
  406780:	cbz	w10, 4067ec <ferror@plt+0x3bfc>
  406784:	cmp	x24, x21
  406788:	b.cs	406804 <ferror@plt+0x3c14>  // b.hs, b.nlast
  40678c:	and	w11, w10, #0xff
  406790:	ldrb	w10, [x23]
  406794:	sub	x9, x23, #0x1
  406798:	cmp	x8, #0x0
  40679c:	csel	x8, x9, x8, eq  // eq = none
  4067a0:	cmp	w11, #0x2c
  4067a4:	csel	x9, x9, xzr, eq  // eq = none
  4067a8:	cmp	w10, #0x0
  4067ac:	csel	x25, x23, x9, eq  // eq = none
  4067b0:	cbz	x8, 406774 <ferror@plt+0x3b84>
  4067b4:	cbz	x25, 406774 <ferror@plt+0x3b84>
  4067b8:	subs	x1, x25, x8
  4067bc:	b.ls	40670c <ferror@plt+0x3b1c>  // b.plast
  4067c0:	mov	x0, x8
  4067c4:	blr	x20
  4067c8:	cmn	w0, #0x1
  4067cc:	b.eq	40670c <ferror@plt+0x3b1c>  // b.none
  4067d0:	str	w0, [x22, x24, lsl #2]
  4067d4:	ldrb	w8, [x25]
  4067d8:	add	x0, x24, #0x1
  4067dc:	cbz	w8, 4067ec <ferror@plt+0x3bfc>
  4067e0:	ldrb	w10, [x23]
  4067e4:	mov	x8, xzr
  4067e8:	b	406778 <ferror@plt+0x3b88>
  4067ec:	cmp	w0, #0x1
  4067f0:	b.lt	406710 <ferror@plt+0x3b20>  // b.tstop
  4067f4:	ldr	x8, [x19]
  4067f8:	add	x8, x8, w0, uxtw
  4067fc:	str	x8, [x19]
  406800:	b	406710 <ferror@plt+0x3b20>
  406804:	mov	w0, #0xfffffffe            	// #-2
  406808:	b	406710 <ferror@plt+0x3b20>
  40680c:	stp	x29, x30, [sp, #-64]!
  406810:	mov	x8, x0
  406814:	mov	w0, #0xffffffea            	// #-22
  406818:	str	x23, [sp, #16]
  40681c:	stp	x22, x21, [sp, #32]
  406820:	stp	x20, x19, [sp, #48]
  406824:	mov	x29, sp
  406828:	cbz	x1, 4068d0 <ferror@plt+0x3ce0>
  40682c:	cbz	x8, 4068d0 <ferror@plt+0x3ce0>
  406830:	mov	x19, x2
  406834:	cbz	x2, 4068d0 <ferror@plt+0x3ce0>
  406838:	ldrb	w9, [x8]
  40683c:	cbz	w9, 4068cc <ferror@plt+0x3cdc>
  406840:	mov	x20, x1
  406844:	mov	x0, xzr
  406848:	add	x21, x8, #0x1
  40684c:	mov	w22, #0x1                   	// #1
  406850:	b	40685c <ferror@plt+0x3c6c>
  406854:	add	x21, x21, #0x1
  406858:	cbz	w9, 4068cc <ferror@plt+0x3cdc>
  40685c:	mov	x8, x21
  406860:	ldrb	w10, [x8], #-1
  406864:	and	w9, w9, #0xff
  406868:	cmp	x0, #0x0
  40686c:	csel	x0, x8, x0, eq  // eq = none
  406870:	cmp	w9, #0x2c
  406874:	csel	x8, x8, xzr, eq  // eq = none
  406878:	cmp	w10, #0x0
  40687c:	mov	w9, w10
  406880:	csel	x23, x21, x8, eq  // eq = none
  406884:	cbz	x0, 406854 <ferror@plt+0x3c64>
  406888:	cbz	x23, 406854 <ferror@plt+0x3c64>
  40688c:	subs	x1, x23, x0
  406890:	b.ls	4068e4 <ferror@plt+0x3cf4>  // b.plast
  406894:	blr	x19
  406898:	tbnz	w0, #31, 4068d0 <ferror@plt+0x3ce0>
  40689c:	mov	w8, w0
  4068a0:	lsr	x8, x8, #3
  4068a4:	ldrb	w9, [x20, x8]
  4068a8:	and	w10, w0, #0x7
  4068ac:	lsl	w10, w22, w10
  4068b0:	orr	w9, w9, w10
  4068b4:	strb	w9, [x20, x8]
  4068b8:	ldrb	w8, [x23]
  4068bc:	cbz	w8, 4068cc <ferror@plt+0x3cdc>
  4068c0:	ldrb	w9, [x21]
  4068c4:	mov	x0, xzr
  4068c8:	b	406854 <ferror@plt+0x3c64>
  4068cc:	mov	w0, wzr
  4068d0:	ldp	x20, x19, [sp, #48]
  4068d4:	ldp	x22, x21, [sp, #32]
  4068d8:	ldr	x23, [sp, #16]
  4068dc:	ldp	x29, x30, [sp], #64
  4068e0:	ret
  4068e4:	mov	w0, #0xffffffff            	// #-1
  4068e8:	b	4068d0 <ferror@plt+0x3ce0>
  4068ec:	stp	x29, x30, [sp, #-48]!
  4068f0:	mov	x8, x0
  4068f4:	mov	w0, #0xffffffea            	// #-22
  4068f8:	stp	x22, x21, [sp, #16]
  4068fc:	stp	x20, x19, [sp, #32]
  406900:	mov	x29, sp
  406904:	cbz	x1, 406998 <ferror@plt+0x3da8>
  406908:	cbz	x8, 406998 <ferror@plt+0x3da8>
  40690c:	mov	x19, x2
  406910:	cbz	x2, 406998 <ferror@plt+0x3da8>
  406914:	ldrb	w9, [x8]
  406918:	cbz	w9, 406994 <ferror@plt+0x3da4>
  40691c:	mov	x20, x1
  406920:	mov	x0, xzr
  406924:	add	x21, x8, #0x1
  406928:	b	406934 <ferror@plt+0x3d44>
  40692c:	add	x21, x21, #0x1
  406930:	cbz	w9, 406994 <ferror@plt+0x3da4>
  406934:	mov	x8, x21
  406938:	ldrb	w10, [x8], #-1
  40693c:	and	w9, w9, #0xff
  406940:	cmp	x0, #0x0
  406944:	csel	x0, x8, x0, eq  // eq = none
  406948:	cmp	w9, #0x2c
  40694c:	csel	x8, x8, xzr, eq  // eq = none
  406950:	cmp	w10, #0x0
  406954:	mov	w9, w10
  406958:	csel	x22, x21, x8, eq  // eq = none
  40695c:	cbz	x0, 40692c <ferror@plt+0x3d3c>
  406960:	cbz	x22, 40692c <ferror@plt+0x3d3c>
  406964:	subs	x1, x22, x0
  406968:	b.ls	4069a8 <ferror@plt+0x3db8>  // b.plast
  40696c:	blr	x19
  406970:	tbnz	x0, #63, 406998 <ferror@plt+0x3da8>
  406974:	ldr	x8, [x20]
  406978:	orr	x8, x8, x0
  40697c:	str	x8, [x20]
  406980:	ldrb	w8, [x22]
  406984:	cbz	w8, 406994 <ferror@plt+0x3da4>
  406988:	ldrb	w9, [x21]
  40698c:	mov	x0, xzr
  406990:	b	40692c <ferror@plt+0x3d3c>
  406994:	mov	w0, wzr
  406998:	ldp	x20, x19, [sp, #32]
  40699c:	ldp	x22, x21, [sp, #16]
  4069a0:	ldp	x29, x30, [sp], #48
  4069a4:	ret
  4069a8:	mov	w0, #0xffffffff            	// #-1
  4069ac:	b	406998 <ferror@plt+0x3da8>
  4069b0:	stp	x29, x30, [sp, #-64]!
  4069b4:	mov	x29, sp
  4069b8:	str	x23, [sp, #16]
  4069bc:	stp	x22, x21, [sp, #32]
  4069c0:	stp	x20, x19, [sp, #48]
  4069c4:	str	xzr, [x29, #24]
  4069c8:	cbz	x0, 406aa0 <ferror@plt+0x3eb0>
  4069cc:	mov	w21, w3
  4069d0:	mov	x19, x2
  4069d4:	mov	x23, x1
  4069d8:	mov	x22, x0
  4069dc:	str	w3, [x1]
  4069e0:	str	w3, [x2]
  4069e4:	bl	402b80 <__errno_location@plt>
  4069e8:	str	wzr, [x0]
  4069ec:	ldrb	w8, [x22]
  4069f0:	mov	x20, x0
  4069f4:	cmp	w8, #0x3a
  4069f8:	b.ne	406a04 <ferror@plt+0x3e14>  // b.any
  4069fc:	add	x21, x22, #0x1
  406a00:	b	406a60 <ferror@plt+0x3e70>
  406a04:	add	x1, x29, #0x18
  406a08:	mov	w2, #0xa                   	// #10
  406a0c:	mov	x0, x22
  406a10:	bl	402960 <strtol@plt>
  406a14:	str	w0, [x23]
  406a18:	str	w0, [x19]
  406a1c:	ldr	x8, [x29, #24]
  406a20:	mov	w0, #0xffffffff            	// #-1
  406a24:	cmp	x8, x22
  406a28:	b.eq	406aa0 <ferror@plt+0x3eb0>  // b.none
  406a2c:	ldr	w9, [x20]
  406a30:	cbnz	w9, 406aa0 <ferror@plt+0x3eb0>
  406a34:	cbz	x8, 406aa0 <ferror@plt+0x3eb0>
  406a38:	ldrb	w9, [x8]
  406a3c:	cmp	w9, #0x2d
  406a40:	b.eq	406a54 <ferror@plt+0x3e64>  // b.none
  406a44:	cmp	w9, #0x3a
  406a48:	b.ne	406a9c <ferror@plt+0x3eac>  // b.any
  406a4c:	ldrb	w9, [x8, #1]
  406a50:	cbz	w9, 406ab4 <ferror@plt+0x3ec4>
  406a54:	add	x21, x8, #0x1
  406a58:	str	xzr, [x29, #24]
  406a5c:	str	wzr, [x20]
  406a60:	add	x1, x29, #0x18
  406a64:	mov	w2, #0xa                   	// #10
  406a68:	mov	x0, x21
  406a6c:	bl	402960 <strtol@plt>
  406a70:	str	w0, [x19]
  406a74:	ldr	w8, [x20]
  406a78:	mov	w0, #0xffffffff            	// #-1
  406a7c:	cbnz	w8, 406aa0 <ferror@plt+0x3eb0>
  406a80:	ldr	x8, [x29, #24]
  406a84:	cbz	x8, 406aa0 <ferror@plt+0x3eb0>
  406a88:	cmp	x8, x21
  406a8c:	mov	w0, #0xffffffff            	// #-1
  406a90:	b.eq	406aa0 <ferror@plt+0x3eb0>  // b.none
  406a94:	ldrb	w8, [x8]
  406a98:	cbnz	w8, 406aa0 <ferror@plt+0x3eb0>
  406a9c:	mov	w0, wzr
  406aa0:	ldp	x20, x19, [sp, #48]
  406aa4:	ldp	x22, x21, [sp, #32]
  406aa8:	ldr	x23, [sp, #16]
  406aac:	ldp	x29, x30, [sp], #64
  406ab0:	ret
  406ab4:	str	w21, [x19]
  406ab8:	b	406a9c <ferror@plt+0x3eac>
  406abc:	stp	x29, x30, [sp, #-48]!
  406ac0:	mov	w8, wzr
  406ac4:	str	x21, [sp, #16]
  406ac8:	stp	x20, x19, [sp, #32]
  406acc:	mov	x29, sp
  406ad0:	cbz	x1, 406c04 <ferror@plt+0x4014>
  406ad4:	cbz	x0, 406c04 <ferror@plt+0x4014>
  406ad8:	ldrb	w8, [x0]
  406adc:	and	w8, w8, #0xff
  406ae0:	cmp	w8, #0x2f
  406ae4:	mov	x19, x0
  406ae8:	b.ne	406b04 <ferror@plt+0x3f14>  // b.any
  406aec:	mov	x0, x19
  406af0:	ldrb	w8, [x0, #1]!
  406af4:	cmp	w8, #0x2f
  406af8:	mov	w8, #0x2f                  	// #47
  406afc:	b.eq	406adc <ferror@plt+0x3eec>  // b.none
  406b00:	b	406b14 <ferror@plt+0x3f24>
  406b04:	cbnz	w8, 406b14 <ferror@plt+0x3f24>
  406b08:	mov	x20, xzr
  406b0c:	mov	x19, xzr
  406b10:	b	406b34 <ferror@plt+0x3f44>
  406b14:	mov	w20, #0x1                   	// #1
  406b18:	ldrb	w8, [x19, x20]
  406b1c:	cbz	w8, 406b34 <ferror@plt+0x3f44>
  406b20:	cmp	w8, #0x2f
  406b24:	b.eq	406b34 <ferror@plt+0x3f44>  // b.none
  406b28:	add	x20, x20, #0x1
  406b2c:	ldrb	w8, [x19, x20]
  406b30:	cbnz	w8, 406b20 <ferror@plt+0x3f30>
  406b34:	ldrb	w8, [x1]
  406b38:	and	w8, w8, #0xff
  406b3c:	cmp	w8, #0x2f
  406b40:	mov	x21, x1
  406b44:	b.ne	406b60 <ferror@plt+0x3f70>  // b.any
  406b48:	mov	x1, x21
  406b4c:	ldrb	w8, [x1, #1]!
  406b50:	cmp	w8, #0x2f
  406b54:	mov	w8, #0x2f                  	// #47
  406b58:	b.eq	406b38 <ferror@plt+0x3f48>  // b.none
  406b5c:	b	406b70 <ferror@plt+0x3f80>
  406b60:	cbnz	w8, 406b70 <ferror@plt+0x3f80>
  406b64:	mov	x8, xzr
  406b68:	mov	x21, xzr
  406b6c:	b	406b90 <ferror@plt+0x3fa0>
  406b70:	mov	w8, #0x1                   	// #1
  406b74:	ldrb	w9, [x21, x8]
  406b78:	cbz	w9, 406b90 <ferror@plt+0x3fa0>
  406b7c:	cmp	w9, #0x2f
  406b80:	b.eq	406b90 <ferror@plt+0x3fa0>  // b.none
  406b84:	add	x8, x8, #0x1
  406b88:	ldrb	w9, [x21, x8]
  406b8c:	cbnz	w9, 406b7c <ferror@plt+0x3f8c>
  406b90:	add	x9, x8, x20
  406b94:	cmp	x9, #0x1
  406b98:	b.eq	406ba4 <ferror@plt+0x3fb4>  // b.none
  406b9c:	cbnz	x9, 406bc4 <ferror@plt+0x3fd4>
  406ba0:	b	406bf8 <ferror@plt+0x4008>
  406ba4:	cbz	x19, 406bb4 <ferror@plt+0x3fc4>
  406ba8:	ldrb	w9, [x19]
  406bac:	cmp	w9, #0x2f
  406bb0:	b.eq	406bf8 <ferror@plt+0x4008>  // b.none
  406bb4:	cbz	x21, 406c00 <ferror@plt+0x4010>
  406bb8:	ldrb	w9, [x21]
  406bbc:	cmp	w9, #0x2f
  406bc0:	b.eq	406bf8 <ferror@plt+0x4008>  // b.none
  406bc4:	cmp	x20, x8
  406bc8:	mov	w8, wzr
  406bcc:	b.ne	406c04 <ferror@plt+0x4014>  // b.any
  406bd0:	cbz	x19, 406c04 <ferror@plt+0x4014>
  406bd4:	cbz	x21, 406c04 <ferror@plt+0x4014>
  406bd8:	mov	x0, x19
  406bdc:	mov	x1, x21
  406be0:	mov	x2, x20
  406be4:	bl	402780 <strncmp@plt>
  406be8:	cbnz	w0, 406c00 <ferror@plt+0x4010>
  406bec:	add	x0, x19, x20
  406bf0:	add	x1, x21, x20
  406bf4:	b	406ad8 <ferror@plt+0x3ee8>
  406bf8:	mov	w8, #0x1                   	// #1
  406bfc:	b	406c04 <ferror@plt+0x4014>
  406c00:	mov	w8, wzr
  406c04:	ldp	x20, x19, [sp, #32]
  406c08:	ldr	x21, [sp, #16]
  406c0c:	mov	w0, w8
  406c10:	ldp	x29, x30, [sp], #48
  406c14:	ret
  406c18:	stp	x29, x30, [sp, #-64]!
  406c1c:	orr	x8, x0, x1
  406c20:	stp	x24, x23, [sp, #16]
  406c24:	stp	x22, x21, [sp, #32]
  406c28:	stp	x20, x19, [sp, #48]
  406c2c:	mov	x29, sp
  406c30:	cbz	x8, 406c64 <ferror@plt+0x4074>
  406c34:	mov	x19, x1
  406c38:	mov	x21, x0
  406c3c:	mov	x20, x2
  406c40:	cbz	x0, 406c80 <ferror@plt+0x4090>
  406c44:	cbz	x19, 406c9c <ferror@plt+0x40ac>
  406c48:	mov	x0, x21
  406c4c:	bl	402570 <strlen@plt>
  406c50:	mvn	x8, x0
  406c54:	cmp	x8, x20
  406c58:	b.cs	406ca4 <ferror@plt+0x40b4>  // b.hs, b.nlast
  406c5c:	mov	x22, xzr
  406c60:	b	406ce0 <ferror@plt+0x40f0>
  406c64:	adrp	x0, 407000 <ferror@plt+0x4410>
  406c68:	add	x0, x0, #0xcd3
  406c6c:	ldp	x20, x19, [sp, #48]
  406c70:	ldp	x22, x21, [sp, #32]
  406c74:	ldp	x24, x23, [sp, #16]
  406c78:	ldp	x29, x30, [sp], #64
  406c7c:	b	402830 <strdup@plt>
  406c80:	mov	x0, x19
  406c84:	mov	x1, x20
  406c88:	ldp	x20, x19, [sp, #48]
  406c8c:	ldp	x22, x21, [sp, #32]
  406c90:	ldp	x24, x23, [sp, #16]
  406c94:	ldp	x29, x30, [sp], #64
  406c98:	b	402a10 <strndup@plt>
  406c9c:	mov	x0, x21
  406ca0:	b	406c6c <ferror@plt+0x407c>
  406ca4:	add	x24, x0, x20
  406ca8:	mov	x23, x0
  406cac:	add	x0, x24, #0x1
  406cb0:	bl	402720 <malloc@plt>
  406cb4:	mov	x22, x0
  406cb8:	cbz	x0, 406ce0 <ferror@plt+0x40f0>
  406cbc:	mov	x0, x22
  406cc0:	mov	x1, x21
  406cc4:	mov	x2, x23
  406cc8:	bl	402520 <memcpy@plt>
  406ccc:	add	x0, x22, x23
  406cd0:	mov	x1, x19
  406cd4:	mov	x2, x20
  406cd8:	bl	402520 <memcpy@plt>
  406cdc:	strb	wzr, [x22, x24]
  406ce0:	mov	x0, x22
  406ce4:	ldp	x20, x19, [sp, #48]
  406ce8:	ldp	x22, x21, [sp, #32]
  406cec:	ldp	x24, x23, [sp, #16]
  406cf0:	ldp	x29, x30, [sp], #64
  406cf4:	ret
  406cf8:	stp	x29, x30, [sp, #-64]!
  406cfc:	stp	x20, x19, [sp, #48]
  406d00:	mov	x20, x0
  406d04:	stp	x24, x23, [sp, #16]
  406d08:	stp	x22, x21, [sp, #32]
  406d0c:	mov	x29, sp
  406d10:	cbz	x1, 406d44 <ferror@plt+0x4154>
  406d14:	mov	x0, x1
  406d18:	mov	x19, x1
  406d1c:	bl	402570 <strlen@plt>
  406d20:	mov	x21, x0
  406d24:	cbz	x20, 406d50 <ferror@plt+0x4160>
  406d28:	mov	x0, x20
  406d2c:	bl	402570 <strlen@plt>
  406d30:	mvn	x8, x0
  406d34:	cmp	x21, x8
  406d38:	b.ls	406d6c <ferror@plt+0x417c>  // b.plast
  406d3c:	mov	x22, xzr
  406d40:	b	406da8 <ferror@plt+0x41b8>
  406d44:	cbz	x20, 406dc0 <ferror@plt+0x41d0>
  406d48:	mov	x0, x20
  406d4c:	b	406dc8 <ferror@plt+0x41d8>
  406d50:	mov	x0, x19
  406d54:	mov	x1, x21
  406d58:	ldp	x20, x19, [sp, #48]
  406d5c:	ldp	x22, x21, [sp, #32]
  406d60:	ldp	x24, x23, [sp, #16]
  406d64:	ldp	x29, x30, [sp], #64
  406d68:	b	402a10 <strndup@plt>
  406d6c:	add	x24, x0, x21
  406d70:	mov	x23, x0
  406d74:	add	x0, x24, #0x1
  406d78:	bl	402720 <malloc@plt>
  406d7c:	mov	x22, x0
  406d80:	cbz	x0, 406da8 <ferror@plt+0x41b8>
  406d84:	mov	x0, x22
  406d88:	mov	x1, x20
  406d8c:	mov	x2, x23
  406d90:	bl	402520 <memcpy@plt>
  406d94:	add	x0, x22, x23
  406d98:	mov	x1, x19
  406d9c:	mov	x2, x21
  406da0:	bl	402520 <memcpy@plt>
  406da4:	strb	wzr, [x22, x24]
  406da8:	mov	x0, x22
  406dac:	ldp	x20, x19, [sp, #48]
  406db0:	ldp	x22, x21, [sp, #32]
  406db4:	ldp	x24, x23, [sp, #16]
  406db8:	ldp	x29, x30, [sp], #64
  406dbc:	ret
  406dc0:	adrp	x0, 407000 <ferror@plt+0x4410>
  406dc4:	add	x0, x0, #0xcd3
  406dc8:	ldp	x20, x19, [sp, #48]
  406dcc:	ldp	x22, x21, [sp, #32]
  406dd0:	ldp	x24, x23, [sp, #16]
  406dd4:	ldp	x29, x30, [sp], #64
  406dd8:	b	402830 <strdup@plt>
  406ddc:	sub	sp, sp, #0x140
  406de0:	stp	x29, x30, [sp, #240]
  406de4:	add	x29, sp, #0xf0
  406de8:	sub	x9, x29, #0x70
  406dec:	mov	x10, sp
  406df0:	mov	x11, #0xffffffffffffffd0    	// #-48
  406df4:	add	x8, x29, #0x50
  406df8:	movk	x11, #0xff80, lsl #32
  406dfc:	add	x9, x9, #0x30
  406e00:	add	x10, x10, #0x80
  406e04:	stp	x8, x9, [x29, #-32]
  406e08:	stp	x10, x11, [x29, #-16]
  406e0c:	stp	x2, x3, [x29, #-112]
  406e10:	stp	x4, x5, [x29, #-96]
  406e14:	stp	x6, x7, [x29, #-80]
  406e18:	stp	q1, q2, [sp, #16]
  406e1c:	str	q0, [sp]
  406e20:	ldp	q0, q1, [x29, #-32]
  406e24:	stp	x20, x19, [sp, #304]
  406e28:	mov	x19, x0
  406e2c:	add	x0, x29, #0x18
  406e30:	sub	x2, x29, #0x40
  406e34:	str	x28, [sp, #256]
  406e38:	stp	x24, x23, [sp, #272]
  406e3c:	stp	x22, x21, [sp, #288]
  406e40:	stp	q3, q4, [sp, #48]
  406e44:	stp	q5, q6, [sp, #80]
  406e48:	str	q7, [sp, #112]
  406e4c:	stp	q0, q1, [x29, #-64]
  406e50:	bl	402a00 <vasprintf@plt>
  406e54:	tbnz	w0, #31, 406e8c <ferror@plt+0x429c>
  406e58:	ldr	x21, [x29, #24]
  406e5c:	orr	x8, x19, x21
  406e60:	cbz	x8, 406e94 <ferror@plt+0x42a4>
  406e64:	mov	w22, w0
  406e68:	cbz	x19, 406ea8 <ferror@plt+0x42b8>
  406e6c:	cbz	x21, 406ebc <ferror@plt+0x42cc>
  406e70:	mov	x0, x19
  406e74:	bl	402570 <strlen@plt>
  406e78:	mvn	x8, x0
  406e7c:	cmp	x8, x22
  406e80:	b.cs	406ec4 <ferror@plt+0x42d4>  // b.hs, b.nlast
  406e84:	mov	x20, xzr
  406e88:	b	406f00 <ferror@plt+0x4310>
  406e8c:	mov	x20, xzr
  406e90:	b	406f08 <ferror@plt+0x4318>
  406e94:	adrp	x0, 407000 <ferror@plt+0x4410>
  406e98:	add	x0, x0, #0xcd3
  406e9c:	bl	402830 <strdup@plt>
  406ea0:	mov	x20, x0
  406ea4:	b	406f00 <ferror@plt+0x4310>
  406ea8:	mov	x0, x21
  406eac:	mov	x1, x22
  406eb0:	bl	402a10 <strndup@plt>
  406eb4:	mov	x20, x0
  406eb8:	b	406f00 <ferror@plt+0x4310>
  406ebc:	mov	x0, x19
  406ec0:	b	406e9c <ferror@plt+0x42ac>
  406ec4:	add	x24, x0, x22
  406ec8:	mov	x23, x0
  406ecc:	add	x0, x24, #0x1
  406ed0:	bl	402720 <malloc@plt>
  406ed4:	mov	x20, x0
  406ed8:	cbz	x0, 406f00 <ferror@plt+0x4310>
  406edc:	mov	x0, x20
  406ee0:	mov	x1, x19
  406ee4:	mov	x2, x23
  406ee8:	bl	402520 <memcpy@plt>
  406eec:	add	x0, x20, x23
  406ef0:	mov	x1, x21
  406ef4:	mov	x2, x22
  406ef8:	bl	402520 <memcpy@plt>
  406efc:	strb	wzr, [x20, x24]
  406f00:	ldr	x0, [x29, #24]
  406f04:	bl	4029a0 <free@plt>
  406f08:	mov	x0, x20
  406f0c:	ldp	x20, x19, [sp, #304]
  406f10:	ldp	x22, x21, [sp, #288]
  406f14:	ldp	x24, x23, [sp, #272]
  406f18:	ldr	x28, [sp, #256]
  406f1c:	ldp	x29, x30, [sp, #240]
  406f20:	add	sp, sp, #0x140
  406f24:	ret
  406f28:	sub	sp, sp, #0x60
  406f2c:	stp	x29, x30, [sp, #16]
  406f30:	stp	x26, x25, [sp, #32]
  406f34:	stp	x24, x23, [sp, #48]
  406f38:	stp	x22, x21, [sp, #64]
  406f3c:	stp	x20, x19, [sp, #80]
  406f40:	ldr	x23, [x0]
  406f44:	add	x29, sp, #0x10
  406f48:	ldrb	w8, [x23]
  406f4c:	cbz	w8, 4070fc <ferror@plt+0x450c>
  406f50:	mov	x20, x0
  406f54:	mov	x22, x1
  406f58:	mov	x0, x23
  406f5c:	mov	x1, x2
  406f60:	mov	w24, w3
  406f64:	mov	x21, x2
  406f68:	bl	402a20 <strspn@plt>
  406f6c:	add	x19, x23, x0
  406f70:	ldrb	w25, [x19]
  406f74:	cbz	x25, 4070f8 <ferror@plt+0x4508>
  406f78:	cbz	w24, 406ffc <ferror@plt+0x440c>
  406f7c:	cmp	w25, #0x3f
  406f80:	b.hi	407018 <ferror@plt+0x4428>  // b.pmore
  406f84:	mov	w8, #0x1                   	// #1
  406f88:	mov	x9, #0x1                   	// #1
  406f8c:	lsl	x8, x8, x25
  406f90:	movk	x9, #0x84, lsl #32
  406f94:	and	x8, x8, x9
  406f98:	cbz	x8, 407018 <ferror@plt+0x4428>
  406f9c:	sturb	w25, [x29, #-4]
  406fa0:	sturb	wzr, [x29, #-3]
  406fa4:	mov	x24, x19
  406fa8:	ldrb	w9, [x24, #1]!
  406fac:	cbz	w9, 407094 <ferror@plt+0x44a4>
  406fb0:	add	x10, x0, x23
  406fb4:	mov	x26, xzr
  406fb8:	mov	w8, wzr
  406fbc:	add	x23, x10, #0x2
  406fc0:	b	406fe4 <ferror@plt+0x43f4>
  406fc4:	sxtb	w1, w9
  406fc8:	sub	x0, x29, #0x4
  406fcc:	bl	402a30 <strchr@plt>
  406fd0:	cbnz	x0, 4070a8 <ferror@plt+0x44b8>
  406fd4:	mov	w8, wzr
  406fd8:	ldrb	w9, [x23, x26]
  406fdc:	add	x26, x26, #0x1
  406fe0:	cbz	w9, 407090 <ferror@plt+0x44a0>
  406fe4:	cbnz	w8, 406fd4 <ferror@plt+0x43e4>
  406fe8:	and	w8, w9, #0xff
  406fec:	cmp	w8, #0x5c
  406ff0:	b.ne	406fc4 <ferror@plt+0x43d4>  // b.any
  406ff4:	mov	w8, #0x1                   	// #1
  406ff8:	b	406fd8 <ferror@plt+0x43e8>
  406ffc:	mov	x0, x19
  407000:	mov	x1, x21
  407004:	bl	402b40 <strcspn@plt>
  407008:	add	x8, x19, x0
  40700c:	str	x0, [x22]
  407010:	str	x8, [x20]
  407014:	b	407100 <ferror@plt+0x4510>
  407018:	add	x9, x0, x23
  40701c:	mov	x24, xzr
  407020:	mov	w8, wzr
  407024:	add	x23, x9, #0x1
  407028:	b	40704c <ferror@plt+0x445c>
  40702c:	sxtb	w1, w25
  407030:	mov	x0, x21
  407034:	bl	402a30 <strchr@plt>
  407038:	cbnz	x0, 4070a0 <ferror@plt+0x44b0>
  40703c:	mov	w8, wzr
  407040:	ldrb	w25, [x23, x24]
  407044:	add	x24, x24, #0x1
  407048:	cbz	w25, 407064 <ferror@plt+0x4474>
  40704c:	cbnz	w8, 40703c <ferror@plt+0x444c>
  407050:	and	w8, w25, #0xff
  407054:	cmp	w8, #0x5c
  407058:	b.ne	40702c <ferror@plt+0x443c>  // b.any
  40705c:	mov	w8, #0x1                   	// #1
  407060:	b	407040 <ferror@plt+0x4450>
  407064:	sub	w8, w24, w8
  407068:	sxtw	x8, w8
  40706c:	str	x8, [x22]
  407070:	add	x22, x19, x8
  407074:	ldrsb	w1, [x22]
  407078:	cbz	w1, 407088 <ferror@plt+0x4498>
  40707c:	mov	x0, x21
  407080:	bl	402a30 <strchr@plt>
  407084:	cbz	x0, 4070f8 <ferror@plt+0x4508>
  407088:	str	x22, [x20]
  40708c:	b	407100 <ferror@plt+0x4510>
  407090:	b	4070ac <ferror@plt+0x44bc>
  407094:	mov	w8, wzr
  407098:	mov	w26, wzr
  40709c:	b	4070ac <ferror@plt+0x44bc>
  4070a0:	mov	w8, wzr
  4070a4:	b	407064 <ferror@plt+0x4474>
  4070a8:	mov	w8, wzr
  4070ac:	sub	w8, w26, w8
  4070b0:	sxtw	x23, w8
  4070b4:	str	x23, [x22]
  4070b8:	add	x8, x23, x19
  4070bc:	ldrb	w8, [x8, #1]
  4070c0:	cbz	w8, 4070f8 <ferror@plt+0x4508>
  4070c4:	cmp	w8, w25
  4070c8:	b.ne	4070f8 <ferror@plt+0x4508>  // b.any
  4070cc:	add	x8, x23, x19
  4070d0:	ldrsb	w1, [x8, #2]
  4070d4:	cbz	w1, 4070e4 <ferror@plt+0x44f4>
  4070d8:	mov	x0, x21
  4070dc:	bl	402a30 <strchr@plt>
  4070e0:	cbz	x0, 4070f8 <ferror@plt+0x4508>
  4070e4:	add	x8, x19, x23
  4070e8:	add	x8, x8, #0x2
  4070ec:	str	x8, [x20]
  4070f0:	mov	x19, x24
  4070f4:	b	407100 <ferror@plt+0x4510>
  4070f8:	str	x19, [x20]
  4070fc:	mov	x19, xzr
  407100:	mov	x0, x19
  407104:	ldp	x20, x19, [sp, #80]
  407108:	ldp	x22, x21, [sp, #64]
  40710c:	ldp	x24, x23, [sp, #48]
  407110:	ldp	x26, x25, [sp, #32]
  407114:	ldp	x29, x30, [sp, #16]
  407118:	add	sp, sp, #0x60
  40711c:	ret
  407120:	stp	x29, x30, [sp, #-32]!
  407124:	str	x19, [sp, #16]
  407128:	mov	x19, x0
  40712c:	mov	x29, sp
  407130:	mov	x0, x19
  407134:	bl	4027b0 <fgetc@plt>
  407138:	cmp	w0, #0xa
  40713c:	b.eq	407150 <ferror@plt+0x4560>  // b.none
  407140:	cmn	w0, #0x1
  407144:	b.ne	407130 <ferror@plt+0x4540>  // b.any
  407148:	mov	w0, #0x1                   	// #1
  40714c:	b	407154 <ferror@plt+0x4564>
  407150:	mov	w0, wzr
  407154:	ldr	x19, [sp, #16]
  407158:	ldp	x29, x30, [sp], #32
  40715c:	ret
  407160:	stp	x29, x30, [sp, #-64]!
  407164:	mov	x29, sp
  407168:	stp	x19, x20, [sp, #16]
  40716c:	adrp	x20, 418000 <ferror@plt+0x15410>
  407170:	add	x20, x20, #0xdb0
  407174:	stp	x21, x22, [sp, #32]
  407178:	adrp	x21, 418000 <ferror@plt+0x15410>
  40717c:	add	x21, x21, #0xda8
  407180:	sub	x20, x20, x21
  407184:	mov	w22, w0
  407188:	stp	x23, x24, [sp, #48]
  40718c:	mov	x23, x1
  407190:	mov	x24, x2
  407194:	bl	4024d0 <mnt_table_set_parser_errcb@plt-0x40>
  407198:	cmp	xzr, x20, asr #3
  40719c:	b.eq	4071c8 <ferror@plt+0x45d8>  // b.none
  4071a0:	asr	x20, x20, #3
  4071a4:	mov	x19, #0x0                   	// #0
  4071a8:	ldr	x3, [x21, x19, lsl #3]
  4071ac:	mov	x2, x24
  4071b0:	add	x19, x19, #0x1
  4071b4:	mov	x1, x23
  4071b8:	mov	w0, w22
  4071bc:	blr	x3
  4071c0:	cmp	x20, x19
  4071c4:	b.ne	4071a8 <ferror@plt+0x45b8>  // b.any
  4071c8:	ldp	x19, x20, [sp, #16]
  4071cc:	ldp	x21, x22, [sp, #32]
  4071d0:	ldp	x23, x24, [sp, #48]
  4071d4:	ldp	x29, x30, [sp], #64
  4071d8:	ret
  4071dc:	nop
  4071e0:	ret
  4071e4:	nop
  4071e8:	adrp	x2, 419000 <ferror@plt+0x16410>
  4071ec:	mov	x1, #0x0                   	// #0
  4071f0:	ldr	x2, [x2, #896]
  4071f4:	b	402670 <__cxa_atexit@plt>

Disassembly of section .fini:

00000000004071f8 <.fini>:
  4071f8:	stp	x29, x30, [sp, #-16]!
  4071fc:	mov	x29, sp
  407200:	ldp	x29, x30, [sp], #16
  407204:	ret
