/dts-v1/;

/ {
	model = "MT6768";
	compatible = "mediatek,MT6768";
	interrupt-parent = <0x01>;
	#address-cells = <0x02>;
	#size-cells = <0x02>;

	chosen {
		bootargs = "console=tty0 console=ttyS0,921600n1 root=/dev/ram vmalloc=400M slub_debug=OFZPU swiotlb=noforce cgroup.memory=nosocket,nokmem firmware_class.path=/vendor/firmware page_owner=on loop.max_part=7";
		kaslr-seed = <0x00 0x00>;
		phandle = <0x63>;
	};

	cpus {
		#address-cells = <0x01>;
		#size-cells = <0x00>;

		cpu@000 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x00>;
			enable-method = "psci";
			clock-frequency = <0x65633340>;
			cpu-idle-states = <0x02 0x03 0x04 0x05 0x06 0x07 0x08>;
			phandle = <0x09>;
		};

		cpu@001 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x100>;
			enable-method = "psci";
			clock-frequency = <0x65633340>;
			cpu-idle-states = <0x02 0x03 0x04 0x05 0x06 0x07 0x08>;
			phandle = <0x0a>;
		};

		cpu@002 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x200>;
			enable-method = "psci";
			clock-frequency = <0x65633340>;
			cpu-idle-states = <0x02 0x03 0x04 0x05 0x06 0x07 0x08>;
			phandle = <0x0b>;
		};

		cpu@003 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x300>;
			enable-method = "psci";
			clock-frequency = <0x65633340>;
			cpu-idle-states = <0x02 0x03 0x04 0x05 0x06 0x07 0x08>;
			phandle = <0x0c>;
		};

		cpu@100 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x400>;
			enable-method = "psci";
			clock-frequency = <0x65633340>;
			cpu-idle-states = <0x02 0x03 0x04 0x05 0x06 0x07 0x08>;
			phandle = <0x0d>;
		};

		cpu@101 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x500>;
			enable-method = "psci";
			clock-frequency = <0x65633340>;
			cpu-idle-states = <0x02 0x03 0x04 0x05 0x06 0x07 0x08>;
			phandle = <0x0e>;
		};

		cpu@102 {
			device_type = "cpu";
			compatible = "arm,cortex-a75";
			reg = <0x600>;
			enable-method = "psci";
			clock-frequency = <0x8166d4c0>;
			cpu-idle-states = <0x02 0x03 0x04 0x05 0x06 0x07 0x08>;
			phandle = <0x0f>;
		};

		cpu@103 {
			device_type = "cpu";
			compatible = "arm,cortex-a75";
			reg = <0x700>;
			enable-method = "psci";
			clock-frequency = <0x8166d4c0>;
			cpu-idle-states = <0x02 0x03 0x04 0x05 0x06 0x07 0x08>;
			phandle = <0x10>;
		};

		cpu-map {

			cluster0 {

				core0 {
					cpu = <0x09>;
				};

				core1 {
					cpu = <0x0a>;
				};

				core2 {
					cpu = <0x0b>;
				};

				core3 {
					cpu = <0x0c>;
				};

				core4 {
					cpu = <0x0d>;
				};

				core5 {
					cpu = <0x0e>;
				};

				doe {
					phandle = <0x64>;
				};
			};

			cluster1 {

				core0 {
					cpu = <0x0f>;
				};

				core1 {
					cpu = <0x10>;
				};

				doe {
					phandle = <0x65>;
				};
			};
		};

		idle-states {
			entry-method = "arm,psci";

			standby {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x01>;
				entry-latency-us = <0x258>;
				exit-latency-us = <0x258>;
				min-residency-us = <0x4b0>;
				phandle = <0x02>;
			};

			mcdi-cpu {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x10001>;
				entry-latency-us = <0x258>;
				exit-latency-us = <0x258>;
				min-residency-us = <0x4b0>;
				phandle = <0x03>;
			};

			mcdi-cluster {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x1010001>;
				entry-latency-us = <0x258>;
				exit-latency-us = <0x258>;
				min-residency-us = <0x4b0>;
				phandle = <0x04>;
			};

			idledram {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x1010002>;
				entry-latency-us = <0x320>;
				exit-latency-us = <0x3e8>;
				min-residency-us = <0x7d0>;
				status = "okay";
				phandle = <0x05>;
			};

			idlesyspll {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x1010003>;
				entry-latency-us = <0x320>;
				exit-latency-us = <0x3e8>;
				min-residency-us = <0x7d0>;
				status = "okay";
				phandle = <0x06>;
			};

			idlebus26m {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x1010004>;
				entry-latency-us = <0x320>;
				exit-latency-us = <0x3e8>;
				min-residency-us = <0x7d0>;
				status = "okay";
				phandle = <0x07>;
			};

			suspend {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x1010005>;
				entry-latency-us = <0x320>;
				exit-latency-us = <0x3e8>;
				min-residency-us = <0x7d0>;
				phandle = <0x08>;
			};
		};
	};

	cache_parity {
		compatible = "mediatek,cache_parity";
		version = <0x01>;
		reg = <0x00 0xc530000 0x00 0x10000>;
		err_level = <0x01>;
		irq_config = <0x00 0x8090 0xff00 0x8090 0x44 0x8090 0xff 0x01 0x8090 0xff00 0x8090 0x44 0x8090 0xff 0x02 0x8090 0xff00 0x8090 0x44 0x8090 0xff 0x03 0x8090 0xff00 0x8090 0x44 0x8090 0xff 0x04 0x8090 0xff00 0x8090 0x44 0x8090 0xff 0x05 0x8090 0xff00 0x8090 0x44 0x8090 0xff 0x06 0x8090 0xff00 0x8090 0x44 0x8090 0xff 0x07 0x8090 0xff00 0x8090 0x44 0x8090 0xff 0x400 0xc8c0 0x1000000 0xc8c0 0x0c 0xc8c8 0x01>;
		interrupts = <0x00 0x16 0x04 0x00 0x17 0x04 0x00 0x18 0x04 0x00 0x19 0x04 0x00 0x1a 0x04 0x00 0x1b 0x04 0x00 0x1c 0x04 0x00 0x1d 0x04 0x00 0x13 0x04>;
	};

	memory {
		device_type = "memory";
		reg = <0x00 0x40000000 0x00 0x3e605000>;
	};

	psci {
		compatible = "arm,psci-1.0";
		method = "smc";
	};

	mobicore {
		compatible = "trustonic,mobicore";
		interrupts = <0x00 0x129 0x01>;
	};

	utos {
		compatible = "microtrust,utos";
		interrupts = <0x00 0x12b 0x01 0x00 0x12c 0x01>;
	};

	utos_tester {
		compatible = "microtrust,tester-v1";
	};

	pmu {
		compatible = "arm,armv8-pmuv3";
		interrupt-parent = <0x11>;
		interrupts = <0x01 0x07 0x08>;
	};

	dsu-pmu-0 {
		compatible = "arm,dsu-pmu";
		interrupts = <0x00 0x12 0x04>;
		cpus = <0x09 0x0a 0x0b 0x0c 0x0d 0x0e 0x0f 0x10>;
	};

	reserved-memory {
		#address-cells = <0x02>;
		#size-cells = <0x02>;
		ranges;
		phandle = <0x66>;

		zmc-default {
			compatible = "mediatek,zone_movable_cma";
			size = <0x00 0x2d000000>;
			alignment = <0x00 0x1000000>;
			alloc-ranges = <0x00 0xc0000000 0x04 0x00>;
		};

		reserve-memory-sspm_share {
			compatible = "mediatek,reserve-memory-sspm_share";
			no-map;
			status = "okay";
			size = <0x00 0x510000>;
			alignment = <0x00 0x10000>;
			alloc-ranges = <0x00 0x40000000 0x00 0x60000000>;
		};

		reserve-memory-scp_share {
			compatible = "mediatek,reserve-memory-scp_share";
			no-map;
			size = <0x00 0x300000>;
			alignment = <0x00 0x1000000>;
			alloc-ranges = <0x00 0x40000000 0x00 0x50000000>;
		};

		ion-carveout-heap {
			compatible = "mediatek,ion-carveout-heap";
			no-map;
			size = <0x00 0x4000>;
			alignment = <0x00 0x1000>;
			alloc-ranges = <0x00 0x40000000 0x00 0x80000000>;
		};

		consys-reserve-memory {
			compatible = "mediatek,consys-reserve-memory";
			no-map;
			size = <0x00 0x400000>;
			alignment = <0x00 0x1000000>;
			alloc-ranges = <0x00 0x40000000 0x00 0x80000000>;
		};

		wifi-reserve-memory {
			compatible = "mediatek,wifi-reserve-memory";
			no-map;
			size = <0x00 0x300000>;
			alignment = <0x00 0x1000000>;
			alloc-ranges = <0x00 0x40000000 0x00 0x80000000>;
		};

		soter-shared-mem {
			compatible = "microtrust,shared_mem";
			no-map;
			size = <0x00 0x200000>;
			alignment = <0x00 0x200000>;
			alloc-ranges = <0x00 0x40000000 0x00 0x50000000>;
		};
	};

	cpu_dbgapb@0e010000 {
		compatible = "mediatek,hw_dbg";
		num = <0x08>;
		reg = <0x00 0xe010000 0x00 0x1000 0x00 0xe110000 0x00 0x1000 0x00 0xe210000 0x00 0x1000 0x00 0xe310000 0x00 0x1000 0x00 0xe410000 0x00 0x1000 0x00 0xe510000 0x00 0x1000 0x00 0xe610000 0x00 0x1000 0x00 0xe710000 0x00 0x1000>;
		phandle = <0x67>;
	};

	interrupt-controller {
		compatible = "arm,gic-v3";
		#interrupt-cells = <0x03>;
		#address-cells = <0x02>;
		#size-cells = <0x02>;
		#redistributor-regions = <0x01>;
		interrupt-parent = <0x11>;
		interrupt-controller;
		reg = <0x00 0xc000000 0x00 0x40000 0x00 0xc040000 0x00 0x200000 0x00 0xc53a650 0x00 0x50>;
		interrupts = <0x01 0x09 0x04>;
		phandle = <0x11>;
	};

	intpol-controller@0 {
		compatible = "mediatek,mt6577-sysirq";
		interrupt-controller;
		#interrupt-cells = <0x03>;
		interrupt-parent = <0x11>;
		reg = <0x00 0xc53a650 0x00 0x50>;
		phandle = <0x01>;
	};

	chipid@08000000 {
		compatible = "mediatek,chipid";
		reg = <0x00 0x8000000 0x00 0x04 0x00 0x8000004 0x00 0x04 0x00 0x8000008 0x00 0x04 0x00 0x800000c 0x00 0x04>;
	};

	timer {
		compatible = "arm,armv8-timer";
		interrupt-parent = <0x11>;
		interrupts = <0x01 0x0d 0x08 0x01 0x0e 0x08 0x01 0x0b 0x08 0x01 0x0a 0x08>;
		clock-frequency = <0xc65d40>;
		phandle = <0x68>;
	};

	infracfg_ao@10001000 {
		compatible = "mediatek,infracfg_ao\0syscon";
		reg = <0x00 0x10001000 0x00 0x1000>;
		interrupts = <0x00 0x47 0x01>;
		#clock-cells = <0x01>;
		phandle = <0x21>;
	};

	scpsys@10001000 {
		compatible = "mediatek,scpsys\0syscon";
		reg = <0x00 0x10001000 0x00 0x1000 0x00 0x10006000 0x00 0x1000 0x00 0x14002000 0x00 0x1000 0x00 0x1020e000 0x00 0x1000 0x00 0x18004000 0x00 0x1000 0x00 0x18002000 0x00 0x1000 0x00 0x10000000 0x00 0x1000 0x00 0x16000000 0x00 0x1000 0x00 0x16025000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0x22>;
	};

	mcdi@0010fc00 {
		compatible = "mediatek,mt6768-mcdi";
		mediatek,enabled = <0x01>;
		reg = <0x00 0x10fc00 0x00 0x800 0x00 0xc53a000 0x00 0x1000>;
		phandle = <0x69>;
	};

	scp@10500000 {
		compatible = "mediatek,scp";
		status = "okay";
		reg = <0x00 0x10500000 0x00 0x80000 0x00 0x105c0000 0x00 0x3000 0x00 0x105c4000 0x00 0x1000 0x00 0x105d4000 0x00 0x6000>;
		interrupts = <0x00 0xcd 0x04>;
		core_1 = "enable";
		scp_sramSize = <0x80000>;
	};

	scp_dvfs {
		compatible = "mediatek,scp_dvfs";
		clocks = <0x12 0x53 0x13 0x12 0x0e 0x12 0x1a 0x12 0x02 0x12 0x17 0x12 0x06 0x12 0x19>;
		clock-names = "clk_mux\0clk_pll_0\0clk_pll_1\0clk_pll_2\0clk_pll_3\0clk_pll_4\0clk_pll_5\0clk_pll_6";
	};

	topckgen@10000000 {
		compatible = "mediatek,topckgen\0syscon";
		reg = <0x00 0x10000000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0x12>;
	};

	io_cfg_lt@10002000 {
		compatible = "mediatek,io_cfg_lt";
		reg = <0x00 0x10002000 0x00 0x200>;
		phandle = <0x15>;
	};

	io_cfg_lm@10002200 {
		compatible = "mediatek,io_cfg_lm";
		reg = <0x00 0x10002200 0x00 0x200>;
		phandle = <0x16>;
	};

	io_cfg_lb@10002400 {
		compatible = "mediatek,io_cfg_lb";
		reg = <0x00 0x10002400 0x00 0x200>;
		phandle = <0x17>;
	};

	io_cfg_bl@10002600 {
		compatible = "mediatek,io_cfg_bl";
		reg = <0x00 0x10002600 0x00 0x200>;
		phandle = <0x18>;
	};

	io_cfg_rm@10002800 {
		compatible = "mediatek,io_cfg_rm";
		reg = <0x00 0x10002800 0x00 0x200>;
		phandle = <0x19>;
	};

	io_cfg_rb@10002a00 {
		compatible = "mediatek,io_cfg_rb";
		reg = <0x00 0x10002a00 0x00 0x200>;
		phandle = <0x1a>;
	};

	io_cfg_rt@10002c00 {
		compatible = "mediatek,io_cfg_rt";
		reg = <0x00 0x10002c00 0x00 0x200>;
		phandle = <0x1b>;
	};

	io_cfg_tl@10002e00 {
		compatible = "mediatek,io_cfg_tl";
		reg = <0x00 0x10002e00 0x00 0x200>;
		phandle = <0x1c>;
	};

	pericfg@10003000 {
		compatible = "mediatek,pericfg\0syscon";
		reg = <0x00 0x10003000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0x6a>;
	};

	efuse_dbg@10004000 {
		compatible = "mediatek,efuse_dbg";
		reg = <0x00 0x10004000 0x00 0x1000>;
	};

	gpio@10005000 {
		compatible = "mediatek,gpio";
		reg = <0x00 0x10005000 0x00 0x1000>;
		phandle = <0x14>;
	};

	pinctrl {
		compatible = "mediatek,mt6768-pinctrl";
		reg_bases = <0x14 0x15 0x16 0x17 0x18 0x19 0x1a 0x1b 0x1c>;
		reg_base_eint = <0x1d>;
		pins-are-numbered;
		gpio-controller;
		gpio-ranges = <0x1e 0x00 0x00 0xba>;
		#gpio-cells = <0x02>;
		interrupt-controller;
		interrupts = <0x00 0xba 0x04>;
		#interrupt-cells = <0x04>;
		phandle = <0x1e>;

		aud_clk_mosi_off {
			phandle = <0x3e>;

			pins_cmd0_dat {
				pinmux = <0x8800 0x8900>;
			};
		};

		aud_clk_mosi_on {
			phandle = <0x3f>;

			pins_cmd0_dat {
				pinmux = <0x8801>;
				input-schmitt-enable;
			};

			pins_cmd1_dat {
				pinmux = <0x8901>;
				input-schmitt-enable;
			};
		};

		aud_clk_miso_off {
			phandle = <0x40>;

			pins_cmd0_dat {
				pinmux = <0x8c00 0x8d00>;
			};
		};

		aud_clk_miso_on {
			phandle = <0x41>;

			pins_cmd0_dat {
				pinmux = <0x8c01>;
				input-schmitt-enable;
			};

			pins_cmd1_dat {
				pinmux = <0x8d01>;
				input-schmitt-enable;
			};
		};

		aud_dat_mosi_off {
			phandle = <0x42>;

			pins_cmd0_dat {
				pinmux = <0x8800>;
				input-enable;
				slew-rate = <0x00>;
				bias-disable;
			};

			pins_cmd1_dat {
				pinmux = <0x8900>;
				input-enable;
				slew-rate = <0x00>;
				bias-disable;
			};

			pins_cmd2_dat {
				pinmux = <0x8a00>;
				input-enable;
				slew-rate = <0x00>;
				bias-disable;
			};

			pins_cmd3_dat {
				pinmux = <0x8b00>;
				input-enable;
				slew-rate = <0x00>;
				bias-pull-down;
			};
		};

		aud_dat_mosi_on {
			phandle = <0x43>;

			pins_cmd0_dat {
				pinmux = <0x8801>;
				input-schmitt-enable;
			};

			pins_cmd1_dat {
				pinmux = <0x8901>;
				input-schmitt-enable;
			};

			pins_cmd2_dat {
				pinmux = <0x8a01>;
				input-schmitt-enable;
			};

			pins_cmd3_dat {
				pinmux = <0x8b01>;
				input-schmitt-enable;
			};
		};

		aud_dat_miso_off {
			phandle = <0x44>;

			pins_cmd0_dat {
				pinmux = <0x8c00>;
				input-enable;
				slew-rate = <0x00>;
				bias-disable;
			};

			pins_cmd1_dat {
				pinmux = <0x8d00>;
				input-enable;
				slew-rate = <0x00>;
				bias-disable;
			};

			pins_cmd2_dat {
				pinmux = <0x8e00>;
				input-enable;
				slew-rate = <0x00>;
				bias-disable;
			};

			pins_cmd3_dat {
				pinmux = <0x8f00>;
				input-enable;
				slew-rate = <0x00>;
				bias-disable;
			};
		};

		aud_dat_miso_on {
			phandle = <0x45>;

			pins_cmd0_dat {
				pinmux = <0x8c01>;
				input-schmitt-enable;
			};

			pins_cmd1_dat {
				pinmux = <0x8d01>;
				input-schmitt-enable;
			};

			pins_cmd2_dat {
				pinmux = <0x8e01>;
				input-schmitt-enable;
			};

			pins_cmd3_dat {
				pinmux = <0x8f01>;
				input-schmitt-enable;
			};
		};

		aud_gpio_i2s0_off {
			phandle = <0x46>;

			pins_cmd_dat {
				pinmux = <0x2800>;
			};
		};

		aud_gpio_i2s0_on {
			phandle = <0x47>;

			pins_cmd_dat {
				pinmux = <0x2802>;
			};
		};

		aud_gpio_i2s1_off {
			phandle = <0x48>;
		};

		aud_gpio_i2s1_on {
			phandle = <0x49>;
		};

		aud_gpio_i2s2_off {
			phandle = <0x4a>;
		};

		aud_gpio_i2s2_on {
			phandle = <0x4b>;
		};

		aud_gpio_i2s3_off {
			phandle = <0x4c>;

			pins_cmd_dat {
				pinmux = <0x2500 0x2600 0x2400>;
			};
		};

		aud_gpio_i2s3_on {
			phandle = <0x4d>;

			pins_cmd_dat {
				pinmux = <0x2502 0x2602 0x2402>;
			};
		};

		vow_dat_miso_off {
			phandle = <0x4e>;

			pins_cmd1_dat {
				pinmux = <0x8e00>;
			};
		};

		vow_dat_miso_on {
			phandle = <0x4f>;

			pins_cmd1_dat {
				pinmux = <0x8e04>;
			};
		};

		vow_clk_miso_off {
			phandle = <0x50>;

			pins_cmd3_dat {
				pinmux = <0x8f00>;
			};
		};

		vow_clk_miso_on {
			phandle = <0x51>;

			pins_cmd3_dat {
				pinmux = <0x8f04>;
			};
		};

		msdc0@default {
			phandle = <0x30>;

			pins_cmd {
				drive-strength = [03];
			};

			pins_dat {
				drive-strength = [03];
			};

			pins_clk {
				drive-strength = [03];
			};

			pins_rst {
				drive-strength = [03];
			};

			pins_ds {
				drive-strength = [03];
			};
		};

		msdc0@hs400 {
			phandle = <0x31>;

			pins_cmd {
				drive-strength = [03];
			};

			pins_dat {
				drive-strength = [04];
			};

			pins_clk {
				drive-strength = [04];
			};

			pins_rst {
				drive-strength = [03];
			};

			pins_ds {
				drive-strength = [04];
			};
		};

		msdc0@hs200 {
			phandle = <0x32>;

			pins_cmd {
				drive-strength = [03];
			};

			pins_dat {
				drive-strength = [04];
			};

			pins_clk {
				drive-strength = [04];
			};

			pins_rst {
				drive-strength = [03];
			};

			pins_ds {
				drive-strength = [04];
			};
		};

		msdc0@register_default {
			cmd_edge = [00];
			rdata_edge = [00];
			wdata_edge = [00];
			phandle = <0x33>;
		};

		msdc1@default {
			phandle = <0x35>;

			pins_cmd {
				drive-strength = [03];
			};

			pins_dat {
				drive-strength = [03];
			};

			pins_clk {
				drive-strength = [03];
			};
		};

		msdc1@sdr104 {
			phandle = <0x36>;

			pins_cmd {
				drive-strength = [03];
			};

			pins_dat {
				drive-strength = [03];
			};

			pins_clk {
				drive-strength = [03];
			};
		};

		msdc1@sdr50 {
			phandle = <0x37>;

			pins_cmd {
				drive-strength = [03];
			};

			pins_dat {
				drive-strength = [03];
			};

			pins_clk {
				drive-strength = [03];
			};
		};

		msdc1@ddr50 {
			phandle = <0x38>;

			pins_cmd {
				drive-strength = [03];
			};

			pins_dat {
				drive-strength = [03];
			};

			pins_clk {
				drive-strength = [03];
			};
		};

		msdc1@register_default {
			cmd_edge = [00];
			rdata_edge = [00];
			wdata_edge = [00];
			phandle = <0x39>;
		};
	};

	sleep@10006000 {
		compatible = "mediatek,sleep";
		reg = <0x00 0x10006000 0x00 0x1000>;
		interrupts = <0x00 0xc3 0x08>;
		phandle = <0x6b>;
	};

	toprgu@10007000 {
		compatible = "mediatek,toprgu";
		reg = <0x00 0x10007000 0x00 0x1000>;
		interrupts = <0x00 0x9c 0x08>;
		phandle = <0x6c>;
	};

	clocks {

		clk26m {
			compatible = "fixed-clock";
			#clock-cells = <0x00>;
			clock-frequency = <0x18cba80>;
			phandle = <0x13>;
		};

		clk32k {
			compatible = "fixed-clock";
			#clock-cells = <0x00>;
			clock-frequency = <0x7d00>;
			phandle = <0x1f>;
		};
	};

	dcm {
		compatible = "mediatek,dcm";
		phandle = <0x6d>;
	};

	apxgpt@10008000 {
		compatible = "mediatek,apxgpt";
		reg = <0x00 0x10008000 0x00 0x1000>;
		interrupts = <0x00 0xb9 0x08>;
		clocks = <0x1f>;
	};

	hacc@1000a000 {
		compatible = "mediatek,hacc";
		reg = <0x00 0x1000a000 0x00 0x1000>;
		interrupts = <0x00 0xcb 0x08>;
	};

	apirq@1000b000 {
		compatible = "mediatek,apirq";
		reg = <0x00 0x1000b000 0x00 0x1000>;
		interrupts = <0x00 0xba 0x04>;
		phandle = <0x1d>;
	};

	apmixed@1000c000 {
		compatible = "mediatek,apmixed\0syscon";
		reg = <0x00 0x1000c000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0x3c>;
	};

	fhctl@1000ce00 {
		compatible = "mediatek,fhctl";
		reg = <0x00 0x1000ce00 0x00 0x200>;
	};

	pwrap@1000d000 {
		compatible = "mediatek,mt6768-pwrap";
		reg = <0x00 0x1000d000 0x00 0x1000>;
		reg-names = "pwrap";
		interrupts = <0x00 0xc2 0x04>;
		clocks = <0x13 0x13>;
		clock-names = "spi\0wrap";
		phandle = <0x20>;

		mt6358-pmic {
			compatible = "mediatek,mt6358-pmic";
			interrupt-parent = <0x1e>;
			interrupts = <0x90 0x04 0x90 0x00>;
			status = "okay";
			interrupt-controller;
			#interrupt-cells = <0x02>;
			mediatek,num-pmic-irqs = <0x91>;
			mediatek,pmic-irqs = <0x00 0x00 0x01 0x00 0x02 0x00 0x03 0x00 0x04 0x00 0x05 0x00 0x06 0x00 0x07 0x00 0x08 0x00 0x09 0x00 0x10 0x01 0x11 0x01 0x12 0x01 0x13 0x01 0x14 0x01 0x15 0x01 0x16 0x01 0x17 0x01 0x18 0x01 0x19 0x01 0x1a 0x01 0x1b 0x01 0x1c 0x01 0x1d 0x01 0x1e 0x01 0x1f 0x01 0x20 0x01 0x21 0x01 0x22 0x01 0x23 0x01 0x24 0x01 0x25 0x01 0x26 0x01 0x27 0x01 0x28 0x01 0x29 0x01 0x2a 0x01 0x2b 0x01 0x2c 0x01 0x2d 0x01 0x2e 0x01 0x30 0x02 0x31 0x02 0x32 0x02 0x33 0x02 0x34 0x02 0x35 0x02 0x36 0x02 0x37 0x02 0x40 0x03 0x50 0x04 0x51 0x04 0x52 0x04 0x53 0x04 0x54 0x04 0x55 0x04 0x56 0x04 0x57 0x04 0x58 0x04 0x59 0x04 0x5a 0x04 0x5b 0x04 0x5c 0x04 0x60 0x04 0x61 0x04 0x62 0x04 0x63 0x04 0x64 0x04 0x70 0x05 0x71 0x05 0x72 0x05 0x73 0x05 0x74 0x05 0x75 0x05 0x76 0x05 0x77 0x05 0x80 0x06 0x85 0x06 0x86 0x06 0x87 0x06 0x90 0x07>;
			interrupt-names = "vproc11_oc\0vproc12_oc\0vcore_oc\0vgpu_oc\0vmodem_oc\0vdram1_oc\0vs1_oc\0vs2_oc\0vpa_oc\0vcore_preoc\0vfe28_oc\0vxo22_oc\0vrf18_oc\0vrf12_oc\0vefuse_oc\0vcn33_oc\0vcn28_oc\0vcn18_oc\0vcama1_oc\0vcama2_oc\0vcamd_oc\0vcamio_oc\0vldo28_oc\0va12_oc\0vaux18_oc\0vaud28_oc\0vio28_oc\0vio18_oc\0vsram_proc11_oc\0vsram_proc12_oc\0vsram_others_oc\0vsram_gpu_oc\0vdram2_oc\0vmc_oc\0vmch_oc\0vemc_oc\0vsim1_oc\0vsim2_oc\0vibr_oc\0vusb_oc\0vbif28_oc\0pwrkey\0homekey\0pwrkey_r\0homekey_r\0ni_lbat_int\0chrdet\0chrdet_edge\0vcdt_hv_det\0rtc\0fg_bat0_h\0fg_bat0_l\0fg_cur_h\0fg_cur_l\0fg_zcv\0fg_bat1_h\0fg_bat1_l\0fg_n_charge_l\0fg_iavg_h\0fg_iavg_l\0fg_time_h\0fg_discharge\0fg_charge\0baton_lv\0baton_ht\0baton_bat_in\0baton_bat_out\0bif\0bat_h\0bat_l\0bat2_h\0bat2_l\0bat_temp_h\0bat_temp_l\0auxadc_imp\0nag_c_dltv\0audio\0accdet\0accdet_eint0\0accdet_eint1\0spi_cmd_alert";
			phandle = <0x6e>;

			mt-pmic {
				compatible = "mediatek,mt-pmic";
				interrupts = <0x30 0x04 0x32 0x04 0x31 0x04 0x33 0x04 0x70 0x04 0x71 0x04 0x52 0x04 0x53 0x04>;
				interrupt-names = "pwrkey\0pwrkey_r\0homekey\0homekey_r\0bat_h\0bat_l\0fg_cur_h\0fg_cur_l";
				phandle = <0x6f>;
			};

			mt635x-auxadc {
				compatible = "mediatek,mt6358-auxadc";
				#io-channel-cells = <0x01>;
				phandle = <0x70>;

				batadc {
					channel = <0x00>;
					resistance-ratio = <0x03 0x01>;
					avg-num = <0x80>;
				};

				vcdt {
					channel = <0x02>;
				};

				bat_temp {
					channel = <0x03>;
					resistance-ratio = <0x02 0x01>;
				};

				chip_temp {
					channel = <0x05>;
				};

				vcore_temp {
					channel = <0x06>;
				};

				vproc_temp {
					channel = <0x07>;
				};

				vgpu_temp {
					channel = <0x08>;
				};

				accdet {
					channel = <0x09>;
				};

				dcxo_volt {
					channel = <0x0a>;
					resistance-ratio = <0x03 0x02>;
				};

				tsx_temp {
					channel = <0x0b>;
					avg-num = <0x80>;
				};

				hpofs_cal {
					channel = <0x0c>;
					avg-num = <0x100>;
				};

				dcxo_temp {
					channel = <0x0d>;
					avg-num = <0x10>;
				};

				vbif {
					channel = <0x0e>;
					resistance-ratio = <0x02 0x01>;
				};
			};

			mt6358regulator {
				compatible = "mediatek,mt6358-regulator";
				phandle = <0x71>;

				buck_vdram1 {
					regulator-name = "vdram1";
					regulator-min-microvolt = <0x7a120>;
					regulator-max-microvolt = <0x1fda4c>;
					regulator-enable-ramp-delay = <0x00>;
					phandle = <0x72>;
				};

				buck_vcore {
					regulator-name = "vcore";
					regulator-min-microvolt = <0x7a120>;
					regulator-max-microvolt = <0x13bdb6>;
					regulator-enable-ramp-delay = <0xc8>;
					phandle = <0x73>;
				};

				buck_vpa {
					regulator-name = "vpa";
					regulator-min-microvolt = <0x7a120>;
					regulator-max-microvolt = <0x37b1d0>;
					regulator-enable-ramp-delay = <0xfa>;
					phandle = <0x74>;
				};

				buck_vproc11 {
					regulator-name = "vproc11";
					regulator-min-microvolt = <0x7a120>;
					regulator-max-microvolt = <0x13bdb6>;
					regulator-enable-ramp-delay = <0xc8>;
					phandle = <0x75>;
				};

				buck_vproc12 {
					regulator-name = "vproc12";
					regulator-min-microvolt = <0x7a120>;
					regulator-max-microvolt = <0x13bdb6>;
					regulator-enable-ramp-delay = <0xc8>;
					phandle = <0x76>;
				};

				buck_vgpu {
					regulator-name = "vgpu";
					regulator-min-microvolt = <0x7a120>;
					regulator-max-microvolt = <0x13bdb6>;
					regulator-enable-ramp-delay = <0xc8>;
					phandle = <0x77>;
				};

				buck_vs2 {
					regulator-name = "vs2";
					regulator-min-microvolt = <0x7a120>;
					regulator-max-microvolt = <0x1fda4c>;
					regulator-enable-ramp-delay = <0x00>;
					phandle = <0x78>;
				};

				buck_vmodem {
					regulator-name = "vmodem";
					regulator-min-microvolt = <0x7a120>;
					regulator-max-microvolt = <0x13bdb6>;
					regulator-enable-ramp-delay = <0x384>;
					phandle = <0x79>;
				};

				buck_vs1 {
					regulator-name = "vs1";
					regulator-min-microvolt = <0xf4240>;
					regulator-max-microvolt = <0x277b6c>;
					regulator-enable-ramp-delay = <0x00>;
					phandle = <0x7a>;
				};

				ldo_vdram2 {
					regulator-name = "vdram2";
					regulator-min-microvolt = <0x927c0>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-enable-ramp-delay = <0xce4>;
					phandle = <0x7b>;
				};

				ldo_vsim1 {
					regulator-name = "vsim1";
					regulator-min-microvolt = <0x19f0a0>;
					regulator-max-microvolt = <0x2f4d60>;
					regulator-enable-ramp-delay = <0x21c>;
					phandle = <0x7c>;
				};

				ldo_vibr {
					regulator-name = "vibr";
					regulator-min-microvolt = <0x124f80>;
					regulator-max-microvolt = <0x325aa0>;
					regulator-enable-ramp-delay = <0x3c>;
					phandle = <0x7d>;
				};

				ldo_vrf12 {
					compatible = "regulator-fixed";
					regulator-name = "vrf12";
					regulator-min-microvolt = <0x124f80>;
					regulator-max-microvolt = <0x124f80>;
					regulator-enable-ramp-delay = <0x78>;
					phandle = <0x7e>;
				};

				ldo_vio18 {
					compatible = "regulator-fixed";
					regulator-name = "vio18";
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-enable-ramp-delay = <0xa8c>;
					phandle = <0x7f>;
				};

				ldo_vusb {
					regulator-name = "vusb";
					regulator-min-microvolt = <0x2dc6c0>;
					regulator-max-microvolt = <0x2f4d60>;
					regulator-enable-ramp-delay = <0x10e>;
					phandle = <0x80>;
				};

				ldo_vcamio {
					compatible = "regulator-fixed";
					regulator-name = "vcamio";
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-enable-ramp-delay = <0x10e>;
					phandle = <0x81>;
				};

				ldo_vcamd {
					regulator-name = "vcamd";
					regulator-min-microvolt = <0xdbba0>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-enable-ramp-delay = <0x10e>;
					phandle = <0x82>;
				};

				ldo_vcn18 {
					compatible = "regulator-fixed";
					regulator-name = "vcn18";
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-enable-ramp-delay = <0x10e>;
					phandle = <0x83>;
				};

				ldo_vfe28 {
					compatible = "regulator-fixed";
					regulator-name = "vfe28";
					regulator-min-microvolt = <0x2ab980>;
					regulator-max-microvolt = <0x2ab980>;
					regulator-enable-ramp-delay = <0x10e>;
					phandle = <0x84>;
				};

				ldo_vsram_proc11 {
					regulator-name = "vsram_proc11";
					regulator-min-microvolt = <0x7a120>;
					regulator-max-microvolt = <0x13bdb6>;
					regulator-enable-ramp-delay = <0xf0>;
					phandle = <0x85>;
				};

				ldo_vcn28 {
					compatible = "regulator-fixed";
					regulator-name = "vcn28";
					regulator-min-microvolt = <0x2ab980>;
					regulator-max-microvolt = <0x2ab980>;
					regulator-enable-ramp-delay = <0x10e>;
					phandle = <0x86>;
				};

				ldo_vsram_others {
					regulator-name = "vsram_others";
					regulator-min-microvolt = <0x7a120>;
					regulator-max-microvolt = <0x13bdb6>;
					regulator-enable-ramp-delay = <0xf0>;
					phandle = <0x87>;
				};

				ldo_vsram_gpu {
					regulator-name = "vsram_gpu";
					regulator-min-microvolt = <0x7a120>;
					regulator-max-microvolt = <0x13bdb6>;
					regulator-enable-ramp-delay = <0xf0>;
					phandle = <0x88>;
				};

				ldo_vxo22 {
					compatible = "regulator-fixed";
					regulator-name = "vxo22";
					regulator-min-microvolt = <0x2191c0>;
					regulator-max-microvolt = <0x2191c0>;
					regulator-enable-ramp-delay = <0x78>;
					phandle = <0x89>;
				};

				ldo_vefuse {
					regulator-name = "vefuse";
					regulator-min-microvolt = <0x19f0a0>;
					regulator-max-microvolt = <0x1cfde0>;
					regulator-enable-ramp-delay = <0x10e>;
					phandle = <0x8a>;
				};

				ldo_vaux18 {
					compatible = "regulator-fixed";
					regulator-name = "vaux18";
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-enable-ramp-delay = <0x10e>;
					phandle = <0x8b>;
				};

				ldo_vmch {
					regulator-name = "vmch";
					regulator-min-microvolt = <0x2c4020>;
					regulator-max-microvolt = <0x325aa0>;
					regulator-enable-ramp-delay = <0x3c>;
					phandle = <0x3a>;
				};

				ldo_vbif28 {
					compatible = "regulator-fixed";
					regulator-name = "vbif28";
					regulator-min-microvolt = <0x2ab980>;
					regulator-max-microvolt = <0x2ab980>;
					regulator-enable-ramp-delay = <0x10e>;
					phandle = <0x8c>;
				};

				ldo_vsram_proc12 {
					regulator-name = "vsram_proc12";
					regulator-min-microvolt = <0x7a120>;
					regulator-max-microvolt = <0x13bdb6>;
					regulator-enable-ramp-delay = <0xf0>;
					phandle = <0x8d>;
				};

				ldo_vcama1 {
					regulator-name = "vcama1";
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x2dc6c0>;
					regulator-enable-ramp-delay = <0x10e>;
					phandle = <0x8e>;
				};

				ldo_vemc {
					regulator-name = "vemc";
					regulator-min-microvolt = <0x2c4020>;
					regulator-max-microvolt = <0x325aa0>;
					regulator-enable-ramp-delay = <0x3c>;
					phandle = <0x34>;
				};

				ldo_vio28 {
					compatible = "regulator-fixed";
					regulator-name = "vio28";
					regulator-min-microvolt = <0x2ab980>;
					regulator-max-microvolt = <0x2ab980>;
					regulator-enable-ramp-delay = <0x10e>;
					phandle = <0x8f>;
				};

				ldo_va12 {
					compatible = "regulator-fixed";
					regulator-name = "va12";
					regulator-min-microvolt = <0x124f80>;
					regulator-max-microvolt = <0x124f80>;
					regulator-enable-ramp-delay = <0x10e>;
					phandle = <0x90>;
				};

				ldo_vrf18 {
					compatible = "regulator-fixed";
					regulator-name = "vrf18";
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-enable-ramp-delay = <0x78>;
					phandle = <0x91>;
				};

				ldo_vcn33_bt {
					regulator-name = "vcn33_bt";
					regulator-min-microvolt = <0x325aa0>;
					regulator-max-microvolt = <0x3567e0>;
					regulator-enable-ramp-delay = <0x10e>;
					phandle = <0x92>;
				};

				ldo_vcn33_wifi {
					regulator-name = "vcn33_wifi";
					regulator-min-microvolt = <0x325aa0>;
					regulator-max-microvolt = <0x3567e0>;
					regulator-enable-ramp-delay = <0x10e>;
					phandle = <0x93>;
				};

				ldo_vcama2 {
					regulator-name = "vcama2";
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x2dc6c0>;
					regulator-enable-ramp-delay = <0x10e>;
					phandle = <0x94>;
				};

				ldo_vmc {
					regulator-name = "vmc";
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x325aa0>;
					regulator-enable-ramp-delay = <0x3c>;
					phandle = <0x3b>;
				};

				ldo_vldo28 {
					regulator-name = "vldo28";
					regulator-min-microvolt = <0x2ab980>;
					regulator-max-microvolt = <0x2dc6c0>;
					regulator-enable-ramp-delay = <0x10e>;
					phandle = <0x95>;
				};

				ldo_vaud28 {
					compatible = "regulator-fixed";
					regulator-name = "vaud28";
					regulator-min-microvolt = <0x2ab980>;
					regulator-max-microvolt = <0x2ab980>;
					regulator-enable-ramp-delay = <0x10e>;
					phandle = <0x96>;
				};

				ldo_vsim2 {
					regulator-name = "vsim2";
					regulator-min-microvolt = <0x19f0a0>;
					regulator-max-microvolt = <0x2f4d60>;
					regulator-enable-ramp-delay = <0x21c>;
					phandle = <0x97>;
				};

				ldo_va09 {
					compatible = "regulator-fixed";
					regulator-name = "va09";
					regulator-min-microvolt = <0xdbba0>;
					regulator-max-microvolt = <0xdbba0>;
					regulator-enable-ramp-delay = <0x108>;
					regulator-boot-on;
					phandle = <0x98>;
				};
			};

			mt6358_rtc {
				compatible = "mediatek,mt6358-rtc";
				interrupts = <0x40 0x00>;
				interrupt-names = "rtc";
				base = <0x580>;
				apply-lpsd-solution;
				phandle = <0x99>;
			};

			mt6358_misc {
				compatible = "mediatek,mt6358-misc";
				base = <0x580>;
				apply-lpsd-solution;
				dcxo-switch;
				phandle = <0x9a>;
			};
		};
	};

	pwraphal@ {
		compatible = "mediatek,pwraph";
		mediatek,pwrap-regmap = <0x20>;
		phandle = <0x9b>;
	};

	pwrap_mpu@1000d000 {
		compatible = "mediatek,pwrap_mpu";
		reg = <0x00 0x1000d000 0x00 0x1000>;
	};

	pwrap_p2p@1005cb000 {
		compatible = "mediatek,pwrap_p2p";
		reg = <0x00 0x105cb000 0x00 0x1000>;
	};

	pwrap_md32@10448000 {
		compatible = "mediatek,pwrap_md32";
		reg = <0x00 0x10448000 0x00 0x1000>;
	};

	sleep_reg_md@1000f000 {
		compatible = "mediatek,sleep_reg_md";
		reg = <0x00 0x1000f000 0x00 0x1000>;
	};

	kp@10010000 {
		compatible = "mediatek,kp";
		reg = <0x00 0x10010000 0x00 0x1000>;
		interrupts = <0x00 0x49 0x02>;
		phandle = <0x9c>;
	};

	mrdump_ext_rst {
		compatible = "mediatek, mrdump_disable";
		mode = "IRQ";
		status = "okay";
		phandle = <0x9d>;
	};

	topmisc@10011000 {
		compatible = "mediatek,topmisc";
		reg = <0x00 0x10011000 0x00 0x1000>;
	};

	dvfsrc@10012000 {
		compatible = "mediatek,dvfsrc";
		reg = <0x00 0x10012000 0x00 0x1000 0x00 0x110780 0x00 0x80>;
		phandle = <0x9e>;
	};

	mbist_ao@10013000 {
		compatible = "mediatek,mbist_ao";
		reg = <0x00 0x10013000 0x00 0x1000>;
	};

	apcldmain_ao@10014000 {
		compatible = "mediatek,apcldmain_ao";
		reg = <0x00 0x10014000 0x00 0x400>;
	};

	apcldmaout_ao@10014400 {
		compatible = "mediatek,apcldmaout_ao";
		reg = <0x00 0x10014400 0x00 0x400>;
	};

	apcldmamisc_ao@10014800 {
		compatible = "mediatek,apcldmamisc_ao";
		reg = <0x00 0x10014800 0x00 0x400>;
	};

	apcldmamisc_ao@10014c00 {
		compatible = "mediatek,apcldmamisc_ao";
		reg = <0x00 0x10014c00 0x00 0x400>;
	};

	ddrphy@10015000 {
		compatible = "mediatek,ddrphy";
		reg = <0x00 0x10015000 0x00 0x1000>;
	};

	aes_top0@10016000 {
		compatible = "mediatek,aes_top0";
		reg = <0x00 0x10016000 0x00 0x1000>;
	};

	sys_timer@10017000 {
		compatible = "mediatek,sys_timer";
		reg = <0x00 0x10017000 0x00 0x1000>;
		reg-names = "sys_timer_base";
		interrupts = <0x00 0xcf 0x04>;
		clocks = <0x12 0x86>;
	};

	modem_temp_share@10018000 {
		compatible = "mediatek,modem_temp_share";
		reg = <0x00 0x10018000 0x00 0x1000>;
	};

	security_ao@1001a000 {
		compatible = "mediatek,security_ao";
		reg = <0x00 0x1001a000 0x00 0x1000>;
	};

	topckgen_ao@1001b000 {
		compatible = "mediatek,topckgen_ao";
		reg = <0x00 0x1001b000 0x00 0x1000>;
	};

	iocfg_0@10002000 {
		compatible = "mediatek,iocfg_0";
		reg = <0x00 0x10002000 0x00 0x200>;
	};

	iocfg_1@10002200 {
		compatible = "mediatek,iocfg_1";
		reg = <0x00 0x10002200 0x00 0x200>;
	};

	iocfg_2@10002400 {
		compatible = "mediatek,iocfg_2";
		reg = <0x00 0x10002400 0x00 0x200>;
	};

	iocfg_3@10002600 {
		compatible = "mediatek,iocfg_3";
		reg = <0x00 0x10002600 0x00 0x200>;
	};

	iocfg_4@10002800 {
		compatible = "mediatek,iocfg_4";
		reg = <0x00 0x10002800 0x00 0x200>;
	};

	iocfg_5@10002a00 {
		compatible = "mediatek,iocfg_5";
		reg = <0x00 0x10002a00 0x00 0x200>;
	};

	mdcldmain_ao@10015000 {
		compatible = "mediatek,mdcldmain_ao";
		reg = <0x00 0x10015000 0x00 0x400>;
	};

	mdcldmaout_ao@10015400 {
		compatible = "mediatek,mdcldmaout_ao";
		reg = <0x00 0x10015400 0x00 0x400>;
	};

	mdcldmamisc_ao@10015800 {
		compatible = "mediatek,mdcldmamisc_ao";
		reg = <0x00 0x10015800 0x00 0x400>;
	};

	sys_cirq@10204000 {
		compatible = "mediatek,sys_cirq";
		reg = <0x00 0x10204000 0x00 0x1000>;
		mediatek,cirq_num = <0xe8>;
		mediatek,spi_start_offset = <0x40>;
		interrupts = <0x00 0x127 0x08>;
	};

	mcucfg_mp0_counter@0c530000 {
		compatible = "mediatek,mcucfg_mp0_counter";
		reg = <0x00 0xc530000 0x00 0x10000>;
	};

	mcucfg@0c530000 {
		compatible = "mediatek,mcucfg";
		reg = <0x00 0xc530000 0x00 0x10000>;
		phandle = <0x9f>;
	};

	m4u@10205000 {
		cell-index = <0x00>;
		compatible = "mediatek,m4u";
		reg = <0x00 0x10205000 0x00 0x1000>;
		interrupts = <0x00 0xae 0x08>;
	};

	devapc@10207000 {
		compatible = "mediatek,mt6768-devapc";
		reg = <0x00 0x10207000 0x00 0x1000 0x00 0x1000e000 0x00 0x1000>;
		interrupts = <0x00 0x9f 0x08>;
		clocks = <0x21 0x28>;
		clock-names = "devapc-infra-clock";
	};

	hwrng {
		compatible = "mediatek,mt67xx-rng";
		phandle = <0xa0>;
	};

	bus_dbg@10208000 {
		compatible = "mediatek,bus_dbg-v2";
		reg = <0x00 0x10208000 0x00 0x1000 0x00 0x10001000 0x00 0x1000>;
		mediatek,bus_dbg_con_offset = <0x2fc>;
		interrupts = <0x00 0x9e 0x08>;
	};

	ap_ccif0@10209000 {
		compatible = "mediatek,ap_ccif0";
		reg = <0x00 0x10209000 0x00 0x1000>;
		interrupts = <0x00 0xa4 0x08>;
	};

	md_ccif0@1020a000 {
		compatible = "mediatek,md_ccif0";
		reg = <0x00 0x1020a000 0x00 0x1000>;
	};

	ap_ccif1@1020b000 {
		compatible = "mediatek,ap_ccif1";
		reg = <0x00 0x1020b000 0x00 0x1000>;
		interrupts = <0x00 0xa6 0x08>;
	};

	md_ccif1@1020c000 {
		compatible = "mediatek,md_ccif1";
		reg = <0x00 0x1020c000 0x00 0x1000>;
	};

	infra_mbist@1020d000 {
		compatible = "mediatek,infra_mbist";
		reg = <0x00 0x1020d000 0x00 0x1000>;
	};

	infracfg@1020e000 {
		compatible = "mediatek,infracfg";
		reg = <0x00 0x1020e000 0x00 0x1000>;
	};

	trng@1020f000 {
		compatible = "mediatek,trng";
		reg = <0x00 0x1020f000 0x00 0x1000>;
		interrupts = <0x00 0xb0 0x08>;
	};

	dxcc_sec@10210000 {
		compatible = "mediatek,dxcc_sec";
		reg = <0x00 0x10210000 0x00 0x1000>;
		interrupts = <0x00 0xb1 0x04>;
	};

	mcupm_sram2@10211000 {
		compatible = "mediatek,mcupm_sram2";
		reg = <0x00 0x10211000 0x00 0x1000>;
	};

	cq_dma@10212000 {
		compatible = "mediatek,mt-cqdma-v1";
		reg = <0x00 0x10212000 0x00 0x80 0x00 0x10212080 0x00 0x80 0x00 0x10212100 0x00 0x80>;
		interrupts = <0x00 0x86 0x08 0x00 0x87 0x08 0x00 0x88 0x08>;
		nr_channel = <0x03>;
		clocks = <0x21 0x43>;
		clock-names = "cqdma";
	};

	mcupm_sram3@10213000 {
		compatible = "mediatek,mcupm_sram3";
		reg = <0x00 0x10213000 0x00 0x1000>;
	};

	sramrom@10214000 {
		compatible = "mediatek,sramrom";
		reg = <0x00 0x10214000 0x00 0x1000>;
	};

	mcupm_reg@10216000 {
		compatible = "mediatek,mcupm_reg";
		reg = <0x00 0x10216000 0x00 0x1000>;
	};

	mcupm_sram0@10217000 {
		compatible = "mediatek,mcupm_sram0";
		reg = <0x00 0x10217000 0x00 0x1000>;
	};

	mcupm_sram1@10218000 {
		compatible = "mediatek,mcupm_sram1";
		reg = <0x00 0x10218000 0x00 0x1000>;
	};

	emi@10219000 {
		compatible = "mediatek,emi";
		reg = <0x00 0x10219000 0x00 0x1000 0x00 0x10226000 0x00 0x1000 0x00 0x1022d000 0x00 0x1000 0x00 0x10235000 0x00 0x1000 0x00 0x1020e000 0x00 0x1000>;
		interrupts = <0x00 0xa1 0x08>;
	};

	chn_emi@1021a000 {
		compatible = "mediatek,chn_emi";
		reg = <0x00 0x1021a000 0x00 0x1000>;
	};

	apcldmain@1021b000 {
		compatible = "mediatek,apcldmain";
		reg = <0x00 0x1021b000 0x00 0x100>;
	};

	apcldmain@1021b100 {
		compatible = "mediatek,apcldmain";
		reg = <0x00 0x1021b100 0x00 0x100>;
	};

	apcldmaout@1021b400 {
		compatible = "mediatek,apcldmaout";
		reg = <0x00 0x1021b400 0x00 0x100>;
	};

	apcldmaout@1021b500 {
		compatible = "mediatek,apcldmaout";
		reg = <0x00 0x1021b500 0x00 0x100>;
	};

	apcldmamisc@1021b800 {
		compatible = "mediatek,apcldmamisc";
		reg = <0x00 0x1021b800 0x00 0x100>;
		interrupts = <0x00 0xb4 0x04>;
	};

	apcldmamisc@1021b900 {
		compatible = "mediatek,apcldmamisc";
		reg = <0x00 0x1021b900 0x00 0x400>;
	};

	mdcldmain@1021c000 {
		compatible = "mediatek,mdcldmain";
		reg = <0x00 0x1021c000 0x00 0x400>;
	};

	mdcldmaout@1021c400 {
		compatible = "mediatek,mdcldmaout";
		reg = <0x00 0x1021c400 0x00 0x400>;
	};

	mdcldmamisc@1021c000 {
		compatible = "mediatek,mdcldmamisc";
		reg = <0x00 0x1021c000 0x00 0x1000>;
	};

	mdcldmamisc@1021c900 {
		compatible = "mediatek,mdcldmamisc";
		reg = <0x00 0x1021c900 0x00 0x400>;
	};

	mdcldma@10014000 {
		compatible = "mediatek,mdcldma";
		reg = <0x00 0x10014000 0x00 0x1000 0x00 0x1021b000 0x00 0x1000 0x00 0x10209000 0x00 0x1000 0x00 0x1020a000 0x00 0x1000>;
		interrupts = <0x00 0xb4 0x04 0x00 0xa4 0x08 0x00 0xa5 0x08 0x00 0x4b 0x02>;
		mediatek,md_id = <0x00>;
		mediatek,cldma_capability = <0x06>;
		clocks = <0x22 0x00 0x21 0x32 0x21 0x29 0x21 0x2c 0x21 0x23 0x21 0x24 0x21 0x51 0x21 0x52>;
		clock-names = "scp-sys-md1-main\0infra-cldma-bclk\0infra-ccif-ap\0infra-ccif-md\0infra-ccif1-ap\0infra-ccif1-md\0infra-ccif2-ap\0infra-ccif2-md";
		phandle = <0xa1>;
	};

	md_auxadc {
		compatible = "mediatek,md_auxadc";
		io-channels = <0x23 0x02>;
		io-channel-names = "md-channel";
		phandle = <0xa2>;
	};

	bpi_bsi_slv0@1021e000 {
		compatible = "mediatek,bpi_bsi_slv0";
		reg = <0x00 0x1021e000 0x00 0x1000>;
	};

	bpi_bsi_slv1@1021f000 {
		compatible = "mediatek,bpi_bsi_slv1";
		reg = <0x00 0x1021f000 0x00 0x6000>;
	};

	bpi_bsi_slv2@10225000 {
		compatible = "mediatek,bpi_bsi_slv2";
		reg = <0x00 0x10225000 0x00 0x1000>;
	};

	emi_mpu@10226000 {
		compatible = "mediatek,emi_mpu";
		reg = <0x00 0x10226000 0x00 0x1000>;
	};

	dvfsp@10227000 {
		compatible = "mediatek,dvfsp";
		reg = <0x00 0x10227000 0x00 0x1000>;
	};

	dvfsp@00110800 {
		compatible = "mediatek,mt6768-dvfsp";
		reg = <0x00 0x110800 0x00 0x1400 0x00 0x110800 0x00 0x1400>;
		state = <0x01>;
		change_flag = <0x00>;
		little-rise-time = <0x3e8>;
		little-down-time = <0x2ee>;
		big-rise-time = <0x3e8>;
		big-down-time = <0x2ee>;
		L-table = <0x6a4 0x38 0x02 0x01 0x659 0x35 0x02 0x01 0x5dc 0x30 0x02 0x01 0x5aa 0x2e 0x02 0x01 0x55f 0x2b 0x02 0x01 0x52d 0x29 0x02 0x01 0x4fb 0x27 0x02 0x01 0x497 0x22 0x02 0x01 0x44c 0x29 0x02 0x01 0x41a 0x1d 0x02 0x01 0x3e7 0x1b 0x02 0x01 0x3b6 0x19 0x02 0x01 0x384 0x17 0x02 0x01 0x352 0x15 0x04 0x01 0x306 0x13 0x04 0x01 0x1f4 0x10 0x04 0x01>;
		B-table = <0x7d0 0x48 0x01 0x01 0x79e 0x45 0x01 0x01 0x76c 0x41 0x01 0x01 0x73a 0x3d 0x01 0x01 0x708 0x3a 0x01 0x01 0x6ae 0x36 0x01 0x01 0x655 0x32 0x01 0x01 0x60c 0x30 0x02 0x01 0x5a3 0x2b 0x02 0x01 0x54a 0x27 0x02 0x01 0x4f1 0x24 0x02 0x01 0x498 0x20 0x02 0x01 0x43f 0x1d 0x02 0x01 0x3e6 0x19 0x02 0x01 0x38d 0x16 0x02 0x01 0x352 0x13 0x02 0x01>;
		CCI-table = <0x4a3 0x38 0x02 0x01 0x460 0x34 0x02 0x01 0x419 0x30 0x02 0x01 0x3f6 0x2e 0x02 0x01 0x3c1 0x2b 0x02 0x01 0x38d 0x28 0x02 0x01 0x358 0x24 0x02 0x01 0x335 0x22 0x02 0x01 0x300 0x1f 0x02 0x01 0x2dd 0x1d 0x04 0x01 0x2ba 0x1b 0x04 0x01 0x297 0x19 0x04 0x01 0x274 0x17 0x04 0x01 0x251 0x15 0x04 0x01 0x3a 0x13 0x04 0x01 0x1f4 0x10 0x04 0x01>;
		phandle = <0xa3>;
	};

	mt_cpufreq {
		compatible = "mediatek,mt-cpufreq";
		phandle = <0xa4>;
	};

	dramc@1022a000 {
		compatible = "mediatek,dramc";
		reg = <0x00 0x1022a000 0x00 0x2000 0x00 0x10232000 0x00 0x2000 0x00 0x1022c000 0x00 0x1000 0x00 0x10234000 0x00 0x1000 0x00 0x10228000 0x00 0x2000 0x00 0x10230000 0x00 0x2000 0x00 0x1022e000 0x00 0x1000 0x00 0x10236000 0x00 0x1000>;
	};

	gce@10238000 {
		compatible = "mediatek,gce\0syscon";
		reg = <0x00 0x10238000 0x00 0x4000>;
		#clock-cells = <0x01>;
		interrupts = <0x00 0xaa 0x08>;
		disp_mutex_reg = <0x14016000 0x1000>;
		g3d_config_base = <0x13000000 0x00 0xffff0000>;
		mmsys_config_base = <0x14000000 0x01 0xffff0000>;
		disp_dither_base = <0x14010000 0x02 0xffff0000>;
		mm_na_base = <0x14020000 0x03 0xffff0000>;
		imgsys_base = <0x15020000 0x04 0xffff0000>;
		vdec_gcon_base = <0x18800000 0x05 0xffff0000>;
		venc_gcon_base = <0x18810000 0x06 0xffff0000>;
		conn_peri_base = <0x18820000 0x07 0xffff0000>;
		topckgen_base = <0x18830000 0x08 0xffff0000>;
		kp_base = <0x18840000 0x09 0xffff0000>;
		scp_sram_base = <0x10000000 0x0a 0xffff0000>;
		infra_na3_base = <0x10010000 0x0b 0xffff0000>;
		infra_na4_base = <0x10020000 0x0c 0xffff0000>;
		scp_base = <0x10030000 0x0d 0xffff0000>;
		mcucfg_base = <0x10040000 0x0e 0xffff0000>;
		gcpu_base = <0x10050000 0x0f 0xffff0000>;
		usb0_base = <0x10200000 0x10 0xffff0000>;
		usb_sif_base = <0x10280000 0x11 0xffff0000>;
		audio_base = <0x17000000 0x12 0xffff0000>;
		vdec_base = <0x17010000 0x13 0xffff0000>;
		msdc2_base = <0x17020000 0x14 0xffff0000>;
		vdec1_base = <0x17030000 0x15 0xffff0000>;
		msdc3_base = <0x18000000 0x16 0xffff0000>;
		ap_dma_base = <0x18010000 0x17 0xffff0000>;
		gce_base = <0x18020000 0x18 0xffff0000>;
		vdec2_base = <0x18040000 0x19 0xffff0000>;
		vdec3_base = <0x18050000 0x1a 0xffff0000>;
		camsys_base = <0x18080000 0x1b 0xffff0000>;
		camsys1_base = <0x180a0000 0x1c 0xffff0000>;
		camsys2_base = <0x180b0000 0x1d 0xffff0000>;
		pwm_sw_base = <0x1100e000 0x63 0xffff0000>;
		mdp_rdma0_sof = <0x00>;
		mdp_ccorr0_sof = <0x01>;
		mdp_rsz0_sof = <0x02>;
		mdp_rsz1_sof = <0x03>;
		mdp_wdma_sof = <0x04>;
		mdp_wrot0_sof = <0x05>;
		mdp_tdshp0_sof = <0x06>;
		disp_ovl0_sof = <0x07>;
		disp_2l_ovl0_sof = <0x08>;
		disp_rdma0_sof = <0x09>;
		disp_wdma0_sof = <0x0a>;
		disp_color0_sof = <0x0b>;
		disp_ccorr0_sof = <0x0c>;
		disp_aal0_sof = <0x0d>;
		disp_gamma0_sof = <0x0e>;
		disp_dither0_sof = <0x0f>;
		disp_dsi0_sof = <0x10>;
		disp_rsz0_sof = <0x11>;
		img_dl_relay_sof = <0x12>;
		disp_pwm0_sof = <0x13>;
		mdp_rdma0_frame_done = <0x14>;
		mdp_ccorr0_frame_done = <0x15>;
		mdp_rsz0_frame_done = <0x16>;
		mdp_rsz1_frame_done = <0x17>;
		mdp_wrot0_write_frame_done = <0x18>;
		mdp_wdma_frame_done = <0x19>;
		mdp_tdshp0_frame_done = <0x1a>;
		disp_ovl0_frame_done = <0x1b>;
		disp_2l_ovl0_frame_done = <0x1c>;
		disp_rsz0_frame_done = <0x1d>;
		disp_rdma0_frame_done = <0x1e>;
		disp_wdma0_frame_done = <0x1f>;
		disp_color0_frame_done = <0x20>;
		disp_ccorr0_frame_done = <0x21>;
		disp_aal0_frame_done = <0x22>;
		disp_gamma0_frame_done = <0x23>;
		disp_dither0_frame_done = <0x24>;
		disp_dsi0_frame_done = <0x25>;
		stream_done_0 = <0x82>;
		stream_done_1 = <0x83>;
		stream_done_2 = <0x84>;
		stream_done_3 = <0x85>;
		stream_done_4 = <0x86>;
		stream_done_5 = <0x87>;
		stream_done_6 = <0x88>;
		stream_done_7 = <0x89>;
		stream_done_8 = <0x8a>;
		stream_done_9 = <0x8b>;
		buf_underrun_event_0 = <0x8c>;
		dsi0_te_event = <0x8d>;
		dsi0_irq_event = <0x8e>;
		dsi0_done_event = <0x8f>;
		disp_wdma0_rst_done = <0x93>;
		mdp_wdma_rst_done = <0x94>;
		mdp_wrot0_rst_done = <0x95>;
		mdp_rdma0_rst_done = <0x97>;
		disp_ovl0_frame_rst_done_pusle = <0x98>;
		dip_cq_thread0_frame_done = <0x101>;
		dip_cq_thread1_frame_done = <0x102>;
		dip_cq_thread2_frame_done = <0x103>;
		dip_cq_thread3_frame_done = <0x104>;
		dip_cq_thread4_frame_done = <0x105>;
		dip_cq_thread5_frame_done = <0x106>;
		dip_cq_thread6_frame_done = <0x107>;
		dip_cq_thread7_frame_done = <0x108>;
		dip_cq_thread8_frame_done = <0x109>;
		dip_cq_thread9_frame_done = <0x10a>;
		dip_cq_thread10_frame_done = <0x10b>;
		dip_cq_thread11_frame_done = <0x10c>;
		dip_cq_thread12_frame_done = <0x10d>;
		dip_cq_thread13_frame_done = <0x10e>;
		dip_cq_thread14_frame_done = <0x10f>;
		dip_cq_thread15_frame_done = <0x110>;
		dip_cq_thread16_frame_done = <0x111>;
		dip_cq_thread17_frame_done = <0x112>;
		dip_cq_thread18_frame_done = <0x113>;
		dve_frame_done = <0x114>;
		wmf_frame_done = <0x115>;
		rsc_frame_done = <0x116>;
		venc_frame_done = <0x121>;
		venc_pause_done = <0x122>;
		jpgenc_done = <0x123>;
		venc_mb_done = <0x124>;
		venc_128byte_cnt_done = <0x125>;
		isp_frame_done_b = <0x142>;
		camsv_0_pass1_done = <0x143>;
		camsv_1_pass1_done = <0x144>;
		camsv_2_pass1_done = <0x145>;
		tsf_done = <0x146>;
		seninf_0_fifo_full = <0x147>;
		seninf_1_fifo_full = <0x148>;
		seninf_2_fifo_full = <0x149>;
		seninf_3_fifo_full = <0x14a>;
		seninf_4_fifo_full = <0x14b>;
		seninf_5_fifo_full = <0x14c>;
		seninf_6_fifo_full = <0x14d>;
		seninf_7_fifo_full = <0x14e>;
		dsi0_te_from_infra = <0x382>;
		mmsys_config = <0x24>;
		mdp_rdma0 = <0x25>;
		mdp_rsz0 = <0x26>;
		mdp_rsz1 = <0x27>;
		mdp_wdma0 = <0x28>;
		mdp_wrot0 = <0x29>;
		mdp_tdshp0 = <0x2a>;
		mdp_color0 = <0x2b>;
		mdp_ccorr0 = <0x2c>;
		mm_mutex = <0x2d>;
		sram_share_cnt = <0x01>;
		sram_share_engine = <0x0d>;
		sram_share_event = <0x2c6>;
		mediatek,mailbox-gce = <0x2e>;
		secure_thread = <0x06 0x08>;
		mboxes = <0x2e 0x00 0x00 0x04 0x2e 0x02 0x00 0x05 0x2e 0x03 0x00 0x04 0x2e 0x04 0x00 0x04 0x2e 0x06 0x00 0x03 0x2e 0x07 0xffffffff 0x02 0x2e 0x08 0x00 0x01 0x2e 0x09 0x00 0x01 0x2e 0x0a 0x00 0x01 0x2e 0x0b 0x00 0x01 0x2e 0x0c 0x00 0x01 0x2e 0x0d 0x00 0x01 0x2e 0x0e 0x00 0x01 0x2e 0x0f 0xffffffff 0x01>;
		clocks = <0x21 0x09 0x21 0x18 0x22 0x03>;
		clock-names = "GCE\0GCE_TIMER\0MMSYS_MTCMOS";
		phandle = <0xa5>;
	};

	gce_mbox@10238000 {
		compatible = "mediatek,mailbox-gce";
		reg = <0x00 0x10238000 0x00 0x4000>;
		interrupts = <0x00 0xaa 0x08>;
		clocks = <0x21 0x09 0x21 0x18>;
		clock-names = "gce\0gce-timer";
		#mbox-cells = <0x03>;
		#gce-event-cells = <0x01>;
		#gce-subsys-cells = <0x02>;
		phandle = <0x2e>;
	};

	ap_ccif2@1023c000 {
		compatible = "mediatek,ap_ccif2";
		reg = <0x00 0x1023c000 0x00 0x1000>;
		interrupts = <0x00 0xa0 0x08>;
	};

	md_ccif2@1023d000 {
		compatible = "mediatek,md_ccif2";
		reg = <0x00 0x1023d000 0x00 0x1000>;
	};

	ap_ccif3@1023e000 {
		compatible = "mediatek,ap_ccif3";
		reg = <0x00 0x1023e000 0x00 0x1000>;
		interrupts = <0x00 0xa3 0x08>;
	};

	fingerprint {
		compatible = "mediatek,goodix-fp";
		phandle = <0xa6>;
	};

	accdet {
		compatible = "mediatek,pmic-accdet";
		phandle = <0xa7>;
	};

	mt6358_gauge {
		compatible = "mediatek,mt6358_gauge";
		gauge_name = "gauge";
		alias_name = "MT6358";
	};

	gauge_timer {
		compatible = "mediatek,gauge_timer_service";
	};

	battery {
		compatible = "mediatek,bat_gm30";
		DIFFERENCE_FULLOCV_ITH = <0xc8>;
		SHUTDOWN_1_TIME = <0x1e>;
		KEEP_100_PERCENT = <0x01>;
		R_FG_VALUE = <0x0a>;
		EMBEDDED_SEL = <0x01>;
		PMIC_SHUTDOWN_CURRENT = <0x14>;
		FG_METER_RESISTANCE = <0x64>;
		CAR_TUNE_VALUE = <0x64>;
		PMIC_MIN_VOL = <0x82dc>;
		POWERON_SYSTEM_IBOOT = <0x1f4>;
		SHUTDOWN_GAUGE0_VOLTAGE = <0x84d0>;
		TEMPERATURE_T0 = <0x32>;
		TEMPERATURE_T1 = <0x19>;
		TEMPERATURE_T2 = <0x0a>;
		TEMPERATURE_T3 = <0x00>;
		TEMPERATURE_T4 = <0xfffffffa>;
		TEMPERATURE_T5 = <0xfffffff6>;
		g_FG_PSEUDO100_T0 = <0x64>;
		g_FG_PSEUDO100_T1 = <0x64>;
		g_FG_PSEUDO100_T2 = <0x64>;
		g_FG_PSEUDO100_T3 = <0x64>;
		g_FG_PSEUDO100_T4 = <0x64>;
		Q_MAX_SYS_VOLTAGE_BAT0 = <0xd16>;
		Q_MAX_SYS_VOLTAGE_BAT1 = <0xd16>;
		Q_MAX_SYS_VOLTAGE_BAT2 = <0xd16>;
		Q_MAX_SYS_VOLTAGE_BAT3 = <0xd16>;
		COM_FG_METER_RESISTANCE = <0x64>;
		COM_R_FG_VALUE = <0x00>;
		enable_tmp_intr_suspend = <0x00>;
		ACTIVE_TABLE = <0x06>;
		MULTI_TEMP_GAUGE0 = <0x01>;
		g_PMIC_MIN_VOL = <0x82dc 0x87f0 0x8598 0x82dc 0x80e8 0x87f0 0x8598 0x80e8 0x82dc 0x87f0 0x8598 0x82dc 0x7dc8 0x87f0 0x8598 0x7dc8 0x7c9c 0x87f0 0x8598 0x7c9c 0x7b0c 0x87f0 0x8598 0x7b0c 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x79e0>;
		tran_Q_diff = <0xffffffff 0xffffffff 0xffffffff 0xffffffff>;
		SHUTDOWN_GAUGE1_VBAT_EN = <0x01>;
		UI_LOW_LIMIT_SOC0 = <0xc8>;
		UI_LOW_LIMIT_VTH0 = <0x86c4>;
		UI_LOW_LIMIT_SOC1 = <0xc8>;
		UI_LOW_LIMIT_VTH1 = <0x86c4>;
		UI_LOW_LIMIT_SOC2 = <0xc8>;
		UI_LOW_LIMIT_VTH2 = <0x86c4>;
		UI_LOW_LIMIT_SOC3 = <0xc8>;
		UI_LOW_LIMIT_VTH3 = <0x86c4>;
		UI_LOW_LIMIT_SOC4 = <0xc8>;
		UI_LOW_LIMIT_VTH4 = <0x86c4>;
		io-channels = <0x23 0x03>;
		io-channel-names = "batteryID-channel";
		battery1_profile_t0_num = <0x64>;
		battery1_profile_t0_col = <0x03>;
		battery1_profile_t0 = <0x00 0xab6b 0x3c0 0x214 0xaad0 0x3c0 0x427 0xaa4d 0x3b8 0x63b 0xa9d2 0x3b6 0x84f 0xa95c 0x3b6 0xa62 0xa8e6 0x3b5 0xc76 0xa86f 0x3b0 0xe8a 0xa7f7 0x3ad 0x109d 0xa780 0x3ae 0x12b1 0xa708 0x3af 0x14c4 0xa690 0x3b1 0x16d8 0xa617 0x3b1 0x18ec 0xa5a0 0x3b4 0x1aff 0xa528 0x3b4 0x1d13 0xa4b1 0x3b4 0x1f27 0xa439 0x3b5 0x213a 0xa3c4 0x3b8 0x234e 0xa34e 0x3ba 0x2562 0xa2da 0x3bb 0x2775 0xa267 0x3bd 0x2989 0xa1f2 0x3be 0x2b9d 0xa181 0x3be 0x2db0 0xa10f 0x3c0 0x2fc4 0xa0a0 0x3c5 0x31d8 0xa032 0x3c7 0x33eb 0x9fc5 0x3cd 0x35ff 0x9f59 0x3cd 0x3812 0x9eef 0x3d2 0x3a26 0x9e87 0x3d7 0x3c3a 0x9e20 0x3d7 0x3e4d 0x9dbc 0x3dd 0x4061 0x9d59 0x3e4 0x4275 0x9cf6 0x3e8 0x4488 0x9c96 0x3ef 0x469c 0x9c38 0x3f5 0x48b0 0x9bdd 0x3fc 0x4ac3 0x9b81 0x402 0x4cd7 0x9b28 0x40b 0x4eeb 0x9acf 0x417 0x50fe 0x9a73 0x41f 0x5312 0x9a11 0x425 0x5526 0x99a7 0x423 0x5739 0x9931 0x410 0x594d 0x98b5 0x3f2 0x5b60 0x983d 0x3d1 0x5d74 0x97d7 0x3ba 0x5f88 0x9781 0x3b2 0x619b 0x9735 0x3aa 0x63af 0x96f1 0x3a7 0x65c3 0x96b2 0x3ac 0x67d6 0x9675 0x3a7 0x69ea 0x963c 0x3a7 0x6bfe 0x9604 0x3a7 0x6e11 0x95d0 0x3a7 0x7025 0x959d 0x3aa 0x7239 0x956c 0x3ad 0x744c 0x953e 0x3b1 0x7660 0x9511 0x3b3 0x7873 0x94e6 0x3b6 0x7a87 0x94bc 0x3b9 0x7c9b 0x9495 0x3bf 0x7eae 0x946e 0x3c2 0x80c2 0x944a 0x3c6 0x82d6 0x9426 0x3c9 0x84e9 0x9404 0x3ce 0x86fd 0x93e2 0x3d2 0x8911 0x93c0 0x3d3 0x8b24 0x939c 0x3d6 0x8d38 0x9372 0x3d1 0x8f4c 0x933d 0x3c5 0x915f 0x92fb 0x3b4 0x9373 0x92ba 0x3aa 0x9587 0x9287 0x3ae 0x979a 0x925a 0x3b3 0x99ae 0x922b 0x3b1 0x9bc1 0x91fb 0x3ae 0x9dd5 0x91cc 0x3ac 0x9fe9 0x91a2 0x3af 0xa1fc 0x917b 0x3b2 0xa410 0x9150 0x3b6 0xa624 0x911b 0x3b9 0xa837 0x90dc 0x3b7 0xaa4b 0x909b 0x3b4 0xac5f 0x905c 0x3ba 0xae72 0x9012 0x3b8 0xb086 0x8fc8 0x3a4 0xb29a 0x8fa1 0x3a2 0xb4ad 0x8f95 0x3b1 0xb6c1 0x8f8a 0x3c6 0xb8d5 0x8f7a 0x3e5 0xbae8 0x8f61 0x40f 0xbcfc 0x8f2b 0x435 0xbf0f 0x8e71 0x403 0xc123 0x8ce6 0x3e1 0xc337 0x8ab4 0x3ee 0xc54a 0x87b1 0x403 0xc75e 0x8327 0x43f 0xc972 0x8298 0x447 0xcb85 0x8298 0x447 0xcd99 0x8298 0x447>;
		battery1_profile_t1_num = <0x64>;
		battery1_profile_t1_col = <0x03>;
		battery1_profile_t1 = <0x00 0xabc7 0x53a 0x214 0xaaf0 0x53a 0x427 0xaa53 0x544 0x63b 0xa9cc 0x54b 0x84f 0xa94e 0x548 0xa62 0xa8d2 0x543 0xc76 0xa857 0x541 0xe8a 0xa7dd 0x542 0x109d 0xa765 0x542 0x12b1 0xa6ef 0x53c 0x14c4 0xa678 0x532 0x16d8 0xa601 0x529 0x18ec 0xa58b 0x528 0x1aff 0xa516 0x527 0x1d13 0xa4a1 0x52b 0x1f27 0xa42d 0x533 0x213a 0xa3bb 0x538 0x234e 0xa348 0x53b 0x2562 0xa2d8 0x540 0x2775 0xa269 0x543 0x2989 0xa1fa 0x53f 0x2b9d 0xa18b 0x543 0x2db0 0xa11c 0x548 0x2fc4 0xa0ac 0x546 0x31d8 0xa03e 0x54d 0x33eb 0x9fd2 0x553 0x35ff 0x9f68 0x558 0x3812 0x9f09 0x562 0x3a26 0x9eb9 0x580 0x3c3a 0x9e65 0x593 0x3e4d 0x9df5 0x58e 0x4061 0x9d67 0x581 0x4275 0x9cd4 0x577 0x4488 0x9c54 0x574 0x469c 0x9bed 0x57b 0x48b0 0x9b9c 0x58f 0x4ac3 0x9b57 0x5a1 0x4cd7 0x9b13 0x5aa 0x4eeb 0x9ac9 0x5ae 0x50fe 0x9a74 0x5a8 0x5312 0x9a17 0x5a2 0x5526 0x99b1 0x593 0x5739 0x9943 0x575 0x594d 0x98d2 0x550 0x5b60 0x9867 0x52d 0x5d74 0x9805 0x50f 0x5f88 0x97ab 0x4fd 0x619b 0x975b 0x4f2 0x63af 0x9714 0x4f1 0x65c3 0x96d2 0x4e7 0x67d6 0x9696 0x4e2 0x69ea 0x965c 0x4dd 0x6bfe 0x9626 0x4dd 0x6e11 0x95f2 0x4df 0x7025 0x95bf 0x4dd 0x7239 0x958f 0x4e1 0x744c 0x9562 0x4e6 0x7660 0x9537 0x4e0 0x7873 0x950d 0x4df 0x7a87 0x94e4 0x4e5 0x7c9b 0x94bd 0x4eb 0x7eae 0x9498 0x4ed 0x80c2 0x9473 0x4f1 0x82d6 0x9450 0x4f6 0x84e9 0x942f 0x4f9 0x86fd 0x940f 0x4fc 0x8911 0x93ee 0x501 0x8b24 0x93d0 0x503 0x8d38 0x93b3 0x503 0x8f4c 0x9396 0x503 0x915f 0x937a 0x500 0x9373 0x935f 0x500 0x9587 0x9345 0x500 0x979a 0x9328 0x4fb 0x99ae 0x930b 0x500 0x9bc1 0x92ec 0x4fb 0x9dd5 0x92c3 0x4ef 0x9fe9 0x929a 0x4ee 0xa1fc 0x9271 0x4eb 0xa410 0x924b 0x4f3 0xa624 0x9222 0x4fe 0xa837 0x91f4 0x508 0xaa4b 0x91bb 0x50d 0xac5f 0x9179 0x517 0xae72 0x9137 0x520 0xb086 0x90f7 0x530 0xb29a 0x90aa 0x53d 0xb4ad 0x9058 0x545 0xb6c1 0x9026 0x54f 0xb8d5 0x9010 0x567 0xbae8 0x8ffe 0x58e 0xbcfc 0x8fe7 0x5be 0xbf0f 0x8fc4 0x5f6 0xc123 0x8f83 0x63a 0xc337 0x8ee1 0x668 0xc54a 0x8d68 0x672 0xc75e 0x8b32 0x6b0 0xc972 0x8821 0x712 0xcb85 0x837a 0x7b3 0xcd99 0x834b 0x7ba>;
		battery1_profile_t2_num = <0x64>;
		battery1_profile_t2_col = <0x03>;
		battery1_profile_t2 = <0x00 0xabde 0xabe 0x214 0xab0e 0xabe 0x427 0xaa71 0xab3 0x63b 0xa9e5 0xaa3 0x84f 0xa961 0xa90 0xa62 0xa8e0 0xa78 0xc76 0xa861 0xa5e 0xe8a 0xa7e6 0xa43 0x109d 0xa76c 0xa29 0x12b1 0xa6f5 0xa1a 0x14c4 0xa67d 0xa0b 0x16d8 0xa607 0x9ff 0x18ec 0xa591 0x9ef 0x1aff 0xa51b 0x9dd 0x1d13 0xa4a7 0x9d4 0x1f27 0xa433 0x9c7 0x213a 0xa3c2 0x9bd 0x234e 0xa351 0x9b2 0x2562 0xa2e1 0x9ae 0x2775 0xa272 0x9a6 0x2989 0xa203 0x9a8 0x2b9d 0xa193 0x99e 0x2db0 0xa124 0x9a5 0x2fc4 0xa0b4 0x9a1 0x31d8 0xa046 0x995 0x33eb 0x9fdf 0x99f 0x35ff 0x9f84 0x9b6 0x3812 0x9f33 0x9d6 0x3a26 0x9edf 0xa0c 0x3c3a 0x9e74 0xa16 0x3e4d 0x9de6 0x9f0 0x4061 0x9d46 0x9bc 0x4275 0x9cab 0x994 0x4488 0x9c27 0x97f 0x469c 0x9bba 0x97c 0x48b0 0x9b62 0x984 0x4ac3 0x9b17 0x995 0x4cd7 0x9ace 0x9a3 0x4eeb 0x9a81 0x9a2 0x50fe 0x9a2d 0x98c 0x5312 0x99d0 0x962 0x5526 0x996c 0x92c 0x5739 0x9904 0x8fb 0x594d 0x989d 0x8c8 0x5b60 0x983c 0x89c 0x5d74 0x97e2 0x87d 0x5f88 0x978f 0x860 0x619b 0x9745 0x85e 0x63af 0x9700 0x857 0x65c3 0x96c0 0x850 0x67d6 0x9684 0x850 0x69ea 0x964c 0x852 0x6bfe 0x9616 0x851 0x6e11 0x95e4 0x85a 0x7025 0x95b3 0x860 0x7239 0x9585 0x867 0x744c 0x9558 0x86c 0x7660 0x952e 0x873 0x7873 0x9506 0x87d 0x7a87 0x94de 0x886 0x7c9b 0x94b9 0x892 0x7eae 0x9496 0x89b 0x80c2 0x9474 0x8a5 0x82d6 0x9453 0x8ac 0x84e9 0x9433 0x8b4 0x86fd 0x9415 0x8b9 0x8911 0x93fb 0x8bf 0x8b24 0x93e3 0x8ca 0x8d38 0x93cf 0x8dd 0x8f4c 0x93bd 0x8f5 0x915f 0x93a9 0x908 0x9373 0x9396 0x91c 0x9587 0x9382 0x92d 0x979a 0x936a 0x943 0x99ae 0x934d 0x95d 0x9bc1 0x932d 0x97c 0x9dd5 0x9308 0x996 0x9fe9 0x92e0 0x9a9 0xa1fc 0x92b7 0x9cb 0xa410 0x928a 0x9fd 0xa624 0x9257 0xa31 0xa837 0x921c 0xa64 0xaa4b 0x91db 0xa9b 0xac5f 0x9197 0xae0 0xae72 0x9150 0xb2b 0xb086 0x9102 0xb78 0xb29a 0x90b6 0xbd4 0xb4ad 0x907e 0xc39 0xb6c1 0x905a 0xcbd 0xb8d5 0x903c 0xd63 0xbae8 0x901a 0xe23 0xbcfc 0x8fee 0xf17 0xbf0f 0x8f9b 0x1025 0xc123 0x8ee5 0x110f 0xc337 0x8d8b 0x11f7 0xc54a 0x8b76 0x132f 0xc75e 0x8880 0x1508 0xc972 0x83fe 0x1822 0xcb85 0x83a1 0x1863 0xcd99 0x83a1 0x1863>;
		battery1_profile_t3_num = <0x64>;
		battery1_profile_t3_col = <0x03>;
		battery1_profile_t3 = <0x00 0xabd5 0x1635 0x214 0xab01 0x1635 0x427 0xaa52 0x162a 0x63b 0xa9b2 0x15ff 0x84f 0xa919 0x15c3 0xa62 0xa887 0x1587 0xc76 0xa7fb 0x154e 0xe8a 0xa775 0x1515 0x109d 0xa6f3 0x14e8 0x12b1 0xa673 0x14b7 0x14c4 0xa5f5 0x147a 0x16d8 0xa579 0x1446 0x18ec 0xa4ff 0x1414 0x1aff 0xa488 0x13ef 0x1d13 0xa414 0x13d6 0x1f27 0xa3a1 0x13ab 0x213a 0xa331 0x138e 0x234e 0xa2bf 0x1366 0x2562 0xa24e 0x1349 0x2775 0xa1e0 0x1335 0x2989 0xa16f 0x1314 0x2b9d 0xa100 0x1305 0x2db0 0xa095 0x12e7 0x2fc4 0xa034 0x12e8 0x31d8 0x9fd9 0x12e8 0x33eb 0x9f7e 0x1304 0x35ff 0x9f1a 0x130c 0x3812 0x9ea5 0x12f1 0x3a26 0x9e1d 0x12ac 0x3c3a 0x9d8a 0x1258 0x3e4d 0x9cf7 0x11f8 0x4061 0x9c6d 0x11af 0x4275 0x9bee 0x116f 0x4488 0x9b7f 0x114c 0x469c 0x9b1c 0x1138 0x48b0 0x9ac0 0x1128 0x4ac3 0x9a6a 0x1112 0x4cd7 0x9a12 0x10fa 0x4eeb 0x99b9 0x10e5 0x50fe 0x9960 0x10d1 0x5312 0x9906 0x10af 0x5526 0x98ad 0x1087 0x5739 0x9858 0x1065 0x594d 0x9805 0x1049 0x5b60 0x97b6 0x1044 0x5d74 0x976a 0x103b 0x5f88 0x9722 0x102c 0x619b 0x96de 0x1023 0x63af 0x969e 0x1029 0x65c3 0x9660 0x1027 0x67d6 0x9626 0x102c 0x69ea 0x95f0 0x1039 0x6bfe 0x95bb 0x1046 0x6e11 0x958a 0x104d 0x7025 0x955b 0x1062 0x7239 0x952e 0x106f 0x744c 0x9503 0x1081 0x7660 0x94d9 0x108d 0x7873 0x94b3 0x109c 0x7a87 0x948f 0x10af 0x7c9b 0x946f 0x10c8 0x7eae 0x9452 0x10e6 0x80c2 0x9438 0x1110 0x82d6 0x9421 0x1140 0x84e9 0x940c 0x116a 0x86fd 0x93f8 0x119f 0x8911 0x93e5 0x11d5 0x8b24 0x93d3 0x121b 0x8d38 0x93c0 0x1259 0x8f4c 0x93ac 0x12b5 0x915f 0x9398 0x1306 0x9373 0x9383 0x134f 0x9587 0x936c 0x13ad 0x979a 0x9352 0x13f7 0x99ae 0x9337 0x147c 0x9bc1 0x931a 0x14cc 0x9dd5 0x92f8 0x154d 0x9fe9 0x92d5 0x15c8 0xa1fc 0x92ac 0x1646 0xa410 0x927f 0x16d1 0xa624 0x924e 0x176a 0xa837 0x921a 0x1807 0xaa4b 0x91e1 0x18b5 0xac5f 0x91a4 0x1974 0xae72 0x9167 0x1a38 0xb086 0x9127 0x1b11 0xb29a 0x90e8 0x1c06 0xb4ad 0x90ae 0x1d18 0xb6c1 0x9073 0x1e47 0xb8d5 0x903a 0x1f9d 0xbae8 0x8ffe 0x2117 0xbcfc 0x8fb7 0x22c8 0xbf0f 0x8f5b 0x248d 0xc123 0x8ed7 0x268a 0xc337 0x8e0f 0x2893 0xc54a 0x8cf0 0x2a84 0xc75e 0x8b69 0x2c74 0xc972 0x8963 0x2e97 0xcb85 0x8695 0x3192 0xcd99 0x8228 0x3839>;
		battery1_profile_t4_num = <0x64>;
		battery1_profile_t4_col = <0x03>;
		battery1_profile_t4 = <0x00 0xabd5 0x1635 0x214 0xab01 0x1635 0x427 0xaa52 0x162a 0x63b 0xa9b2 0x15ff 0x84f 0xa919 0x15c3 0xa62 0xa887 0x1587 0xc76 0xa7fb 0x154e 0xe8a 0xa775 0x1515 0x109d 0xa6f3 0x14e8 0x12b1 0xa673 0x14b7 0x14c4 0xa5f5 0x147a 0x16d8 0xa579 0x1446 0x18ec 0xa4ff 0x1414 0x1aff 0xa488 0x13ef 0x1d13 0xa414 0x13d6 0x1f27 0xa3a1 0x13ab 0x213a 0xa331 0x138e 0x234e 0xa2bf 0x1366 0x2562 0xa24e 0x1349 0x2775 0xa1e0 0x1335 0x2989 0xa16f 0x1314 0x2b9d 0xa100 0x1305 0x2db0 0xa095 0x12e7 0x2fc4 0xa034 0x12e8 0x31d8 0x9fd9 0x12e8 0x33eb 0x9f7e 0x1304 0x35ff 0x9f1a 0x130c 0x3812 0x9ea5 0x12f1 0x3a26 0x9e1d 0x12ac 0x3c3a 0x9d8a 0x1258 0x3e4d 0x9cf7 0x11f8 0x4061 0x9c6d 0x11af 0x4275 0x9bee 0x116f 0x4488 0x9b7f 0x114c 0x469c 0x9b1c 0x1138 0x48b0 0x9ac0 0x1128 0x4ac3 0x9a6a 0x1112 0x4cd7 0x9a12 0x10fa 0x4eeb 0x99b9 0x10e5 0x50fe 0x9960 0x10d1 0x5312 0x9906 0x10af 0x5526 0x98ad 0x1087 0x5739 0x9858 0x1065 0x594d 0x9805 0x1049 0x5b60 0x97b6 0x1044 0x5d74 0x976a 0x103b 0x5f88 0x9722 0x102c 0x619b 0x96de 0x1023 0x63af 0x969e 0x1029 0x65c3 0x9660 0x1027 0x67d6 0x9626 0x102c 0x69ea 0x95f0 0x1039 0x6bfe 0x95bb 0x1046 0x6e11 0x958a 0x104d 0x7025 0x955b 0x1062 0x7239 0x952e 0x106f 0x744c 0x9503 0x1081 0x7660 0x94d9 0x108d 0x7873 0x94b3 0x109c 0x7a87 0x948f 0x10af 0x7c9b 0x946f 0x10c8 0x7eae 0x9452 0x10e6 0x80c2 0x9438 0x1110 0x82d6 0x9421 0x1140 0x84e9 0x940c 0x116a 0x86fd 0x93f8 0x119f 0x8911 0x93e5 0x11d5 0x8b24 0x93d3 0x121b 0x8d38 0x93c0 0x1259 0x8f4c 0x93ac 0x12b5 0x915f 0x9398 0x1306 0x9373 0x9383 0x134f 0x9587 0x936c 0x13ad 0x979a 0x9352 0x13f7 0x99ae 0x9337 0x147c 0x9bc1 0x931a 0x14cc 0x9dd5 0x92f8 0x154d 0x9fe9 0x92d5 0x15c8 0xa1fc 0x92ac 0x1646 0xa410 0x927f 0x16d1 0xa624 0x924e 0x176a 0xa837 0x921a 0x1807 0xaa4b 0x91e1 0x18b5 0xac5f 0x91a4 0x1974 0xae72 0x9167 0x1a38 0xb086 0x9127 0x1b11 0xb29a 0x90e8 0x1c06 0xb4ad 0x90ae 0x1d18 0xb6c1 0x9073 0x1e47 0xb8d5 0x903a 0x1f9d 0xbae8 0x8ffe 0x2117 0xbcfc 0x8fb7 0x22c8 0xbf0f 0x8f5b 0x248d 0xc123 0x8ed7 0x268a 0xc337 0x8e0f 0x2893 0xc54a 0x8cf0 0x2a84 0xc75e 0x8b69 0x2c74 0xc972 0x8963 0x2e97 0xcb85 0x8695 0x3192 0xcd99 0x8228 0x3839>;
		battery1_profile_t5_num = <0x64>;
		battery1_profile_t5_col = <0x03>;
		battery1_profile_t5 = <0x00 0xabff 0x309b 0x214 0xaae7 0x309b 0x427 0xa9f5 0x30a5 0x63b 0xa919 0x301f 0x84f 0xa84a 0x2f6c 0xa62 0xa78a 0x2eab 0xc76 0xa6d6 0x2dee 0xe8a 0xa62b 0x2d25 0x109d 0xa58b 0x2c5e 0x12b1 0xa4f5 0x2baa 0x14c4 0xa464 0x2b23 0x16d8 0xa3d7 0x2a92 0x18ec 0xa34e 0x2a03 0x1aff 0xa2c9 0x2972 0x1d13 0xa246 0x28f9 0x1f27 0xa1cb 0x288b 0x213a 0xa15a 0x2828 0x234e 0xa0ee 0x27dc 0x2562 0xa07f 0x2781 0x2775 0xa007 0x271f 0x2989 0x9f80 0x26aa 0x2b9d 0x9eef 0x261c 0x2db0 0x9e58 0x2577 0x2fc4 0x9dc2 0x24d2 0x31d8 0x9d38 0x2447 0x33eb 0x9cbc 0x23d4 0x35ff 0x9c4c 0x237d 0x3812 0x9be6 0x2346 0x3a26 0x9b89 0x2312 0x3c3a 0x9b32 0x22f0 0x3e4d 0x9adc 0x22ce 0x4061 0x9a87 0x22ac 0x4275 0x9a31 0x228f 0x4488 0x99da 0x226e 0x469c 0x9984 0x2257 0x48b0 0x992e 0x223a 0x4ac3 0x98db 0x2213 0x4cd7 0x988a 0x21f6 0x4eeb 0x983c 0x21e2 0x50fe 0x97f0 0x21d3 0x5312 0x97a6 0x21c3 0x5526 0x975f 0x21b4 0x5739 0x971b 0x21a4 0x594d 0x96da 0x2194 0x5b60 0x969c 0x2192 0x5d74 0x9661 0x21a1 0x5f88 0x962b 0x21b4 0x619b 0x95f7 0x21b8 0x63af 0x95c7 0x21c0 0x65c3 0x959c 0x21c2 0x67d6 0x9575 0x21f0 0x69ea 0x9550 0x2217 0x6bfe 0x9530 0x2242 0x6e11 0x9510 0x2278 0x7025 0x94f4 0x22ab 0x7239 0x94d9 0x22e5 0x744c 0x94bf 0x2328 0x7660 0x94a6 0x237f 0x7873 0x948f 0x23d1 0x7a87 0x9478 0x2428 0x7c9b 0x9462 0x2488 0x7eae 0x944b 0x24e2 0x80c2 0x9434 0x2546 0x82d6 0x941e 0x25b8 0x84e9 0x9407 0x262c 0x86fd 0x93f1 0x26ac 0x8911 0x93da 0x2725 0x8b24 0x93c1 0x27b2 0x8d38 0x93a7 0x283a 0x8f4c 0x938d 0x28dc 0x915f 0x9371 0x297d 0x9373 0x9355 0x2a29 0x9587 0x9338 0x2adc 0x979a 0x9318 0x2ba2 0x99ae 0x92f8 0x2c4f 0x9bc1 0x92d6 0x2d1a 0x9dd5 0x92b1 0x2de4 0x9fe9 0x928b 0x2ec0 0xa1fc 0x9262 0x2f96 0xa410 0x9237 0x3072 0xa624 0x920a 0x3155 0xa837 0x91da 0x323e 0xaa4b 0x91a6 0x332d 0xac5f 0x9170 0x3422 0xae72 0x9137 0x351c 0xb086 0x90fd 0x361f 0xb29a 0x90c3 0x3724 0xb4ad 0x908a 0x3838 0xb6c1 0x9053 0x394b 0xb8d5 0x901d 0x3a73 0xbae8 0x8fe4 0x3bb8 0xbcfc 0x8fa5 0x3d00 0xbf0f 0x8f52 0x3e42 0xc123 0x8edb 0x3fac 0xc337 0x8e26 0x4123 0xc54a 0x8d14 0x42a6 0xc75e 0x8b7f 0x4498 0xc972 0x893b 0x4778 0xcb85 0x84d4 0x3f98 0xcd99 0x84d4 0x3f98>;
		battery2_profile_t0_num = <0x64>;
		battery2_profile_t0_col = <0x04>;
		battery2_profile_t0 = <0x00 0xaaf2 0x366 0x366 0x209 0xaa64 0x366 0x366 0x412 0xa9e3 0x366 0x366 0x61c 0xa969 0x365 0x365 0x825 0xa8ef 0x35f 0x35f 0xa2e 0xa87a 0x370 0x370 0xc37 0xa803 0x370 0x370 0xe41 0xa78b 0x370 0x370 0x104a 0xa713 0x370 0x370 0x1253 0xa69a 0x370 0x370 0x145c 0xa621 0x370 0x370 0x1666 0xa5ab 0x370 0x370 0x186f 0xa533 0x370 0x370 0x1a78 0xa4bc 0x370 0x370 0x1c81 0xa446 0x370 0x370 0x1e8b 0xa3d2 0x376 0x376 0x2094 0xa35f 0x37a 0x37a 0x229d 0xa2ed 0x381 0x381 0x24a6 0xa27c 0x384 0x384 0x26b0 0xa208 0x37c 0x37c 0x28b9 0xa199 0x38b 0x38b 0x2ac2 0xa129 0x385 0x385 0x2ccb 0xa0ba 0x38d 0x38d 0x2ed5 0xa04c 0x389 0x389 0x30de 0x9fde 0x384 0x384 0x32e7 0x9f77 0x38e 0x38e 0x34f0 0x9f10 0x38f 0x38f 0x36fa 0x9ea9 0x398 0x398 0x3903 0x9e45 0x39a 0x39a 0x3b0c 0x9de0 0x3a2 0x3a2 0x3d15 0x9d7f 0x3a5 0x3a5 0x3f1f 0x9d21 0x3af 0x3af 0x4128 0x9cc6 0x3b2 0x3b2 0x4331 0x9c69 0x3b0 0x3b0 0x453a 0x9c10 0x3bf 0x3bf 0x4743 0x9bba 0x3cf 0x3cf 0x494d 0x9b66 0x3d9 0x3d9 0x4b56 0x9b12 0x3e4 0x3e4 0x4d5f 0x9ac0 0x3f4 0x3f4 0x4f68 0x9a6f 0x409 0x409 0x5172 0x9a1e 0x41e 0x41e 0x537b 0x99c9 0x42b 0x42b 0x5584 0x9965 0x426 0x426 0x578d 0x98e0 0x3f2 0x3f2 0x5997 0x984e 0x3a2 0x3a2 0x5ba0 0x97dc 0x37d 0x37d 0x5da9 0x9786 0x370 0x370 0x5fb2 0x973b 0x37a 0x37a 0x61bc 0x96f8 0x370 0x370 0x63c5 0x96bd 0x379 0x379 0x65ce 0x9683 0x36f 0x36f 0x67d7 0x964a 0x369 0x369 0x69e1 0x9619 0x378 0x378 0x6bea 0x95e3 0x373 0x373 0x6df3 0x95b3 0x377 0x377 0x6ffc 0x9584 0x370 0x370 0x7206 0x9557 0x374 0x374 0x740f 0x952d 0x37a 0x37a 0x7618 0x9505 0x37f 0x37f 0x7821 0x94dd 0x37f 0x37f 0x7a2b 0x94b6 0x37f 0x37f 0x7c34 0x9492 0x384 0x384 0x7e3d 0x946e 0x384 0x384 0x8046 0x944d 0x384 0x384 0x8250 0x942f 0x39a 0x39a 0x8459 0x9412 0x3a2 0x3a2 0x8662 0x93f5 0x3aa 0x3aa 0x886b 0x93d8 0x3b4 0x3b4 0x8a74 0x93bc 0x3bf 0x3bf 0x8c7e 0x93a1 0x3c9 0x3c9 0x8e87 0x9371 0x3ad 0x3ad 0x9090 0x9328 0x384 0x384 0x9299 0x92d9 0x370 0x370 0x94a3 0x92a0 0x372 0x372 0x96ac 0x9279 0x383 0x383 0x98b5 0x924c 0x37c 0x37c 0x9abe 0x9221 0x384 0x384 0x9cc8 0x91f4 0x381 0x381 0x9ed1 0x91cb 0x37a 0x37a 0xa0da 0x91a7 0x381 0x381 0xa2e3 0x9185 0x38e 0x38e 0xa4ed 0x915f 0x397 0x397 0xa6f6 0x912b 0x398 0x398 0xa8ff 0x90ea 0x389 0x389 0xab08 0x90ad 0x38a 0x38a 0xad12 0x9073 0x394 0x394 0xaf1b 0x902d 0x391 0x391 0xb124 0x8fdd 0x36b 0x36b 0xb32d 0x8fba 0x36b 0x36b 0xb537 0x8fac 0x378 0x378 0xb740 0x8fa2 0x393 0x393 0xb949 0x8f95 0x3c3 0x3c3 0xbb52 0x8f85 0x3f7 0x3f7 0xbd5c 0x8f5e 0x435 0x435 0xbf65 0x8ece 0x3fc 0x3fc 0xc16e 0x8d54 0x3b7 0x3b7 0xc377 0x8b5b 0x3e3 0x3e3 0xc581 0x88ba 0x421 0x421 0xc78a 0x85c4 0x456 0x456 0xc993 0x85c4 0x456 0x456>;
		battery2_profile_t1_num = <0x64>;
		battery2_profile_t1_col = <0x04>;
		battery2_profile_t1 = <0x00 0xab46 0x424 0x48e 0x209 0xaab2 0x424 0x48e 0x412 0xaa2b 0x41a 0x483 0x61c 0xa9ae 0x41a 0x483 0x825 0xa936 0x41a 0x483 0xa2e 0xa8bf 0x41c 0x485 0xc37 0xa847 0x424 0x48e 0xe41 0xa7cd 0x421 0x48a 0x104a 0xa756 0x41a 0x483 0x1253 0xa6df 0x41a 0x483 0x145c 0xa668 0x41e 0x487 0x1666 0xa5f0 0x420 0x489 0x186f 0xa57a 0x41a 0x483 0x1a78 0xa505 0x41f 0x488 0x1c81 0xa48f 0x419 0x481 0x1e8b 0xa41a 0x410 0x478 0x2094 0xa3a6 0x410 0x478 0x229d 0xa335 0x417 0x47f 0x24a6 0xa2c2 0x41a 0x483 0x26b0 0xa250 0x422 0x48b 0x28b9 0xa1dc 0x414 0x47c 0x2ac2 0xa16e 0x418 0x480 0x2ccb 0xa102 0x42c 0x496 0x2ed5 0xa093 0x41b 0x484 0x30de 0xa028 0x42d 0x497 0x32e7 0x9fbd 0x442 0x4af 0x34f0 0x9f53 0x438 0x4a4 0x36fa 0x9eed 0x43b 0x4a7 0x3903 0x9e8f 0x457 0x4c6 0x3b0c 0x9e2e 0x462 0x4d2 0x3d15 0x9dc8 0x46a 0x4db 0x3f1f 0x9d5d 0x46f 0x4e0 0x4128 0x9cf5 0x481 0x4f4 0x4331 0x9c94 0x48b 0x4ff 0x453a 0x9c3d 0x49d 0x513 0x4743 0x9bed 0x4b4 0x52c 0x494d 0x9b9d 0x4c3 0x53c 0x4b56 0x9b50 0x4dd 0x559 0x4d5f 0x9aff 0x4ec 0x56a 0x4f68 0x9aad 0x4fd 0x57c 0x5172 0x9a5b 0x510 0x591 0x537b 0x9a07 0x528 0x5ac 0x5584 0x99aa 0x524 0x5a7 0x578d 0x993e 0x501 0x581 0x5997 0x98c4 0x4c0 0x539 0x5ba0 0x9840 0x46f 0x4e0 0x5da9 0x97d7 0x43e 0x4aa 0x5fb2 0x9773 0x414 0x47c 0x61bc 0x9726 0x407 0x46e 0x63c5 0x96e2 0x3fc 0x462 0x65ce 0x96a5 0x3fc 0x462 0x67d7 0x966b 0x3fc 0x462 0x69e1 0x963b 0x3fc 0x462 0x6bea 0x9605 0x3fd 0x463 0x6df3 0x95d7 0x404 0x46a 0x6ffc 0x95a7 0x3fe 0x464 0x7206 0x957b 0x403 0x469 0x740f 0x9551 0x3ff 0x465 0x7618 0x9528 0x406 0x46d 0x7821 0x9502 0x40a 0x471 0x7a2b 0x94dd 0x410 0x478 0x7c34 0x94bb 0x415 0x47d 0x7e3d 0x9498 0x410 0x478 0x8046 0x9478 0x40b 0x472 0x8250 0x945a 0x416 0x47e 0x8459 0x943b 0x41a 0x483 0x8662 0x9420 0x421 0x48a 0x886b 0x9406 0x42b 0x495 0x8a74 0x93ec 0x42e 0x499 0x8c7e 0x93d2 0x436 0x4a1 0x8e87 0x93b9 0x438 0x4a4 0x9090 0x939a 0x42f 0x49a 0x9299 0x9377 0x425 0x48f 0x94a3 0x9347 0x408 0x46f 0x96ac 0x931d 0x3fc 0x462 0x98b5 0x92fa 0x3fc 0x462 0x9abe 0x92d1 0x3f7 0x45c 0x9cc8 0x92a9 0x3f2 0x457 0x9ed1 0x9282 0x3f0 0x454 0xa0da 0x925a 0x3ea 0x44e 0xa2e3 0x923a 0x3f4 0x459 0xa4ed 0x9218 0x3fc 0x462 0xa6f6 0x91f0 0x3fc 0x462 0xa8ff 0x91ba 0x3fc 0x462 0xab08 0x917c 0x3f8 0x45d 0xad12 0x913d 0x3f2 0x457 0xaf1b 0x9104 0x3fb 0x460 0xb124 0x90c2 0x406 0x46d 0xb32d 0x906f 0x3fb 0x460 0xb537 0x9039 0x3f2 0x457 0xb740 0x9026 0x3f2 0x457 0xb949 0x901c 0x406 0x46d 0xbb52 0x9012 0x41e 0x487 0xbd5c 0x9001 0x43b 0x4a7 0xbf65 0x8fe2 0x472 0x4e3 0xc16e 0x8f88 0x486 0x4f9 0xc377 0x8e52 0x44a 0x4b7 0xc581 0x8c72 0x45e 0x4cd 0xc78a 0x89ef 0x490 0x504 0xc993 0x865f 0x4e2 0x55f>;
		battery2_profile_t2_num = <0x64>;
		battery2_profile_t2_col = <0x04>;
		battery2_profile_t2 = <0x00 0xab6e 0x794 0x794 0x209 0xaacb 0x794 0x794 0x412 0xaa44 0x78a 0x78a 0x61c 0xa9c6 0x788 0x788 0x825 0xa949 0x776 0x776 0xa2e 0xa8d1 0x772 0x772 0xc37 0xa853 0x760 0x760 0xe41 0xa7da 0x758 0x758 0x104a 0xa762 0x752 0x752 0x1253 0xa6e7 0x740 0x740 0x145c 0xa66f 0x742 0x742 0x1666 0xa5f8 0x745 0x745 0x186f 0xa580 0x73f 0x73f 0x1a78 0xa50a 0x73f 0x73f 0x1c81 0xa492 0x73a 0x73a 0x1e8b 0xa41e 0x740 0x740 0x2094 0xa3ab 0x74b 0x74b 0x229d 0xa33b 0x755 0x755 0x24a6 0xa2cc 0x758 0x758 0x26b0 0xa25d 0x760 0x760 0x28b9 0xa1ed 0x762 0x762 0x2ac2 0xa17e 0x76b 0x76b 0x2ccb 0xa10e 0x775 0x775 0x2ed5 0xa0a2 0x77f 0x77f 0x30de 0xa038 0x794 0x794 0x32e7 0x9fce 0x79e 0x79e 0x34f0 0x9f68 0x7a9 0x7a9 0x36fa 0x9f0f 0x7c0 0x7c0 0x3903 0x9ebc 0x7e7 0x7e7 0x3b0c 0x9e5a 0x7fa 0x7fa 0x3d15 0x9de0 0x7fb 0x7fb 0x3f1f 0x9d4f 0x7e4 0x7e4 0x4128 0x9cc6 0x7e1 0x7e1 0x4331 0x9c50 0x7de 0x7de 0x453a 0x9bf0 0x7ec 0x7ec 0x4743 0x9ba3 0x805 0x805 0x494d 0x9b61 0x81b 0x81b 0x4b56 0x9b1d 0x820 0x820 0x4d5f 0x9ad1 0x820 0x820 0x4f68 0x9a7e 0x814 0x814 0x5172 0x9a23 0x7ff 0x7ff 0x537b 0x99c0 0x7dd 0x7dd 0x5584 0x9955 0x7a5 0x7a5 0x578d 0x98e7 0x776 0x776 0x5997 0x9879 0x734 0x734 0x5ba0 0x9816 0x704 0x704 0x5da9 0x97bd 0x6e3 0x6e3 0x5fb2 0x9766 0x6c4 0x6c4 0x61bc 0x971e 0x6b8 0x6b8 0x63c5 0x96da 0x6ae 0x6ae 0x65ce 0x969a 0x6a5 0x6a5 0x67d7 0x9663 0x6ae 0x6ae 0x69e1 0x962c 0x6ae 0x6ae 0x6bea 0x95f9 0x6ae 0x6ae 0x6df3 0x95c9 0x6ae 0x6ae 0x6ffc 0x959d 0x6b1 0x6b1 0x7206 0x9574 0x6bb 0x6bb 0x740f 0x954c 0x6c6 0x6c6 0x7618 0x9524 0x6d0 0x6d0 0x7821 0x94fd 0x6d6 0x6d6 0x7a2b 0x94d7 0x6d6 0x6d6 0x7c34 0x94b5 0x6db 0x6db 0x7e3d 0x9495 0x6e6 0x6e6 0x8046 0x9475 0x6f0 0x6f0 0x8250 0x9457 0x6fa 0x6fa 0x8459 0x9438 0x6fe 0x6fe 0x8662 0x941c 0x705 0x705 0x886b 0x9402 0x710 0x710 0x8a74 0x93eb 0x71a 0x71a 0x8c7e 0x93cf 0x714 0x714 0x8e87 0x93b8 0x724 0x724 0x9090 0x93a4 0x72f 0x72f 0x9299 0x9390 0x730 0x730 0x94a3 0x9380 0x73a 0x73a 0x96ac 0x936c 0x73a 0x73a 0x98b5 0x9352 0x739 0x739 0x9abe 0x9334 0x72f 0x72f 0x9cc8 0x9314 0x726 0x726 0x9ed1 0x92f0 0x726 0x726 0xa0da 0x92ca 0x728 0x728 0xa2e3 0x92a8 0x733 0x733 0xa4ed 0x9282 0x741 0x741 0xa6f6 0x9256 0x752 0x752 0xa8ff 0x921d 0x760 0x760 0xab08 0x91dd 0x771 0x771 0xad12 0x919f 0x780 0x780 0xaf1b 0x9164 0x79f 0x79f 0xb124 0x911c 0x7bd 0x7bd 0xb32d 0x90c6 0x7c0 0x7c0 0xb537 0x908c 0x7d6 0x7d6 0xb740 0x9072 0x7f9 0x7f9 0xb949 0x9061 0x82e 0x82e 0xbb52 0x904e 0x865 0x865 0xbd5c 0x9039 0x8ba 0x8ba 0xbf65 0x9014 0x943 0x943 0xc16e 0x8fb6 0x9dd 0x9dd 0xc377 0x8e94 0xa08 0xa08 0xc581 0x8ca1 0xa80 0xa80 0xc78a 0x8a05 0xbb9 0xbb9 0xc993 0x8691 0xd8e 0xd8e>;
		battery2_profile_t3_num = <0x64>;
		battery2_profile_t3_col = <0x04>;
		battery2_profile_t3 = <0x00 0xab58 0xd5c 0xd5c 0x209 0xaab8 0xd5c 0xd5c 0x412 0xaa37 0xd59 0xd59 0x61c 0xa9b9 0xd39 0xd39 0x825 0xa93e 0xd0f 0xd0f 0xa2e 0xa8c2 0xce8 0xce8 0xc37 0xa849 0xcc6 0xcc6 0xe41 0xa7cf 0xca2 0xca2 0x104a 0xa757 0xc86 0xc86 0x1253 0xa6e0 0xc61 0xc61 0x145c 0xa669 0xc46 0xc46 0x1666 0xa5f4 0xc31 0xc31 0x186f 0xa57c 0xc17 0xc17 0x1a78 0xa508 0xc08 0xc08 0x1c81 0xa495 0xbfc 0xbfc 0x1e8b 0xa422 0xbea 0xbea 0x2094 0xa3af 0xbdb 0xbdb 0x229d 0xa33d 0xbcf 0xbcf 0x24a6 0xa2cf 0xbcc 0xbcc 0x26b0 0xa260 0xbd4 0xbd4 0x28b9 0xa1f0 0xbce 0xbce 0x2ac2 0xa17f 0xbba 0xbba 0x2ccb 0xa111 0xbcb 0xbcb 0x2ed5 0xa09f 0xbc2 0xbc2 0x30de 0xa035 0xbcc 0xbcc 0x32e7 0x9fcb 0xbcd 0xbcd 0x34f0 0x9f68 0xbd8 0xbd8 0x36fa 0x9f0e 0xbee 0xbee 0x3903 0x9eb7 0xc10 0xc10 0x3b0c 0x9e4d 0xc29 0xc29 0x3d15 0x9dc8 0xc07 0xc07 0x3f1f 0x9d30 0xbdd 0xbdd 0x4128 0x9c9a 0xbb7 0xbb7 0x4331 0x9c16 0xb9c 0xb9c 0x453a 0x9ba4 0xb87 0xb87 0x4743 0x9b43 0xb81 0xb81 0x494d 0x9aef 0xb81 0xb81 0x4b56 0x9aa0 0xb76 0xb76 0x4d5f 0x9a4e 0xb59 0xb59 0x4f68 0x99f8 0xb36 0xb36 0x5172 0x999d 0xb17 0xb17 0x537b 0x993d 0xb07 0xb07 0x5584 0x98de 0xb0c 0xb0c 0x578d 0x9883 0xafd 0xafd 0x5997 0x982b 0xae9 0xae9 0x5ba0 0x97dc 0xadd 0xadd 0x5da9 0x978e 0xad2 0xad2 0x5fb2 0x9744 0xabe 0xabe 0x61bc 0x9701 0xabe 0xabe 0x63c5 0x96c0 0xabe 0xabe 0x65ce 0x9684 0xabf 0xabf 0x67d7 0x964f 0xaca 0xaca 0x69e1 0x961a 0xad4 0xad4 0x6bea 0x95e9 0xadc 0xadc 0x6df3 0x95b6 0xadf 0xadf 0x6ffc 0x9588 0xae9 0xae9 0x7206 0x955e 0xaf8 0xaf8 0x740f 0x9534 0xb08 0xb08 0x7618 0x950b 0xb17 0xb17 0x7821 0x94e4 0xb27 0xb27 0x7a2b 0x94bf 0xb31 0xb31 0x7c34 0x949e 0xb48 0xb48 0x7e3d 0x947d 0xb5a 0xb5a 0x8046 0x945d 0xb6c 0xb6c 0x8250 0x943f 0xb79 0xb79 0x8459 0x941f 0xb7c 0xb7c 0x8662 0x9404 0xb8c 0xb8c 0x886b 0x93ec 0xb98 0xb98 0x8a74 0x93d6 0xba3 0xba3 0x8c7e 0x93c2 0xbad 0xbad 0x8e87 0x93ae 0xbcb 0xbcb 0x9090 0x939f 0xbe0 0xbe0 0x9299 0x938e 0xbf6 0xbf6 0x94a3 0x937e 0xc12 0xc12 0x96ac 0x9367 0xc18 0xc18 0x98b5 0x9350 0xc3f 0xc3f 0x9abe 0x9336 0xc59 0xc59 0x9cc8 0x931b 0xc71 0xc71 0x9ed1 0x92fe 0xc93 0xc93 0xa0da 0x92de 0xcc7 0xcc7 0xa2e3 0x92b7 0xcea 0xcea 0xa4ed 0x928c 0xd18 0xd18 0xa6f6 0x9257 0xd47 0xd47 0xa8ff 0x921d 0xd76 0xd76 0xab08 0x91e1 0xdb6 0xdb6 0xad12 0x91a4 0xdff 0xdff 0xaf1b 0x9161 0xe5b 0xe5b 0xb124 0x9113 0xeb6 0xeb6 0xb32d 0x90c9 0xf09 0xf09 0xb537 0x9095 0xf84 0xf84 0xb740 0x9075 0x102c 0x102c 0xb949 0x905a 0x10ef 0x10ef 0xbb52 0x9040 0x11f4 0x11f4 0xbd5c 0x9018 0x133c 0x133c 0xbf65 0x8fde 0x14cf 0x14cf 0xc16e 0x8f58 0x16a4 0x16a4 0xc377 0x8e2c 0x1875 0x1875 0xc581 0x8c30 0x1ac9 0x1ac9 0xc78a 0x8973 0x1f24 0x1f24 0xc993 0x868b 0x245e 0x245e>;
		battery2_profile_t4_num = <0x64>;
		battery2_profile_t4_col = <0x04>;
		battery2_profile_t4 = <0x00 0xab58 0x1fd6 0x1fd6 0x209 0xaa7b 0x1fd5 0x1fd5 0x412 0xa9ce 0x1fb4 0x1fb4 0x61c 0xa934 0x1f7d 0x1f7d 0x825 0xa8a0 0x1f34 0x1f34 0xa2e 0xa816 0x1ef2 0x1ef2 0xc37 0xa78d 0x1ec3 0x1ec3 0xe41 0xa70a 0x1e84 0x1e84 0x104a 0xa68c 0x1e2e 0x1e2e 0x1253 0xa60f 0x1dae 0x1dae 0x145c 0xa594 0x1d33 0x1d33 0x1666 0xa51b 0x1cbe 0x1cbe 0x186f 0xa4a3 0x1c60 0x1c60 0x1a78 0xa42d 0x1c0d 0x1c0d 0x1c81 0xa3bd 0x1bca 0x1bca 0x1e8b 0xa34b 0x1b7f 0x1b7f 0x2094 0xa2db 0x1b32 0x1b32 0x229d 0xa26c 0x1b06 0x1b06 0x24a6 0xa1fc 0x1acc 0x1acc 0x26b0 0xa18b 0x1a89 0x1a89 0x28b9 0xa118 0x1a49 0x1a49 0x2ac2 0xa0a8 0x1a13 0x1a13 0x2ccb 0xa03e 0x19e9 0x19e9 0x2ed5 0x9fd3 0x19b5 0x19b5 0x30de 0x9f75 0x19b4 0x19b4 0x32e7 0x9f17 0x19b3 0x19b3 0x34f0 0x9eae 0x199c 0x199c 0x36fa 0x9e33 0x196b 0x196b 0x3903 0x9da6 0x190d 0x190d 0x3b0c 0x9d0a 0x18b1 0x18b1 0x3d15 0x9c6e 0x1859 0x1859 0x3f1f 0x9bde 0x1800 0x1800 0x4128 0x9b60 0x17cc 0x17cc 0x4331 0x9af4 0x17a4 0x17a4 0x453a 0x9a96 0x178f 0x178f 0x4743 0x9a43 0x1784 0x1784 0x494d 0x99f7 0x177f 0x177f 0x4b56 0x99ab 0x1780 0x1780 0x4d5f 0x995e 0x177e 0x177e 0x4f68 0x9910 0x1773 0x1773 0x5172 0x98c2 0x1785 0x1785 0x537b 0x9872 0x178e 0x178e 0x5584 0x9824 0x17ad 0x17ad 0x578d 0x97d8 0x17be 0x17be 0x5997 0x978e 0x17b7 0x17b7 0x5ba0 0x974c 0x17d1 0x17d1 0x5da9 0x9709 0x17a4 0x17a4 0x5fb2 0x96c8 0x17ca 0x17ca 0x61bc 0x968b 0x17ea 0x17ea 0x63c5 0x9654 0x1812 0x1812 0x65ce 0x961a 0x1832 0x1832 0x67d7 0x95e4 0x184f 0x184f 0x69e1 0x95b0 0x1867 0x1867 0x6bea 0x9580 0x188c 0x188c 0x6df3 0x9551 0x18ac 0x18ac 0x6ffc 0x9527 0x18c4 0x18c4 0x7206 0x94fc 0x18e7 0x18e7 0x740f 0x94d3 0x1900 0x1900 0x7618 0x94ac 0x191c 0x191c 0x7821 0x948a 0x194b 0x194b 0x7a2b 0x9468 0x197b 0x197b 0x7c34 0x9448 0x19b4 0x19b4 0x7e3d 0x942d 0x19e1 0x19e1 0x8046 0x9416 0x1a1f 0x1a1f 0x8250 0x9401 0x1a61 0x1a61 0x8459 0x93f0 0x1aa0 0x1aa0 0x8662 0x93db 0x1ad6 0x1ad6 0x886b 0x93c9 0x1ad8 0x1ad8 0x8a74 0x93b7 0x1b38 0x1b38 0x8c7e 0x93a6 0x1b8f 0x1b8f 0x8e87 0x9393 0x1bff 0x1bff 0x9090 0x937d 0x1c86 0x1c86 0x9299 0x9366 0x1d04 0x1d04 0x94a3 0x934f 0x1d8d 0x1d8d 0x96ac 0x9335 0x1e2b 0x1e2b 0x98b5 0x931a 0x1ed0 0x1ed0 0x9abe 0x92f9 0x1f71 0x1f71 0x9cc8 0x92d7 0x202d 0x202d 0x9ed1 0x92b3 0x2105 0x2105 0xa0da 0x9289 0x21dc 0x21dc 0xa2e3 0x925e 0x22ca 0x22ca 0xa4ed 0x922f 0x23cd 0x23cd 0xa6f6 0x91fb 0x24ea 0x24ea 0xa8ff 0x91c5 0x261e 0x261e 0xab08 0x918e 0x2768 0x2768 0xad12 0x9155 0x28d8 0x28d8 0xaf1b 0x911a 0x2a6d 0x2a6d 0xb124 0x90e3 0x2c4d 0x2c4d 0xb32d 0x90ad 0x2e96 0x2e96 0xb537 0x9077 0x30fd 0x30fd 0xb740 0x9046 0x33f0 0x33f0 0xb949 0x9010 0x3700 0x3700 0xbb52 0x8fcb 0x39f2 0x39f2 0xbd5c 0x8f72 0x3c65 0x3c65 0xbf65 0x8ef3 0x3e23 0x3e23 0xc16e 0x8e1b 0x3fa7 0x3fa7 0xc377 0x8cc8 0x4166 0x4166 0xc581 0x8abe 0x444f 0x444f 0xc78a 0x87a3 0x4956 0x4956 0xc993 0x8403 0x4f38 0x4f38>;
		battery2_profile_t5_num = <0x64>;
		battery2_profile_t5_col = <0x04>;
		battery2_profile_t5 = <0x00 0xab58 0x1fd6 0x1fd6 0x209 0xaa7b 0x1fd5 0x1fd5 0x412 0xa9ce 0x1fb4 0x1fb4 0x61c 0xa934 0x1f7d 0x1f7d 0x825 0xa8a0 0x1f34 0x1f34 0xa2e 0xa816 0x1ef2 0x1ef2 0xc37 0xa78d 0x1ec3 0x1ec3 0xe41 0xa70a 0x1e84 0x1e84 0x104a 0xa68c 0x1e2e 0x1e2e 0x1253 0xa60f 0x1dae 0x1dae 0x145c 0xa594 0x1d33 0x1d33 0x1666 0xa51b 0x1cbe 0x1cbe 0x186f 0xa4a3 0x1c60 0x1c60 0x1a78 0xa42d 0x1c0d 0x1c0d 0x1c81 0xa3bd 0x1bca 0x1bca 0x1e8b 0xa34b 0x1b7f 0x1b7f 0x2094 0xa2db 0x1b32 0x1b32 0x229d 0xa26c 0x1b06 0x1b06 0x24a6 0xa1fc 0x1acc 0x1acc 0x26b0 0xa18b 0x1a89 0x1a89 0x28b9 0xa118 0x1a49 0x1a49 0x2ac2 0xa0a8 0x1a13 0x1a13 0x2ccb 0xa03e 0x19e9 0x19e9 0x2ed5 0x9fd3 0x19b5 0x19b5 0x30de 0x9f75 0x19b4 0x19b4 0x32e7 0x9f17 0x19b3 0x19b3 0x34f0 0x9eae 0x199c 0x199c 0x36fa 0x9e33 0x196b 0x196b 0x3903 0x9da6 0x190d 0x190d 0x3b0c 0x9d0a 0x18b1 0x18b1 0x3d15 0x9c6e 0x1859 0x1859 0x3f1f 0x9bde 0x1800 0x1800 0x4128 0x9b60 0x17cc 0x17cc 0x4331 0x9af4 0x17a4 0x17a4 0x453a 0x9a96 0x178f 0x178f 0x4743 0x9a43 0x1784 0x1784 0x494d 0x99f7 0x177f 0x177f 0x4b56 0x99ab 0x1780 0x1780 0x4d5f 0x995e 0x177e 0x177e 0x4f68 0x9910 0x1773 0x1773 0x5172 0x98c2 0x1785 0x1785 0x537b 0x9872 0x178e 0x178e 0x5584 0x9824 0x17ad 0x17ad 0x578d 0x97d8 0x17be 0x17be 0x5997 0x978e 0x17b7 0x17b7 0x5ba0 0x974c 0x17d1 0x17d1 0x5da9 0x9709 0x17a4 0x17a4 0x5fb2 0x96c8 0x17ca 0x17ca 0x61bc 0x968b 0x17ea 0x17ea 0x63c5 0x9654 0x1812 0x1812 0x65ce 0x961a 0x1832 0x1832 0x67d7 0x95e4 0x184f 0x184f 0x69e1 0x95b0 0x1867 0x1867 0x6bea 0x9580 0x188c 0x188c 0x6df3 0x9551 0x18ac 0x18ac 0x6ffc 0x9527 0x18c4 0x18c4 0x7206 0x94fc 0x18e7 0x18e7 0x740f 0x94d3 0x1900 0x1900 0x7618 0x94ac 0x191c 0x191c 0x7821 0x948a 0x194b 0x194b 0x7a2b 0x9468 0x197b 0x197b 0x7c34 0x9448 0x19b4 0x19b4 0x7e3d 0x942d 0x19e1 0x19e1 0x8046 0x9416 0x1a1f 0x1a1f 0x8250 0x9401 0x1a61 0x1a61 0x8459 0x93f0 0x1aa0 0x1aa0 0x8662 0x93db 0x1ad6 0x1ad6 0x886b 0x93c9 0x1ad8 0x1ad8 0x8a74 0x93b7 0x1b38 0x1b38 0x8c7e 0x93a6 0x1b8f 0x1b8f 0x8e87 0x9393 0x1bff 0x1bff 0x9090 0x937d 0x1c86 0x1c86 0x9299 0x9366 0x1d04 0x1d04 0x94a3 0x934f 0x1d8d 0x1d8d 0x96ac 0x9335 0x1e2b 0x1e2b 0x98b5 0x931a 0x1ed0 0x1ed0 0x9abe 0x92f9 0x1f71 0x1f71 0x9cc8 0x92d7 0x202d 0x202d 0x9ed1 0x92b3 0x2105 0x2105 0xa0da 0x9289 0x21dc 0x21dc 0xa2e3 0x925e 0x22ca 0x22ca 0xa4ed 0x922f 0x23cd 0x23cd 0xa6f6 0x91fb 0x24ea 0x24ea 0xa8ff 0x91c5 0x261e 0x261e 0xab08 0x918e 0x2768 0x2768 0xad12 0x9155 0x28d8 0x28d8 0xaf1b 0x911a 0x2a6d 0x2a6d 0xb124 0x90e3 0x2c4d 0x2c4d 0xb32d 0x90ad 0x2e96 0x2e96 0xb537 0x9077 0x30fd 0x30fd 0xb740 0x9046 0x33f0 0x33f0 0xb949 0x9010 0x3700 0x3700 0xbb52 0x8fcb 0x39f2 0x39f2 0xbd5c 0x8f72 0x3c65 0x3c65 0xbf65 0x8ef3 0x3e23 0x3e23 0xc16e 0x8e1b 0x3fa7 0x3fa7 0xc377 0x8cc8 0x4166 0x4166 0xc581 0x8abe 0x444f 0x444f 0xc78a 0x87a3 0x4956 0x4956 0xc993 0x8403 0x4f38 0x4f38>;
		phandle = <0xa8>;
	};

	md_ccif3@1023f000 {
		compatible = "mediatek,md_ccif3";
		reg = <0x00 0x1023f000 0x00 0x1000>;
	};

	sspm@10440000 {
		compatible = "mediatek,sspm";
		reg = <0x00 0x10440000 0x00 0x10000 0x00 0x10450000 0x00 0x100 0x00 0x10451000 0x00 0x08 0x00 0x10460000 0x00 0x100 0x00 0x10461000 0x00 0x08 0x00 0x10470000 0x00 0x100 0x00 0x10471000 0x00 0x08 0x00 0x10480000 0x00 0x100 0x00 0x10481000 0x00 0x08 0x00 0x10490000 0x00 0x100 0x00 0x10491000 0x00 0x08>;
		reg-names = "cfgreg\0mbox0_base\0mbox0_ctrl\0mbox1_base\0mbox1_ctrl\0mbox2_base\0mbox2_ctrl\0mbox3_base\0mbox3_ctrl\0mbox4_base\0mbox4_ctrl";
		interrupts = <0x00 0xd7 0x04 0x00 0xda 0x04 0x00 0xdb 0x04 0x00 0xdc 0x04 0x00 0xdd 0x04 0x00 0xde 0x04>;
		interrupt-names = "ipc\0mbox0\0mbox1\0mbox2\0mbox3\0mbox4";
	};

	gic500@0c000000 {
		compatible = "mediatek,gic500";
		reg = <0x00 0xc000000 0x00 0x400000>;
	};

	gic_cpu@0c400000 {
		compatible = "mediatek,gic_cpu";
		reg = <0x00 0xc400000 0x00 0x40000>;
	};

	lastbus@10001000 {
		compatible = "mediatek,lastbus-v1";
		reg = <0x00 0x10001000 0x00 0x1000 0x00 0x10003000 0x00 0x1000>;
	};

	dfd@10200b00 {
		compatible = "mediatek,dfd";
		reg = <0x00 0x10200b00 0x00 0x10000>;
		mediatek,enabled = <0x01>;
		mediatek,chain_length = <0xa7f8>;
		mediatek,rg_dfd_timeout = <0xa0>;
	};

	dfd_cache {
		compatible = "mediatek,dfd_cache";
		mediatek,enabled = <0x00>;
		mediatek,rg_dfd_timeout = <0x3e80>;
		phandle = <0xa9>;
	};

	dbg_cti@0d020000 {
		compatible = "mediatek,dbg_cti";
		reg = <0x00 0xd020000 0x00 0x10000>;
	};

	dbg_etr@0d030000 {
		compatible = "mediatek,dbg_etr";
		reg = <0x00 0xd030000 0x00 0x10000>;
	};

	dbg_funnel@0d040000 {
		compatible = "mediatek,dbg_funnel";
		reg = <0x00 0xd040000 0x00 0x10000>;
	};

	dbg_dem@0d0a0000 {
		compatible = "mediatek,dbg_dem";
		reg = <0x00 0xd0a0000 0x00 0x10000>;
		interrupts = <0x00 0x9d 0x08>;
	};

	dbg_mdsys1@0d0c0000 {
		compatible = "mediatek,dbg_mdsys1";
		reg = <0x00 0xd0c0000 0x00 0x40000>;
	};

	dbg_apmcu_mp0@0d400000 {
		compatible = "mediatek,dbg_apmcu_mp0";
		reg = <0x00 0xd400000 0x00 0x1000>;
	};

	dbg_apmcu_mp0@0d410000 {
		compatible = "mediatek,dbg_apmcu_mp0";
		reg = <0x00 0xd410000 0x00 0x1000>;
	};

	dbg_apmcu_mp0@0d420000 {
		compatible = "mediatek,dbg_apmcu_mp0";
		reg = <0x00 0xd420000 0x00 0x1000>;
	};

	dbg_apmcu_mp0@0d430000 {
		compatible = "mediatek,dbg_apmcu_mp0";
		reg = <0x00 0xd430000 0x00 0x1000>;
	};

	dbg_apmcu_mp0@0d440000 {
		compatible = "mediatek,dbg_apmcu_mp0";
		reg = <0x00 0xd440000 0x00 0x1000>;
	};

	dbg_apmcu_mp0@0d510000 {
		compatible = "mediatek,dbg_apmcu_mp0";
		reg = <0x00 0xd510000 0x00 0x1000>;
	};

	dbg_apmcu_mp0@0d520000 {
		compatible = "mediatek,dbg_apmcu_mp0";
		reg = <0x00 0xd520000 0x00 0x1000>;
	};

	dbg_apmcu_mp0@0d530000 {
		compatible = "mediatek,dbg_apmcu_mp0";
		reg = <0x00 0xd530000 0x00 0x1000>;
	};

	dbg_apmcu_mp0@0d540000 {
		compatible = "mediatek,dbg_apmcu_mp0";
		reg = <0x00 0xd540000 0x00 0x1000>;
	};

	dbg_apmcu_mp0@0d610000 {
		compatible = "mediatek,dbg_apmcu_mp0";
		reg = <0x00 0xd610000 0x00 0x1000>;
	};

	dbg_apmcu_mp0@0d620000 {
		compatible = "mediatek,dbg_apmcu_mp0";
		reg = <0x00 0xd620000 0x00 0x1000>;
	};

	dbg_apmcu_mp0@0d630000 {
		compatible = "mediatek,dbg_apmcu_mp0";
		reg = <0x00 0xd630000 0x00 0x1000>;
	};

	dbg_apmcu_mp0@0d640000 {
		compatible = "mediatek,dbg_apmcu_mp0";
		reg = <0x00 0xd640000 0x00 0x1000>;
	};

	dbg_apmcu_mp0@0d710000 {
		compatible = "mediatek,dbg_apmcu_mp0";
		reg = <0x00 0xd710000 0x00 0x1000>;
	};

	dbg_apmcu_mp0@0d720000 {
		compatible = "mediatek,dbg_apmcu_mp0";
		reg = <0x00 0xd720000 0x00 0x1000>;
	};

	dbg_apmcu_mp0@0d730000 {
		compatible = "mediatek,dbg_apmcu_mp0";
		reg = <0x00 0xd730000 0x00 0x1000>;
	};

	dbg_apmcu_mp0@0d740000 {
		compatible = "mediatek,dbg_apmcu_mp0";
		reg = <0x00 0xd740000 0x00 0x1000>;
	};

	dbg_apmcu_mp1@0d800000 {
		compatible = "mediatek,dbg_apmcu_mp1";
		reg = <0x00 0xd800000 0x00 0x1000>;
	};

	dbg_apmcu_mp1@0d810000 {
		compatible = "mediatek,dbg_apmcu_mp1";
		reg = <0x00 0xd810000 0x00 0x1000>;
	};

	dbg_apmcu_mp1@0d820000 {
		compatible = "mediatek,dbg_apmcu_mp1";
		reg = <0x00 0xd820000 0x00 0x1000>;
	};

	dbg_apmcu_mp1@0d830000 {
		compatible = "mediatek,dbg_apmcu_mp1";
		reg = <0x00 0xd830000 0x00 0x1000>;
	};

	dbg_apmcu_mp1@0d840000 {
		compatible = "mediatek,dbg_apmcu_mp1";
		reg = <0x00 0xd840000 0x00 0x1000>;
	};

	dbg_apmcu_mp1@0d910000 {
		compatible = "mediatek,dbg_apmcu_mp1";
		reg = <0x00 0xd910000 0x00 0x1000>;
	};

	dbg_apmcu_mp1@0d920000 {
		compatible = "mediatek,dbg_apmcu_mp1";
		reg = <0x00 0xd920000 0x00 0x1000>;
	};

	dbg_apmcu_mp1@0d930000 {
		compatible = "mediatek,dbg_apmcu_mp1";
		reg = <0x00 0xd930000 0x00 0x1000>;
	};

	dbg_apmcu_mp1@0d940000 {
		compatible = "mediatek,dbg_apmcu_mp1";
		reg = <0x00 0xd940000 0x00 0x1000>;
	};

	dbg_apmcu_mp1@0da10000 {
		compatible = "mediatek,dbg_apmcu_mp1";
		reg = <0x00 0xda10000 0x00 0x1000>;
	};

	dbg_apmcu_mp1@0da20000 {
		compatible = "mediatek,dbg_apmcu_mp1";
		reg = <0x00 0xda20000 0x00 0x1000>;
	};

	dbg_apmcu_mp1@0da30000 {
		compatible = "mediatek,dbg_apmcu_mp1";
		reg = <0x00 0xda30000 0x00 0x1000>;
	};

	dbg_apmcu_mp1@0da40000 {
		compatible = "mediatek,dbg_apmcu_mp1";
		reg = <0x00 0xda40000 0x00 0x1000>;
	};

	dbg_apmcu_mp1@0db10000 {
		compatible = "mediatek,dbg_apmcu_mp1";
		reg = <0x00 0xdb10000 0x00 0x1000>;
	};

	dbg_apmcu_mp1@0db20000 {
		compatible = "mediatek,dbg_apmcu_mp1";
		reg = <0x00 0xdb20000 0x00 0x1000>;
	};

	dbg_apmcu_mp1@0db30000 {
		compatible = "mediatek,dbg_apmcu_mp1";
		reg = <0x00 0xdb30000 0x00 0x1000>;
	};

	dbg_apmcu_mp1@0db40000 {
		compatible = "mediatek,dbg_apmcu_mp1";
		reg = <0x00 0xdb40000 0x00 0x1000>;
	};

	infra_dbgsystop_cpu0@0e000000 {
		compatible = "mediatek,infra_dbgsystop_cpu0";
		reg = <0x00 0xe000000 0x00 0x100000>;
	};

	infra_dbgsystop_cpu1@0e100000 {
		compatible = "mediatek,infra_dbgsystop_cpu1";
		reg = <0x00 0xe100000 0x00 0x100000>;
	};

	infra_dbgsystop_cpu2@0e200000 {
		compatible = "mediatek,infra_dbgsystop_cpu2";
		reg = <0x00 0xe200000 0x00 0x100000>;
	};

	infra_dbgsystop_cpu3@0e300000 {
		compatible = "mediatek,infra_dbgsystop_cpu3";
		reg = <0x00 0xe300000 0x00 0x100000>;
	};

	infra_dbgsystop_cpu4@0e400000 {
		compatible = "mediatek,infra_dbgsystop_cpu4";
		reg = <0x00 0xe400000 0x00 0x100000>;
	};

	infra_dbgsystop_cpu5@0e500000 {
		compatible = "mediatek,infra_dbgsystop_cpu5";
		reg = <0x00 0xe500000 0x00 0x100000>;
	};

	infra_dbgsystop_cpu6@0e600000 {
		compatible = "mediatek,infra_dbgsystop_cpu6";
		reg = <0x00 0xe600000 0x00 0x100000>;
	};

	infra_dbgsystop_cpu7@0e700000 {
		compatible = "mediatek,infra_dbgsystop_cpu7";
		reg = <0x00 0xe700000 0x00 0x100000>;
	};

	ap_dma@11000000 {
		compatible = "mediatek,ap_dma";
		reg = <0x00 0x11000000 0x00 0x1000>;
		interrupts = <0x00 0x66 0x08>;
	};

	auxadc@11001000 {
		compatible = "mediatek,mt6768-auxadc";
		reg = <0x00 0x11001000 0x00 0x1000>;
		interrupts = <0x00 0x42 0x02>;
		clocks = <0x21 0x21>;
		clock-names = "main";
		#io-channel-cells = <0x01>;
		mediatek,cali-en-bit = <0x14>;
		mediatek,cali-ge-bit = <0x0a>;
		mediatek,cali-oe-bit = <0x00>;
		mediatek,cali-efuse-index = <0x6a>;
		phandle = <0x23>;
	};

	dma-controller@11000980 {
		compatible = "mediatek,mt6577-uart-dma";
		reg = <0x00 0x11000980 0x00 0x80 0x00 0x11000a00 0x00 0x80 0x00 0x11000a80 0x00 0x80 0x00 0x11000b00 0x00 0x80>;
		interrupts = <0x00 0x66 0x08 0x00 0x67 0x08 0x00 0x68 0x08 0x00 0x72 0x08>;
		clocks = <0x21 0x26>;
		clock-names = "apdma";
		#dma-cells = <0x01>;
		dma-bits = <0x22>;
		phandle = <0x2f>;
	};

	serial@11002000 {
		compatible = "mediatek,mt6577-uart";
		reg = <0x00 0x11002000 0x00 0x1000>;
		interrupts = <0x00 0x70 0x08>;
		clocks = <0x13 0x21 0x16>;
		clock-names = "baud\0bus";
		dmas = <0x2f 0x00 0x2f 0x01>;
		dma-names = "tx\0rx";
		phandle = <0xaa>;
	};

	serial@11003000 {
		compatible = "mediatek,mt6577-uart";
		reg = <0x00 0x11003000 0x00 0x1000>;
		interrupts = <0x00 0x71 0x08>;
		clocks = <0x13 0x21 0x17>;
		clock-names = "baud\0bus";
		dmas = <0x2f 0x02 0x2f 0x03>;
		dma-names = "tx\0rx";
		phandle = <0xab>;
	};

	i2c_common {
		compatible = "mediatek,i2c_common";
		dma_support = [03];
		idvfs = [01];
		set_dt_div = [01];
		check_max_freq = [01];
		ver = [02];
		set_ltiming = [01];
		ext_time_config = [18 01];
		cnt_constraint = [01];
		control_irq_sel = [01];
		phandle = <0xac>;
	};

	pwm@11006000 {
		compatible = "mediatek,pwm";
		reg = <0x00 0x11006000 0x00 0x1000>;
		interrupts = <0x00 0x62 0x08>;
		clocks = <0x21 0x10 0x21 0x11 0x21 0x12 0x21 0x13 0x21 0x14 0x21 0x30 0x21 0x0f 0x21 0x15>;
		clock-names = "PWM1-main\0PWM2-main\0PWM3-main\0PWM4-main\0PWM5-main\0PWM6-main\0PWM-HCLK-main\0PWM-main";
	};

	i2c0@11007000 {
		compatible = "mediatek,i2c";
		id = <0x00>;
		reg = <0x00 0x11007000 0x00 0x1000 0x00 0x11000080 0x00 0x80>;
		interrupts = <0x00 0x69 0x08>;
		clocks = <0x21 0x0b 0x21 0x26>;
		clock-names = "main\0dma";
		clock-div = <0x05>;
		scl-gpio-id = <0x53>;
		sda-gpio-id = <0x52>;
		gpio_start = <0x10002a00>;
		mem_len = <0x200>;
		eh_cfg = <0x30>;
		pu_cfg = <0x70>;
		rsel_cfg = <0x90>;
		aed = <0x1a>;
		phandle = <0xad>;
	};

	i2c1@11008000 {
		compatible = "mediatek,i2c";
		id = <0x01>;
		reg = <0x00 0x11008000 0x00 0x1000 0x00 0x11000100 0x00 0x80>;
		interrupts = <0x00 0x6a 0x08>;
		clocks = <0x21 0x0b 0x21 0x26>;
		clock-names = "main\0dma";
		clock-div = <0x05>;
		scl-gpio-id = <0x54>;
		sda-gpio-id = <0x51>;
		gpio_start = <0x10002a00>;
		mem_len = <0x200>;
		eh_cfg = <0x30>;
		pu_cfg = <0x70>;
		rsel_cfg = <0x90>;
		aed = <0x1a>;
		phandle = <0xae>;
	};

	i2c2@11009000 {
		compatible = "mediatek,i2c";
		id = <0x02>;
		reg = <0x00 0x11009000 0x00 0x1000 0x00 0x11000180 0x00 0x180>;
		interrupts = <0x00 0x6b 0x08>;
		clocks = <0x21 0x0b 0x21 0x26>;
		clock-names = "main\0dma";
		clock-div = <0x05>;
		scl-gpio-id = <0x67>;
		sda-gpio-id = <0x68>;
		gpio_start = <0x10002800>;
		mem_len = <0x200>;
		eh_cfg = <0x40>;
		pu_cfg = <0xa0>;
		rsel_cfg = <0xf0>;
		aed = <0x1a>;
		ch_offset_default = <0x100>;
		ch_offset_ccu = <0x200>;
		phandle = <0xaf>;
	};

	i2c3@1100f000 {
		compatible = "mediatek,i2c";
		id = <0x03>;
		reg = <0x00 0x1100f000 0x00 0x1000 0x00 0x11000300 0x00 0x100>;
		interrupts = <0x00 0x6c 0x08>;
		clocks = <0x21 0x0b 0x21 0x26>;
		clock-names = "main\0dma";
		clock-div = <0x05>;
		scl-gpio-id = <0x32>;
		sda-gpio-id = <0x33>;
		gpio_start = <0x10002600>;
		mem_len = <0x200>;
		eh_cfg = <0x30>;
		pu_cfg = <0x60>;
		rsel_cfg = <0x90>;
		aed = <0x1a>;
		ch_offset_default = <0x100>;
		ch_offset_ccu = <0x200>;
		phandle = <0xb0>;
	};

	i2c4@11011000 {
		compatible = "mediatek,i2c";
		id = <0x04>;
		reg = <0x00 0x11011000 0x00 0x1000 0x00 0x11000400 0x00 0x180>;
		interrupts = <0x00 0x6d 0x08>;
		clocks = <0x21 0x0b 0x21 0x26>;
		clock-names = "main\0dma";
		clock-div = <0x05>;
		scl-gpio-id = <0x69>;
		sda-gpio-id = <0x6a>;
		gpio_start = <0x10002800>;
		mem_len = <0x200>;
		eh_cfg = <0x40>;
		pu_cfg = <0xa0>;
		rsel_cfg = <0xf0>;
		aed = <0x1a>;
		ch_offset_default = <0x100>;
		ch_offset_ccu = <0x200>;
		phandle = <0xb1>;
	};

	i2c5@11016000 {
		compatible = "mediatek,i2c";
		id = <0x05>;
		reg = <0x00 0x11016000 0x00 0x1000 0x00 0x11000580 0x00 0x80>;
		interrupts = <0x00 0x93 0x08>;
		clocks = <0x21 0x0b 0x21 0x26>;
		clock-names = "main\0dma";
		clock-div = <0x05>;
		scl-gpio-id = <0x30>;
		sda-gpio-id = <0x31>;
		gpio_start = <0x10002600>;
		mem_len = <0x200>;
		eh_cfg = <0x30>;
		pu_cfg = <0x60>;
		rsel_cfg = <0x90>;
		aed = <0x1a>;
		phandle = <0xb2>;

		rt-swchg@53 {
			compatible = "richtek,swchg";
			reg = <0x53>;
			status = "okay";
			rt,intr_gpio_num = <0x09>;
			rt,intr_gpio = <0x1e 0x09 0x00>;
			led_ctl_gpio = <0x1e 0xa5 0x00>;
			hvdcp20_dp_gpio = <0x1e 0x28 0x00>;

			rt9471 {
				chg_name = "primary_chg";
				chg_alias_name = "rt9471_chg";
				rm-slave-addr = [53];
				rm-name = "rt9471";
				interrupt-names = "wdt\0chg_mivr\0vac_ov\0otg_fault\0chg_rdy\0chg_done\0aicc_done\0pe_done\0chg_tout\0ieoc\0rechg\0chg_batov";
				vac_ovp = <0xd59f80>;
				mivr = <0x432380>;
				aicr = <0xf4240>;
				cv = <0x432380>;
				ichg = <0x16e360>;
				ieoc = <0x30d40>;
				safe_tmr = <0x0a>;
				wdt = <0x28>;
				mivr_track = <0x00>;
				en_safe_tmr;
				en_te;
				en_qon_rst;
			};
		};
	};

	i2c6@1100d000 {
		compatible = "mediatek,i2c";
		id = <0x06>;
		reg = <0x00 0x1100d000 0x00 0x1000 0x00 0x11000600 0x00 0x80>;
		interrupts = <0x00 0x94 0x08>;
		clocks = <0x21 0x0b 0x21 0x26>;
		clock-names = "main\0dma";
		clock-div = <0x05>;
		scl-gpio-id = <0x59>;
		sda-gpio-id = <0x5a>;
		gpio_start = <0x10002000>;
		mem_len = <0x200>;
		eh_cfg = <0x30>;
		pu_cfg = <0x60>;
		rsel_cfg = <0x90>;
		aed = <0x1a>;
		phandle = <0xb3>;
	};

	i2c7@11004000 {
		compatible = "mediatek,i2c";
		id = <0x07>;
		reg = <0x00 0x11004000 0x00 0x1000 0x00 0x11000680 0x00 0x180>;
		interrupts = <0x00 0x6e 0x08>;
		clocks = <0x21 0x0b 0x21 0x26>;
		clock-names = "main\0dma";
		clock-div = <0x05>;
		scl-gpio-id = <0xaf>;
		sda-gpio-id = <0xb0>;
		gpio_start = <0x10002600>;
		mem_len = <0x200>;
		eh_cfg = <0x30>;
		pu_cfg = <0x60>;
		rsel_cfg = <0x90>;
		aed = <0x1a>;
		phandle = <0xb4>;
	};

	i2c8@11005000 {
		compatible = "mediatek,i2c";
		id = <0x08>;
		reg = <0x00 0x11005000 0x00 0x1000 0x00 0x11000800 0x00 0x180>;
		interrupts = <0x00 0x6f 0x08>;
		clocks = <0x21 0x0b 0x21 0x26>;
		clock-names = "main\0dma";
		clock-div = <0x05>;
		aed = <0x1a>;
		phandle = <0xb5>;
	};

	spi0@1100a000 {
		compatible = "mediatek,mt6765-spi";
		mediatek,pad-select = <0x00>;
		reg = <0x00 0x1100a000 0x00 0x1000>;
		interrupts = <0x00 0x8a 0x08>;
		clocks = <0x12 0x0b 0x12 0x5b 0x21 0x1b>;
		clock-names = "parent-clk\0sel-clk\0spi-clk";
		phandle = <0xb6>;
	};

	eem_fsm@1100b000 {
		compatible = "mediatek,eem_fsm";
		reg = <0x00 0x1100b000 0x00 0x1000>;
		interrupts = <0x00 0x8e 0x08>;
		eem-status = <0x01>;
		eem-initmon-little = <0x0f>;
		eem-initmon-big = <0x0f>;
		eem-initmon-cci = <0x0f>;
		eem-initmon-gpu = <0x0f>;
		eem-clamp-little = <0x00>;
		eem-clamp-big = <0x00>;
		eem-clamp-cci = <0x00>;
		eem-clamp-gpu = <0x00>;
		eem-offset-little = <0xff>;
		eem-offset-big = <0xff>;
		eem-offset-cci = <0xff>;
		eem-offset-gpu = <0xff>;
		phandle = <0xb7>;
	};

	therm_ctrl@1100b000 {
		compatible = "mediatek,therm_ctrl";
		reg = <0x00 0x1100b000 0x00 0x1000>;
		interrupts = <0x00 0x63 0x08>;
		clocks = <0x21 0x0a>;
		clock-names = "therm-main";
	};

	thermal-sensor1 {
		compatible = "mediatek,mtboard-thermistor1";
		io-channels = <0x23 0x00>;
		io-channel-names = "thermistor-ch0";
		phandle = <0xb8>;
	};

	thermal-sensor2 {
		compatible = "mediatek,mtboard-thermistor2";
		io-channels = <0x23 0x01>;
		io-channel-names = "thermistor-ch1";
		phandle = <0xb9>;
	};

	drcc {
		compatible = "mediatek,drcc";
		state = <0xff>;
		drcc0_Vref = <0xff>;
		drcc1_Vref = <0xff>;
		drcc2_Vref = <0xff>;
		drcc3_Vref = <0xff>;
		drcc4_Vref = <0xff>;
		drcc5_Vref = <0xff>;
		drcc6_Vref = <0xff>;
		drcc7_Vref = <0xff>;
		drcc0_Hwgatepct = <0xff>;
		drcc1_Hwgatepct = <0xff>;
		drcc2_Hwgatepct = <0xff>;
		drcc3_Hwgatepct = <0xff>;
		drcc4_Hwgatepct = <0xff>;
		drcc5_Hwgatepct = <0xff>;
		drcc6_Hwgatepct = <0xff>;
		drcc7_Hwgatepct = <0xff>;
		drcc0_Code = <0xff>;
		drcc1_Code = <0xff>;
		drcc2_Code = <0xff>;
		drcc3_Code = <0xff>;
		drcc4_Code = <0xff>;
		drcc5_Code = <0xff>;
		drcc6_Code = <0xff>;
		drcc7_Code = <0xff>;
		phandle = <0xba>;
	};

	btif@1100c000 {
		compatible = "mediatek,btif";
		reg = <0x00 0x1100c000 0x00 0x1000 0x00 0x11000b80 0x00 0x80 0x00 0x11000c00 0x00 0x80>;
		interrupts = <0x00 0x85 0x08 0x00 0x73 0x08 0x00 0x8d 0x08>;
		clocks = <0x21 0x1a 0x21 0x26>;
		clock-names = "btifc\0apdmac";
	};

	consys@18002000 {
		compatible = "mediatek,mt6768-consys";
		#address-cells = <0x02>;
		#size-cells = <0x02>;
		reg = <0x00 0x18002000 0x00 0x1000 0x00 0x10007000 0x00 0x100 0x00 0x10001000 0x00 0x1000 0x00 0x10006000 0x00 0x1000 0x00 0x18007000 0x00 0x1000 0x00 0x180b1000 0x00 0x1000 0x00 0x180a3000 0x00 0x1000 0x00 0x180a5000 0x00 0x800 0x00 0x180c1000 0x00 0x1000 0x00 0x18004000 0x00 0x1000>;
		interrupts = <0x00 0x11c 0x08 0x00 0x4e 0x08 0x00 0x11f 0x01>;
		clocks = <0x22 0x01>;
		clock-names = "conn";
		wifi_ant_swap_gpio = <0x1e 0x6c 0x00>;
		phandle = <0xbb>;
	};

	disp_pwm@1100e000 {
		compatible = "mediatek,disp_pwm";
		reg = <0x00 0x1100e000 0x00 0x1000>;
	};

	spi1@11010000 {
		compatible = "mediatek,mt6765-spi";
		mediatek,pad-select = <0x00>;
		reg = <0x00 0x11010000 0x00 0x1000>;
		interrupts = <0x00 0x8b 0x08>;
		clocks = <0x12 0x0b 0x12 0x5b 0x21 0x34>;
		clock-names = "parent-clk\0sel-clk\0spi-clk";
		phandle = <0xbc>;
	};

	spi2@11012000 {
		compatible = "mediatek,mt6765-spi";
		mediatek,pad-select = <0x00>;
		reg = <0x00 0x11012000 0x00 0x1000>;
		interrupts = <0x00 0x91 0x08>;
		clocks = <0x12 0x0b 0x12 0x5b 0x21 0x37>;
		clock-names = "parent-clk\0sel-clk\0spi-clk";
		phandle = <0xbd>;
	};

	spi3@11013000 {
		compatible = "mediatek,mt6765-spi";
		mediatek,pad-select = <0x00>;
		reg = <0x00 0x11013000 0x00 0x1000>;
		interrupts = <0x00 0x92 0x08>;
		clocks = <0x12 0x0b 0x12 0x5b 0x21 0x38>;
		clock-names = "parent-clk\0sel-clk\0spi-clk";
		phandle = <0xbe>;
	};

	spi4@11014000 {
		compatible = "mediatek,mt6765-spi";
		mediatek,pad-select = <0x00>;
		reg = <0x00 0x11014000 0x00 0x1000>;
		interrupts = <0x00 0x74 0x08>;
		clocks = <0x12 0x0b 0x12 0x5b 0x21 0x41>;
		clock-names = "parent-clk\0sel-clk\0spi-clk";
		phandle = <0xbf>;
	};

	spi5@11015000 {
		compatible = "mediatek,mt6765-spi";
		mediatek,pad-select = <0x00>;
		reg = <0x00 0x11015000 0x00 0x1000>;
		interrupts = <0x00 0x75 0x08>;
		clocks = <0x12 0x0b 0x12 0x5b 0x21 0x42>;
		clock-names = "parent-clk\0sel-clk\0spi-clk";
		phandle = <0xc0>;
	};

	imp_iic@11017000 {
		compatible = "mediatek,imp_iic";
		reg = <0x00 0x11017000 0x00 0x1000>;
	};

	nfi@11018000 {
		compatible = "mediatek,nfi";
		reg = <0x00 0x11018000 0x00 0x1000>;
	};

	nfiecc@11019000 {
		compatible = "mediatek,nfiecc";
		reg = <0x00 0x11019000 0x00 0x1000>;
	};

	usb0@11200000 {
		compatible = "mediatek,mt6768-usb20";
		reg = <0x00 0x11200000 0x00 0x10000 0x00 0x11cc0000 0x00 0x10000>;
		interrupts = <0x00 0x61 0x08>;
		mode = <0x02>;
		multipoint = <0x01>;
		num_eps = <0x10>;
		clocks = <0x21 0x08 0x12 0x66 0x12 0x20>;
		clock-names = "usb0\0usb0_clk_top_sel\0usb0_clk_univpll3_d4";
	};

	msdc@11230000 {
		compatible = "mediatek,msdc";
		reg = <0x00 0x11230000 0x00 0x10000>;
		interrupts = <0x00 0x64 0x08>;
		index = [00];
		clk_src = [01];
		bus-width = <0x08>;
		max-frequency = <0xbebc200>;
		cap-mmc-highspeed;
		mmc-ddr-1_8v;
		mmc-hs200-1_8v;
		mmc-hs400-1_8v;
		no-sd;
		no-sdio;
		non-removable;
		pinctl = <0x30>;
		pinctl_hs400 = <0x31>;
		pinctl_hs200 = <0x32>;
		register_setting = <0x33>;
		host_function = [00];
		bootable;
		status = "okay";
		vmmc-supply = <0x34>;
		clocks = <0x21 0x4c 0x21 0x1c 0x21 0x44>;
		clock-names = "msdc0-clock\0msdc0-hclock\0msdc0-aes-clock";
		phandle = <0xc1>;
	};

	msdc@11240000 {
		compatible = "mediatek,msdc";
		reg = <0x00 0x11240000 0x00 0x10000>;
		interrupts = <0x00 0x65 0x08>;
		index = [01];
		clk_src = [02];
		bus-width = <0x04>;
		max-frequency = <0xbebc200>;
		cap-sd-highspeed;
		sd-uhs-sdr12;
		sd-uhs-sdr25;
		sd-uhs-sdr50;
		sd-uhs-sdr104;
		sd-uhs-ddr50;
		no-mmc;
		no-sdio;
		pinctl = <0x35>;
		pinctl_sdr104 = <0x36>;
		pinctl_sdr50 = <0x37>;
		pinctl_ddr50 = <0x38>;
		register_setting = <0x39>;
		host_function = [01];
		cd_level = [01];
		cd-gpios = <0x1e 0x04 0x00>;
		status = "okay";
		vmmc-supply = <0x3a>;
		vqmmc-supply = <0x3b>;
		clocks = <0x21 0x4d 0x21 0x1d>;
		clock-names = "msdc1-clock\0msdc1-hclock";
		phandle = <0xc2>;
	};

	msdc0_top@11cd0000 {
		compatible = "mediatek,msdc0_top";
		reg = <0x00 0x11cd0000 0x00 0x1000>;
	};

	msdc1_top@11c90000 {
		compatible = "mediatek,msdc1_top";
		reg = <0x00 0x11c90000 0x00 0x1000>;
	};

	usb1p_sif@11210000 {
		compatible = "mediatek,usb1p_sif";
		reg = <0x00 0x11210000 0x00 0x10000>;
	};

	audio@11220000 {
		compatible = "mediatek,audio\0syscon";
		reg = <0x00 0x11220000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0x3d>;
	};

	mt6768-afe-pcm@11220000 {
		compatible = "mediatek,mt6768-sound";
		reg = <0x00 0x11220000 0x00 0x1000>;
		interrupts = <0x00 0xa9 0x08>;
		topckgen = <0x12>;
		apmixed = <0x3c>;
		clocks = <0x3d 0x00 0x3d 0x05 0x3d 0x06 0x3d 0x04 0x3d 0x01 0x3d 0x02 0x3d 0x03 0x3d 0x07 0x21 0x2b 0x21 0x33 0x12 0x5f 0x12 0x60 0x12 0x03 0x12 0x61 0x12 0x29 0x12 0x62 0x12 0x2c 0x12 0x82 0x12 0x83 0x12 0x84 0x12 0x85 0x12 0x70 0x12 0x71 0x12 0x72 0x12 0x73 0x3c 0x08 0x13>;
		clock-names = "aud_afe_clk\0aud_dac_clk\0aud_dac_predis_clk\0aud_adc_clk\0aud_apll22m_clk\0aud_apll24m_clk\0aud_apll1_tuner_clk\0aud_tml_clk\0aud_infra_axi_clk\0aud_infra_26m_clk\0top_mux_audio\0top_mux_audio_int\0top_sys_pll1_d4\0top_mux_aud_1\0top_apll1_ck\0top_mux_aud_eng1\0top_apll1_d8\0top_i2s0_m_sel\0top_i2s1_m_sel\0top_i2s2_m_sel\0top_i2s3_m_sel\0top_apll12_div0\0top_apll12_div1\0top_apll12_div2\0top_apll12_div3\0apmixed_apll1\0top_clk26m_clk";
		pinctrl-names = "aud_clk_mosi_off\0aud_clk_mosi_on\0aud_clk_miso_off\0aud_clk_miso_on\0aud_dat_mosi_off\0aud_dat_mosi_on\0aud_dat_miso_off\0aud_dat_miso_on\0aud_gpio_i2s0_off\0aud_gpio_i2s0_on\0aud_gpio_i2s1_off\0aud_gpio_i2s1_on\0aud_gpio_i2s2_off\0aud_gpio_i2s2_on\0aud_gpio_i2s3_off\0aud_gpio_i2s3_on\0vow_dat_miso_off\0vow_dat_miso_on\0vow_clk_miso_off\0vow_clk_miso_on";
		pinctrl-0 = <0x3e>;
		pinctrl-1 = <0x3f>;
		pinctrl-2 = <0x40>;
		pinctrl-3 = <0x41>;
		pinctrl-4 = <0x42>;
		pinctrl-5 = <0x43>;
		pinctrl-6 = <0x44>;
		pinctrl-7 = <0x45>;
		pinctrl-8 = <0x46>;
		pinctrl-9 = <0x47>;
		pinctrl-10 = <0x48>;
		pinctrl-11 = <0x49>;
		pinctrl-12 = <0x4a>;
		pinctrl-13 = <0x4b>;
		pinctrl-14 = <0x4c>;
		pinctrl-15 = <0x4d>;
		pinctrl-16 = <0x4e>;
		pinctrl-17 = <0x4f>;
		pinctrl-18 = <0x50>;
		pinctrl-19 = <0x51>;
		phandle = <0x53>;
	};

	mt6358_snd {
		compatible = "mediatek,mt6358-sound";
		mediatek,pwrap-regmap = <0x20>;
		phandle = <0x52>;
	};

	sound {
		compatible = "mediatek,mt6768-mt6358-sound";
		mediatek,audio-codec = <0x52>;
		mediatek,platform = <0x53>;
		mtk_spk_i2s_out = <0x03>;
		mtk_spk_i2s_in = <0x00>;
		phandle = <0xc3>;
	};

	snd_scp_spk {
		compatible = "mediatek,snd_scp_spk";
		phandle = <0xc4>;
	};

	audio_sram@11221000 {
		compatible = "mediatek,audio_sram";
		reg = <0x00 0x11221000 0x00 0x9000>;
		prefer_mode = <0x01>;
		mode_size = <0x6c00 0x9000>;
		block_size = <0x1000>;
	};

	mtk-btcvsd-snd@18050000 {
		compatible = "mediatek,mtk-btcvsd-snd";
		reg = <0x00 0x18050000 0x00 0x1000 0x00 0x18080000 0x00 0x10000>;
		interrupts = <0x00 0x11b 0x08>;
		mediatek,infracfg = <0x21>;
		mediatek,offset = <0xf00 0x800 0x140 0x144 0x148>;
	};

	mt_soc_playback_offload {
		compatible = "mediatek,mt_soc_offload_common";
	};

	mipi_rx_ana_csi0a@11c10000 {
		compatible = "mediatek,mipi_rx_ana_csi0a\0syscon";
		reg = <0x00 0x11c10000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0x5d>;
	};

	mipi_rx_ana_csi0b@11c11000 {
		compatible = "mediatek,mipi_rx_ana_csi0b\0syscon";
		reg = <0x00 0x11c11000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0x5e>;
	};

	mipi_rx_ana_csi1a@11c12000 {
		compatible = "mediatek,mipi_rx_ana_csi1a\0syscon";
		reg = <0x00 0x11c12000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0x5f>;
	};

	mipi_rx_ana_csi1b@11c13000 {
		compatible = "mediatek,mipi_rx_ana_csi1b\0syscon";
		reg = <0x00 0x11c13000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0x60>;
	};

	mipi_rx_ana_csi2a@11c14000 {
		compatible = "mediatek,mipi_rx_ana_csi2a\0syscon";
		reg = <0x00 0x11c14000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0x61>;
	};

	mipi_rx_ana_csi2b@11c15000 {
		compatible = "mediatek,mipi_rx_ana_csi2b\0syscon";
		reg = <0x00 0x11c15000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0x62>;
	};

	mipi_tx0@11c80000 {
		compatible = "mediatek,mipi_tx0";
		reg = <0x00 0x11c80000 0x00 0x10000>;
	};

	efusec@11ce0000 {
		compatible = "mediatek,efusec";
		reg = <0x00 0x11ce0000 0x00 0x10000>;
	};

	mfg_cfg@13000000 {
		compatible = "mediatek,mfgcfg\0syscon";
		reg = <0x00 0x13000000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0x54>;
	};

	mali@13040000 {
		compatible = "mediatek,mali\0arm,mali-midgard\0arm,mali-bifrost";
		reg = <0x00 0x13040000 0x00 0x4000>;
		interrupts = <0x00 0x112 0x08 0x00 0x113 0x08 0x00 0x114 0x08 0x00 0x115 0x08 0x00 0x116 0x08>;
		interrupt-names = "GPU\0MMU\0JOB\0EVENT\0PWR";
	};

	gpufreq {
		compatible = "mediatek,mt6768-gpufreq";
		clocks = <0x12 0x54 0x12 0x26 0x12 0x06 0x54 0x00 0x22 0x09 0x22 0x04 0x22 0x07 0x22 0x08>;
		clock-names = "clk_mux\0clk_main_parent\0clk_sub_parent\0subsys_mfg_cg\0mtcmos_mfg_async\0mtcmos_mfg\0mtcmos_mfg_core0\0mtcmos_mfg_core1";
	};

	mmsys_config@14000000 {
		compatible = "mediatek,mmsys_config\0syscon";
		reg = <0x00 0x14000000 0x00 0x1000>;
		interrupts = <0x00 0xf0 0x08>;
		#clock-cells = <0x01>;
		clocks = <0x24 0x17 0x24 0x1c 0x24 0x1d>;
		clock-names = "CAM_MDP\0IMG_DL_RELAY\0IMG_DL_ASYNC_TOP";
		phandle = <0x24>;
	};

	disp_mutex0@14001000 {
		compatible = "mediatek,disp_mutex0";
		reg = <0x00 0x14001000 0x00 0x1000>;
		interrupts = <0x00 0xdf 0x08>;
		phandle = <0x2d>;
	};

	smi_common@14002000 {
		compatible = "mediatek,smi_common";
		reg = <0x00 0x14002000 0x00 0x1000>;
		mediatek,smi-id = <0x05>;
		clocks = <0x22 0x03 0x24 0x15 0x24 0x16 0x24 0x13>;
		clock-names = "scp-dis\0mm-comm0\0mm-comm1\0mm-common";
		mmsys_config = <0x24>;
	};

	mmdvfs_pmqos {
		compatible = "mediatek,mmdvfs_pmqos";
		mm_step0 = <0x1c9 0x01 0x00 0x03>;
		mm_step1 = <0x138 0x01 0x00 0x04>;
		mm_step2 = <0xe4 0x01 0x00 0x05>;
		venc_step0 = <0x1c9 0x01 0x01 0x03>;
		venc_step1 = <0x1a0 0x01 0x01 0x06>;
		venc_step2 = <0x138 0x01 0x01 0x04>;
		cam_step0 = <0x222 0x01 0x02 0x07>;
		cam_step1 = <0x138 0x01 0x02 0x04>;
		cam_step2 = <0xe4 0x01 0x02 0x05>;
		vopp_steps = <0x00 0x01 0x03>;
		disp_freq = "mm_step0\0mm_step1\0mm_step2";
		mdp_freq = "mm_step0\0mm_step1\0mm_step2";
		cam_freq = "cam_step0\0cam_step1\0cam_step2";
		img_freq = "mm_step0\0mm_step1\0mm_step2";
		vdec_freq = "mm_step0\0mm_step1\0mm_step2";
		venc_freq = "venc_step0\0venc_step1\0venc_step2";
		clocks = <0x12 0x52 0x12 0x6e 0x12 0x6f 0x12 0x21 0x12 0x17 0x12 0x22 0x12 0x19 0x12 0x01>;
		clock-names = "mmdvfs_clk_mm_sel_ck\0mmdvfs_clk_venc_sel_ck\0mmdvfs_clk_cam_sel_ck\0mmdvfs_clk_mmpll_ck\0mmdvfs_clk_univpll1_d2_ck\0mmdvfs_clk_mmpll_d2_ck\0mmdvfs_clk_univpll_d3_ck\0mmdvfs_clk_syspll_d2_ck";
	};

	smi_larb0@14003000 {
		compatible = "mediatek,smi_larb0\0mediatek,smi_larb";
		reg = <0x00 0x14003000 0x00 0x1000>;
		mediatek,smi-id = <0x00>;
		clocks = <0x22 0x03 0x24 0x14>;
		clock-names = "scp-dis\0mm-larb0";
		phandle = <0x55>;
	};

	mdp_rdma0@14004000 {
		compatible = "mediatek,mdp_rdma0";
		reg = <0x00 0x14004000 0x00 0x1000>;
		interrupts = <0x00 0xe0 0x08>;
		clocks = <0x24 0x00>;
		clock-names = "MDP_RDMA0";
		phandle = <0x25>;
	};

	mdp_ccorr0@14005000 {
		compatible = "mediatek,mdp_ccorr0";
		reg = <0x00 0x14005000 0x00 0x1000>;
		interrupts = <0x00 0xef 0x08>;
		clocks = <0x24 0x01>;
		clock-names = "MDP_CCORR";
		phandle = <0x2c>;
	};

	mdp_rsz0@14006000 {
		compatible = "mediatek,mdp_rsz0";
		reg = <0x00 0x14006000 0x00 0x1000>;
		interrupts = <0x00 0xe1 0x08>;
		clocks = <0x24 0x02>;
		clock-names = "MDP_RSZ0";
		phandle = <0x26>;
	};

	mdp_rsz1@14007000 {
		compatible = "mediatek,mdp_rsz1";
		reg = <0x00 0x14007000 0x00 0x1000>;
		interrupts = <0x00 0xe2 0x08>;
		clocks = <0x24 0x03>;
		clock-names = "MDP_RSZ1";
		phandle = <0x27>;
	};

	mdp_wdma0@14008000 {
		compatible = "mediatek,mdp_wdma0";
		reg = <0x00 0x14008000 0x00 0x1000>;
		interrupts = <0x00 0xe5 0x08>;
		clocks = <0x24 0x06>;
		clock-names = "MDP_WDMA";
		phandle = <0x28>;
	};

	mdp_wrot0@14009000 {
		compatible = "mediatek,mdp_wrot0";
		reg = <0x00 0x14009000 0x00 0x1000>;
		interrupts = <0x00 0xe4 0x08>;
		clocks = <0x24 0x05>;
		clock-names = "MDP_WROT0";
		phandle = <0x29>;
	};

	mdp_tdshp0@1400a000 {
		compatible = "mediatek,mdp_tdshp0";
		reg = <0x00 0x1400a000 0x00 0x1000>;
		clocks = <0x24 0x04>;
		clock-names = "MDP_TDSHP";
		phandle = <0x2a>;
	};

	disp_ovl0@1400b000 {
		compatible = "mediatek,disp_ovl0";
		reg = <0x00 0x1400b000 0x00 0x1000>;
		interrupts = <0x00 0xe6 0x08>;
	};

	disp_rdma0@1400d000 {
		compatible = "mediatek,disp_rdma0";
		reg = <0x00 0x1400d000 0x00 0x1000>;
		interrupts = <0x00 0xe7 0x08>;
	};

	disp_wdma0@1400e000 {
		compatible = "mediatek,disp_wdma0";
		reg = <0x00 0x1400e000 0x00 0x1000>;
		interrupts = <0x00 0xe8 0x08>;
	};

	disp_color0@1400f000 {
		compatible = "mediatek,disp_color0";
		reg = <0x00 0x1400f000 0x00 0x1000>;
		interrupts = <0x00 0xe9 0x08>;
		clocks = <0x24 0x0c>;
		clock-names = "MDP_COLOR";
		phandle = <0x2b>;
	};

	disp_ccorr0@14010000 {
		compatible = "mediatek,disp_ccorr0";
		reg = <0x00 0x14010000 0x00 0x1000>;
		interrupts = <0x00 0xea 0x08>;
	};

	disp_aal0@14011000 {
		compatible = "mediatek,disp_aal0";
		reg = <0x00 0x14011000 0x00 0x1000>;
		interrupts = <0x00 0xeb 0x08>;
	};

	disp_gamma0@14012000 {
		compatible = "mediatek,disp_gamma0";
		reg = <0x00 0x14012000 0x00 0x1000>;
		interrupts = <0x00 0xec 0x08>;
	};

	disp_dither0@14013000 {
		compatible = "mediatek,disp_dither0";
		reg = <0x00 0x14013000 0x00 0x1000>;
		interrupts = <0x00 0xed 0x08>;
	};

	dsi0@14014000 {
		compatible = "mediatek,dsi0";
		reg = <0x00 0x14014000 0x00 0x1000>;
		interrupts = <0x00 0xee 0x08>;
	};

	disp_ovl0_2l@1400c000 {
		compatible = "mediatek,disp_ovl0_2l";
		reg = <0x00 0x1400c000 0x00 0x1000>;
		interrupts = <0x00 0xf2 0x08>;
	};

	disp_rsz0@14015000 {
		compatible = "mediatek,disp_rsz0";
		reg = <0x00 0x14015000 0x00 0x1000>;
		interrupts = <0x00 0x125 0x08>;
	};

	mtkfb@0 {
		compatible = "mediatek,mtkfb";
		phandle = <0xc5>;
	};

	dispsys {
		compatible = "mediatek,dispsys";
		mediatek,larb = <0x55>;
		clocks = <0x22 0x03 0x24 0x13 0x24 0x14 0x24 0x15 0x24 0x16 0x24 0x07 0x24 0x08 0x24 0x0a 0x24 0x0b 0x24 0x0c 0x24 0x0d 0x24 0x0e 0x24 0x0f 0x24 0x10 0x24 0x11 0x24 0x1e 0x24 0x1c 0x24 0x1f 0x24 0x09 0x3c 0x15 0x12 0x63 0x21 0x31 0x13 0x12 0x1b 0x12 0x2e 0x12 0x30>;
		clock-names = "MMSYS_MTCMOS\0MMSYS_SMI_COMMON\0MMSYS_SMI_LARB0\0MMSYS_GALS_COMM0\0MMSYS_GALS_COMM1\0MMSYS_DISP_OVL0\0MMSYS_DISP_OVL0_2L\0MMSYS_DISP_RDMA0\0MMSYS_DISP_WDMA0\0MMSYS_DISP_COLOR0\0MMSYS_DISP_CCORR0\0MMSYS_DISP_AAL0\0MMSYS_DISP_GAMMA0\0MMSYS_DISP_DITHER0\0MMSYS_DSI0_MM_CK\0MMSYS_DSI0_IF_CK\0MMSYS_IMG_DL_RELAY\0MMSYS_26M\0MMSYS_DISP_RSZ0\0APMIXED_MIPI_26M\0TOP_MUX_DISP_PWM\0DISP_PWM\0TOP_26M\0TOP_UNIVPLL2_D4\0TOP_ULPOSC1_D2\0TOP_ULPOSC1_D8";
	};

	dsi_te {
		compatible = "mediatek, dsi_te-eint";
		status = "disabled";
		phandle = <0xc6>;
	};

	mm_mutex@14016000 {
		compatible = "mediatek,mm_mutex";
		reg = <0x00 0x14016000 0x00 0x1000>;
	};

	imgsys@15020000 {
		compatible = "mediatek,imgsys\0syscon";
		reg = <0x00 0x15020000 0x00 0x1000>;
		#clock-cells = <0x01>;
		clocks = <0x22 0x03 0x22 0x05 0x22 0x0a 0x56 0x01 0x57 0x02 0x57 0x03 0x57 0x04 0x57 0x05 0x57 0x06 0x57 0x07>;
		clock-names = "ISP_SCP_SYS_DIS\0ISP_SCP_SYS_ISP\0ISP_SCP_SYS_CAM\0ISP_CLK_IMG_DIP\0ISP_CLK_CAM\0ISP_CLK_CAMTG\0ISP_CLK_CAM_SENINF\0ISP_CLK_CAMSV0\0ISP_CLK_CAMSV1\0ISP_CLK_CAMSV2";
		phandle = <0x56>;
	};

	dip1@15022000 {
		compatible = "mediatek,dip1";
		reg = <0x00 0x15022000 0x00 0x3000>;
		interrupts = <0x00 0x10e 0x08>;
	};

	fdvt@1502b000 {
		compatible = "mediatek,fdvt";
		reg = <0x00 0x1502b000 0x00 0x1000>;
		interrupts = <0x00 0x111 0x08>;
		clocks = <0x56 0x02>;
		clock-names = "FD_CLK_IMG_FDVT";
	};

	dpe@15028000 {
		compatible = "mediatek,dpe";
		reg = <0x00 0x15028000 0x00 0x1000>;
		interrupts = <0x00 0x10f 0x08>;
		clocks = <0x56 0x03>;
		clock-names = "DPE_CG_IMG_DPE";
	};

	smi_larb2@15021000 {
		compatible = "mediatek,smi_larb2\0mediatek,smi_larb";
		reg = <0x00 0x15021000 0x00 0x1000>;
		mediatek,smi-id = <0x02>;
		clocks = <0x22 0x05 0x24 0x18 0x56 0x00>;
		clock-names = "scp-isp\0mm-img\0img-larb2";
		phandle = <0xc7>;
	};

	vcu@16000000 {
		compatible = "mediatek-vcu";
		mediatek,vcuid = <0x00>;
		mediatek,vcuname = "vcu";
		reg = <0x00 0x16000000 0x00 0x40000 0x00 0x17020000 0x00 0x10000 0x00 0x19002000 0x00 0x1000>;
		mediatek,mailbox-gce = <0x2e>;
		mboxes = <0x2e 0x01 0x00 0x01 0x2e 0x05 0x00 0x01>;
		gce-event-names = "venc_eof\0venc_cmdq_pause_done\0venc_mb_done\0venc_128B_cnt_done";
		gce-events = <0x2e 0x121 0x2e 0x122 0x2e 0x124 0x2e 0x125>;
		phandle = <0x59>;
	};

	vdec_gcon@16000000 {
		compatible = "mediatek,vdec_gcon\0syscon";
		reg = <0x00 0x16000000 0x00 0x1000 0x00 0x16020000 0x00 0x400 0x00 0x16025000 0x00 0x1000>;
		mediatek,larb = <0x58>;
		interrupts = <0x00 0xf6 0x08>;
		mediatek,vcu = <0x59>;
		clocks = <0x22 0x03 0x22 0x0c 0x5a 0x00>;
		clock-names = "MT_SCP_SYS_DIS\0MT_SCP_SYS_VDE\0MT_CG_VDEC";
		#clock-cells = <0x01>;
		phandle = <0x5a>;
	};

	smi_larb1@16010000 {
		compatible = "mediatek,smi_larb1\0mediatek,smi_larb";
		reg = <0x00 0x16010000 0x00 0x1000>;
		interrupts = <0x00 0xf7 0x08>;
		mediatek,smi-id = <0x01>;
		clocks = <0x22 0x0c 0x24 0x1b 0x5a 0x03>;
		clock-names = "scp-vdec\0mm-vdec\0vdec-larb1";
		phandle = <0x58>;
	};

	vdec@16020000 {
		compatible = "mediatek,vdec";
		reg = <0x00 0x16020000 0x00 0x10000>;
		interrupts = <0x00 0xf6 0x08>;
	};

	reserve@16030000 {
		compatible = "mediatek,reserve";
		reg = <0x00 0x16030000 0x00 0x10000>;
	};

	vdec_mbist_ctrl@16001000 {
		compatible = "mediatek,vdec_mbist_ctrl";
		reg = <0x00 0x16001000 0x00 0x1000>;
	};

	venc_gcon@17000000 {
		compatible = "mediatek,venc_gcon\0syscon";
		reg = <0x00 0x17000000 0x00 0x1000 0x00 0x17020000 0x00 0x1000>;
		mediatek,larb = <0x5b>;
		interrupts = <0x00 0xf3 0x08>;
		mediatek,vcu = <0x59>;
		clocks = <0x22 0x03 0x22 0x0b 0x5c 0x01>;
		clock-names = "MT_SCP_SYS_DIS\0MT_SCP_SYS_VEN\0MT_CG_VENC";
		#clock-cells = <0x01>;
		phandle = <0x5c>;
	};

	smi_larb4@17010000 {
		compatible = "mediatek,smi_larb4\0mediatek,smi_larb";
		reg = <0x00 0x17010000 0x00 0x1000>;
		mediatek,smi-id = <0x04>;
		clocks = <0x22 0x0b 0x24 0x1a 0x5c 0x01 0x5c 0x02>;
		clock-names = "scp-venc\0mm-venc\0venc-venc\0venc-jpgenc";
		phandle = <0x5b>;
	};

	venc@17020000 {
		compatible = "mediatek,venc";
		reg = <0x00 0x17020000 0x00 0x10000>;
		interrupts = <0x00 0xf3 0x08>;
	};

	venc_jpg@17030000 {
		compatible = "mediatek,venc_jpg";
		reg = <0x00 0x17030000 0x00 0x10000>;
		interrupts = <0x00 0xf5 0x08>;
		clocks = <0x5c 0x02>;
		clock-names = "MT_CG_VENC_JPGENC";
	};

	mbist@17040000 {
		compatible = "mediatek,mbist";
		reg = <0x00 0x17040000 0x00 0x10000>;
	};

	mbist@17050000 {
		compatible = "mediatek,mbist";
		reg = <0x00 0x17050000 0x00 0x10000>;
	};

	mbist@17060000 {
		compatible = "mediatek,mbist";
		reg = <0x00 0x17060000 0x00 0x10000>;
	};

	mbist@17070000 {
		compatible = "mediatek,mbist";
		reg = <0x00 0x17070000 0x00 0x10000>;
	};

	wifi@18000000 {
		compatible = "mediatek,wifi";
		reg = <0x00 0x18000000 0x00 0x100000>;
		interrupts = <0x00 0x11d 0x08>;
	};

	camsys@1a000000 {
		compatible = "mediatek,camsys\0syscon";
		reg = <0x00 0x1a000000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0x57>;
	};

	smi_larb3@1a002000 {
		compatible = "mediatek,smi_larb3\0mediatek,smi_larb";
		reg = <0x00 0x1a002000 0x00 0x1000>;
		mediatek,smi-id = <0x03>;
		clocks = <0x22 0x0a 0x24 0x19 0x57 0x00>;
		clock-names = "scp-cam\0mm-cam\0cam-larb3";
		phandle = <0xc8>;
	};

	cam1@1a003000 {
		compatible = "mediatek,cam1";
		reg = <0x00 0x1a003000 0x00 0x1000>;
		interrupts = <0x00 0xfa 0x08>;
	};

	cam2@1a004000 {
		compatible = "mediatek,cam2";
		reg = <0x00 0x1a004000 0x00 0x1000>;
		interrupts = <0x00 0xfb 0x08>;
	};

	cam3@1a005000 {
		compatible = "mediatek,cam3";
		reg = <0x00 0x1a005000 0x00 0x1000>;
		interrupts = <0x00 0xfc 0x08>;
	};

	cam_set@1a00b000 {
		compatible = "mediatek,cam_set";
		reg = <0x00 0x1a00b000 0x00 0x1000>;
	};

	cama_set@1a00c000 {
		compatible = "mediatek,cama_set";
		reg = <0x00 0x1a00c000 0x00 0x1000>;
	};

	camb_set@1a00d000 {
		compatible = "mediatek,camb_set";
		reg = <0x00 0x1a00d000 0x00 0x1000>;
	};

	cam_inner@1a013000 {
		compatible = "mediatek,cam_inner";
		reg = <0x00 0x1a013000 0x00 0x1000>;
	};

	cama_inner@1a014000 {
		compatible = "mediatek,cama_inner";
		reg = <0x00 0x1a014000 0x00 0x1000>;
	};

	camb_inner@1a015000 {
		compatible = "mediatek,camb_inner";
		reg = <0x00 0x1a015000 0x00 0x1000>;
	};

	cam_clear@1a01b000 {
		compatible = "mediatek,cam_clear";
		reg = <0x00 0x1a01b000 0x00 0x1000>;
	};

	cama_clear@1a01c000 {
		compatible = "mediatek,cama_clear";
		reg = <0x00 0x1a01c000 0x00 0x1000>;
	};

	camb_clear@1a01d000 {
		compatible = "mediatek,camb_clear";
		reg = <0x00 0x1a01d000 0x00 0x1000>;
	};

	cama_ext@1a024000 {
		compatible = "mediatek,cama_ext";
		reg = <0x00 0x1a024000 0x00 0x1000>;
	};

	camb_ext@1a025000 {
		compatible = "mediatek,camb_ext";
		reg = <0x00 0x1a025000 0x00 0x1000>;
	};

	seninf1@1a040000 {
		compatible = "mediatek,seninf1";
		reg = <0x00 0x1a040000 0x00 0x1000>;
	};

	seninf2@1a041000 {
		compatible = "mediatek,seninf2";
		reg = <0x00 0x1a041000 0x00 0x1000>;
	};

	seninf3@1a042000 {
		compatible = "mediatek,seninf3";
		reg = <0x00 0x1a042000 0x00 0x1000>;
	};

	seninf4@1a043000 {
		compatible = "mediatek,seninf4";
		reg = <0x00 0x1a043000 0x00 0x1000>;
	};

	kd_camera_hw1@1a040000 {
		compatible = "mediatek,camera_hw";
		reg = <0x00 0x1a040000 0x00 0x1000>;
		clocks = <0x12 0x56 0x12 0x57 0x12 0x58 0x12 0x59 0x12 0x14 0x12 0x13 0x12 0x1d 0x12 0x11 0x12 0x1c 0x12 0x12 0x13 0x57 0x04 0x3c 0x0e 0x3c 0x12 0x5d 0x00 0x5e 0x00 0x5f 0x00 0x60 0x00 0x61 0x00 0x62 0x00 0x12 0x6d 0x12 0x1a 0x22 0x0a>;
		clock-names = "CLK_TOP_CAMTG_SEL\0CLK_TOP_CAMTG1_SEL\0CLK_TOP_CAMTG2_SEL\0CLK_TOP_CAMTG3_SEL\0CLK_MCLK_6M\0CLK_MCLK_12M\0CLK_MCLK_13M\0CLK_MCLK_48M\0CLK_MCLK_52M\0CLK_MCLK_24M\0CLK_MCLK_26M\0CLK_CAM_SENINF_CG\0CLK_MIPI_C0_26M_CG\0CLK_MIPI_C1_26M_CG\0CLK_MIPI_ANA_0A_CG\0CLK_MIPI_ANA_0B_CG\0CLK_MIPI_ANA_1A_CG\0CLK_MIPI_ANA_1B_CG\0CLK_MIPI_ANA_2A_CG\0CLK_MIPI_ANA_2B_CG\0CLK_TOP_CAMTM_SEL_CG\0CLK_TOP_CAMTM_208_CG\0CLK_SCP_SYS_CAM";
		phandle = <0xc9>;
	};

	flashlight_core {
		compatible = "mediatek,flashlight_core";
		phandle = <0xca>;
	};

	flashlights_mt6370 {
		compatible = "mediatek,flashlights_mt6370";
		decouple = <0x00>;
		phandle = <0xcb>;

		channel@1 {
			type = <0x00>;
			ct = <0x00>;
			part = <0x00>;
		};

		channel@2 {
			type = <0x00>;
			ct = <0x01>;
			part = <0x00>;
		};
	};

	flashlights_ocp81375 {
		compatible = "mediatek,flashlights_ocp81375";
		phandle = <0xcc>;
	};

	camsv1@1a050000 {
		compatible = "mediatek,camsv1";
		reg = <0x00 0x1a050000 0x00 0x1000>;
		interrupts = <0x00 0x102 0x08>;
	};

	camsv2@1a051000 {
		compatible = "mediatek,camsv2";
		reg = <0x00 0x1a051000 0x00 0x1000>;
		interrupts = <0x00 0x103 0x08>;
	};

	camsv3@1a052000 {
		compatible = "mediatek,camsv3";
		reg = <0x00 0x1a052000 0x00 0x1000>;
		interrupts = <0x00 0x100 0x08>;
	};

	camsv4@1a053000 {
		compatible = "mediatek,camsv4";
		reg = <0x00 0x1a053000 0x00 0x1000>;
		interrupts = <0x00 0x101 0x08>;
	};

	ccu@1a0b1000 {
		compatible = "mediatek,ccu";
		reg = <0x00 0x1a0b1000 0x00 0x10000>;
		interrupts = <0x00 0x105 0x08>;
		clocks = <0x57 0x08 0x22 0x0a>;
		clock-names = "CCU_CLK_CAM_CCU\0CAM_PWR";
	};

	atf_logger {
		compatible = "mediatek,atf_logger";
		interrupts = <0x00 0x128 0x01>;
	};

	amms_control {
		compatible = "mediatek,amms";
		interrupts = <0x00 0x131 0x01>;
	};

	odm {
		compatible = "simple-bus";
		phandle = <0xcd>;
	};

	memory-ssmr-features {
		compatible = "mediatek,memory-ssmr-features";
		svp-size = <0x00 0x10000000>;
		iris-recognition-size = <0x00 0x10000000>;
		2d_fr-size = <0x00 0x8000000>;
		tui-size = <0x00 0x4000000>;
		wfd-size = <0x00 0x4000000>;
		prot-sharedmem-size = <0x00 0x8000000>;
		ta-elf-size = <0x00 0x1000000>;
		ta-stack-heap-size = <0x00 0x6000000>;
		sdsp-tee-sharedmem-size = <0x00 0x1000000>;
		sdsp-firmware-size = <0x00 0x1000000>;
		phandle = <0xce>;
	};

	radio_md_cfg {
		compatible = "mediatek,radio_md_cfg";
		phandle = <0xcf>;
	};

	btscharger {
		compatible = "tran,ts_btscharger";
		io-channels = <0x23 0x04>;
		io-channel-names = "ts_btscharger";
		phandle = <0xd0>;
	};

	otg_iddig {
		compatible = "mediatek,usb_iddig_bi_eint";
		phandle = <0xd1>;
	};

	tran_battery {
		compatible = "tran,chg_fun";
		enable_pcb_tml;
		pcb_temp_step_one = <0x9470>;
		pcb_cur_step_one = <0x1f4>;
		pcb_temp_step_two = <0xabe0>;
		pcb_cur_step_two = <0x1f4>;
		pcb_min_chg_cur = <0xf4240>;
		enable_tchg_tml;
		tchg_temp_step_one = <0xd2f0>;
		tchg_cur_step_one = <0x1f4>;
		tchg_temp_step_two = <0xdac0>;
		tchg_cur_step_two = <0x12c>;
		tchg_min_chg_cur = <0xf4240>;
		jeita_below_t0_chg_cur = <0x00>;
		jeita_t0_to_t1_chg_cur = <0xf4240>;
		jeita_t2_to_t3_chg_cur = <0x2191c0>;
		jeita_t3_to_t4_chg_cur = <0x1e8480>;
		jeita_above_t4_chg_cur = <0x00>;
		jeita_below_t0_input_cur = <0x16e360>;
		jeita_t0_to_t1_input_cur = <0x16e360>;
		jeita_t2_to_t3_input_cur = <0x2191c0>;
		jeita_t3_to_t4_input_cur = <0x1e8480>;
		jeita_above_t4_input_cur = <0xf4240>;
		phandle = <0xd2>;
	};

	mt_charger {
		compatible = "mediatek,mt-charger";
		phandle = <0xd3>;
	};

	lk_charger {
		compatible = "mediatek,lk_charger";
		enable_anime;
		enable_pe_plus;
		enable_pd20_reset;
		power_path_support;
		max_charger_voltage = <0x632ea0>;
		fast_charge_voltage = <0x2dc6c0>;
		usb_charger_current = <0x7a120>;
		ac_charger_current = <0x16e360>;
		ac_charger_input_current = <0x16e360>;
		non_std_ac_charger_current = <0x7a120>;
		charging_host_charger_current = <0x16e360>;
		ta_ac_charger_current = <0x2dc6c0>;
		pd_charger_current = <0x7a120>;
		temp_t4_threshold = <0x32>;
		temp_t3_threshold = <0x2d>;
		temp_t1_threshold = <0x00>;
		phandle = <0xd4>;
	};

	charger {
		compatible = "mediatek,charger";
		algorithm_name = "SwitchCharging";
		enable_sw_jeita;
		enable_pe_plus;
		enable_pe_2;
		enable_hvdcp20;
		enable_18w_flash;
		power_path_support;
		enable_ir_comp;
		r_bat_comp = <0x28>;
		v_comp_max = <0x186a0>;
		disable_pd_dual;
		battery_cv = <0x432380>;
		max_charger_voltage = <0x632ea0>;
		min_charger_voltage = <0x4630c0>;
		min_charger_voltage_1 = <0x432380>;
		min_charger_voltage_2 = <0x401640>;
		max_dmivr_charger_current = <0x155cc0>;
		usb_charger_current_suspend = <0x00>;
		usb_charger_current_unconfigured = <0x11170>;
		usb_charger_current_configured = <0x7a120>;
		usb_charger_current = <0x7a120>;
		ac_charger_current = <0x2191c0>;
		ac_charger_input_current = <0x1e8480>;
		non_std_ac_charger_current = <0x124f80>;
		charging_host_charger_current = <0x16e360>;
		apple_1_0a_charger_current = <0x9eb10>;
		apple_2_1a_charger_current = <0xc3500>;
		ta_ac_charger_current = <0x2dc6c0>;
		jeita_temp_above_t4_cv = <0x3e8fa0>;
		jeita_temp_t3_to_t4_cv = <0x3e8fa0>;
		jeita_temp_t2_to_t3_cv = <0x432380>;
		jeita_temp_t1_to_t2_cv = <0x432380>;
		jeita_temp_t0_to_t1_cv = <0x432380>;
		jeita_temp_below_t0_cv = <0x432380>;
		temp_t4_thres = <0x37>;
		temp_t4_thres_minus_x_degree = <0x33>;
		temp_t3_thres = <0x2d>;
		temp_t3_thres_minus_x_degree = <0x2c>;
		temp_t2_thres = <0x0f>;
		temp_t2_thres_plus_x_degree = <0x10>;
		temp_t1_thres = <0x01>;
		temp_t1_thres_plus_x_degree = <0x01>;
		temp_t0_thres = <0x01>;
		temp_t0_thres_plus_x_degree = <0x01>;
		temp_neg_10_thres = <0x02>;
		enable_min_charge_temp;
		min_charge_temp = <0x00>;
		min_charge_temp_plus_x_degree = <0x01>;
		max_charge_temp = <0x35>;
		max_charge_temp_minus_x_degree = <0x34>;
		ta_9v_support;
		pe_ichg_level_threshold = <0xf4240>;
		ta_ac_12v_input_current = <0x30d400>;
		ta_ac_9v_input_current = <0x1e8480>;
		ta_ac_7v_input_current = <0x1e8480>;
		pe20_ichg_level_threshold = <0xf4240>;
		ta_start_battery_soc = <0x00>;
		ta_stop_battery_soc = <0x5a>;
		hvdcp20_ichg_level_threshold = <0xf4240>;
		high_temp_to_leave_pe40 = <0x2e>;
		high_temp_to_enter_pe40 = <0x27>;
		low_temp_to_leave_pe40 = <0x0a>;
		low_temp_to_enter_pe40 = <0x10>;
		pe40_single_charger_input_current = <0x2dc6c0>;
		pe40_single_charger_current = <0x2dc6c0>;
		pe40_dual_charger_input_current = <0x2dc6c0>;
		pe40_dual_charger_chg1_current = <0x1e8480>;
		pe40_dual_charger_chg2_current = <0x1e8480>;
		pe40_stop_battery_soc = <0x50>;
		pe40_r_cable_1a_lower = <0x206>;
		pe40_r_cable_2a_lower = <0x17f>;
		pe40_r_cable_3a_lower = <0xf5>;
		chg1_ta_ac_charger_current = <0x16e360>;
		chg2_ta_ac_charger_current = <0x16e360>;
		slave_mivr_diff = <0x186a0>;
		dual_polling_ieoc = <0x6ddd0>;
		cable_imp_threshold = <0x2bb>;
		vbat_cable_imp_threshold = <0x3b8260>;
		bif_threshold1 = <0x40d990>;
		bif_threshold2 = <0x419ce0>;
		bif_cv_under_threshold2 = <0x43e6d0>;
		pd_vbus_low_bound = <0x4c4b40>;
		pd_vbus_upper_bound = <0x4c4b40>;
		pd_ichg_level_threshold = <0xf4240>;
		pd_stop_battery_soc = <0x50>;
		ibus_err = <0x0e>;
		vsys_watt = <0x4c4b40>;
		phandle = <0xd5>;
	};

	irtx_pwm {
		compatible = "mediatek,irtx-pwm";
		pwm_ch = <0x00>;
		pwm_data_invert = <0x00>;
		phandle = <0xd6>;
	};

	pmic_clock_buffer_ctrl {
		compatible = "mediatek,pmic_clock_buffer";
		mediatek,clkbuf-quantity = <0x07>;
		mediatek,clkbuf-config = <0x02 0x01 0x01 0x02 0x00 0x00 0x00>;
		mediatek,clkbuf-driving-current = <0x01 0x01 0x01 0x01 0x01 0x01 0x01>;
		phandle = <0xd7>;
	};

	touch {
		compatible = "mediatek,touch";
		phandle = <0xd8>;
	};

	nfc {
		compatible = "mediatek,nfc-gpio-v2";
		gpio-rst = <0x9f>;
		gpio-rst-std = <0x1e 0x9f 0x00>;
		gpio-irq = <0x09>;
		gpio-irq-std = <0x1e 0x09 0x00>;
		phandle = <0xd9>;
	};

	irq_nfc {
		compatible = "mediatek,irq_nfc-eint";
		phandle = <0xda>;
	};

	smart_pa {
		phandle = <0xdb>;
	};

	gpio {
		compatible = "mediatek,gpio_usage_mapping";
		phandle = <0xdc>;
	};

	md1_sim1_hot_plug_eint {
		phandle = <0xdd>;
	};

	md1_sim2_hot_plug_eint {
		phandle = <0xde>;
	};

	mt6370_pmu_dts {
		interrupt-controller;
		#interrupt-cells = <0x01>;
		mt6370,intr_gpio_num = <0x03>;
		mt6370,intr_gpio = <0x1e 0x03 0x00>;
		phandle = <0xdf>;

		core {
			compatible = "mediatek,mt6370_pmu_core";
			interrupt-names = "otp\0vdda_ovp\0vdda_uv";
			i2cstmr_rst_tmr = <0x00>;
			mrstb_en;
			mrstb_tmr = <0x03>;
			int_wdt = <0x00>;
			int_deg = <0x00>;
		};

		charger {
			compatible = "mediatek,mt6370_pmu_charger";
			interrupt-names = "chg_mivr\0chg_aiclmeasi\0attachi\0ovpctrl_uvp_d_evt\0chg_wdtmri\0chg_vbusov\0chg_tmri\0chg_treg\0dcdti";
			charger_name = "primary_chg";
			load_switch_name = "primary_load_switch";
			ichg = <0x1e8480>;
			aicr = <0x7a120>;
			mivr = <0x432380>;
			cv = <0x426030>;
			ieoc = <0x249f0>;
			safety_timer = <0x0c>;
			dc_wdt = <0x3d0900>;
			ircmp_resistor = <0x61a8>;
			ircmp_vclamp = <0x7d00>;
			enable_te;
			enable_wdt;
			lbp_hys_sel = <0x01>;
			lbp_dt = <0x01>;
			disable_vlgc;
			fast_unknown_ta_dect;
			post_aicl;
		};

		mt6370_pmu_fled1 {
			compatible = "mediatek,mt6370_pmu_fled1";
			interrupt-names = "fled_lvf\0fled2_short\0fled1_short";
			fled_enable = <0x01>;
			torch_cur = <0x493e0>;
			strobe_cur = <0x124f80>;
			strobe_timeout = <0x960>;
		};

		mt6370_pmu_fled2 {
			compatible = "mediatek,mt6370_pmu_fled2";
			fled_enable = <0x01>;
			torch_cur = <0x30d40>;
			strobe_cur = <0xf4240>;
			strobe_timeout = <0x4b0>;
		};

		ldo {
			compatible = "mediatek,mt6370_pmu_ldo";
			interrupt-names = "ldo_oc";
			ldo_oms = <0x01>;
			ldo_vrc_lt = <0x01>;

			mt6370_ldo {
				regulator-name = "irtx_ldo";
				regulator-min-microvolt = <0x186a00>;
				regulator-max-microvolt = <0x3d0900>;
			};
		};

		rgbled {
			compatible = "mediatek,mt6370_pmu_rgbled";
			interrupt-names = "isink4_short\0isink3_short\0isink2_short\0isink1_short\0isink4_open\0isink3_open\0isink2_open\0isink1_open";
			mt,led_name = "mt6370_pmu_led1\0mt6370_pmu_led2\0mt6370_pmu_led3\0mt6370_pmu_led4";
			mt,led_default_trigger = "cc_mode\0cc_mode\0cc_mode\0none";
		};

		bled {
			compatible = "mediatek,mt6370_pmu_bled";
			interrupt-names = "bled_ocp";
			mt,bled_name = "mt6370_pmu_bled";
			mt,chan_en = <0x0f>;
			mt,map_linear;
			mt,bl_ovp_level = <0x03>;
			mt,bl_ocp_level = <0x02>;
			mt,use_pwm;
			mt,pwm_fsample = <0x02>;
			mt,pwm_deglitch = <0x01>;
			mt,pwm_hys_en = <0x01>;
			mt,pwm_hys = <0x00>;
			mt,pwm_avg_cycle = <0x00>;
			mt,bled_ramptime = <0x03>;
			mt,bled_flash_ramp = <0x01>;
			mt,max_bled_brightness = <0x200>;
			mt,bled_curr_scale = <0x00>;
			mt,pwm_lpf_coef = <0x00>;
		};

		dsv {
			compatible = "mediatek,mt6370_pmu_dsv";
			interrupt-names = "dsv_vneg_ocp\0dsv_vpos_ocp\0dsv_bst_ocp\0dsv_vneg_scp\0dsv_vpos_scp";
			db_ext_en = <0x00>;
			db_periodic_fix = <0x00>;
			db_single_pin = <0x00>;
			db_freq_pm = <0x00>;
			db_periodic_mode = <0x00>;
			db_startup = <0x00>;
			db_vneg_20ms = <0x01>;
			db_vneg_disc = <0x00>;
			db_vpos_20ms = <0x01>;
			db_vpos_disc = <0x01>;
			db_delay = <0x03>;
			db_vbst = <0x1644>;
			db_vpos_slew = <0x01>;
			db_vneg_slew = <0x01>;

			mt6370_dsvp {
				regulator-name = "dsv_pos";
				regulator-min-microvolt = <0x3d0900>;
				regulator-max-microvolt = <0x5b8d80>;
			};

			mt6370_dsvn {
				regulator-name = "dsv_neg";
				regulator-min-microvolt = <0x3d0900>;
				regulator-max-microvolt = <0x5b8d80>;
			};
		};
	};

	type_c_port0 {
		tcpc-dual,supported_modes = <0x00>;
		mt-tcpc,name = "type_c_port0";
		mt-tcpc,role_def = <0x04>;
		mt-tcpc,rp_level = <0x00>;
		mt-tcpc,vconn_supply = <0x01>;
		mt-tcpc,notifier_supply_num = <0x03>;
		mt6370pd,intr_gpio = <0x1e 0x18 0x00>;
		mt6370pd,intr_gpio_num = <0x18>;
		phandle = <0xe0>;

		pd-data {
			pd,vid = <0x29cf>;
			pd,pid = <0x5081>;
			pd,source-cap-ext = <0x171129cf 0x00 0x102 0x00 0x00 0x2000000>;
			pd,mfrs = "RichtekTCPC";
			pd,charging_policy = <0x21>;
			pd,source-pdo-size = <0x01>;
			pd,source-pdo-data = <0x19032>;
			pd,sink-pdo-size = <0x02>;
			pd,sink-pdo-data = <0x190c8 0xc0761e3c>;
			pd,id-vdo-size = <0x03>;
			pd,id-vdo-data = <0xd10029cf 0x00 0x10000>;
			bat,nr = <0x01>;
			pd,country_nr = <0x00>;

			bat-info0 {
				bat,vid = <0x29cf>;
				bat,pid = <0x1711>;
				bat,mfrs = "bat1";
				bat,design_cap = <0xbb8>;
			};
		};

		dpm_caps {
			local_dr_power;
			local_dr_data;
			local_usb_comm;
			local_no_suspend;
			local_vconn_supply;
			attemp_enter_dp_mode;
			attemp_discover_cable;
			attemp_discover_id;
			pr_check = <0x00>;
			pr_check_gp_source;
			dr_check = <0x00>;
		};
	};

	__symbols__ {
		chosen = "/chosen";
		cpu0 = "/cpus/cpu@000";
		cpu1 = "/cpus/cpu@001";
		cpu2 = "/cpus/cpu@002";
		cpu3 = "/cpus/cpu@003";
		cpu4 = "/cpus/cpu@100";
		cpu5 = "/cpus/cpu@101";
		cpu6 = "/cpus/cpu@102";
		cpu7 = "/cpus/cpu@103";
		doe_dvfs_cl0 = "/cpus/cpu-map/cluster0/doe";
		doe_dvfs_cl1 = "/cpus/cpu-map/cluster1/doe";
		STANDBY = "/cpus/idle-states/standby";
		MCDI_CPU = "/cpus/idle-states/mcdi-cpu";
		MCDI_CLUSTER = "/cpus/idle-states/mcdi-cluster";
		idledram = "/cpus/idle-states/idledram";
		idlesyspll = "/cpus/idle-states/idlesyspll";
		idlebus26m = "/cpus/idle-states/idlebus26m";
		SUSPEND = "/cpus/idle-states/suspend";
		reserved_memory = "/reserved-memory";
		cpu_dbgapb = "/cpu_dbgapb@0e010000";
		gic = "/interrupt-controller";
		sysirq = "/intpol-controller@0";
		timer = "/timer";
		infracfg_ao = "/infracfg_ao@10001000";
		scpsys = "/scpsys@10001000";
		mcdi = "/mcdi@0010fc00";
		topckgen = "/topckgen@10000000";
		io_cfg_lt = "/io_cfg_lt@10002000";
		io_cfg_lm = "/io_cfg_lm@10002200";
		io_cfg_lb = "/io_cfg_lb@10002400";
		io_cfg_bl = "/io_cfg_bl@10002600";
		io_cfg_rm = "/io_cfg_rm@10002800";
		io_cfg_rb = "/io_cfg_rb@10002a00";
		io_cfg_rt = "/io_cfg_rt@10002c00";
		io_cfg_tl = "/io_cfg_tl@10002e00";
		pericfg = "/pericfg@10003000";
		gpio = "/gpio@10005000";
		pio = "/pinctrl";
		aud_clk_mosi_off = "/pinctrl/aud_clk_mosi_off";
		aud_clk_mosi_on = "/pinctrl/aud_clk_mosi_on";
		aud_clk_miso_off = "/pinctrl/aud_clk_miso_off";
		aud_clk_miso_on = "/pinctrl/aud_clk_miso_on";
		aud_dat_mosi_off = "/pinctrl/aud_dat_mosi_off";
		aud_dat_mosi_on = "/pinctrl/aud_dat_mosi_on";
		aud_dat_miso_off = "/pinctrl/aud_dat_miso_off";
		aud_dat_miso_on = "/pinctrl/aud_dat_miso_on";
		aud_gpio_i2s0_off = "/pinctrl/aud_gpio_i2s0_off";
		aud_gpio_i2s0_on = "/pinctrl/aud_gpio_i2s0_on";
		aud_gpio_i2s1_off = "/pinctrl/aud_gpio_i2s1_off";
		aud_gpio_i2s1_on = "/pinctrl/aud_gpio_i2s1_on";
		aud_gpio_i2s2_off = "/pinctrl/aud_gpio_i2s2_off";
		aud_gpio_i2s2_on = "/pinctrl/aud_gpio_i2s2_on";
		aud_gpio_i2s3_off = "/pinctrl/aud_gpio_i2s3_off";
		aud_gpio_i2s3_on = "/pinctrl/aud_gpio_i2s3_on";
		vow_dat_miso_off = "/pinctrl/vow_dat_miso_off";
		vow_dat_miso_on = "/pinctrl/vow_dat_miso_on";
		vow_clk_miso_off = "/pinctrl/vow_clk_miso_off";
		vow_clk_miso_on = "/pinctrl/vow_clk_miso_on";
		msdc0_pins_default = "/pinctrl/msdc0@default";
		msdc0_pins_hs400 = "/pinctrl/msdc0@hs400";
		msdc0_pins_hs200 = "/pinctrl/msdc0@hs200";
		msdc0_register_setting_default = "/pinctrl/msdc0@register_default";
		msdc1_pins_default = "/pinctrl/msdc1@default";
		msdc1_pins_sdr104 = "/pinctrl/msdc1@sdr104";
		msdc1_pins_sdr50 = "/pinctrl/msdc1@sdr50";
		msdc1_pins_ddr50 = "/pinctrl/msdc1@ddr50";
		msdc1_register_setting_default = "/pinctrl/msdc1@register_default";
		sleep = "/sleep@10006000";
		toprgu = "/toprgu@10007000";
		clk26m = "/clocks/clk26m";
		clk32k = "/clocks/clk32k";
		dcm = "/dcm";
		eint = "/apirq@1000b000";
		apmixed = "/apmixed@1000c000";
		pwrap = "/pwrap@1000d000";
		main_pmic = "/pwrap@1000d000/mt6358-pmic";
		pmic = "/pwrap@1000d000/mt6358-pmic/mt-pmic";
		pmic_auxadc = "/pwrap@1000d000/mt6358-pmic/mt635x-auxadc";
		mt6358regulator = "/pwrap@1000d000/mt6358-pmic/mt6358regulator";
		mt_pmic_vdram1_buck_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/buck_vdram1";
		mt_pmic_vcore_buck_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/buck_vcore";
		mt_pmic_vpa_buck_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/buck_vpa";
		mt_pmic_vproc11_buck_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/buck_vproc11";
		mt_pmic_vproc12_buck_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/buck_vproc12";
		mt_pmic_vgpu_buck_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/buck_vgpu";
		mt_pmic_vs2_buck_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/buck_vs2";
		mt_pmic_vmodem_buck_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/buck_vmodem";
		mt_pmic_vs1_buck_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/buck_vs1";
		mt_pmic_vdram2_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vdram2";
		mt_pmic_vsim1_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vsim1";
		mt_pmic_vibr_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vibr";
		mt_pmic_vrf12_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vrf12";
		mt_pmic_vio18_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vio18";
		mt_pmic_vusb_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vusb";
		mt_pmic_vcamio_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vcamio";
		mt_pmic_vcamd_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vcamd";
		mt_pmic_vcn18_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vcn18";
		mt_pmic_vfe28_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vfe28";
		mt_pmic_vsram_proc11_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vsram_proc11";
		mt_pmic_vcn28_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vcn28";
		mt_pmic_vsram_others_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vsram_others";
		mt_pmic_vsram_gpu_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vsram_gpu";
		mt_pmic_vxo22_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vxo22";
		mt_pmic_vefuse_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vefuse";
		mt_pmic_vaux18_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vaux18";
		mt_pmic_vmch_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vmch";
		mt_pmic_vbif28_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vbif28";
		mt_pmic_vsram_proc12_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vsram_proc12";
		mt_pmic_vcama1_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vcama1";
		mt_pmic_vemc_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vemc";
		mt_pmic_vio28_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vio28";
		mt_pmic_va12_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_va12";
		mt_pmic_vrf18_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vrf18";
		mt_pmic_vcn33_bt_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vcn33_bt";
		mt_pmic_vcn33_wifi_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vcn33_wifi";
		mt_pmic_vcama2_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vcama2";
		mt_pmic_vmc_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vmc";
		mt_pmic_vldo28_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vldo28";
		mt_pmic_vaud28_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vaud28";
		mt_pmic_vsim2_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vsim2";
		mt_pmic_va09_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_va09";
		mt6358_rtc = "/pwrap@1000d000/mt6358-pmic/mt6358_rtc";
		mt6358_misc = "/pwrap@1000d000/mt6358-pmic/mt6358_misc";
		pwraph = "/pwraphal@";
		keypad = "/kp@10010000";
		mrdump_ext_rst = "/mrdump_ext_rst";
		dvfsrc = "/dvfsrc@10012000";
		mcucfg = "/mcucfg@0c530000";
		hwrng = "/hwrng";
		mdcldma = "/mdcldma@10014000";
		md_auxadc = "/md_auxadc";
		dvfsp = "/dvfsp@00110800";
		mt_cpufreq = "/mt_cpufreq";
		gce = "/gce@10238000";
		gce_mbox = "/gce_mbox@10238000";
		goodix_fp = "/fingerprint";
		accdet = "/accdet";
		bat_gm30 = "/battery";
		dfd_cache = "/dfd_cache";
		auxadc = "/auxadc@11001000";
		apdma = "/dma-controller@11000980";
		apuart0 = "/serial@11002000";
		apuart1 = "/serial@11003000";
		i2c_common = "/i2c_common";
		i2c0 = "/i2c0@11007000";
		i2c1 = "/i2c1@11008000";
		i2c2 = "/i2c2@11009000";
		i2c3 = "/i2c3@1100f000";
		i2c4 = "/i2c4@11011000";
		i2c5 = "/i2c5@11016000";
		i2c6 = "/i2c6@1100d000";
		i2c7 = "/i2c7@11004000";
		i2c8 = "/i2c8@11005000";
		spi0 = "/spi0@1100a000";
		eem_fsm = "/eem_fsm@1100b000";
		tboard_thermistor1 = "/thermal-sensor1";
		tboard_thermistor2 = "/thermal-sensor2";
		drcc = "/drcc";
		consys = "/consys@18002000";
		spi1 = "/spi1@11010000";
		spi2 = "/spi2@11012000";
		spi3 = "/spi3@11013000";
		spi4 = "/spi4@11014000";
		spi5 = "/spi5@11015000";
		msdc0 = "/msdc@11230000";
		msdc1 = "/msdc@11240000";
		audio = "/audio@11220000";
		afe = "/mt6768-afe-pcm@11220000";
		mt6358_snd = "/mt6358_snd";
		sound = "/sound";
		snd_scp_spk = "/snd_scp_spk";
		mipi_rx_ana_csi0a = "/mipi_rx_ana_csi0a@11c10000";
		mipi_rx_ana_csi0b = "/mipi_rx_ana_csi0b@11c11000";
		mipi_rx_ana_csi1a = "/mipi_rx_ana_csi1a@11c12000";
		mipi_rx_ana_csi1b = "/mipi_rx_ana_csi1b@11c13000";
		mipi_rx_ana_csi2a = "/mipi_rx_ana_csi2a@11c14000";
		mipi_rx_ana_csi2b = "/mipi_rx_ana_csi2b@11c15000";
		mfg_cfg = "/mfg_cfg@13000000";
		mmsys_config = "/mmsys_config@14000000";
		disp_mutex0 = "/disp_mutex0@14001000";
		smi_larb0 = "/smi_larb0@14003000";
		mdp_rdma0 = "/mdp_rdma0@14004000";
		mdp_ccorr = "/mdp_ccorr0@14005000";
		mdp_rsz0 = "/mdp_rsz0@14006000";
		mdp_rsz1 = "/mdp_rsz1@14007000";
		mdp_wdma0 = "/mdp_wdma0@14008000";
		mdp_wrot0 = "/mdp_wrot0@14009000";
		mdp_tdshp0 = "/mdp_tdshp0@1400a000";
		disp_color0 = "/disp_color0@1400f000";
		mtkfb = "/mtkfb@0";
		dsi_te = "/dsi_te";
		imgsys = "/imgsys@15020000";
		smi_larb2 = "/smi_larb2@15021000";
		vcu = "/vcu@16000000";
		vdec_gcon = "/vdec_gcon@16000000";
		smi_larb1 = "/smi_larb1@16010000";
		venc_gcon = "/venc_gcon@17000000";
		smi_larb4 = "/smi_larb4@17010000";
		camsys = "/camsys@1a000000";
		smi_larb3 = "/smi_larb3@1a002000";
		kd_camera_hw1 = "/kd_camera_hw1@1a040000";
		flashlight_core = "/flashlight_core";
		flashlights_mt6370 = "/flashlights_mt6370";
		flashlights_ocp81375 = "/flashlights_ocp81375";
		odm = "/odm";
		memory_ssmr_features = "/memory-ssmr-features";
		radio_md_cfg = "/radio_md_cfg";
		ts_btscharger = "/btscharger";
		otg_iddig = "/otg_iddig";
		tran_battery = "/tran_battery";
		mt_charger = "/mt_charger";
		lk_charger = "/lk_charger";
		charger = "/charger";
		irtx_pwm = "/irtx_pwm";
		pmic_clock_buffer_ctrl = "/pmic_clock_buffer_ctrl";
		touch = "/touch";
		nfc = "/nfc";
		irq_nfc = "/irq_nfc";
		smart_pa = "/smart_pa";
		gpio_usage_mapping = "/gpio";
		md1_sim1_hot_plug_eint = "/md1_sim1_hot_plug_eint";
		md1_sim2_hot_plug_eint = "/md1_sim2_hot_plug_eint";
		mt6370_pmu = "/mt6370_pmu_dts";
		mt6370_typec = "/type_c_port0";
	};
};
