Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 6e84f6d45fb044c88a9aec5325131f2c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot filter_tb_behav xil_defaultlib.filter_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <matlab_IIR> not found while processing module instance <u_matlab_IIR> [C:/Users/Ian/Desktop/OIST/MATLAB/Filters/hdlsrc/filter_tb.v:7378]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
