/*
 * radio.c
 *
 * (c) 2014 George Louthan
 * 3-clause BSD license; see license.md.
 */

#include "radio.h"
#include "leds.h"

#include <stdint.h>
#include <driverlib/MSP430FR5xx_6xx/driverlib.h>
#include <string.h>
#include "qc13.h"

#define SPICLK 8000000

uint8_t returnValue = 0;

// The register-reading machine:
volatile uint8_t rfm_reg_tx_index = 0;
volatile uint8_t rfm_reg_rx_index = 0;
volatile uint8_t rfm_single_msg = 0;

volatile uint8_t rfm_reg_ifgs = 0;
volatile uint8_t rfm_reg_state = RFM_REG_IDLE;

// The protocol machine:
volatile uint8_t rfm_proto_state = 0;

qcxipayload in_payload, out_payload;

// temp buffer:
uint8_t in_bytes[sizeof(in_payload)];

#define RESET_PORT	GPIO_PORT_P3
#define RESET_PIN	GPIO_PIN2

#define DIO_PORT	GPIO_PORT_P3
#define DIO_PIN		GPIO_PIN1

void delay(unsigned int ms) {
	while (ms--)
		__delay_cycles(4000);
}


void init_radio() {

	// SPI for radio is done in Grace.

	GPIO_setOutputHighOnPin(RESET_PORT, RESET_PIN);
	delay(1);
	GPIO_setOutputLowOnPin(RESET_PORT, RESET_PIN);
	delay(10);

	//Enable Receive interrupt:
	EUSCI_B_SPI_clearInterrupt(EUSCI_B0_BASE, EUSCI_B_SPI_RECEIVE_INTERRUPT);
	EUSCI_B_SPI_enableInterrupt(EUSCI_B0_BASE, EUSCI_B_SPI_RECEIVE_INTERRUPT);
	EUSCI_B_SPI_clearInterrupt(EUSCI_B0_BASE, EUSCI_B_SPI_TRANSMIT_INTERRUPT);
	EUSCI_B_SPI_enableInterrupt(EUSCI_B0_BASE, EUSCI_B_SPI_TRANSMIT_INTERRUPT);

	rfm_reg_state = RFM_REG_IDLE;
	mode_sync(RFM_MODE_SB);

	// init radio to recommended "defaults" (seriously, wtf are they
	//  calling them defaults for if they're not set BY DEFAULT?????
	//  Sheesh.), per datasheet:
	write_single_register(0x18, 0b00001000); // Low-noise amplifier
	write_single_register(0x19, 0b01010101); // Bandwidth control "default"
//	write_single_register(0x1a, 0b10001011); // Auto Frequency Correction BW
	write_single_register(0x1a, 0x8b); // Auto Frequency Correction BW "default"
	write_single_register(0x26, 0x07); // Disable ClkOut
	write_single_register(0x29, 210); // RSSI Threshold

	// Other configuration:

	write_single_register(0x3c, sizeof(qcxipayload));

	/// Output configuration:
	write_single_register(0x11, 0b10011010); // Output power
//	write_single_register(0x12, 0b00001111); // PA0 ramp time

	write_single_register(0x25, 0b00000000); // GPIO map to default

	// Setup addresses and length:
	write_single_register(0x37, 0b00110100); // Packet configuration (see DS)
	write_single_register(0x38, sizeof(qcxipayload)); // PayloadLength
//	write_single_register(0x39, my_conf.badge_id); // NodeAddress // TODO
	write_single_register(0x3A, RFM_BROADCAST); // BroadcastAddress

	write_single_register(0x3c, 0x8f); // TxStartCondition - FifoNotEmpty

	for (uint8_t sync_addr=0x2f; sync_addr<=0x36; sync_addr++) {
		write_single_register(sync_addr, "QCXI"[sync_addr%4]);
	}

	// Now that we're done with this setup business, we can enable the
	// DIO interrupts. We have to wait until now because otherwise if
	// the is radio activity during setup it will enter our protocol
	// state machine way too early, which can cause the system to hang
	// indefinitely.

	// Auto packet mode: RX->SB->RX on receive.
	mode_sync(RFM_MODE_RX);
	write_single_register(0x3b, RFM_AUTOMODE_RX);
	volatile uint8_t ret = 0;

	GPIO_enableInterrupt(DIO_PORT, DIO_PIN);
	GPIO_selectInterruptEdge(DIO_PORT, DIO_PIN, GPIO_HIGH_TO_LOW_TRANSITION);
	GPIO_clearInterrupt(DIO_PORT, DIO_PIN);

	ret = read_single_register_sync(0x01);

}

void write_single_register_async(uint8_t addr, uint8_t data) {
	if (rfm_reg_state != RFM_REG_IDLE)
		return;
	rfm_reg_state = RFM_REG_TX_SINGLE_CMD;
	rfm_single_msg = data;
	addr = addr | 0b10000000; // MSB=1 => write command
//	GPIO_setOutputLowOnPin(RFM_NSS_PORT, RFM_NSS_PIN); // Hold NSS low to begin frame.
	RFM_NSS_PORT_OUT &= ~RFM_NSS_PIN;
	EUSCI_B_SPI_transmitData(EUSCI_B0_BASE, addr); // Send our command.
}

void write_single_register(uint8_t addr, uint8_t data) {
	/*
	 * This blocks.
	 */
	while (rfm_reg_state != RFM_REG_IDLE); // Block until ready to write.
	write_single_register_async(addr, data);
	while (rfm_reg_state != RFM_REG_IDLE); // Block until written.
}

uint8_t read_single_register_sync(uint8_t addr) {
	while (rfm_reg_state != RFM_REG_IDLE); // Block until ready to read.
	rfm_reg_state = RFM_REG_RX_SINGLE_CMD;
	addr = 0b01111111 & addr; // MSB=0 => write command
//	GPIO_setOutputLowOnPin(RFM_NSS_PORT, RFM_NSS_PIN); // Hold NSS low to begin frame.
	RFM_NSS_PORT_OUT &= ~RFM_NSS_PIN;
	EUSCI_B_SPI_transmitData(EUSCI_B0_BASE, addr); // Send our command.
	while (rfm_reg_state != RFM_REG_IDLE); // Block until read finished.
	return rfm_single_msg;
}

void mode_sync(uint8_t mode) {
	while (rfm_reg_state != RFM_REG_IDLE);
	write_single_register_async(RFM_OPMODE, mode);
	while (rfm_reg_state != RFM_REG_IDLE);
	uint8_t reg_read;
	do {
		reg_read = read_single_register_sync(RFM_IRQ1);
	}
	while (!(BIT7 & reg_read));
}

uint8_t expected_dio_interrupt = 0;

void radio_send_sync() {
	// Wait for, e.g., completion of receiving something.
	while (rfm_reg_state != RFM_REG_IDLE);
	mode_sync(RFM_MODE_SB);
	// Intermediate mode is TX
	// Enter condition is FIFO level
	// Exit condition is PacketSent.
	// During sending, let's set the end mode to RX
	write_single_register(0x3b, RFM_AUTOMODE_TX);

	expected_dio_interrupt = 1; // will be xmit finished.

	rfm_reg_state = RFM_REG_TX_FIFO_CMD;
//	GPIO_setOutputLowOnPin(RFM_NSS_PORT, RFM_NSS_PIN); // Hold NSS low to begin frame.
	RFM_NSS_PORT_OUT &= ~RFM_NSS_PIN;
	EUSCI_B_SPI_transmitData(EUSCI_B0_BASE, RFM_FIFO | 0b10000000); // Send write command.
	while (rfm_reg_state != RFM_REG_IDLE);
	write_single_register_async(RFM_OPMODE, RFM_MODE_RX); // Set the mode so we'll re-enter RX mode once xmit is done.
}

inline void radio_recv_start() {
	if (rfm_reg_state != RFM_REG_IDLE) {
		return;
	}
	rfm_reg_state = RFM_REG_RX_FIFO_CMD;
//	GPIO_setOutputLowOnPin(RFM_NSS_PORT, RFM_NSS_PIN); // Hold NSS low to begin frame.
	RFM_NSS_PORT_OUT &= ~RFM_NSS_PIN;
	EUSCI_B_SPI_transmitData(EUSCI_B0_BASE, RFM_FIFO); // Send our read command.
}

/*
 * ISR for the SPI interface to the radio.
 *
 * We either just sent or just received something.
 * Here's how this goes down.
 *
 * (NB: all bets are off in the debugger: the order of RXIFG and TXIFG tend
 *      to reverse when stepping through line by line. Doh.)
 *
 * First RXIFG is always ignored
 * First TXIFG is always the command
 *
 * We can either be reading/writing a single register, in which case:
 *
 *    If READ:
 *    	RXIFG: Second byte goes into rfm_single_msg
 *    	TXIFG: Second byte is 0
 *
 * 	  If WRITE:
 * 	  	RXIFG: Second byte is ignored
 * 	  	TXIFG: Second byte is rfm_single_msg
 *
 * Or we can be reading/writing the FIFO, in which case:
 *
 *    If READ:
 *    	Until index==len:
 *    		RXIFG: put the read message into rfm_fifo
 *    		TXIFG: send 0
 *    If WRITE:
 *    	Until index==len:
 *    		RXIFG: ignore
 *    		TXIFG: send the message from rfm_fifo
 *
 *
 */
#pragma vector=USCI_B0_VECTOR
__interrupt void EUSCI_B0_ISR(void)
{
//	switch (__even_in_range(UCB0IV, 4)) { // TODO: eUSCI
	switch (__even_in_range(UCB0IV, 4)) {
	//Vector 2 - RXIFG
	case 2:
		switch(rfm_reg_state) {
		case RFM_REG_IDLE:
			// WTF?
			break;
		case RFM_REG_RX_SINGLE_DAT:
			// We just got the value. We're finished.
			rfm_single_msg = EUSCI_B_SPI_receiveData(EUSCI_B0_BASE);
			rfm_reg_ifgs++; // RX thread is ready to go IDLE.
			break;
		case RFM_REG_TX_SINGLE_DAT:
			// We just got the old value. It's stale, because we're setting it.
			EUSCI_B_SPI_receiveData(EUSCI_B0_BASE); // Throw it away.
			rfm_reg_ifgs++; // RX thread is ready to go IDLE.
			break;
		case RFM_REG_RX_FIFO_DAT:
			// Got a data byte from the FIFO. Put it into its proper place.
			(in_bytes)[rfm_reg_rx_index] = EUSCI_B_SPI_receiveData(EUSCI_B0_BASE);
			rfm_reg_rx_index++;
			if (rfm_reg_rx_index == sizeof(qcxipayload)) {
				// That was the last one we were expecting.
				rfm_reg_ifgs++; // RX thread is ready to go IDLE.
			}
			break;
		case RFM_REG_TX_FIFO_DAT:
			// Got a data byte from the FIFO, but we're writing so it's stale garbage.
			EUSCI_B_SPI_receiveData(EUSCI_B0_BASE); // Throw it away.
			rfm_reg_rx_index++;
			if (rfm_reg_rx_index == sizeof(qcxipayload)) {
				// That was the last one we were expecting.
				rfm_reg_ifgs++; // RX thread is ready to go IDLE.
			}
			break;
		default:
			// This covers all the CMD cases.
			// We received some garbage sent to us while we were sending the command.
			EUSCI_B_SPI_receiveData(EUSCI_B0_BASE); // Throw it away.
			rfm_reg_ifgs++; // RX thread is ready to go to the DAT state.
			rfm_reg_rx_index = 0;
		} // end of state machine (RX thread)
		break; // End of RXIFG ///////////////////////////////////////////////////////

	case 4: // Vector 4 - TXIFG : I just sent a byte.
		switch(rfm_reg_state) {
		case RFM_REG_IDLE:
			// WTF?
			break;
		case RFM_REG_RX_SINGLE_CMD:
			// Just finished sending the command. Now we need to send a 0 so the
			// clock keeps going and we can receive the data.
			EUSCI_B_SPI_transmitData(EUSCI_B0_BASE, 0); // TODO: eUSCI
			rfm_reg_ifgs++; // TX thread is ready to go to RFM_REG_RX_SINGLE_DAT.
			break;
		case RFM_REG_RX_SINGLE_DAT:
			// Done.
			rfm_reg_ifgs++; // TX thread is ready to go IDLE.
			break;
		case RFM_REG_TX_SINGLE_CMD:
			// Just finished sending the command. Now we need to send
			// rfm_single_msg.
			EUSCI_B_SPI_transmitData(EUSCI_B0_BASE, rfm_single_msg);
			rfm_reg_ifgs++; // TX thread is ready to go to RFM_REG_TX_SINGLE_DAT
			break;
		case RFM_REG_TX_SINGLE_DAT:
			// Just finished sending the value. We don't need to send anything else.
			rfm_reg_ifgs++; // TX thread is ready to go IDLE.
			break;
		case RFM_REG_RX_FIFO_CMD:
			// Just finished sending the FIFO read command.
			rfm_reg_tx_index = 0;
			rfm_reg_ifgs++; // TX thread is ready to go to RFM_REG_RX_FIFO_DAT.
			// Fall through and send the first data byte's corresponsing 0 as below:
		case RFM_REG_RX_FIFO_DAT:
			// We just finished sending the blank message of index rfm_reg_tx_index-1.
			if (rfm_reg_tx_index == sizeof(qcxipayload)) {
				// We just finished sending the last one.
				rfm_reg_ifgs++; // TX thread is ready to go IDLE.
			} else {
				// We have more to send.
				EUSCI_B_SPI_transmitData(EUSCI_B0_BASE, 0);
				rfm_reg_tx_index++;
			}
			break;
		case RFM_REG_TX_FIFO_CMD:
			// Just finished sending the FIFO write command.
			rfm_reg_tx_index = 0;
			rfm_reg_ifgs++; // TX thread is ready to go to RFM_REG_TX_FIFO_DAT.
			// Fall through and send the first data byte as below:
		case RFM_REG_TX_FIFO_DAT:
			// We just finished sending the message of index rfm_reg_tx_index-1.
			if (rfm_reg_tx_index == sizeof(qcxipayload)) {
				// We just finished sending the last one.
				rfm_reg_ifgs++; // TX thread is ready to go IDLE.
			} else {
				// We have more to send.
				EUSCI_B_SPI_transmitData(EUSCI_B0_BASE, ((uint8_t *) &out_payload)[rfm_reg_tx_index]);
				rfm_reg_tx_index++;
			}
			break;
		default: break;
			// WTF?
		} // end of state machine (TX thread)
		break; // End of TXIFG /////////////////////////////////////////////////////

	default: break;
	} // End of ISR flag switch ////////////////////////////////////////////////////

	// If it's time to switch states:
	if (rfm_reg_ifgs == 2) {
		rfm_reg_ifgs = 0;
		switch(rfm_reg_state) {
		case RFM_REG_IDLE:
			// WTF?
			break;
		case RFM_REG_RX_SINGLE_DAT:
			rfm_reg_state = RFM_REG_IDLE;
			break;
		case RFM_REG_TX_SINGLE_DAT:
			rfm_reg_state = RFM_REG_IDLE;
			break;
		case RFM_REG_RX_FIFO_DAT:
			rfm_reg_state = RFM_REG_IDLE;
			memcpy(&in_payload, in_bytes, sizeof(qcxipayload));
//			f_rfm_rx_done = 1; // TODO
			break;
		case RFM_REG_TX_FIFO_DAT:
			// After we send the FIFO, we need to set the mode to RX so the
			// thing will automagically return to the RX mode once we're done.
			rfm_reg_state = RFM_REG_TX_FIFO_AM;
			break;
		default: // Covers all the CMD cases:
			rfm_reg_state++;
			break;
		}

	} // end of state machine (transitions)

	if (rfm_reg_state == RFM_REG_IDLE) {
//		GPIO_setOutputHighOnPin(RFM_NSS_PORT, RFM_NSS_PIN); // NSS high to end frame
		RFM_NSS_PORT_OUT |= RFM_NSS_PIN;
	} else if (rfm_reg_state == RFM_REG_TX_FIFO_AM) { // Automode:
//		GPIO_setOutputHighOnPin(RFM_NSS_PORT, RFM_NSS_PIN); // NSS high to end frame
		RFM_NSS_PORT_OUT |= RFM_NSS_PIN;
		rfm_reg_state = RFM_REG_IDLE;
		write_single_register_async(RFM_OPMODE, RFM_MODE_RX);
	}
}

/*
 * ISR for DIO0 from the RFM module. It's asserted when a job (TX or RX) is finished.
 */
#pragma vector=PORT3_VECTOR
__interrupt void radio_interrupt_0(void) {
	if (expected_dio_interrupt) { // tx finished.
		// Auto packet mode: RX->SB->RX on receive.
//		f_rfm_tx_done = 1; // TODO
		expected_dio_interrupt = 0;
	} else { // rx
		radio_recv_start();
	}
	GPIO_clearInterrupt(DIO_PORT, DIO_PIN);
	__bic_SR_register_on_exit(LPM3_bits);
}
