INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sources_1/new/LFSR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LFSR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.srcs/sim_1/new/Tb_LFSR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tb_LFSR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/TEMP.PCLABS/Desktop/Projem/Projem/Projem.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
