Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date         : Tue Sep 20 14:38:06 2022
| Host         : pax-20 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file keyboard_top_control_sets_placed.rpt
| Design       : keyboard_top
| Device       : xc7a100t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    12 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              18 |            6 |
| No           | No                    | Yes                    |              11 |            4 |
| No           | Yes                   | No                     |              19 |            5 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              36 |            9 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------+----------------------------------------------+------------------+------------------+----------------+
|       Clock Signal       |                 Enable Signal                | Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------------------+----------------------------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG           |                                              |                  |                2 |              4 |
|  clk_IBUF_BUFG           | keyboard_ctrl_inst/next_seg                  | rst_IBUF         |                1 |              4 |
|  edge_detector_inst/E[0] |                                              |                  |                4 |             14 |
|  clk_IBUF_BUFG           |                                              | rst_IBUF         |                9 |             30 |
|  clk_IBUF_BUFG           | convert_scancode_inst/current_num_reg[31][0] | rst_IBUF         |                8 |             32 |
+--------------------------+----------------------------------------------+------------------+------------------+----------------+


