<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="wave_isim.wdb" id="1" type="auto">
         <top_modules>
            <top_module name="glbl" />
            <top_module name="numeric_std" />
            <top_module name="sim_tb_top" />
            <top_module name="sn76489_comp_pack" />
            <top_module name="std_logic_1164" />
            <top_module name="std_logic_arith" />
            <top_module name="std_logic_unsigned" />
            <top_module name="t80_pack" />
            <top_module name="vl_types" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <WVObjectSize size="1550" />
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/VGA_HS" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">VGA_HS</obj_property>
      <obj_property name="ObjectShortName">VGA_HS</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/VGA_DE" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">VGA_DE</obj_property>
      <obj_property name="ObjectShortName">VGA_DE</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/VGA_VS" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">VGA_VS</obj_property>
      <obj_property name="ObjectShortName">VGA_VS</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/PRE_Y" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">PRE_Y[9:0]</obj_property>
      <obj_property name="ObjectShortName">PRE_Y[9:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/PRE_Y_LOAD" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">PRE_Y_LOAD</obj_property>
      <obj_property name="ObjectShortName">PRE_Y_LOAD</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/BGB_Y" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">BGB_Y[9:0]</obj_property>
      <obj_property name="ObjectShortName">BGB_Y[9:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/BGB_POS" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">BGB_POS[9:0]</obj_property>
      <obj_property name="ObjectShortName">BGB_POS[9:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/BGB_Y_BASE" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">BGB_Y_BASE[9:0]</obj_property>
      <obj_property name="ObjectShortName">BGB_Y_BASE[9:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/V_BGB_XSTART" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">V_BGB_XSTART[9:0]</obj_property>
      <obj_property name="ObjectShortName">V_BGB_XSTART[9:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/V_BGB_BASE" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">V_BGB_BASE[15:0]</obj_property>
      <obj_property name="ObjectShortName">V_BGB_BASE[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/BGB_SEL" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">BGB_SEL</obj_property>
      <obj_property name="ObjectShortName">BGB_SEL</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/BGB_COLINFO_WE_A" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">BGB_COLINFO_WE_A</obj_property>
      <obj_property name="ObjectShortName">BGB_COLINFO_WE_A</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/BGB_COLINFO_WE_A0" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">BGB_COLINFO_WE_A0</obj_property>
      <obj_property name="ObjectShortName">BGB_COLINFO_WE_A0</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/BGB_COLINFO_WE_A1" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">BGB_COLINFO_WE_A1</obj_property>
      <obj_property name="ObjectShortName">BGB_COLINFO_WE_A1</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/OBJ_COLINFO_WE_B" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">OBJ_COLINFO_WE_B</obj_property>
      <obj_property name="ObjectShortName">OBJ_COLINFO_WE_B</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/OBJ_COLINFO_WE_B0" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">OBJ_COLINFO_WE_B0</obj_property>
      <obj_property name="ObjectShortName">OBJ_COLINFO_WE_B0</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/OBJ_COLINFO_WE_B1" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">OBJ_COLINFO_WE_B1</obj_property>
      <obj_property name="ObjectShortName">OBJ_COLINFO_WE_B1</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/BGB_ACTIVE" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">BGB_ACTIVE</obj_property>
      <obj_property name="ObjectShortName">BGB_ACTIVE</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/bgb_render" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">bgb_render</obj_property>
      <obj_property name="ObjectShortName">bgb_render</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/BGB_POS_OVER" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">BGB_POS_OVER</obj_property>
      <obj_property name="ObjectShortName">BGB_POS_OVER</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/scb_addr_hit_r" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">scb_addr_hit_r</obj_property>
      <obj_property name="ObjectShortName">scb_addr_hit_r</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/line0_wr_req" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">line0_wr_req</obj_property>
      <obj_property name="ObjectShortName">line0_wr_req</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/line1_wr_req" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">line1_wr_req</obj_property>
      <obj_property name="ObjectShortName">line1_wr_req</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/BGBC" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">BGBC[8:0]</obj_property>
      <obj_property name="ObjectShortName">BGBC[8:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/BGB_DTACK_N" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">BGB_DTACK_N</obj_property>
      <obj_property name="ObjectShortName">BGB_DTACK_N</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/V2_REQ" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">V2_REQ</obj_property>
      <obj_property name="ObjectShortName">V2_REQ</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/V2_ACK" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">V2_ACK</obj_property>
      <obj_property name="ObjectShortName">V2_ACK</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/GPIO1_PB" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">GPIO1_PB[7:0]</obj_property>
      <obj_property name="ObjectShortName">GPIO1_PB[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/GPIO1_PA" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">GPIO1_PA[7:0]</obj_property>
      <obj_property name="ObjectShortName">GPIO1_PA[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/YM_ADDR" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">YM_ADDR[1:0]</obj_property>
      <obj_property name="ObjectShortName">YM_ADDR[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/YM_WDATA" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">YM_WDATA[7:0]</obj_property>
      <obj_property name="ObjectShortName">YM_WDATA[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/YM_RDATA" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">YM_RDATA[7:0]</obj_property>
      <obj_property name="ObjectShortName">YM_RDATA[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/YM_DOE" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">YM_DOE</obj_property>
      <obj_property name="ObjectShortName">YM_DOE</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/YM_WR_N" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">YM_WR_N</obj_property>
      <obj_property name="ObjectShortName">YM_WR_N</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/YM_RD_N" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">YM_RD_N</obj_property>
      <obj_property name="ObjectShortName">YM_RD_N</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/YM_CS_N" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">YM_CS_N</obj_property>
      <obj_property name="ObjectShortName">YM_CS_N</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/YM_RESET_N" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">YM_RESET_N</obj_property>
      <obj_property name="ObjectShortName">YM_RESET_N</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/YM_CLK" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">YM_CLK</obj_property>
      <obj_property name="ObjectShortName">YM_CLK</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/T80_A" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">T80_A[15:0]</obj_property>
      <obj_property name="ObjectShortName">T80_A[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/T80_DI" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">T80_DI[7:0]</obj_property>
      <obj_property name="ObjectShortName">T80_DI[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/T80_DO" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">T80_DO[7:0]</obj_property>
      <obj_property name="ObjectShortName">T80_DO[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/T80_RD_N" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">T80_RD_N</obj_property>
      <obj_property name="ObjectShortName">T80_RD_N</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/T80_WR_N" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">T80_WR_N</obj_property>
      <obj_property name="ObjectShortName">T80_WR_N</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/T80_MREQ_N" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">T80_MREQ_N</obj_property>
      <obj_property name="ObjectShortName">T80_MREQ_N</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/T80_BUSRQ_N" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">T80_BUSRQ_N</obj_property>
      <obj_property name="ObjectShortName">T80_BUSRQ_N</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/T80_RESET_N" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">T80_RESET_N</obj_property>
      <obj_property name="ObjectShortName">T80_RESET_N</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/T80_BUSAK_N" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">T80_BUSAK_N</obj_property>
      <obj_property name="ObjectShortName">T80_BUSAK_N</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/T80_CLKEN" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">T80_CLKEN</obj_property>
      <obj_property name="ObjectShortName">T80_CLKEN</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/T80_CLK_N" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">T80_CLK_N</obj_property>
      <obj_property name="ObjectShortName">T80_CLK_N</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/DISP_ACTIVE" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">DISP_ACTIVE</obj_property>
      <obj_property name="ObjectShortName">DISP_ACTIVE</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/PRE_V_ACTIVE" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">PRE_V_ACTIVE</obj_property>
      <obj_property name="ObjectShortName">PRE_V_ACTIVE</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/PRE_Y_LOAD" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">PRE_Y_LOAD</obj_property>
      <obj_property name="ObjectShortName">PRE_Y_LOAD</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/V_ACTIVE" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">V_ACTIVE</obj_property>
      <obj_property name="ObjectShortName">V_ACTIVE</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/PRE_V_COUNT" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">PRE_V_COUNT[9:0]</obj_property>
      <obj_property name="ObjectShortName">PRE_V_COUNT[9:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/PRE_Y" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">PRE_Y[9:0]</obj_property>
      <obj_property name="ObjectShortName">PRE_Y[9:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/VGA_R" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">VGA_R[7:0]</obj_property>
      <obj_property name="ObjectShortName">VGA_R[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/VGA_G" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">VGA_G[7:0]</obj_property>
      <obj_property name="ObjectShortName">VGA_G[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/VGA_B" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">VGA_B[7:0]</obj_property>
      <obj_property name="ObjectShortName">VGA_B[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/VGA_VS" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">VGA_VS</obj_property>
      <obj_property name="ObjectShortName">VGA_VS</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/VGA_HS" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">VGA_HS</obj_property>
      <obj_property name="ObjectShortName">VGA_HS</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/VGA_DE" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">VGA_DE</obj_property>
      <obj_property name="ObjectShortName">VGA_DE</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/VGA_CLK" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">VGA_CLK</obj_property>
      <obj_property name="ObjectShortName">VGA_CLK</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/FF_VGA_CLK" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">FF_VGA_CLK[7:0]</obj_property>
      <obj_property name="ObjectShortName">FF_VGA_CLK[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/H_VGA_CNT" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">H_VGA_CNT[10:0]</obj_property>
      <obj_property name="ObjectShortName">H_VGA_CNT[10:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/HV_VCNT" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">HV_VCNT[9:0]</obj_property>
      <obj_property name="ObjectShortName">HV_VCNT[9:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/HV_HCNT" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">HV_HCNT[8:0]</obj_property>
      <obj_property name="ObjectShortName">HV_HCNT[8:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/HV_PIXDIV" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">HV_PIXDIV[3:0]</obj_property>
      <obj_property name="ObjectShortName">HV_PIXDIV[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/H_CNT" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">H_CNT[11:0]</obj_property>
      <obj_property name="ObjectShortName">H_CNT[11:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/line0_wr_addr" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">line0_wr_addr[8:0]</obj_property>
      <obj_property name="ObjectShortName">line0_wr_addr[8:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/line0_rd_addr" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">line0_rd_addr[8:0]</obj_property>
      <obj_property name="ObjectShortName">line0_rd_addr[8:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/VCLK_count_r" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">VCLK_count_r[2:0]</obj_property>
      <obj_property name="ObjectShortName">VCLK_count_r[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/VCLK" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">VCLK</obj_property>
      <obj_property name="ObjectShortName">VCLK</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/TGCLK_RISE" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">TGCLK_RISE</obj_property>
      <obj_property name="ObjectShortName">TGCLK_RISE</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/TGCLK_FALL" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">TGCLK_FALL</obj_property>
      <obj_property name="ObjectShortName">TGCLK_FALL</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/xy32_fm/iy_addr" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">iy_addr[31:0]</obj_property>
      <obj_property name="ObjectShortName">iy_addr[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/xy32_fm/iy_rdata" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">iy_rdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">iy_rdata[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/xy32_fm/iy_wdata" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">iy_wdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">iy_wdata[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/xy32_fm/iy_be" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">iy_be[3:0]</obj_property>
      <obj_property name="ObjectShortName">iy_be[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/xy32_fm/iy_rd" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">iy_rd</obj_property>
      <obj_property name="ObjectShortName">iy_rd</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/xy32_fm/iy_busy" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">iy_busy</obj_property>
      <obj_property name="ObjectShortName">iy_busy</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/xy32_fm/iy_req" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">iy_req</obj_property>
      <obj_property name="ObjectShortName">iy_req</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/xy32_fm/iy_ack" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">iy_ack</obj_property>
      <obj_property name="ObjectShortName">iy_ack</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/xy32_fm/iy_err" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">iy_err</obj_property>
      <obj_property name="ObjectShortName">iy_err</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/xy32_fm/iy_clk" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">iy_clk</obj_property>
      <obj_property name="ObjectShortName">iy_clk</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/xy32_fm/ix_addr" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">ix_addr[31:0]</obj_property>
      <obj_property name="ObjectShortName">ix_addr[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/xy32_fm/ix_rdata" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">ix_rdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">ix_rdata[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/xy32_fm/ix_wdata" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">ix_wdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">ix_wdata[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/xy32_fm/ix_be" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">ix_be[3:0]</obj_property>
      <obj_property name="ObjectShortName">ix_be[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/xy32_fm/ix_rd" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">ix_rd</obj_property>
      <obj_property name="ObjectShortName">ix_rd</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/xy32_fm/ix_busy" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">ix_busy</obj_property>
      <obj_property name="ObjectShortName">ix_busy</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/xy32_fm/ix_req" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">ix_req</obj_property>
      <obj_property name="ObjectShortName">ix_req</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/xy32_fm/ix_ack" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">ix_ack</obj_property>
      <obj_property name="ObjectShortName">ix_ack</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/xy32_fm/ix_err" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">ix_err</obj_property>
      <obj_property name="ObjectShortName">ix_err</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/xy32_fm/ix_rst_n" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">ix_rst_n</obj_property>
      <obj_property name="ObjectShortName">ix_rst_n</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/xy32_fm/ix_clk" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">ix_clk</obj_property>
      <obj_property name="ObjectShortName">ix_clk</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/fm/RST_N" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">RST_N</obj_property>
      <obj_property name="ObjectShortName">RST_N</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/fm/SEL" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">SEL</obj_property>
      <obj_property name="ObjectShortName">SEL</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/fm/ADDR" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">ADDR[1:0]</obj_property>
      <obj_property name="ObjectShortName">ADDR[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/fm/RNW" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">RNW</obj_property>
      <obj_property name="ObjectShortName">RNW</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/fm/WDATA" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">WDATA[7:0]</obj_property>
      <obj_property name="ObjectShortName">WDATA[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/fm/RDATA" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">RDATA[7:0]</obj_property>
      <obj_property name="ObjectShortName">RDATA[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/fm/STATUS" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">STATUS[7:0]</obj_property>
      <obj_property name="ObjectShortName">STATUS[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/fm/STATUS" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">STATUS[7:0]</obj_property>
      <obj_property name="ObjectShortName">STATUS[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/fm/TA_DIV_OVER" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">TA_DIV_OVER</obj_property>
      <obj_property name="ObjectShortName">TA_DIV_OVER</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/fm/TA_VALUE_OVER" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">TA_VALUE_OVER</obj_property>
      <obj_property name="ObjectShortName">TA_VALUE_OVER</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/fm/TB_DIV_OVER" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">TB_DIV_OVER</obj_property>
      <obj_property name="ObjectShortName">TB_DIV_OVER</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/fm/TB_VALUE_OVER" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">TB_VALUE_OVER</obj_property>
      <obj_property name="ObjectShortName">TB_VALUE_OVER</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/fm/FM_DAC_DATA" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">FM_DAC_DATA[7:0]</obj_property>
      <obj_property name="ObjectShortName">FM_DAC_DATA[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/fm/SEL" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">SEL</obj_property>
      <obj_property name="ObjectShortName">SEL</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/fm/RNW" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">RNW</obj_property>
      <obj_property name="ObjectShortName">RNW</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/fm/ADDR" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">ADDR[1:0]</obj_property>
      <obj_property name="ObjectShortName">ADDR[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/fm/WDATA" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">WDATA[7:0]</obj_property>
      <obj_property name="ObjectShortName">WDATA[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/ctrl_z80_busreq_r" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">ctrl_z80_busreq_r</obj_property>
      <obj_property name="ObjectShortName">ctrl_z80_busreq_r</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/ctrl_z80_reset_n_r" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">ctrl_z80_reset_n_r</obj_property>
      <obj_property name="ObjectShortName">ctrl_z80_reset_n_r</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/ZBUSREQ" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">ZBUSREQ</obj_property>
      <obj_property name="ObjectShortName">ZBUSREQ</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/ZBUSACK_N" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">ZBUSACK_N</obj_property>
      <obj_property name="ObjectShortName">ZBUSACK_N</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/ZRESET_N" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">ZRESET_N</obj_property>
      <obj_property name="ObjectShortName">ZRESET_N</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/VCLK" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">VCLK</obj_property>
      <obj_property name="ObjectShortName">VCLK</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/ZCLK" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">ZCLK</obj_property>
      <obj_property name="ObjectShortName">ZCLK</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/t80/reset_n" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">reset_n</obj_property>
      <obj_property name="ObjectShortName">reset_n</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/t80/clk_n" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">clk_n</obj_property>
      <obj_property name="ObjectShortName">clk_n</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/t80/clken" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">clken</obj_property>
      <obj_property name="ObjectShortName">clken</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/t80/wait_n" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">wait_n</obj_property>
      <obj_property name="ObjectShortName">wait_n</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/t80/int_n" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">int_n</obj_property>
      <obj_property name="ObjectShortName">int_n</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/t80/nmi_n" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">nmi_n</obj_property>
      <obj_property name="ObjectShortName">nmi_n</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/t80/busrq_n" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">busrq_n</obj_property>
      <obj_property name="ObjectShortName">busrq_n</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/t80/m1_n" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">m1_n</obj_property>
      <obj_property name="ObjectShortName">m1_n</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/t80/mreq_n" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">mreq_n</obj_property>
      <obj_property name="ObjectShortName">mreq_n</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/t80/iorq_n" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">iorq_n</obj_property>
      <obj_property name="ObjectShortName">iorq_n</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/t80/rd_n" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">rd_n</obj_property>
      <obj_property name="ObjectShortName">rd_n</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/t80/wr_n" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">wr_n</obj_property>
      <obj_property name="ObjectShortName">wr_n</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/t80/rfsh_n" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">rfsh_n</obj_property>
      <obj_property name="ObjectShortName">rfsh_n</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/t80/halt_n" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">halt_n</obj_property>
      <obj_property name="ObjectShortName">halt_n</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/t80/busak_n" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">busak_n</obj_property>
      <obj_property name="ObjectShortName">busak_n</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/t80/a" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">a[15:0]</obj_property>
      <obj_property name="ObjectShortName">a[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/t80/di" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">di[7:0]</obj_property>
      <obj_property name="ObjectShortName">di[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/t80/do" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">do[7:0]</obj_property>
      <obj_property name="ObjectShortName">do[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/t80/intcycle_n" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">intcycle_n</obj_property>
      <obj_property name="ObjectShortName">intcycle_n</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/t80/noread" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">noread</obj_property>
      <obj_property name="ObjectShortName">noread</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/t80/write" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">write</obj_property>
      <obj_property name="ObjectShortName">write</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/t80/iorq" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">iorq</obj_property>
      <obj_property name="ObjectShortName">iorq</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/t80/di_reg" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">di_reg[7:0]</obj_property>
      <obj_property name="ObjectShortName">di_reg[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/t80/mcycle" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">mcycle[2:0]</obj_property>
      <obj_property name="ObjectShortName">mcycle[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/t80/tstate" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">tstate[2:0]</obj_property>
      <obj_property name="ObjectShortName">tstate[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/t80/mode" type="other" db_ref_id="1">
      <obj_property name="ElementShortName">mode</obj_property>
      <obj_property name="ObjectShortName">mode</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/t80/t2write" type="other" db_ref_id="1">
      <obj_property name="ElementShortName">t2write</obj_property>
      <obj_property name="ObjectShortName">t2write</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/t80/iowait" type="other" db_ref_id="1">
      <obj_property name="ElementShortName">iowait</obj_property>
      <obj_property name="ObjectShortName">iowait</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/mem_zmem_arb/dev_addr" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">dev_addr[31:0]</obj_property>
      <obj_property name="ObjectShortName">dev_addr[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/mem_zmem_arb/dev_wdata" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">dev_wdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">dev_wdata[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/mem_zmem_arb/dev_be" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">dev_be[3:0]</obj_property>
      <obj_property name="ObjectShortName">dev_be[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/mem_zmem_arb/dev_rdata" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">dev_rdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">dev_rdata[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/mem_zmem_arb/dev_wr" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">dev_wr</obj_property>
      <obj_property name="ObjectShortName">dev_wr</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/mem_zmem_arb/dev_req" type="logic" db_ref_id="1">
      <obj_property name="DisplayName">FullPathName</obj_property>
      <obj_property name="ElementShortName">dev_req</obj_property>
      <obj_property name="ObjectShortName">dev_req</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/mem_zmem_arb/dev_ack" type="logic" db_ref_id="1">
      <obj_property name="DisplayName">FullPathName</obj_property>
      <obj_property name="ElementShortName">dev_ack</obj_property>
      <obj_property name="ObjectShortName">dev_ack</obj_property>
      <obj_property name="label">dev_ack</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/m68_psg_req" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">m68_psg_req</obj_property>
      <obj_property name="ObjectShortName">m68_psg_req</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/m68_psg_ack" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">m68_psg_ack</obj_property>
      <obj_property name="ObjectShortName">m68_psg_ack</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/m68_fm_req" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">m68_fm_req</obj_property>
      <obj_property name="ObjectShortName">m68_fm_req</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/m68_fm_ack" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">m68_fm_ack</obj_property>
      <obj_property name="ObjectShortName">m68_fm_ack</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/ZCLK" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">ZCLK</obj_property>
      <obj_property name="ObjectShortName">ZCLK</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/ZCLK_RISE" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">ZCLK_RISE</obj_property>
      <obj_property name="ObjectShortName">ZCLK_RISE</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/PSG_RDY" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">PSG_RDY</obj_property>
      <obj_property name="ObjectShortName">PSG_RDY</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/psg/clock_i" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">clock_i</obj_property>
      <obj_property name="ObjectShortName">clock_i</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/psg/clock_en_i" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">clock_en_i</obj_property>
      <obj_property name="ObjectShortName">clock_en_i</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/psg/ce_n_i" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">ce_n_i</obj_property>
      <obj_property name="ObjectShortName">ce_n_i</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/psg/ready_o" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">ready_o</obj_property>
      <obj_property name="ObjectShortName">ready_o</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/psg/latch_ctrl_b/ready_q" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">ready_q</obj_property>
      <obj_property name="ObjectShortName">ready_q</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/m68_zmem_req" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">m68_zmem_req</obj_property>
      <obj_property name="ObjectShortName">m68_zmem_req</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/z80_zmem_req" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">z80_zmem_req</obj_property>
      <obj_property name="ObjectShortName">z80_zmem_req</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/z80_work_req" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">z80_work_req</obj_property>
      <obj_property name="ObjectShortName">z80_work_req</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/z80_vdp_req" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">z80_vdp_req</obj_property>
      <obj_property name="ObjectShortName">z80_vdp_req</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/z80_psg_req" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">z80_psg_req</obj_property>
      <obj_property name="ObjectShortName">z80_psg_req</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/z80_pad_req" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">z80_pad_req</obj_property>
      <obj_property name="ObjectShortName">z80_pad_req</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/z80_fm_req" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">z80_fm_req</obj_property>
      <obj_property name="ObjectShortName">z80_fm_req</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/z80_cart_req" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">z80_cart_req</obj_property>
      <obj_property name="ObjectShortName">z80_cart_req</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/z80_ctrl_req" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">z80_ctrl_req</obj_property>
      <obj_property name="ObjectShortName">z80_ctrl_req</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/z80_bar_req" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">z80_bar_req</obj_property>
      <obj_property name="ObjectShortName">z80_bar_req</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/CART_ADDR" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">CART_ADDR[31:0]</obj_property>
      <obj_property name="ObjectShortName">CART_ADDR[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/CART_WDATA" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">CART_WDATA[31:0]</obj_property>
      <obj_property name="ObjectShortName">CART_WDATA[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/CART_BE" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">CART_BE[3:0]</obj_property>
      <obj_property name="ObjectShortName">CART_BE[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/CART_RDATA" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">CART_RDATA[31:0]</obj_property>
      <obj_property name="ObjectShortName">CART_RDATA[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/tg68/data_in" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">data_in[15:0]</obj_property>
      <obj_property name="ObjectShortName">data_in[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/tg68/as" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">as</obj_property>
      <obj_property name="ObjectShortName">as</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/tg68/rw" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">rw</obj_property>
      <obj_property name="ObjectShortName">rw</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/CART_WE" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">CART_WE</obj_property>
      <obj_property name="ObjectShortName">CART_WE</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/CART_REQ" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">CART_REQ</obj_property>
      <obj_property name="ObjectShortName">CART_REQ</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/CART_ACK" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">CART_ACK</obj_property>
      <obj_property name="ObjectShortName">CART_ACK</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/DEBUG_OUT" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">DEBUG_OUT[15:0]</obj_property>
      <obj_property name="ObjectShortName">DEBUG_OUT[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/RST_N" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">RST_N</obj_property>
      <obj_property name="ObjectShortName">RST_N</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/CLK" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">CLK</obj_property>
      <obj_property name="ObjectShortName">CLK</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/VRAM32_ADDR" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">VRAM32_ADDR[31:0]</obj_property>
      <obj_property name="ObjectShortName">VRAM32_ADDR[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/tg68/addr" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">addr[31:0]</obj_property>
      <obj_property name="ObjectShortName">addr[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/tg68/data_in" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">data_in[15:0]</obj_property>
      <obj_property name="ObjectShortName">data_in[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/tg68/as" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">as</obj_property>
      <obj_property name="ObjectShortName">as</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/tg68/rw" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">rw</obj_property>
      <obj_property name="ObjectShortName">rw</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/tg68/dtack" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">dtack</obj_property>
      <obj_property name="ObjectShortName">dtack</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/CART_RDATA" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">CART_RDATA[31:0]</obj_property>
      <obj_property name="ObjectShortName">CART_RDATA[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/mem_cart_arb/p2_rdata" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p2_rdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">p2_rdata[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/mem_cart_arb/dev_rdata" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">dev_rdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">dev_rdata[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/VRAM32_REQ" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">VRAM32_REQ</obj_property>
      <obj_property name="ObjectShortName">VRAM32_REQ</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/VRAM32_BE" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">VRAM32_BE[3:0]</obj_property>
      <obj_property name="ObjectShortName">VRAM32_BE[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/VRAM32_RDATA" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">VRAM32_RDATA[31:0]</obj_property>
      <obj_property name="ObjectShortName">VRAM32_RDATA[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/VRAM32_WDATA" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">VRAM32_WDATA[31:0]</obj_property>
      <obj_property name="ObjectShortName">VRAM32_WDATA[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/VRAM32_WR" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">VRAM32_WR</obj_property>
      <obj_property name="ObjectShortName">VRAM32_WR</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/VRAM32_ACK" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">VRAM32_ACK</obj_property>
      <obj_property name="ObjectShortName">VRAM32_ACK</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/VD_ADDR" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">VD_ADDR[31:0]</obj_property>
      <obj_property name="ObjectShortName">VD_ADDR[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/VD_REQ" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">VD_REQ</obj_property>
      <obj_property name="ObjectShortName">VD_REQ</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/VD_BE" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">VD_BE[3:0]</obj_property>
      <obj_property name="ObjectShortName">VD_BE[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/VD_RDATA" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">VD_RDATA[31:0]</obj_property>
      <obj_property name="ObjectShortName">VD_RDATA[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/VD_WDATA" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">VD_WDATA[31:0]</obj_property>
      <obj_property name="ObjectShortName">VD_WDATA[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/VD_WR" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">VD_WR</obj_property>
      <obj_property name="ObjectShortName">VD_WR</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/VD_ACK" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">VD_ACK</obj_property>
      <obj_property name="ObjectShortName">VD_ACK</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/V0_ADDR" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">V0_ADDR[31:0]</obj_property>
      <obj_property name="ObjectShortName">V0_ADDR[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/V0_REQ" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">V0_REQ</obj_property>
      <obj_property name="ObjectShortName">V0_REQ</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/V0_BE" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">V0_BE[3:0]</obj_property>
      <obj_property name="ObjectShortName">V0_BE[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/V0_RDATA" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">V0_RDATA[31:0]</obj_property>
      <obj_property name="ObjectShortName">V0_RDATA[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/V0_WDATA" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">V0_WDATA[31:0]</obj_property>
      <obj_property name="ObjectShortName">V0_WDATA[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/V0_WR" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">V0_WR</obj_property>
      <obj_property name="ObjectShortName">V0_WR</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/V0_ACK" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">V0_ACK</obj_property>
      <obj_property name="ObjectShortName">V0_ACK</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/V1_ADDR" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">V1_ADDR[31:0]</obj_property>
      <obj_property name="ObjectShortName">V1_ADDR[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/V1_REQ" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">V1_REQ</obj_property>
      <obj_property name="ObjectShortName">V1_REQ</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/V1_BE" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">V1_BE[3:0]</obj_property>
      <obj_property name="ObjectShortName">V1_BE[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/V1_RDATA" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">V1_RDATA[31:0]</obj_property>
      <obj_property name="ObjectShortName">V1_RDATA[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/V1_WDATA" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">V1_WDATA[31:0]</obj_property>
      <obj_property name="ObjectShortName">V1_WDATA[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/V1_WR" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">V1_WR</obj_property>
      <obj_property name="ObjectShortName">V1_WR</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/V1_ACK" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">V1_ACK</obj_property>
      <obj_property name="ObjectShortName">V1_ACK</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/V2_ADDR" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">V2_ADDR[31:0]</obj_property>
      <obj_property name="ObjectShortName">V2_ADDR[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/V2_REQ" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">V2_REQ</obj_property>
      <obj_property name="ObjectShortName">V2_REQ</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/V2_BE" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">V2_BE[3:0]</obj_property>
      <obj_property name="ObjectShortName">V2_BE[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/V2_RDATA" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">V2_RDATA[31:0]</obj_property>
      <obj_property name="ObjectShortName">V2_RDATA[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/V2_WDATA" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">V2_WDATA[31:0]</obj_property>
      <obj_property name="ObjectShortName">V2_WDATA[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/V2_WR" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">V2_WR</obj_property>
      <obj_property name="ObjectShortName">V2_WR</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/V2_ACK" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">V2_ACK</obj_property>
      <obj_property name="ObjectShortName">V2_ACK</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/V3_ADDR" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">V3_ADDR[31:0]</obj_property>
      <obj_property name="ObjectShortName">V3_ADDR[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/V3_REQ" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">V3_REQ</obj_property>
      <obj_property name="ObjectShortName">V3_REQ</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/V3_BE" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">V3_BE[3:0]</obj_property>
      <obj_property name="ObjectShortName">V3_BE[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/V3_RDATA" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">V3_RDATA[31:0]</obj_property>
      <obj_property name="ObjectShortName">V3_RDATA[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/V3_WDATA" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">V3_WDATA[31:0]</obj_property>
      <obj_property name="ObjectShortName">V3_WDATA[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/V3_WR" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">V3_WR</obj_property>
      <obj_property name="ObjectShortName">V3_WR</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/V3_ACK" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">V3_ACK</obj_property>
      <obj_property name="ObjectShortName">V3_ACK</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/HINT" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">HINT</obj_property>
      <obj_property name="ObjectShortName">HINT</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/HINT_ACK" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">HINT_ACK</obj_property>
      <obj_property name="ObjectShortName">HINT_ACK</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/VINT_TG68" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">VINT_TG68</obj_property>
      <obj_property name="ObjectShortName">VINT_TG68</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/VINT_T80" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">VINT_T80</obj_property>
      <obj_property name="ObjectShortName">VINT_T80</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/VINT_TG68_ACK" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">VINT_TG68_ACK</obj_property>
      <obj_property name="ObjectShortName">VINT_TG68_ACK</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/VINT_T80_ACK" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">VINT_T80_ACK</obj_property>
      <obj_property name="ObjectShortName">VINT_T80_ACK</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/VBUS_DMA_REQ" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">VBUS_DMA_REQ</obj_property>
      <obj_property name="ObjectShortName">VBUS_DMA_REQ</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/VBUS_DMA_ACK" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">VBUS_DMA_ACK</obj_property>
      <obj_property name="ObjectShortName">VBUS_DMA_ACK</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/VBUS_ADDR" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">VBUS_ADDR[23:0]</obj_property>
      <obj_property name="ObjectShortName">VBUS_ADDR[23:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/VBUS_UDS_N" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">VBUS_UDS_N</obj_property>
      <obj_property name="ObjectShortName">VBUS_UDS_N</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/VBUS_LDS_N" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">VBUS_LDS_N</obj_property>
      <obj_property name="ObjectShortName">VBUS_LDS_N</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/VBUS_DATA" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">VBUS_DATA[15:0]</obj_property>
      <obj_property name="ObjectShortName">VBUS_DATA[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/VBUS_SEL" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">VBUS_SEL</obj_property>
      <obj_property name="ObjectShortName">VBUS_SEL</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/VBUS_DTACK_N" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">VBUS_DTACK_N</obj_property>
      <obj_property name="ObjectShortName">VBUS_DTACK_N</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/VGA_R" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">VGA_R[7:0]</obj_property>
      <obj_property name="ObjectShortName">VGA_R[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/VGA_G" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">VGA_G[7:0]</obj_property>
      <obj_property name="ObjectShortName">VGA_G[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/VGA_B" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">VGA_B[7:0]</obj_property>
      <obj_property name="ObjectShortName">VGA_B[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/VGA_HS" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">VGA_HS</obj_property>
      <obj_property name="ObjectShortName">VGA_HS</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/VGA_VS" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">VGA_VS</obj_property>
      <obj_property name="ObjectShortName">VGA_VS</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/VGA_DE" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">VGA_DE</obj_property>
      <obj_property name="ObjectShortName">VGA_DE</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/VGA_CLK" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">VGA_CLK</obj_property>
      <obj_property name="ObjectShortName">VGA_CLK</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/CRAM_WE" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">CRAM_WE</obj_property>
      <obj_property name="ObjectShortName">CRAM_WE</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/CRAM_WADDR" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">CRAM_WADDR[8:0]</obj_property>
      <obj_property name="ObjectShortName">CRAM_WADDR[8:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/CRAM_WDATA" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">CRAM_WDATA[8:0]</obj_property>
      <obj_property name="ObjectShortName">CRAM_WDATA[8:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/CRAM_RADDR" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">CRAM_RADDR[8:0]</obj_property>
      <obj_property name="ObjectShortName">CRAM_RADDR[8:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/CRAM_RDATA" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">CRAM_RDATA[8:0]</obj_property>
      <obj_property name="ObjectShortName">CRAM_RDATA[8:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/IN_DMA" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">IN_DMA</obj_property>
      <obj_property name="ObjectShortName">IN_DMA</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/H40" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">H40</obj_property>
      <obj_property name="ObjectShortName">H40</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/V30" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">V30</obj_property>
      <obj_property name="ObjectShortName">V30</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/RS1" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">RS1</obj_property>
      <obj_property name="ObjectShortName">RS1</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/RS0" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">RS0</obj_property>
      <obj_property name="ObjectShortName">RS0</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/ADDR_STEP" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">ADDR_STEP[7:0]</obj_property>
      <obj_property name="ObjectShortName">ADDR_STEP[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/HSCR" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">HSCR[1:0]</obj_property>
      <obj_property name="ObjectShortName">HSCR[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/HSIZE" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">HSIZE[1:0]</obj_property>
      <obj_property name="ObjectShortName">HSIZE[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/VSIZE" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">VSIZE[1:0]</obj_property>
      <obj_property name="ObjectShortName">VSIZE[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/VSCR" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">VSCR</obj_property>
      <obj_property name="ObjectShortName">VSCR</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/WVP" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">WVP[4:0]</obj_property>
      <obj_property name="ObjectShortName">WVP[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/WDOWN" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">WDOWN</obj_property>
      <obj_property name="ObjectShortName">WDOWN</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/WHP" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">WHP[4:0]</obj_property>
      <obj_property name="ObjectShortName">WHP[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/WRIGT" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">WRIGT</obj_property>
      <obj_property name="ObjectShortName">WRIGT</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/BGCOL" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">BGCOL[5:0]</obj_property>
      <obj_property name="ObjectShortName">BGCOL[5:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/HIT" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">HIT[7:0]</obj_property>
      <obj_property name="ObjectShortName">HIT[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/IE2" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">IE2</obj_property>
      <obj_property name="ObjectShortName">IE2</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/IE1" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">IE1</obj_property>
      <obj_property name="ObjectShortName">IE1</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/M3" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">M3</obj_property>
      <obj_property name="ObjectShortName">M3</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/M1" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">M1</obj_property>
      <obj_property name="ObjectShortName">M1</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/M2" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">M2</obj_property>
      <obj_property name="ObjectShortName">M2</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/IE0" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">IE0</obj_property>
      <obj_property name="ObjectShortName">IE0</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/DMA" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">DMA</obj_property>
      <obj_property name="ObjectShortName">DMA</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/ODD" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">ODD</obj_property>
      <obj_property name="ObjectShortName">ODD</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/STEN" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">STEN</obj_property>
      <obj_property name="ObjectShortName">STEN</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/HV" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">HV[15:0]</obj_property>
      <obj_property name="ObjectShortName">HV[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/STATUS" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">STATUS[15:0]</obj_property>
      <obj_property name="ObjectShortName">STATUS[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/HSCB" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">HSCB[5:0]</obj_property>
      <obj_property name="ObjectShortName">HSCB[5:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/NTBB" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">NTBB[2:0]</obj_property>
      <obj_property name="ObjectShortName">NTBB[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/NTWB" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">NTWB[4:0]</obj_property>
      <obj_property name="ObjectShortName">NTWB[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/NTAB" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">NTAB[2:0]</obj_property>
      <obj_property name="ObjectShortName">NTAB[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/SATB" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">SATB[6:0]</obj_property>
      <obj_property name="ObjectShortName">SATB[6:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/VRAM_ADDR" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">VRAM_ADDR[31:0]</obj_property>
      <obj_property name="ObjectShortName">VRAM_ADDR[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/VRAM_CE_N" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">VRAM_CE_N</obj_property>
      <obj_property name="ObjectShortName">VRAM_CE_N</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/VRAM_BE_N" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">VRAM_BE_N[1:0]</obj_property>
      <obj_property name="ObjectShortName">VRAM_BE_N[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/VRAM_DO" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">VRAM_DO[15:0]</obj_property>
      <obj_property name="ObjectShortName">VRAM_DO[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/VRAM32_DO" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">VRAM32_DO[31:0]</obj_property>
      <obj_property name="ObjectShortName">VRAM32_DO[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/VRAM_DI" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">VRAM_DI[15:0]</obj_property>
      <obj_property name="ObjectShortName">VRAM_DI[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/VRAM_OE_N" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">VRAM_OE_N</obj_property>
      <obj_property name="ObjectShortName">VRAM_OE_N</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/VRAM_WE_N" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">VRAM_WE_N</obj_property>
      <obj_property name="ObjectShortName">VRAM_WE_N</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/VRAM_SEL" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">VRAM_SEL</obj_property>
      <obj_property name="ObjectShortName">VRAM_SEL</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/VRAM_DTACK_N" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">VRAM_DTACK_N</obj_property>
      <obj_property name="ObjectShortName">VRAM_DTACK_N</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/BGB_COLINFO_ADDR_B" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">BGB_COLINFO_ADDR_B[8:0]</obj_property>
      <obj_property name="ObjectShortName">BGB_COLINFO_ADDR_B[8:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/BGB_COLINFO_Q_B" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">BGB_COLINFO_Q_B[9:0]</obj_property>
      <obj_property name="ObjectShortName">BGB_COLINFO_Q_B[9:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/T_BGB_COLNO" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">T_BGB_COLNO[3:0]</obj_property>
      <obj_property name="ObjectShortName">T_BGB_COLNO[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/BGB_BASE" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">BGB_BASE[15:0]</obj_property>
      <obj_property name="ObjectShortName">BGB_BASE[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/BGA_COLINFO_ADDR_B" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">BGA_COLINFO_ADDR_B[8:0]</obj_property>
      <obj_property name="ObjectShortName">BGA_COLINFO_ADDR_B[8:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/BGA_COLINFO_Q_B" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">BGA_COLINFO_Q_B[9:0]</obj_property>
      <obj_property name="ObjectShortName">BGA_COLINFO_Q_B[9:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/T_BGA_COLNO" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">T_BGA_COLNO[3:0]</obj_property>
      <obj_property name="ObjectShortName">T_BGA_COLNO[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/BGA_BASE" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">BGA_BASE[15:0]</obj_property>
      <obj_property name="ObjectShortName">BGA_BASE[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/OBJ_Y_Q" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">OBJ_Y_Q[15:0]</obj_property>
      <obj_property name="ObjectShortName">OBJ_Y_Q[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/OBJ_X_Q" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">OBJ_X_Q[31:0]</obj_property>
      <obj_property name="ObjectShortName">OBJ_X_Q[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/OBJ_SZ_LINK_Q" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">OBJ_SZ_LINK_Q[15:0]</obj_property>
      <obj_property name="ObjectShortName">OBJ_SZ_LINK_Q[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/OBJ_COLINFO_ADDR_B" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">OBJ_COLINFO_ADDR_B[8:0]</obj_property>
      <obj_property name="ObjectShortName">OBJ_COLINFO_ADDR_B[8:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/OBJ_COLINFO_Q_B" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">OBJ_COLINFO_Q_B[9:0]</obj_property>
      <obj_property name="ObjectShortName">OBJ_COLINFO_Q_B[9:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/T_OBJ_HS" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">T_OBJ_HS[1:0]</obj_property>
      <obj_property name="ObjectShortName">T_OBJ_HS[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/T_OBJ_VS" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">T_OBJ_VS[1:0]</obj_property>
      <obj_property name="ObjectShortName">T_OBJ_VS[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/T_PREV_OBJ_COLINFO" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">T_PREV_OBJ_COLINFO[6:0]</obj_property>
      <obj_property name="ObjectShortName">T_PREV_OBJ_COLINFO[6:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/BGB_COLINFO_WDATA_A" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">BGB_COLINFO_WDATA_A[8:0]</obj_property>
      <obj_property name="ObjectShortName">BGB_COLINFO_WDATA_A[8:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/BGB_COLINFO_RDATA_B" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">BGB_COLINFO_RDATA_B[8:0]</obj_property>
      <obj_property name="ObjectShortName">BGB_COLINFO_RDATA_B[8:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/BGB_COLINFO_RDATA_B0" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">BGB_COLINFO_RDATA_B0[8:0]</obj_property>
      <obj_property name="ObjectShortName">BGB_COLINFO_RDATA_B0[8:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/BGB_COLINFO_RDATA_B1" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">BGB_COLINFO_RDATA_B1[8:0]</obj_property>
      <obj_property name="ObjectShortName">BGB_COLINFO_RDATA_B1[8:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/BGA_COLINFO_WDATA_A" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">BGA_COLINFO_WDATA_A[8:0]</obj_property>
      <obj_property name="ObjectShortName">BGA_COLINFO_WDATA_A[8:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/BGA_COLINFO_RDATA_B" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">BGA_COLINFO_RDATA_B[8:0]</obj_property>
      <obj_property name="ObjectShortName">BGA_COLINFO_RDATA_B[8:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/BGA_COLINFO_RDATA_B0" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">BGA_COLINFO_RDATA_B0[8:0]</obj_property>
      <obj_property name="ObjectShortName">BGA_COLINFO_RDATA_B0[8:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/BGA_COLINFO_RDATA_B1" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">BGA_COLINFO_RDATA_B1[8:0]</obj_property>
      <obj_property name="ObjectShortName">BGA_COLINFO_RDATA_B1[8:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/OBJ_COLINFO_WDATA_A" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">OBJ_COLINFO_WDATA_A[8:0]</obj_property>
      <obj_property name="ObjectShortName">OBJ_COLINFO_WDATA_A[8:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/OBJ_COLINFO_RDATA_B" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">OBJ_COLINFO_RDATA_B[8:0]</obj_property>
      <obj_property name="ObjectShortName">OBJ_COLINFO_RDATA_B[8:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/OBJ_COLINFO_RDATA_B0" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">OBJ_COLINFO_RDATA_B0[8:0]</obj_property>
      <obj_property name="ObjectShortName">OBJ_COLINFO_RDATA_B0[8:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/OBJ_COLINFO_RDATA_B1" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">OBJ_COLINFO_RDATA_B1[8:0]</obj_property>
      <obj_property name="ObjectShortName">OBJ_COLINFO_RDATA_B1[8:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/OBJ_Y_RDATA" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">OBJ_Y_RDATA[31:0]</obj_property>
      <obj_property name="ObjectShortName">OBJ_Y_RDATA[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/OBJ_X_RDATA" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">OBJ_X_RDATA[31:0]</obj_property>
      <obj_property name="ObjectShortName">OBJ_X_RDATA[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/SP1_VRAM32_DO" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">SP1_VRAM32_DO[31:0]</obj_property>
      <obj_property name="ObjectShortName">SP1_VRAM32_DO[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/SP1_DTACK_N" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">SP1_DTACK_N</obj_property>
      <obj_property name="ObjectShortName">SP1_DTACK_N</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/SP2_VRAM32_DO" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">SP2_VRAM32_DO[31:0]</obj_property>
      <obj_property name="ObjectShortName">SP2_VRAM32_DO[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/SP2_DTACK_N" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">SP2_DTACK_N</obj_property>
      <obj_property name="ObjectShortName">SP2_DTACK_N</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/BGA_VRAM32_DO" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">BGA_VRAM32_DO[31:0]</obj_property>
      <obj_property name="ObjectShortName">BGA_VRAM32_DO[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/BGA_DTACK_N" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">BGA_DTACK_N</obj_property>
      <obj_property name="ObjectShortName">BGA_DTACK_N</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/BGB_VRAM32_DO" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">BGB_VRAM32_DO[31:0]</obj_property>
      <obj_property name="ObjectShortName">BGB_VRAM32_DO[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/BGB_DTACK_N" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">BGB_DTACK_N</obj_property>
      <obj_property name="ObjectShortName">BGB_DTACK_N</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/DT_VRAM_DO" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">DT_VRAM_DO[15:0]</obj_property>
      <obj_property name="ObjectShortName">DT_VRAM_DO[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/DT_VRAM32_DO" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">DT_VRAM32_DO[31:0]</obj_property>
      <obj_property name="ObjectShortName">DT_VRAM32_DO[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/DT_VRAM_DTACK_N" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">DT_VRAM_DTACK_N</obj_property>
      <obj_property name="ObjectShortName">DT_VRAM_DTACK_N</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/bga_render" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">bga_render</obj_property>
      <obj_property name="ObjectShortName">bga_render</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/bgb_render" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">bgb_render</obj_property>
      <obj_property name="ObjectShortName">bgb_render</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/spr_render" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">spr_render</obj_property>
      <obj_property name="ObjectShortName">spr_render</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/spr_search" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">spr_search</obj_property>
      <obj_property name="ObjectShortName">spr_search</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/BGA_ACTIVE" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">BGA_ACTIVE</obj_property>
      <obj_property name="ObjectShortName">BGA_ACTIVE</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/BGB_ACTIVE" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">BGB_ACTIVE</obj_property>
      <obj_property name="ObjectShortName">BGB_ACTIVE</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/SPR_ACTIVE" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">SPR_ACTIVE</obj_property>
      <obj_property name="ObjectShortName">SPR_ACTIVE</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/V_BGB_XSTART" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">V_BGB_XSTART[9:0]</obj_property>
      <obj_property name="ObjectShortName">V_BGB_XSTART[9:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/V_BGA_XSTART" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">V_BGA_XSTART[9:0]</obj_property>
      <obj_property name="ObjectShortName">V_BGA_XSTART[9:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/spr_search_w" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">spr_search_w</obj_property>
      <obj_property name="ObjectShortName">spr_search_w</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/spr_search_done_w" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">spr_search_done_w</obj_property>
      <obj_property name="ObjectShortName">spr_search_done_w</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/spr_ss_w" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">spr_ss_w[3:0]</obj_property>
      <obj_property name="ObjectShortName">spr_ss_w[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/SP1_SEL_w" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">SP1_SEL_w</obj_property>
      <obj_property name="ObjectShortName">SP1_SEL_w</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/OBJ_Y_WE_w" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">OBJ_Y_WE_w</obj_property>
      <obj_property name="ObjectShortName">OBJ_Y_WE_w</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/OBJ_X_WE_w" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">OBJ_X_WE_w</obj_property>
      <obj_property name="ObjectShortName">OBJ_X_WE_w</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/OBJ_Y_ADDR_WR_w" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">OBJ_Y_ADDR_WR_w[6:0]</obj_property>
      <obj_property name="ObjectShortName">OBJ_Y_ADDR_WR_w[6:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/OBJ_Y_D_w" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">OBJ_Y_D_w[31:0]</obj_property>
      <obj_property name="ObjectShortName">OBJ_Y_D_w[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/OBJ_X_D_w" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">OBJ_X_D_w[31:0]</obj_property>
      <obj_property name="ObjectShortName">OBJ_X_D_w[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/SP1_X_w" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">SP1_X_w[7:0]</obj_property>
      <obj_property name="ObjectShortName">SP1_X_w[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/SP1_VRAM_ADDR_w" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">SP1_VRAM_ADDR_w[15:0]</obj_property>
      <obj_property name="ObjectShortName">SP1_VRAM_ADDR_w[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/CRAM_COLINFO_SEL" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">CRAM_COLINFO_SEL[7:0]</obj_property>
      <obj_property name="ObjectShortName">CRAM_COLINFO_SEL[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/COLINFO_PRI" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">COLINFO_PRI[2:0]</obj_property>
      <obj_property name="ObjectShortName">COLINFO_PRI[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/line0_wr_addr" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">line0_wr_addr[8:0]</obj_property>
      <obj_property name="ObjectShortName">line0_wr_addr[8:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/line0_wr_data" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">line0_wr_data[17:0]</obj_property>
      <obj_property name="ObjectShortName">line0_wr_data[17:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/line0_wr_req" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">line0_wr_req</obj_property>
      <obj_property name="ObjectShortName">line0_wr_req</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/line0_rd_addr" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">line0_rd_addr[8:0]</obj_property>
      <obj_property name="ObjectShortName">line0_rd_addr[8:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/line0_rd_data" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">line0_rd_data[17:0]</obj_property>
      <obj_property name="ObjectShortName">line0_rd_data[17:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/line1_wr_addr" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">line1_wr_addr[8:0]</obj_property>
      <obj_property name="ObjectShortName">line1_wr_addr[8:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/line1_wr_data" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">line1_wr_data[17:0]</obj_property>
      <obj_property name="ObjectShortName">line1_wr_data[17:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/line1_wr_req" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">line1_wr_req</obj_property>
      <obj_property name="ObjectShortName">line1_wr_req</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/line1_rd_addr" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">line1_rd_addr[8:0]</obj_property>
      <obj_property name="ObjectShortName">line1_rd_addr[8:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/line1_rd_data" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">line1_rd_data[17:0]</obj_property>
      <obj_property name="ObjectShortName">line1_rd_data[17:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/RGB" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">RGB[17:0]</obj_property>
      <obj_property name="ObjectShortName">RGB[17:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/DT_CODE" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">DT_CODE[2:0]</obj_property>
      <obj_property name="ObjectShortName">DT_CODE[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/DEBUG_OUT_w" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">DEBUG_OUT_w[15:0]</obj_property>
      <obj_property name="ObjectShortName">DEBUG_OUT_w[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/FF_DTACK_N" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">FF_DTACK_N</obj_property>
      <obj_property name="ObjectShortName">FF_DTACK_N</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/FF_DO" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">FF_DO[15:0]</obj_property>
      <obj_property name="ObjectShortName">FF_DO[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/REG0" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">REG0[7:0]</obj_property>
      <obj_property name="ObjectShortName">REG0[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/REG1" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">REG1[7:0]</obj_property>
      <obj_property name="ObjectShortName">REG1[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/REG2" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">REG2[7:0]</obj_property>
      <obj_property name="ObjectShortName">REG2[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/REG3" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">REG3[7:0]</obj_property>
      <obj_property name="ObjectShortName">REG3[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/REG4" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">REG4[7:0]</obj_property>
      <obj_property name="ObjectShortName">REG4[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/REG5" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">REG5[7:0]</obj_property>
      <obj_property name="ObjectShortName">REG5[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/REG6" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">REG6[7:0]</obj_property>
      <obj_property name="ObjectShortName">REG6[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/REG7" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">REG7[7:0]</obj_property>
      <obj_property name="ObjectShortName">REG7[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/REG8" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">REG8[7:0]</obj_property>
      <obj_property name="ObjectShortName">REG8[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/REG9" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">REG9[7:0]</obj_property>
      <obj_property name="ObjectShortName">REG9[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/REG10" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">REG10[7:0]</obj_property>
      <obj_property name="ObjectShortName">REG10[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/REG11" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">REG11[7:0]</obj_property>
      <obj_property name="ObjectShortName">REG11[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/REG12" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">REG12[7:0]</obj_property>
      <obj_property name="ObjectShortName">REG12[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/REG13" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">REG13[7:0]</obj_property>
      <obj_property name="ObjectShortName">REG13[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/REG14" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">REG14[7:0]</obj_property>
      <obj_property name="ObjectShortName">REG14[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/REG15" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">REG15[7:0]</obj_property>
      <obj_property name="ObjectShortName">REG15[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/REG16" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">REG16[7:0]</obj_property>
      <obj_property name="ObjectShortName">REG16[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/REG17" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">REG17[7:0]</obj_property>
      <obj_property name="ObjectShortName">REG17[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/REG18" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">REG18[7:0]</obj_property>
      <obj_property name="ObjectShortName">REG18[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/REG19" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">REG19[7:0]</obj_property>
      <obj_property name="ObjectShortName">REG19[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/REG20" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">REG20[7:0]</obj_property>
      <obj_property name="ObjectShortName">REG20[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/REG21" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">REG21[7:0]</obj_property>
      <obj_property name="ObjectShortName">REG21[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/REG22" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">REG22[7:0]</obj_property>
      <obj_property name="ObjectShortName">REG22[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/REG23" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">REG23[7:0]</obj_property>
      <obj_property name="ObjectShortName">REG23[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/REG24" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">REG24[7:0]</obj_property>
      <obj_property name="ObjectShortName">REG24[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/REG25" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">REG25[7:0]</obj_property>
      <obj_property name="ObjectShortName">REG25[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/REG26" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">REG26[7:0]</obj_property>
      <obj_property name="ObjectShortName">REG26[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/REG27" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">REG27[7:0]</obj_property>
      <obj_property name="ObjectShortName">REG27[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/REG28" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">REG28[7:0]</obj_property>
      <obj_property name="ObjectShortName">REG28[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/REG29" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">REG29[7:0]</obj_property>
      <obj_property name="ObjectShortName">REG29[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/REG30" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">REG30[7:0]</obj_property>
      <obj_property name="ObjectShortName">REG30[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/REG31" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">REG31[7:0]</obj_property>
      <obj_property name="ObjectShortName">REG31[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/PENDING" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">PENDING</obj_property>
      <obj_property name="ObjectShortName">PENDING</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/ADDR_LATCH" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">ADDR_LATCH[15:0]</obj_property>
      <obj_property name="ObjectShortName">ADDR_LATCH[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/REG_LATCH" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">REG_LATCH[15:0]</obj_property>
      <obj_property name="ObjectShortName">REG_LATCH[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/CODE" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">CODE[5:0]</obj_property>
      <obj_property name="ObjectShortName">CODE[5:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/FIFO_DATA0" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">FIFO_DATA0[35:0]</obj_property>
      <obj_property name="ObjectShortName">FIFO_DATA0[35:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/FIFO_DATA1" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">FIFO_DATA1[35:0]</obj_property>
      <obj_property name="ObjectShortName">FIFO_DATA1[35:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/FIFO_DATA2" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">FIFO_DATA2[35:0]</obj_property>
      <obj_property name="ObjectShortName">FIFO_DATA2[35:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/FIFO_DATA3" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">FIFO_DATA3[35:0]</obj_property>
      <obj_property name="ObjectShortName">FIFO_DATA3[35:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/FIFO_WR_POS" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">FIFO_WR_POS[1:0]</obj_property>
      <obj_property name="ObjectShortName">FIFO_WR_POS[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/FIFO_RD_POS" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">FIFO_RD_POS[1:0]</obj_property>
      <obj_property name="ObjectShortName">FIFO_RD_POS[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/FIFO_EMPTY" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">FIFO_EMPTY</obj_property>
      <obj_property name="ObjectShortName">FIFO_EMPTY</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/FIFO_FULL" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">FIFO_FULL</obj_property>
      <obj_property name="ObjectShortName">FIFO_FULL</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/IN_HBL" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">IN_HBL</obj_property>
      <obj_property name="ObjectShortName">IN_HBL</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/IN_VBL" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">IN_VBL</obj_property>
      <obj_property name="ObjectShortName">IN_VBL</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/SOVR" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">SOVR</obj_property>
      <obj_property name="ObjectShortName">SOVR</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/SOVR_SET" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">SOVR_SET</obj_property>
      <obj_property name="ObjectShortName">SOVR_SET</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/SOVR_CLR" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">SOVR_CLR</obj_property>
      <obj_property name="ObjectShortName">SOVR_CLR</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/SCOL" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">SCOL</obj_property>
      <obj_property name="ObjectShortName">SCOL</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/SCOL_SET" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">SCOL_SET</obj_property>
      <obj_property name="ObjectShortName">SCOL_SET</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/SCOL_CLR" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">SCOL_CLR</obj_property>
      <obj_property name="ObjectShortName">SCOL_CLR</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/HINT_COUNT" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">HINT_COUNT[7:0]</obj_property>
      <obj_property name="ObjectShortName">HINT_COUNT[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/HINT_PENDING" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">HINT_PENDING</obj_property>
      <obj_property name="ObjectShortName">HINT_PENDING</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/HINT_PENDING_SET" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">HINT_PENDING_SET</obj_property>
      <obj_property name="ObjectShortName">HINT_PENDING_SET</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/HINT_FF" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">HINT_FF</obj_property>
      <obj_property name="ObjectShortName">HINT_FF</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/VINT_TG68_PENDING" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">VINT_TG68_PENDING</obj_property>
      <obj_property name="ObjectShortName">VINT_TG68_PENDING</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/VINT_TG68_PENDING_SET" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">VINT_TG68_PENDING_SET</obj_property>
      <obj_property name="ObjectShortName">VINT_TG68_PENDING_SET</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/VINT_TG68_FF" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">VINT_TG68_FF</obj_property>
      <obj_property name="ObjectShortName">VINT_TG68_FF</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/VINT_T80_SET" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">VINT_T80_SET</obj_property>
      <obj_property name="ObjectShortName">VINT_T80_SET</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/VINT_T80_CLR" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">VINT_T80_CLR</obj_property>
      <obj_property name="ObjectShortName">VINT_T80_CLR</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/VINT_T80_FF" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">VINT_T80_FF</obj_property>
      <obj_property name="ObjectShortName">VINT_T80_FF</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/DT_ACTIVE" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">DT_ACTIVE</obj_property>
      <obj_property name="ObjectShortName">DT_ACTIVE</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/DTC" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">DTC[28:0]</obj_property>
      <obj_property name="ObjectShortName">DTC[28:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/DT_VRAM_SEL" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">DT_VRAM_SEL</obj_property>
      <obj_property name="ObjectShortName">DT_VRAM_SEL</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/DT_VRAM_ADDR" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">DT_VRAM_ADDR[15:0]</obj_property>
      <obj_property name="ObjectShortName">DT_VRAM_ADDR[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/DT_VRAM_DI" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">DT_VRAM_DI[15:0]</obj_property>
      <obj_property name="ObjectShortName">DT_VRAM_DI[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/DT_VRAM_RNW" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">DT_VRAM_RNW</obj_property>
      <obj_property name="ObjectShortName">DT_VRAM_RNW</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/DT_VRAM_UDS_N" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">DT_VRAM_UDS_N</obj_property>
      <obj_property name="ObjectShortName">DT_VRAM_UDS_N</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/DT_VRAM_LDS_N" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">DT_VRAM_LDS_N</obj_property>
      <obj_property name="ObjectShortName">DT_VRAM_LDS_N</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/DT_WR_ADDR" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">DT_WR_ADDR[15:0]</obj_property>
      <obj_property name="ObjectShortName">DT_WR_ADDR[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/DT_WR_DATA" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">DT_WR_DATA[15:0]</obj_property>
      <obj_property name="ObjectShortName">DT_WR_DATA[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/DT_WR_CODE" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">DT_WR_CODE[2:0]</obj_property>
      <obj_property name="ObjectShortName">DT_WR_CODE[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/DT_WR_SIZE" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">DT_WR_SIZE</obj_property>
      <obj_property name="ObjectShortName">DT_WR_SIZE</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/DT_FF_DATA" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">DT_FF_DATA[15:0]</obj_property>
      <obj_property name="ObjectShortName">DT_FF_DATA[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/DT_FF_CODE" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">DT_FF_CODE[2:0]</obj_property>
      <obj_property name="ObjectShortName">DT_FF_CODE[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/DT_FF_SIZE" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">DT_FF_SIZE</obj_property>
      <obj_property name="ObjectShortName">DT_FF_SIZE</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/DT_FF_SEL" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">DT_FF_SEL</obj_property>
      <obj_property name="ObjectShortName">DT_FF_SEL</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/DT_FF_DTACK_N" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">DT_FF_DTACK_N</obj_property>
      <obj_property name="ObjectShortName">DT_FF_DTACK_N</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/DT_RD_DATA" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">DT_RD_DATA[15:0]</obj_property>
      <obj_property name="ObjectShortName">DT_RD_DATA[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/DT_RD_CODE" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">DT_RD_CODE[3:0]</obj_property>
      <obj_property name="ObjectShortName">DT_RD_CODE[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/DT_RD_SEL" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">DT_RD_SEL</obj_property>
      <obj_property name="ObjectShortName">DT_RD_SEL</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/DT_RD_DTACK_N" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">DT_RD_DTACK_N</obj_property>
      <obj_property name="ObjectShortName">DT_RD_DTACK_N</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/ADDR" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">ADDR[15:0]</obj_property>
      <obj_property name="ObjectShortName">ADDR[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/ADDR_SET_REQ" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">ADDR_SET_REQ</obj_property>
      <obj_property name="ObjectShortName">ADDR_SET_REQ</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/ADDR_SET_ACK" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">ADDR_SET_ACK</obj_property>
      <obj_property name="ObjectShortName">ADDR_SET_ACK</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/REG_SET_REQ" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">REG_SET_REQ</obj_property>
      <obj_property name="ObjectShortName">REG_SET_REQ</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/REG_SET_ACK" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">REG_SET_ACK</obj_property>
      <obj_property name="ObjectShortName">REG_SET_ACK</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/DT_DMAF_DATA" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">DT_DMAF_DATA[15:0]</obj_property>
      <obj_property name="ObjectShortName">DT_DMAF_DATA[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/DT_DMAV_DATA" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">DT_DMAV_DATA[15:0]</obj_property>
      <obj_property name="ObjectShortName">DT_DMAV_DATA[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/DMAF_SET_REQ" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">DMAF_SET_REQ</obj_property>
      <obj_property name="ObjectShortName">DMAF_SET_REQ</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/DMAF_SET_ACK" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">DMAF_SET_ACK</obj_property>
      <obj_property name="ObjectShortName">DMAF_SET_ACK</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/FF_VBUS_DMA_REQ" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">FF_VBUS_DMA_REQ</obj_property>
      <obj_property name="ObjectShortName">FF_VBUS_DMA_REQ</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/FF_VBUS_ADDR" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">FF_VBUS_ADDR[23:0]</obj_property>
      <obj_property name="ObjectShortName">FF_VBUS_ADDR[23:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/FF_VBUS_UDS_N" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">FF_VBUS_UDS_N</obj_property>
      <obj_property name="ObjectShortName">FF_VBUS_UDS_N</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/FF_VBUS_LDS_N" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">FF_VBUS_LDS_N</obj_property>
      <obj_property name="ObjectShortName">FF_VBUS_LDS_N</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/FF_VBUS_SEL" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">FF_VBUS_SEL</obj_property>
      <obj_property name="ObjectShortName">FF_VBUS_SEL</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/DMA_VBUS" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">DMA_VBUS</obj_property>
      <obj_property name="ObjectShortName">DMA_VBUS</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/DMA_FILL_PRE" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">DMA_FILL_PRE</obj_property>
      <obj_property name="ObjectShortName">DMA_FILL_PRE</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/DMA_FILL" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">DMA_FILL</obj_property>
      <obj_property name="ObjectShortName">DMA_FILL</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/DMA_COPY" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">DMA_COPY</obj_property>
      <obj_property name="ObjectShortName">DMA_COPY</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/DMA_LENGTH" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">DMA_LENGTH[15:0]</obj_property>
      <obj_property name="ObjectShortName">DMA_LENGTH[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/DMA_SOURCE" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">DMA_SOURCE[15:0]</obj_property>
      <obj_property name="ObjectShortName">DMA_SOURCE[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/H_CNT" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">H_CNT[11:0]</obj_property>
      <obj_property name="ObjectShortName">H_CNT[11:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/H_VGA_CNT" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">H_VGA_CNT[10:0]</obj_property>
      <obj_property name="ObjectShortName">H_VGA_CNT[10:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/H_DE_CNT" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">H_DE_CNT[24:0]</obj_property>
      <obj_property name="ObjectShortName">H_DE_CNT[24:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/V_CNT" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">V_CNT[9:0]</obj_property>
      <obj_property name="ObjectShortName">V_CNT[9:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/V_ACTIVE" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">V_ACTIVE</obj_property>
      <obj_property name="ObjectShortName">V_ACTIVE</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/SPR_V_ACTIVE" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">SPR_V_ACTIVE</obj_property>
      <obj_property name="ObjectShortName">SPR_V_ACTIVE</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/PRE_V_ACTIVE" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">PRE_V_ACTIVE</obj_property>
      <obj_property name="ObjectShortName">PRE_V_ACTIVE</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/PRE_Y" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">PRE_Y[9:0]</obj_property>
      <obj_property name="ObjectShortName">PRE_Y[9:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/FIELD" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">FIELD</obj_property>
      <obj_property name="ObjectShortName">FIELD</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/POS_X" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">POS_X[8:0]</obj_property>
      <obj_property name="ObjectShortName">POS_X[8:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/POS_X_WR" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">POS_X_WR[8:0]</obj_property>
      <obj_property name="ObjectShortName">POS_X_WR[8:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/POS_X_REQ" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">POS_X_REQ</obj_property>
      <obj_property name="ObjectShortName">POS_X_REQ</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/PIXDIV" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">PIXDIV[7:0]</obj_property>
      <obj_property name="ObjectShortName">PIXDIV[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/DISP_ACTIVE" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">DISP_ACTIVE</obj_property>
      <obj_property name="ObjectShortName">DISP_ACTIVE</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/HV_PIXDIV" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">HV_PIXDIV[3:0]</obj_property>
      <obj_property name="ObjectShortName">HV_PIXDIV[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/HV_HCNT" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">HV_HCNT[8:0]</obj_property>
      <obj_property name="ObjectShortName">HV_HCNT[8:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/HV_VCNT" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">HV_VCNT[9:0]</obj_property>
      <obj_property name="ObjectShortName">HV_VCNT[9:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/BGEN_ACTIVE" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">BGEN_ACTIVE</obj_property>
      <obj_property name="ObjectShortName">BGEN_ACTIVE</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/BGBC" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">BGBC[8:0]</obj_property>
      <obj_property name="ObjectShortName">BGBC[8:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/BGB_COLINFO_ADDR_A" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">BGB_COLINFO_ADDR_A[8:0]</obj_property>
      <obj_property name="ObjectShortName">BGB_COLINFO_ADDR_A[8:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/BGB_COLINFO_D_A" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">BGB_COLINFO_D_A[6:0]</obj_property>
      <obj_property name="ObjectShortName">BGB_COLINFO_D_A[6:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/BGB_COLINFO_WE_A" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">BGB_COLINFO_WE_A</obj_property>
      <obj_property name="ObjectShortName">BGB_COLINFO_WE_A</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/BGB_COLINFO_WE_A0" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">BGB_COLINFO_WE_A0</obj_property>
      <obj_property name="ObjectShortName">BGB_COLINFO_WE_A0</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/BGB_COLINFO_WE_A1" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">BGB_COLINFO_WE_A1</obj_property>
      <obj_property name="ObjectShortName">BGB_COLINFO_WE_A1</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/BGB_X" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">BGB_X[9:0]</obj_property>
      <obj_property name="ObjectShortName">BGB_X[9:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/BGB_POS" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">BGB_POS[9:0]</obj_property>
      <obj_property name="ObjectShortName">BGB_POS[9:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/BGB_Y" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">BGB_Y[9:0]</obj_property>
      <obj_property name="ObjectShortName">BGB_Y[9:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/T_BGB_PRI" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">T_BGB_PRI</obj_property>
      <obj_property name="ObjectShortName">T_BGB_PRI</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/T_BGB_PAL" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">T_BGB_PAL[1:0]</obj_property>
      <obj_property name="ObjectShortName">T_BGB_PAL[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/BGB_TILEBASE" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">BGB_TILEBASE[15:0]</obj_property>
      <obj_property name="ObjectShortName">BGB_TILEBASE[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/BGB_HF" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">BGB_HF</obj_property>
      <obj_property name="ObjectShortName">BGB_HF</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/BGB_VRAM_ADDR" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">BGB_VRAM_ADDR[15:0]</obj_property>
      <obj_property name="ObjectShortName">BGB_VRAM_ADDR[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/BGB_SEL" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">BGB_SEL</obj_property>
      <obj_property name="ObjectShortName">BGB_SEL</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/BGAC" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">BGAC[7:0]</obj_property>
      <obj_property name="ObjectShortName">BGAC[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/BGA_COLINFO_ADDR_A" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">BGA_COLINFO_ADDR_A[8:0]</obj_property>
      <obj_property name="ObjectShortName">BGA_COLINFO_ADDR_A[8:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/BGA_COLINFO_D_A" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">BGA_COLINFO_D_A[6:0]</obj_property>
      <obj_property name="ObjectShortName">BGA_COLINFO_D_A[6:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/BGA_COLINFO_WE_A" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">BGA_COLINFO_WE_A</obj_property>
      <obj_property name="ObjectShortName">BGA_COLINFO_WE_A</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/BGA_COLINFO_WE_A0" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">BGA_COLINFO_WE_A0</obj_property>
      <obj_property name="ObjectShortName">BGA_COLINFO_WE_A0</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/BGA_COLINFO_WE_A1" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">BGA_COLINFO_WE_A1</obj_property>
      <obj_property name="ObjectShortName">BGA_COLINFO_WE_A1</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/BGA_X" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">BGA_X[9:0]</obj_property>
      <obj_property name="ObjectShortName">BGA_X[9:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/BGA_POS" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">BGA_POS[9:0]</obj_property>
      <obj_property name="ObjectShortName">BGA_POS[9:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/BGA_Y" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">BGA_Y[9:0]</obj_property>
      <obj_property name="ObjectShortName">BGA_Y[9:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/T_BGA_PRI" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">T_BGA_PRI</obj_property>
      <obj_property name="ObjectShortName">T_BGA_PRI</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/T_BGA_PAL" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">T_BGA_PAL[1:0]</obj_property>
      <obj_property name="ObjectShortName">T_BGA_PAL[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/BGA_TILEBASE" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">BGA_TILEBASE[15:0]</obj_property>
      <obj_property name="ObjectShortName">BGA_TILEBASE[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/BGA_HF" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">BGA_HF</obj_property>
      <obj_property name="ObjectShortName">BGA_HF</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/BGA_VRAM_ADDR" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">BGA_VRAM_ADDR[15:0]</obj_property>
      <obj_property name="ObjectShortName">BGA_VRAM_ADDR[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/BGA_SEL" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">BGA_SEL</obj_property>
      <obj_property name="ObjectShortName">BGA_SEL</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/WIN_V" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">WIN_V</obj_property>
      <obj_property name="ObjectShortName">WIN_V</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/WIN_H" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">WIN_H</obj_property>
      <obj_property name="ObjectShortName">WIN_H</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/SP1E_ACTIVE" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">SP1E_ACTIVE</obj_property>
      <obj_property name="ObjectShortName">SP1E_ACTIVE</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/OBJ_Y_D" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">OBJ_Y_D[31:0]</obj_property>
      <obj_property name="ObjectShortName">OBJ_Y_D[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/OBJ_Y_ADDR_RD" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">OBJ_Y_ADDR_RD[8:0]</obj_property>
      <obj_property name="ObjectShortName">OBJ_Y_ADDR_RD[8:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/OBJ_Y_ADDR_WR" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">OBJ_Y_ADDR_WR[8:0]</obj_property>
      <obj_property name="ObjectShortName">OBJ_Y_ADDR_WR[8:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/OBJ_Y_WE" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">OBJ_Y_WE</obj_property>
      <obj_property name="ObjectShortName">OBJ_Y_WE</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/OBJ_X_D" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">OBJ_X_D[31:0]</obj_property>
      <obj_property name="ObjectShortName">OBJ_X_D[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/OBJ_X_WE" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">OBJ_X_WE</obj_property>
      <obj_property name="ObjectShortName">OBJ_X_WE</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/OBJ_SZ_LINK_D" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">OBJ_SZ_LINK_D[15:0]</obj_property>
      <obj_property name="ObjectShortName">OBJ_SZ_LINK_D[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/OBJ_SZ_LINK_ADDR_RD" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">OBJ_SZ_LINK_ADDR_RD[8:0]</obj_property>
      <obj_property name="ObjectShortName">OBJ_SZ_LINK_ADDR_RD[8:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/OBJ_SZ_LINK_ADDR_WR" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">OBJ_SZ_LINK_ADDR_WR[8:0]</obj_property>
      <obj_property name="ObjectShortName">OBJ_SZ_LINK_ADDR_WR[8:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/OBJ_SZ_LINK_WE" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">OBJ_SZ_LINK_WE</obj_property>
      <obj_property name="ObjectShortName">OBJ_SZ_LINK_WE</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/OBJ_COLINFO_ADDR_A" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">OBJ_COLINFO_ADDR_A[9:0]</obj_property>
      <obj_property name="ObjectShortName">OBJ_COLINFO_ADDR_A[9:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/OBJ_COLINFO_D_A" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">OBJ_COLINFO_D_A[6:0]</obj_property>
      <obj_property name="ObjectShortName">OBJ_COLINFO_D_A[6:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/OBJ_COLINFO_WE_A" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">OBJ_COLINFO_WE_A</obj_property>
      <obj_property name="ObjectShortName">OBJ_COLINFO_WE_A</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/OBJ_COLINFO_WE_B" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">OBJ_COLINFO_WE_B</obj_property>
      <obj_property name="ObjectShortName">OBJ_COLINFO_WE_B</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/SP1_X" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">SP1_X[7:0]</obj_property>
      <obj_property name="ObjectShortName">SP1_X[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/SP1_VRAM_ADDR" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">SP1_VRAM_ADDR[15:0]</obj_property>
      <obj_property name="ObjectShortName">SP1_VRAM_ADDR[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/SP1_SEL" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">SP1_SEL</obj_property>
      <obj_property name="ObjectShortName">SP1_SEL</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/OBJ_CUR" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">OBJ_CUR[6:0]</obj_property>
      <obj_property name="ObjectShortName">OBJ_CUR[6:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/SP2E_ACTIVE" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">SP2E_ACTIVE</obj_property>
      <obj_property name="ObjectShortName">SP2E_ACTIVE</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/SP2C" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">SP2C[16:0]</obj_property>
      <obj_property name="ObjectShortName">SP2C[16:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/SP2_Y" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">SP2_Y[7:0]</obj_property>
      <obj_property name="ObjectShortName">SP2_Y[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/SP2_VRAM_ADDR" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">SP2_VRAM_ADDR[15:0]</obj_property>
      <obj_property name="ObjectShortName">SP2_VRAM_ADDR[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/SP2_SEL" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">SP2_SEL</obj_property>
      <obj_property name="ObjectShortName">SP2_SEL</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/OBJ_TOT" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">OBJ_TOT[6:0]</obj_property>
      <obj_property name="ObjectShortName">OBJ_TOT[6:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/OBJ_NEXT" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">OBJ_NEXT[6:0]</obj_property>
      <obj_property name="ObjectShortName">OBJ_NEXT[6:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/OBJ_NB" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">OBJ_NB[6:0]</obj_property>
      <obj_property name="ObjectShortName">OBJ_NB[6:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/OBJ_PIX" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">OBJ_PIX[8:0]</obj_property>
      <obj_property name="ObjectShortName">OBJ_PIX[8:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/OBJ_Y_OFS" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">OBJ_Y_OFS[8:0]</obj_property>
      <obj_property name="ObjectShortName">OBJ_Y_OFS[8:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/OBJ_LINK" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">OBJ_LINK[6:0]</obj_property>
      <obj_property name="ObjectShortName">OBJ_LINK[6:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/OBJ_HS" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">OBJ_HS[1:0]</obj_property>
      <obj_property name="ObjectShortName">OBJ_HS[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/OBJ_VS" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">OBJ_VS[1:0]</obj_property>
      <obj_property name="ObjectShortName">OBJ_VS[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/OBJ_X" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">OBJ_X[8:0]</obj_property>
      <obj_property name="ObjectShortName">OBJ_X[8:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/OBJ_X_OFS" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">OBJ_X_OFS[4:0]</obj_property>
      <obj_property name="ObjectShortName">OBJ_X_OFS[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/OBJ_PRI" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">OBJ_PRI</obj_property>
      <obj_property name="ObjectShortName">OBJ_PRI</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/OBJ_PAL" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">OBJ_PAL[1:0]</obj_property>
      <obj_property name="ObjectShortName">OBJ_PAL[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/OBJ_VF" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">OBJ_VF</obj_property>
      <obj_property name="ObjectShortName">OBJ_VF</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/OBJ_HF" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">OBJ_HF</obj_property>
      <obj_property name="ObjectShortName">OBJ_HF</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/OBJ_PAT" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">OBJ_PAT[10:0]</obj_property>
      <obj_property name="ObjectShortName">OBJ_PAT[10:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/OBJ_POS" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">OBJ_POS[8:0]</obj_property>
      <obj_property name="ObjectShortName">OBJ_POS[8:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/OBJ_TILEBASE" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">OBJ_TILEBASE[15:0]</obj_property>
      <obj_property name="ObjectShortName">OBJ_TILEBASE[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/OBJ_COLNO" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">OBJ_COLNO[3:0]</obj_property>
      <obj_property name="ObjectShortName">OBJ_COLNO[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/T_COLINFO" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">T_COLINFO[7:0]</obj_property>
      <obj_property name="ObjectShortName">T_COLINFO[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/T_COLOR" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">T_COLOR[15:0]</obj_property>
      <obj_property name="ObjectShortName">T_COLOR[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/FF_VGA_R" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">FF_VGA_R[7:0]</obj_property>
      <obj_property name="ObjectShortName">FF_VGA_R[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/FF_VGA_G" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">FF_VGA_G[7:0]</obj_property>
      <obj_property name="ObjectShortName">FF_VGA_G[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/FF_VGA_B" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">FF_VGA_B[7:0]</obj_property>
      <obj_property name="ObjectShortName">FF_VGA_B[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/FF_VGA_HS" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">FF_VGA_HS[7:0]</obj_property>
      <obj_property name="ObjectShortName">FF_VGA_HS[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/FF_VGA_VS" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">FF_VGA_VS[7:0]</obj_property>
      <obj_property name="ObjectShortName">FF_VGA_VS[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/FF_VGA_VDE" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">FF_VGA_VDE</obj_property>
      <obj_property name="ObjectShortName">FF_VGA_VDE</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/FF_VGA_DE" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">FF_VGA_DE[7:0]</obj_property>
      <obj_property name="ObjectShortName">FF_VGA_DE[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/FF_VGA_CLK" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">FF_VGA_CLK[7:0]</obj_property>
      <obj_property name="ObjectShortName">FF_VGA_CLK[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/FF_R" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">FF_R[3:0]</obj_property>
      <obj_property name="ObjectShortName">FF_R[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/FF_G" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">FF_G[3:0]</obj_property>
      <obj_property name="ObjectShortName">FF_G[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/FF_B" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">FF_B[3:0]</obj_property>
      <obj_property name="ObjectShortName">FF_B[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/OBJ_COLINFO_WE_A0" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">OBJ_COLINFO_WE_A0</obj_property>
      <obj_property name="ObjectShortName">OBJ_COLINFO_WE_A0</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/OBJ_COLINFO_WE_B0" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">OBJ_COLINFO_WE_B0</obj_property>
      <obj_property name="ObjectShortName">OBJ_COLINFO_WE_B0</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/OBJ_COLINFO_WE_A1" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">OBJ_COLINFO_WE_A1</obj_property>
      <obj_property name="ObjectShortName">OBJ_COLINFO_WE_A1</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/OBJ_COLINFO_WE_B1" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">OBJ_COLINFO_WE_B1</obj_property>
      <obj_property name="ObjectShortName">OBJ_COLINFO_WE_B1</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/bgb_render_r" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">bgb_render_r</obj_property>
      <obj_property name="ObjectShortName">bgb_render_r</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/bga_render_r" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">bga_render_r</obj_property>
      <obj_property name="ObjectShortName">bga_render_r</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/spr_search_r" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">spr_search_r</obj_property>
      <obj_property name="ObjectShortName">spr_search_r</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/spr_search_done_r" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">spr_search_done_r</obj_property>
      <obj_property name="ObjectShortName">spr_search_done_r</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/spr_ss_r" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">spr_ss_r[3:0]</obj_property>
      <obj_property name="ObjectShortName">spr_ss_r[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/spr_render_r" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">spr_render_r</obj_property>
      <obj_property name="ObjectShortName">spr_render_r</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/POS_X_OVER" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">POS_X_OVER</obj_property>
      <obj_property name="ObjectShortName">POS_X_OVER</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/CRAM_COLINFO" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">CRAM_COLINFO[7:0]</obj_property>
      <obj_property name="ObjectShortName">CRAM_COLINFO[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/BGA_COLINFO_Q" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">BGA_COLINFO_Q[9:0]</obj_property>
      <obj_property name="ObjectShortName">BGA_COLINFO_Q[9:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/BGB_COLINFO_Q" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">BGB_COLINFO_Q[9:0]</obj_property>
      <obj_property name="ObjectShortName">BGB_COLINFO_Q[9:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/OBJ_COLINFO_Q" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">OBJ_COLINFO_Q[9:0]</obj_property>
      <obj_property name="ObjectShortName">OBJ_COLINFO_Q[9:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/DEBUG_OUT_r" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">DEBUG_OUT_r[15:0]</obj_property>
      <obj_property name="ObjectShortName">DEBUG_OUT_r[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/DEVICE" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">DEVICE[31:0]</obj_property>
      <obj_property name="ObjectShortName">DEVICE[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/VGA_HS_CLOCKS" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">VGA_HS_CLOCKS[31:0]</obj_property>
      <obj_property name="ObjectShortName">VGA_HS_CLOCKS[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/VGA_VS_LINES" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">VGA_VS_LINES[31:0]</obj_property>
      <obj_property name="ObjectShortName">VGA_VS_LINES[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/NTSC_LINES" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">NTSC_LINES[31:0]</obj_property>
      <obj_property name="ObjectShortName">NTSC_LINES[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/NTSC_V_DISP_START" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">NTSC_V_DISP_START[31:0]</obj_property>
      <obj_property name="ObjectShortName">NTSC_V_DISP_START[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/DTC_IDLE" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">DTC_IDLE[31:0]</obj_property>
      <obj_property name="ObjectShortName">DTC_IDLE[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/DTC_FIFO_RD" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">DTC_FIFO_RD[31:0]</obj_property>
      <obj_property name="ObjectShortName">DTC_FIFO_RD[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/DTC_VRAM_WR1" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">DTC_VRAM_WR1[31:0]</obj_property>
      <obj_property name="ObjectShortName">DTC_VRAM_WR1[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/DTC_VRAM_WR2" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">DTC_VRAM_WR2[31:0]</obj_property>
      <obj_property name="ObjectShortName">DTC_VRAM_WR2[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/DTC_CRAM_WR" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">DTC_CRAM_WR[31:0]</obj_property>
      <obj_property name="ObjectShortName">DTC_CRAM_WR[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/DTC_VSRAM_WR" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">DTC_VSRAM_WR[31:0]</obj_property>
      <obj_property name="ObjectShortName">DTC_VSRAM_WR[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/DTC_VRAM_RD1" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">DTC_VRAM_RD1[31:0]</obj_property>
      <obj_property name="ObjectShortName">DTC_VRAM_RD1[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/DTC_VRAM_RD2" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">DTC_VRAM_RD2[31:0]</obj_property>
      <obj_property name="ObjectShortName">DTC_VRAM_RD2[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/DTC_CRAM_RD" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">DTC_CRAM_RD[31:0]</obj_property>
      <obj_property name="ObjectShortName">DTC_CRAM_RD[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/DTC_VSRAM_RD" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">DTC_VSRAM_RD[31:0]</obj_property>
      <obj_property name="ObjectShortName">DTC_VSRAM_RD[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/DTC_DMA_FILL_INIT" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">DTC_DMA_FILL_INIT[31:0]</obj_property>
      <obj_property name="ObjectShortName">DTC_DMA_FILL_INIT[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/DTC_DMA_FILL_WR" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">DTC_DMA_FILL_WR[31:0]</obj_property>
      <obj_property name="ObjectShortName">DTC_DMA_FILL_WR[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/DTC_DMA_FILL_WR2" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">DTC_DMA_FILL_WR2[31:0]</obj_property>
      <obj_property name="ObjectShortName">DTC_DMA_FILL_WR2[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/DTC_DMA_FILL_LOOP" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">DTC_DMA_FILL_LOOP[31:0]</obj_property>
      <obj_property name="ObjectShortName">DTC_DMA_FILL_LOOP[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/DTC_DMA_COPY_INIT" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">DTC_DMA_COPY_INIT[31:0]</obj_property>
      <obj_property name="ObjectShortName">DTC_DMA_COPY_INIT[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/DTC_DMA_COPY_RD" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">DTC_DMA_COPY_RD[31:0]</obj_property>
      <obj_property name="ObjectShortName">DTC_DMA_COPY_RD[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/DTC_DMA_COPY_RD2" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">DTC_DMA_COPY_RD2[31:0]</obj_property>
      <obj_property name="ObjectShortName">DTC_DMA_COPY_RD2[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/DTC_DMA_COPY_WR" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">DTC_DMA_COPY_WR[31:0]</obj_property>
      <obj_property name="ObjectShortName">DTC_DMA_COPY_WR[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/DTC_DMA_COPY_WR2" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">DTC_DMA_COPY_WR2[31:0]</obj_property>
      <obj_property name="ObjectShortName">DTC_DMA_COPY_WR2[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/DTC_DMA_COPY_LOOP" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">DTC_DMA_COPY_LOOP[31:0]</obj_property>
      <obj_property name="ObjectShortName">DTC_DMA_COPY_LOOP[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/DTC_DMA_VBUS_INIT" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">DTC_DMA_VBUS_INIT[31:0]</obj_property>
      <obj_property name="ObjectShortName">DTC_DMA_VBUS_INIT[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/DTC_DMA_VBUS_RD" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">DTC_DMA_VBUS_RD[31:0]</obj_property>
      <obj_property name="ObjectShortName">DTC_DMA_VBUS_RD[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/DTC_DMA_VBUS_RD2" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">DTC_DMA_VBUS_RD2[31:0]</obj_property>
      <obj_property name="ObjectShortName">DTC_DMA_VBUS_RD2[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/DTC_DMA_VBUS_SEL" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">DTC_DMA_VBUS_SEL[31:0]</obj_property>
      <obj_property name="ObjectShortName">DTC_DMA_VBUS_SEL[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/DTC_DMA_VBUS_CRAM_WR" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">DTC_DMA_VBUS_CRAM_WR[31:0]</obj_property>
      <obj_property name="ObjectShortName">DTC_DMA_VBUS_CRAM_WR[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/DTC_DMA_VBUS_VSRAM_WR" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">DTC_DMA_VBUS_VSRAM_WR[31:0]</obj_property>
      <obj_property name="ObjectShortName">DTC_DMA_VBUS_VSRAM_WR[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/DTC_DMA_VBUS_VRAM_WR1" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">DTC_DMA_VBUS_VRAM_WR1[31:0]</obj_property>
      <obj_property name="ObjectShortName">DTC_DMA_VBUS_VRAM_WR1[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/DTC_DMA_VBUS_VRAM_WR2" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">DTC_DMA_VBUS_VRAM_WR2[31:0]</obj_property>
      <obj_property name="ObjectShortName">DTC_DMA_VBUS_VRAM_WR2[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/DTC_DMA_VBUS_LOOP" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">DTC_DMA_VBUS_LOOP[31:0]</obj_property>
      <obj_property name="ObjectShortName">DTC_DMA_VBUS_LOOP[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/BGBC_INIT" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">BGBC_INIT[31:0]</obj_property>
      <obj_property name="ObjectShortName">BGBC_INIT[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/BGBC_HS_RD" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">BGBC_HS_RD[31:0]</obj_property>
      <obj_property name="ObjectShortName">BGBC_HS_RD[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/BGBC_CALC_Y" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">BGBC_CALC_Y[31:0]</obj_property>
      <obj_property name="ObjectShortName">BGBC_CALC_Y[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/BGBC_CALC_BASE" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">BGBC_CALC_BASE[31:0]</obj_property>
      <obj_property name="ObjectShortName">BGBC_CALC_BASE[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/BGBC_BASE_RD" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">BGBC_BASE_RD[31:0]</obj_property>
      <obj_property name="ObjectShortName">BGBC_BASE_RD[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/BGBC_LOOP" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">BGBC_LOOP[31:0]</obj_property>
      <obj_property name="ObjectShortName">BGBC_LOOP[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/BGBC_TILE_RD" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">BGBC_TILE_RD[31:0]</obj_property>
      <obj_property name="ObjectShortName">BGBC_TILE_RD[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/BGBC_DONE" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">BGBC_DONE[31:0]</obj_property>
      <obj_property name="ObjectShortName">BGBC_DONE[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/BGAC_INIT" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">BGAC_INIT[31:0]</obj_property>
      <obj_property name="ObjectShortName">BGAC_INIT[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/BGAC_HS_RD" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">BGAC_HS_RD[31:0]</obj_property>
      <obj_property name="ObjectShortName">BGAC_HS_RD[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/BGAC_CALC_Y" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">BGAC_CALC_Y[31:0]</obj_property>
      <obj_property name="ObjectShortName">BGAC_CALC_Y[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/BGAC_CALC_BASE" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">BGAC_CALC_BASE[31:0]</obj_property>
      <obj_property name="ObjectShortName">BGAC_CALC_BASE[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/BGAC_BASE_RD" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">BGAC_BASE_RD[31:0]</obj_property>
      <obj_property name="ObjectShortName">BGAC_BASE_RD[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/BGAC_LOOP" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">BGAC_LOOP[31:0]</obj_property>
      <obj_property name="ObjectShortName">BGAC_LOOP[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/BGAC_TILE_RD" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">BGAC_TILE_RD[31:0]</obj_property>
      <obj_property name="ObjectShortName">BGAC_TILE_RD[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/BGAC_DONE" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">BGAC_DONE[31:0]</obj_property>
      <obj_property name="ObjectShortName">BGAC_DONE[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/SP2C_INIT" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">SP2C_INIT[31:0]</obj_property>
      <obj_property name="ObjectShortName">SP2C_INIT[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/SP2C_Y_RD" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">SP2C_Y_RD[31:0]</obj_property>
      <obj_property name="ObjectShortName">SP2C_Y_RD[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/SP2C_Y_RD2" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">SP2C_Y_RD2[31:0]</obj_property>
      <obj_property name="ObjectShortName">SP2C_Y_RD2[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/SP2C_Y_RD3" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">SP2C_Y_RD3[31:0]</obj_property>
      <obj_property name="ObjectShortName">SP2C_Y_RD3[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/SP2C_Y_RD4" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">SP2C_Y_RD4[31:0]</obj_property>
      <obj_property name="ObjectShortName">SP2C_Y_RD4[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/SP2C_Y_TST" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">SP2C_Y_TST[31:0]</obj_property>
      <obj_property name="ObjectShortName">SP2C_Y_TST[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/SP2C_SHOW" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">SP2C_SHOW[31:0]</obj_property>
      <obj_property name="ObjectShortName">SP2C_SHOW[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/SP2C_X_RD" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">SP2C_X_RD[31:0]</obj_property>
      <obj_property name="ObjectShortName">SP2C_X_RD[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/SP2C_X_TST" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">SP2C_X_TST[31:0]</obj_property>
      <obj_property name="ObjectShortName">SP2C_X_TST[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/SP2C_TDEF_RD" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">SP2C_TDEF_RD[31:0]</obj_property>
      <obj_property name="ObjectShortName">SP2C_TDEF_RD[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/SP2C_CALC_XY" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">SP2C_CALC_XY[31:0]</obj_property>
      <obj_property name="ObjectShortName">SP2C_CALC_XY[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/SP2C_CALC_BASE" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">SP2C_CALC_BASE[31:0]</obj_property>
      <obj_property name="ObjectShortName">SP2C_CALC_BASE[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/SP2C_LOOP" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">SP2C_LOOP[31:0]</obj_property>
      <obj_property name="ObjectShortName">SP2C_LOOP[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/SP2C_PLOT" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">SP2C_PLOT[31:0]</obj_property>
      <obj_property name="ObjectShortName">SP2C_PLOT[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/SP2C_TILE_RD" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">SP2C_TILE_RD[31:0]</obj_property>
      <obj_property name="ObjectShortName">SP2C_TILE_RD[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/SP2C_NEXT" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">SP2C_NEXT[31:0]</obj_property>
      <obj_property name="ObjectShortName">SP2C_NEXT[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/SP2C_DONE" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">SP2C_DONE[31:0]</obj_property>
      <obj_property name="ObjectShortName">SP2C_DONE[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/spr_ss00" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">spr_ss00[3:0]</obj_property>
      <obj_property name="ObjectShortName">spr_ss00[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/spr_ss01" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">spr_ss01[3:0]</obj_property>
      <obj_property name="ObjectShortName">spr_ss01[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/spr_ss02" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">spr_ss02[3:0]</obj_property>
      <obj_property name="ObjectShortName">spr_ss02[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/spr_ss03" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">spr_ss03[3:0]</obj_property>
      <obj_property name="ObjectShortName">spr_ss03[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/spr_ss04" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">spr_ss04[3:0]</obj_property>
      <obj_property name="ObjectShortName">spr_ss04[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/spr_ss05" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">spr_ss05[3:0]</obj_property>
      <obj_property name="ObjectShortName">spr_ss05[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/spr_ss06" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">spr_ss06[3:0]</obj_property>
      <obj_property name="ObjectShortName">spr_ss06[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/spr_ss07" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">spr_ss07[3:0]</obj_property>
      <obj_property name="ObjectShortName">spr_ss07[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/VD_ADDR" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">VD_ADDR[31:0]</obj_property>
      <obj_property name="ObjectShortName">VD_ADDR[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/VD_REQ" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">VD_REQ</obj_property>
      <obj_property name="ObjectShortName">VD_REQ</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/VD_BE" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">VD_BE[3:0]</obj_property>
      <obj_property name="ObjectShortName">VD_BE[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/VD_RDATA" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">VD_RDATA[31:0]</obj_property>
      <obj_property name="ObjectShortName">VD_RDATA[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/VD_WDATA" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">VD_WDATA[31:0]</obj_property>
      <obj_property name="ObjectShortName">VD_WDATA[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/VD_WR" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">VD_WR</obj_property>
      <obj_property name="ObjectShortName">VD_WR</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/VD_ACK" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">VD_ACK</obj_property>
      <obj_property name="ObjectShortName">VD_ACK</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/V0_ADDR" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">V0_ADDR[31:0]</obj_property>
      <obj_property name="ObjectShortName">V0_ADDR[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/V0_REQ" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">V0_REQ</obj_property>
      <obj_property name="ObjectShortName">V0_REQ</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/V0_BE" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">V0_BE[3:0]</obj_property>
      <obj_property name="ObjectShortName">V0_BE[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/V0_RDATA" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">V0_RDATA[31:0]</obj_property>
      <obj_property name="ObjectShortName">V0_RDATA[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/V0_WDATA" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">V0_WDATA[31:0]</obj_property>
      <obj_property name="ObjectShortName">V0_WDATA[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/V0_WR" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">V0_WR</obj_property>
      <obj_property name="ObjectShortName">V0_WR</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/V0_ACK" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">V0_ACK</obj_property>
      <obj_property name="ObjectShortName">V0_ACK</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/SPR_ACTIVE" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">SPR_ACTIVE</obj_property>
      <obj_property name="ObjectShortName">SPR_ACTIVE</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/SP1E_ACTIVE" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">SP1E_ACTIVE</obj_property>
      <obj_property name="ObjectShortName">SP1E_ACTIVE</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/SP2E_ACTIVE" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">SP2E_ACTIVE</obj_property>
      <obj_property name="ObjectShortName">SP2E_ACTIVE</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/SP2C" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">SP2C[16:0]</obj_property>
      <obj_property name="ObjectShortName">SP2C[16:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/OBJ_Y_ADDR_RD" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">OBJ_Y_ADDR_RD[8:0]</obj_property>
      <obj_property name="ObjectShortName">OBJ_Y_ADDR_RD[8:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/OBJ_VF" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">OBJ_VF</obj_property>
      <obj_property name="ObjectShortName">OBJ_VF</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/OBJ_VS" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">OBJ_VS[1:0]</obj_property>
      <obj_property name="ObjectShortName">OBJ_VS[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/OBJ_TILEBASE" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">OBJ_TILEBASE[15:0]</obj_property>
      <obj_property name="ObjectShortName">OBJ_TILEBASE[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/OBJ_X_OFS" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">OBJ_X_OFS[4:0]</obj_property>
      <obj_property name="ObjectShortName">OBJ_X_OFS[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/SATB" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">SATB[6:0]</obj_property>
      <obj_property name="ObjectShortName">SATB[6:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/V1_ADDR" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">V1_ADDR[31:0]</obj_property>
      <obj_property name="ObjectShortName">V1_ADDR[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/V1_REQ" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">V1_REQ</obj_property>
      <obj_property name="ObjectShortName">V1_REQ</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/V1_BE" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">V1_BE[3:0]</obj_property>
      <obj_property name="ObjectShortName">V1_BE[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/V1_RDATA" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">V1_RDATA[31:0]</obj_property>
      <obj_property name="ObjectShortName">V1_RDATA[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/V1_WDATA" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">V1_WDATA[31:0]</obj_property>
      <obj_property name="ObjectShortName">V1_WDATA[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/V1_WR" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">V1_WR</obj_property>
      <obj_property name="ObjectShortName">V1_WR</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/V1_ACK" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">V1_ACK</obj_property>
      <obj_property name="ObjectShortName">V1_ACK</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/obj_oi_y/address_a" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">address_a[6:0]</obj_property>
      <obj_property name="ObjectShortName">address_a[6:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/obj_oi_y/address_b" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">address_b[6:0]</obj_property>
      <obj_property name="ObjectShortName">address_b[6:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/obj_oi_y/byteena_a" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">byteena_a[3:0]</obj_property>
      <obj_property name="ObjectShortName">byteena_a[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/obj_oi_y/byteena_b" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">byteena_b[3:0]</obj_property>
      <obj_property name="ObjectShortName">byteena_b[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/obj_oi_y/clock" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">clock</obj_property>
      <obj_property name="ObjectShortName">clock</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/obj_oi_y/data_a" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">data_a[31:0]</obj_property>
      <obj_property name="ObjectShortName">data_a[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/obj_oi_y/data_b" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">data_b[31:0]</obj_property>
      <obj_property name="ObjectShortName">data_b[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/obj_oi_y/wren_a" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">wren_a</obj_property>
      <obj_property name="ObjectShortName">wren_a</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/obj_oi_y/wren_b" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">wren_b</obj_property>
      <obj_property name="ObjectShortName">wren_b</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/obj_oi_y/q_a" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">q_a[31:0]</obj_property>
      <obj_property name="ObjectShortName">q_a[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/obj_oi_y/q_b" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">q_b[31:0]</obj_property>
      <obj_property name="ObjectShortName">q_b[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/obj_oi_x/address_a" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">address_a[6:0]</obj_property>
      <obj_property name="ObjectShortName">address_a[6:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/obj_oi_x/address_b" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">address_b[6:0]</obj_property>
      <obj_property name="ObjectShortName">address_b[6:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/obj_oi_x/byteena_a" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">byteena_a[3:0]</obj_property>
      <obj_property name="ObjectShortName">byteena_a[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/obj_oi_x/byteena_b" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">byteena_b[3:0]</obj_property>
      <obj_property name="ObjectShortName">byteena_b[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/obj_oi_x/clock" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">clock</obj_property>
      <obj_property name="ObjectShortName">clock</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/obj_oi_x/data_a" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">data_a[31:0]</obj_property>
      <obj_property name="ObjectShortName">data_a[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/obj_oi_x/data_b" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">data_b[31:0]</obj_property>
      <obj_property name="ObjectShortName">data_b[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/obj_oi_x/wren_a" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">wren_a</obj_property>
      <obj_property name="ObjectShortName">wren_a</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/obj_oi_x/wren_b" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">wren_b</obj_property>
      <obj_property name="ObjectShortName">wren_b</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/obj_oi_x/q_a" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">q_a[31:0]</obj_property>
      <obj_property name="ObjectShortName">q_a[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/obj_oi_x/q_b" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">q_b[31:0]</obj_property>
      <obj_property name="ObjectShortName">q_b[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p0_cmd_req" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">p0_cmd_req</obj_property>
      <obj_property name="ObjectShortName">p0_cmd_req</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p0_cmd_ack" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">p0_cmd_ack</obj_property>
      <obj_property name="ObjectShortName">p0_cmd_ack</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/VRAM32_REQ" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">VRAM32_REQ</obj_property>
      <obj_property name="ObjectShortName">VRAM32_REQ</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/VRAM32_ACK" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">VRAM32_ACK</obj_property>
      <obj_property name="ObjectShortName">VRAM32_ACK</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/vdma_req" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">vdma_req</obj_property>
      <obj_property name="ObjectShortName">vdma_req</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/TG68_INTACK" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">TG68_INTACK</obj_property>
      <obj_property name="ObjectShortName">TG68_INTACK</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/TG68_IPL_N" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">TG68_IPL_N[2:0]</obj_property>
      <obj_property name="ObjectShortName">TG68_IPL_N[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/HINT" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">HINT</obj_property>
      <obj_property name="ObjectShortName">HINT</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/VINT_TG68" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">VINT_TG68</obj_property>
      <obj_property name="ObjectShortName">VINT_TG68</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/VINT_TG68_ACK" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">VINT_TG68_ACK</obj_property>
      <obj_property name="ObjectShortName">VINT_TG68_ACK</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/HINT_ACK" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">HINT_ACK</obj_property>
      <obj_property name="ObjectShortName">HINT_ACK</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/TG68_A" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">TG68_A[31:0]</obj_property>
      <obj_property name="ObjectShortName">TG68_A[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/dma_cart_req" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">dma_cart_req</obj_property>
      <obj_property name="ObjectShortName">dma_cart_req</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/T80_RESET_N" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">T80_RESET_N</obj_property>
      <obj_property name="ObjectShortName">T80_RESET_N</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/T80_CLK_N" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">T80_CLK_N</obj_property>
      <obj_property name="ObjectShortName">T80_CLK_N</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/T80_WAIT_N" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">T80_WAIT_N</obj_property>
      <obj_property name="ObjectShortName">T80_WAIT_N</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/T80_NMI_N" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">T80_NMI_N</obj_property>
      <obj_property name="ObjectShortName">T80_NMI_N</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/T80_BUSRQ_N" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">T80_BUSRQ_N</obj_property>
      <obj_property name="ObjectShortName">T80_BUSRQ_N</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/T80_M1_N" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">T80_M1_N</obj_property>
      <obj_property name="ObjectShortName">T80_M1_N</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/T80_MREQ_N" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">T80_MREQ_N</obj_property>
      <obj_property name="ObjectShortName">T80_MREQ_N</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/T80_IORQ_N" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">T80_IORQ_N</obj_property>
      <obj_property name="ObjectShortName">T80_IORQ_N</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/T80_RD_N" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">T80_RD_N</obj_property>
      <obj_property name="ObjectShortName">T80_RD_N</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/T80_WR_N" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">T80_WR_N</obj_property>
      <obj_property name="ObjectShortName">T80_WR_N</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/T80_RFSH_N" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">T80_RFSH_N</obj_property>
      <obj_property name="ObjectShortName">T80_RFSH_N</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/T80_HALT_N" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">T80_HALT_N</obj_property>
      <obj_property name="ObjectShortName">T80_HALT_N</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/T80_BUSAK_N" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">T80_BUSAK_N</obj_property>
      <obj_property name="ObjectShortName">T80_BUSAK_N</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/T80_A" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">T80_A[15:0]</obj_property>
      <obj_property name="ObjectShortName">T80_A[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/T80_DI" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">T80_DI[7:0]</obj_property>
      <obj_property name="ObjectShortName">T80_DI[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/T80_DO" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">T80_DO[7:0]</obj_property>
      <obj_property name="ObjectShortName">T80_DO[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/ZBUSREQ" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">ZBUSREQ</obj_property>
      <obj_property name="ObjectShortName">ZBUSREQ</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/ZRESET_N" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">ZRESET_N</obj_property>
      <obj_property name="ObjectShortName">ZRESET_N</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/ZBUSACK_N" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">ZBUSACK_N</obj_property>
      <obj_property name="ObjectShortName">ZBUSACK_N</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/mem_zmem_arb/dev_addr" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">dev_addr[31:0]</obj_property>
      <obj_property name="ObjectShortName">dev_addr[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/mem_zmem_arb/dev_wdata" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">dev_wdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">dev_wdata[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/mem_zmem_arb/dev_be" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">dev_be[3:0]</obj_property>
      <obj_property name="ObjectShortName">dev_be[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/mem_zmem_arb/dev_rdata" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">dev_rdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">dev_rdata[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/mem_zmem_arb/dev_wr" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">dev_wr</obj_property>
      <obj_property name="ObjectShortName">dev_wr</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/mem_zmem_arb/dev_req" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">dev_req</obj_property>
      <obj_property name="ObjectShortName">dev_req</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/mem_zmem_arb/dev_ack" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">dev_ack</obj_property>
      <obj_property name="ObjectShortName">dev_ack</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/mem_zmem_arb/p0_addr" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p0_addr[31:0]</obj_property>
      <obj_property name="ObjectShortName">p0_addr[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/mem_zmem_arb/p0_wdata" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p0_wdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">p0_wdata[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/mem_zmem_arb/p0_be" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p0_be[3:0]</obj_property>
      <obj_property name="ObjectShortName">p0_be[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/mem_zmem_arb/p0_rdata" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p0_rdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">p0_rdata[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/mem_zmem_arb/p0_wr" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">p0_wr</obj_property>
      <obj_property name="ObjectShortName">p0_wr</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/mem_zmem_arb/p0_req" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">p0_req</obj_property>
      <obj_property name="ObjectShortName">p0_req</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/mem_zmem_arb/p0_ack" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">p0_ack</obj_property>
      <obj_property name="ObjectShortName">p0_ack</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/mem_zmem_arb/p1_addr" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p1_addr[31:0]</obj_property>
      <obj_property name="ObjectShortName">p1_addr[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/mem_zmem_arb/p1_wdata" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p1_wdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">p1_wdata[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/mem_zmem_arb/p1_be" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p1_be[3:0]</obj_property>
      <obj_property name="ObjectShortName">p1_be[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/mem_zmem_arb/p1_rdata" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p1_rdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">p1_rdata[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/mem_zmem_arb/p1_wr" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">p1_wr</obj_property>
      <obj_property name="ObjectShortName">p1_wr</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/mem_zmem_arb/p1_req" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">p1_req</obj_property>
      <obj_property name="ObjectShortName">p1_req</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/mem_zmem_arb/p1_ack" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">p1_ack</obj_property>
      <obj_property name="ObjectShortName">p1_ack</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/mem_zmem_arb/dev_clk" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">dev_clk</obj_property>
      <obj_property name="ObjectShortName">dev_clk</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/mem_zmem_arb/dev_rst_n" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">dev_rst_n</obj_property>
      <obj_property name="ObjectShortName">dev_rst_n</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/z80_bar_sel_r" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">z80_bar_sel_r</obj_property>
      <obj_property name="ObjectShortName">z80_bar_sel_r</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/z80_ack" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">z80_ack</obj_property>
      <obj_property name="ObjectShortName">z80_ack</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/z80_zmem_sel_r" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">z80_zmem_sel_r</obj_property>
      <obj_property name="ObjectShortName">z80_zmem_sel_r</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/z80_zmem_req" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">z80_zmem_req</obj_property>
      <obj_property name="ObjectShortName">z80_zmem_req</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/z80_zmem_ack" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">z80_zmem_ack</obj_property>
      <obj_property name="ObjectShortName">z80_zmem_ack</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/z80_zmem_rdata" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">z80_zmem_rdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">z80_zmem_rdata[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/z80_work_sel_r" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">z80_work_sel_r</obj_property>
      <obj_property name="ObjectShortName">z80_work_sel_r</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/z80_cart_sel_r" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">z80_cart_sel_r</obj_property>
      <obj_property name="ObjectShortName">z80_cart_sel_r</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/z80_ctrl_sel_r" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">z80_ctrl_sel_r</obj_property>
      <obj_property name="ObjectShortName">z80_ctrl_sel_r</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/z80_fm_sel_r" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">z80_fm_sel_r</obj_property>
      <obj_property name="ObjectShortName">z80_fm_sel_r</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/z80_fm_ack" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">z80_fm_ack</obj_property>
      <obj_property name="ObjectShortName">z80_fm_ack</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/z80_ctrl_ack" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">z80_ctrl_ack</obj_property>
      <obj_property name="ObjectShortName">z80_ctrl_ack</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/z80_cart_ack" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">z80_cart_ack</obj_property>
      <obj_property name="ObjectShortName">z80_cart_ack</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/z80_bar_ack" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">z80_bar_ack</obj_property>
      <obj_property name="ObjectShortName">z80_bar_ack</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/z80_pad_ack" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">z80_pad_ack</obj_property>
      <obj_property name="ObjectShortName">z80_pad_ack</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/z80_pad_sel_r" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">z80_pad_sel_r</obj_property>
      <obj_property name="ObjectShortName">z80_pad_sel_r</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/z80_psg_ack" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">z80_psg_ack</obj_property>
      <obj_property name="ObjectShortName">z80_psg_ack</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/z80_psg_sel_r" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">z80_psg_sel_r</obj_property>
      <obj_property name="ObjectShortName">z80_psg_sel_r</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/z80_vdp_ack" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">z80_vdp_ack</obj_property>
      <obj_property name="ObjectShortName">z80_vdp_ack</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/z80_vdp_sel_r" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">z80_vdp_sel_r</obj_property>
      <obj_property name="ObjectShortName">z80_vdp_sel_r</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/dma_work_req" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">dma_work_req</obj_property>
      <obj_property name="ObjectShortName">dma_work_req</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/TG68_INTACK" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">TG68_INTACK</obj_property>
      <obj_property name="ObjectShortName">TG68_INTACK</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/tg68/as" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">as</obj_property>
      <obj_property name="ObjectShortName">as</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/tg68/dtack" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">dtack</obj_property>
      <obj_property name="ObjectShortName">dtack</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/m68_cart_req" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">m68_cart_req</obj_property>
      <obj_property name="ObjectShortName">m68_cart_req</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/m68_zmem_req" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">m68_zmem_req</obj_property>
      <obj_property name="ObjectShortName">m68_zmem_req</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/m68_work_req" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">m68_work_req</obj_property>
      <obj_property name="ObjectShortName">m68_work_req</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/m68_ctrl_req" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">m68_ctrl_req</obj_property>
      <obj_property name="ObjectShortName">m68_ctrl_req</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/m68_os_req" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">m68_os_req</obj_property>
      <obj_property name="ObjectShortName">m68_os_req</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/m68_pad_req" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">m68_pad_req</obj_property>
      <obj_property name="ObjectShortName">m68_pad_req</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/m68_bar_req" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">m68_bar_req</obj_property>
      <obj_property name="ObjectShortName">m68_bar_req</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/m68_vdp_req" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">m68_vdp_req</obj_property>
      <obj_property name="ObjectShortName">m68_vdp_req</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/m68_psg_req" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">m68_psg_req</obj_property>
      <obj_property name="ObjectShortName">m68_psg_req</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/m68_fm_req" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">m68_fm_req</obj_property>
      <obj_property name="ObjectShortName">m68_fm_req</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/m68_req_r" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">m68_req_r[1:0]</obj_property>
      <obj_property name="ObjectShortName">m68_req_r[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/m68_sel_r" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">m68_sel_r</obj_property>
      <obj_property name="ObjectShortName">m68_sel_r</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/m68_dtak_n_r" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">m68_dtak_n_r</obj_property>
      <obj_property name="ObjectShortName">m68_dtak_n_r</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/m68_cart_sel_r" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">m68_cart_sel_r</obj_property>
      <obj_property name="ObjectShortName">m68_cart_sel_r</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/m68_work_sel_r" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">m68_work_sel_r</obj_property>
      <obj_property name="ObjectShortName">m68_work_sel_r</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/m68_zmem_sel_r" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">m68_zmem_sel_r</obj_property>
      <obj_property name="ObjectShortName">m68_zmem_sel_r</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/m68_ctrl_sel_r" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">m68_ctrl_sel_r</obj_property>
      <obj_property name="ObjectShortName">m68_ctrl_sel_r</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/m68_os_sel_r" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">m68_os_sel_r</obj_property>
      <obj_property name="ObjectShortName">m68_os_sel_r</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/m68_pad_sel_r" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">m68_pad_sel_r</obj_property>
      <obj_property name="ObjectShortName">m68_pad_sel_r</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/m68_bar_sel_r" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">m68_bar_sel_r</obj_property>
      <obj_property name="ObjectShortName">m68_bar_sel_r</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/m68_vdp_sel_r" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">m68_vdp_sel_r</obj_property>
      <obj_property name="ObjectShortName">m68_vdp_sel_r</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/m68_psg_sel_r" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">m68_psg_sel_r</obj_property>
      <obj_property name="ObjectShortName">m68_psg_sel_r</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/m68_fm_sel_r" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">m68_fm_sel_r</obj_property>
      <obj_property name="ObjectShortName">m68_fm_sel_r</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/z80_req_r" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">z80_req_r[1:0]</obj_property>
      <obj_property name="ObjectShortName">z80_req_r[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/z80_sel_r" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">z80_sel_r</obj_property>
      <obj_property name="ObjectShortName">z80_sel_r</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/z80_wait_n_r" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">z80_wait_n_r</obj_property>
      <obj_property name="ObjectShortName">z80_wait_n_r</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/z80_work_sel_r" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">z80_work_sel_r</obj_property>
      <obj_property name="ObjectShortName">z80_work_sel_r</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/z80_zmem_sel_r" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">z80_zmem_sel_r</obj_property>
      <obj_property name="ObjectShortName">z80_zmem_sel_r</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/z80_cart_sel_r" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">z80_cart_sel_r</obj_property>
      <obj_property name="ObjectShortName">z80_cart_sel_r</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/z80_ctrl_sel_r" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">z80_ctrl_sel_r</obj_property>
      <obj_property name="ObjectShortName">z80_ctrl_sel_r</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/z80_pad_sel_r" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">z80_pad_sel_r</obj_property>
      <obj_property name="ObjectShortName">z80_pad_sel_r</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/z80_bar_sel_r" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">z80_bar_sel_r</obj_property>
      <obj_property name="ObjectShortName">z80_bar_sel_r</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/z80_vdp_sel_r" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">z80_vdp_sel_r</obj_property>
      <obj_property name="ObjectShortName">z80_vdp_sel_r</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/z80_psg_sel_r" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">z80_psg_sel_r</obj_property>
      <obj_property name="ObjectShortName">z80_psg_sel_r</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/z80_fm_sel_r" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">z80_fm_sel_r</obj_property>
      <obj_property name="ObjectShortName">z80_fm_sel_r</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/tg68/clk" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/tg68/reset" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">reset</obj_property>
      <obj_property name="ObjectShortName">reset</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/tg68/clkena_in" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">clkena_in</obj_property>
      <obj_property name="ObjectShortName">clkena_in</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/tg68/data_in" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">data_in[15:0]</obj_property>
      <obj_property name="ObjectShortName">data_in[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/tg68/ipl" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">ipl[2:0]</obj_property>
      <obj_property name="ObjectShortName">ipl[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/tg68/dtack" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">dtack</obj_property>
      <obj_property name="ObjectShortName">dtack</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/tg68/addr" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">addr[31:0]</obj_property>
      <obj_property name="ObjectShortName">addr[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/tg68/data_out" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">data_out[15:0]</obj_property>
      <obj_property name="ObjectShortName">data_out[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/tg68/as" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">as</obj_property>
      <obj_property name="ObjectShortName">as</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/tg68/uds" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">uds</obj_property>
      <obj_property name="ObjectShortName">uds</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/tg68/lds" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">lds</obj_property>
      <obj_property name="ObjectShortName">lds</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/tg68/rw" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">rw</obj_property>
      <obj_property name="ObjectShortName">rw</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/tg68/enardreg" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">enardreg</obj_property>
      <obj_property name="ObjectShortName">enardreg</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/tg68/enawrreg" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">enawrreg</obj_property>
      <obj_property name="ObjectShortName">enawrreg</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/tg68/intack" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">intack</obj_property>
      <obj_property name="ObjectShortName">intack</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/VRAM32_ADDR" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">VRAM32_ADDR[31:0]</obj_property>
      <obj_property name="ObjectShortName">VRAM32_ADDR[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/VRAM32_REQ" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">VRAM32_REQ</obj_property>
      <obj_property name="ObjectShortName">VRAM32_REQ</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/VRAM32_BE" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">VRAM32_BE[3:0]</obj_property>
      <obj_property name="ObjectShortName">VRAM32_BE[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/VRAM32_RDATA" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">VRAM32_RDATA[31:0]</obj_property>
      <obj_property name="ObjectShortName">VRAM32_RDATA[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/VRAM32_WDATA" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">VRAM32_WDATA[31:0]</obj_property>
      <obj_property name="ObjectShortName">VRAM32_WDATA[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/VRAM32_WR" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">VRAM32_WR</obj_property>
      <obj_property name="ObjectShortName">VRAM32_WR</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/VRAM32_ACK" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">VRAM32_ACK</obj_property>
      <obj_property name="ObjectShortName">VRAM32_ACK</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/init_done" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">init_done</obj_property>
      <obj_property name="ObjectShortName">init_done</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/mem_cmd_req" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">mem_cmd_req</obj_property>
      <obj_property name="ObjectShortName">mem_cmd_req</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/mem_cmd_instr" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">mem_cmd_instr[3:0]</obj_property>
      <obj_property name="ObjectShortName">mem_cmd_instr[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/mem_cmd_bl" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">mem_cmd_bl[5:0]</obj_property>
      <obj_property name="ObjectShortName">mem_cmd_bl[5:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/mem_cmd_byte_addr" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">mem_cmd_byte_addr[29:0]</obj_property>
      <obj_property name="ObjectShortName">mem_cmd_byte_addr[29:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/mem_cmd_ack" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">mem_cmd_ack</obj_property>
      <obj_property name="ObjectShortName">mem_cmd_ack</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/mem_wr_mask" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">mem_wr_mask[3:0]</obj_property>
      <obj_property name="ObjectShortName">mem_wr_mask[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/mem_wr_data" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">mem_wr_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">mem_wr_data[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/mem_wr_ack" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">mem_wr_ack</obj_property>
      <obj_property name="ObjectShortName">mem_wr_ack</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/mem_rd_data" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">mem_rd_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">mem_rd_data[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/mem_rd_ack" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">mem_rd_ack</obj_property>
      <obj_property name="ObjectShortName">mem_rd_ack</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p0_cmd_req" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">p0_cmd_req</obj_property>
      <obj_property name="ObjectShortName">p0_cmd_req</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p0_cmd_instr" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p0_cmd_instr[3:0]</obj_property>
      <obj_property name="ObjectShortName">p0_cmd_instr[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p0_cmd_bl" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p0_cmd_bl[5:0]</obj_property>
      <obj_property name="ObjectShortName">p0_cmd_bl[5:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p0_cmd_byte_addr" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p0_cmd_byte_addr[29:0]</obj_property>
      <obj_property name="ObjectShortName">p0_cmd_byte_addr[29:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p0_cmd_ack" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">p0_cmd_ack</obj_property>
      <obj_property name="ObjectShortName">p0_cmd_ack</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p0_wr_mask" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p0_wr_mask[3:0]</obj_property>
      <obj_property name="ObjectShortName">p0_wr_mask[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p0_wr_data" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p0_wr_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">p0_wr_data[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p0_rd_data" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p0_rd_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">p0_rd_data[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p1_cmd_req" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">p1_cmd_req</obj_property>
      <obj_property name="ObjectShortName">p1_cmd_req</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p1_cmd_instr" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p1_cmd_instr[3:0]</obj_property>
      <obj_property name="ObjectShortName">p1_cmd_instr[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p1_cmd_bl" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p1_cmd_bl[5:0]</obj_property>
      <obj_property name="ObjectShortName">p1_cmd_bl[5:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p1_cmd_byte_addr" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p1_cmd_byte_addr[29:0]</obj_property>
      <obj_property name="ObjectShortName">p1_cmd_byte_addr[29:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p1_cmd_ack" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">p1_cmd_ack</obj_property>
      <obj_property name="ObjectShortName">p1_cmd_ack</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p1_wr_mask" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p1_wr_mask[3:0]</obj_property>
      <obj_property name="ObjectShortName">p1_wr_mask[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p1_wr_data" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p1_wr_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">p1_wr_data[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p1_rd_data" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p1_rd_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">p1_rd_data[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p2_cmd_req" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">p2_cmd_req</obj_property>
      <obj_property name="ObjectShortName">p2_cmd_req</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p2_cmd_instr" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p2_cmd_instr[3:0]</obj_property>
      <obj_property name="ObjectShortName">p2_cmd_instr[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p2_cmd_bl" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p2_cmd_bl[5:0]</obj_property>
      <obj_property name="ObjectShortName">p2_cmd_bl[5:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p2_cmd_byte_addr" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p2_cmd_byte_addr[29:0]</obj_property>
      <obj_property name="ObjectShortName">p2_cmd_byte_addr[29:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p2_cmd_ack" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">p2_cmd_ack</obj_property>
      <obj_property name="ObjectShortName">p2_cmd_ack</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p2_wr_mask" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p2_wr_mask[3:0]</obj_property>
      <obj_property name="ObjectShortName">p2_wr_mask[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p2_wr_data" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p2_wr_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">p2_wr_data[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p2_rd_data" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p2_rd_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">p2_rd_data[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p3_cmd_req" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">p3_cmd_req</obj_property>
      <obj_property name="ObjectShortName">p3_cmd_req</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p3_cmd_instr" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p3_cmd_instr[3:0]</obj_property>
      <obj_property name="ObjectShortName">p3_cmd_instr[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p3_cmd_bl" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p3_cmd_bl[5:0]</obj_property>
      <obj_property name="ObjectShortName">p3_cmd_bl[5:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p3_cmd_byte_addr" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p3_cmd_byte_addr[29:0]</obj_property>
      <obj_property name="ObjectShortName">p3_cmd_byte_addr[29:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p3_cmd_ack" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">p3_cmd_ack</obj_property>
      <obj_property name="ObjectShortName">p3_cmd_ack</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p3_wr_mask" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p3_wr_mask[3:0]</obj_property>
      <obj_property name="ObjectShortName">p3_wr_mask[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p3_wr_data" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p3_wr_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">p3_wr_data[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p3_rd_data" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p3_rd_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">p3_rd_data[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/mem_rst_n" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">mem_rst_n</obj_property>
      <obj_property name="ObjectShortName">mem_rst_n</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/mem_clk" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">mem_clk</obj_property>
      <obj_property name="ObjectShortName">mem_clk</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/cart/doutb" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">doutb[15:0]</obj_property>
      <obj_property name="ObjectShortName">doutb[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/FL_DQ" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">FL_DQ[15:0]</obj_property>
      <obj_property name="ObjectShortName">FL_DQ[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/CART_RDATA" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">CART_RDATA[31:0]</obj_property>
      <obj_property name="ObjectShortName">CART_RDATA[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/mem_cart_arb/dev_rdata" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">dev_rdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">dev_rdata[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/tg68/clk" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/tg68/reset" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">reset</obj_property>
      <obj_property name="ObjectShortName">reset</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/tg68/clkena_in" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">clkena_in</obj_property>
      <obj_property name="ObjectShortName">clkena_in</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/tg68/data_in" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">data_in[15:0]</obj_property>
      <obj_property name="ObjectShortName">data_in[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/tg68/ipl" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">ipl[2:0]</obj_property>
      <obj_property name="ObjectShortName">ipl[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/tg68/dtack" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">dtack</obj_property>
      <obj_property name="ObjectShortName">dtack</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/tg68/addr" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">addr[31:0]</obj_property>
      <obj_property name="ObjectShortName">addr[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/tg68/data_out" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">data_out[15:0]</obj_property>
      <obj_property name="ObjectShortName">data_out[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/tg68/as" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">as</obj_property>
      <obj_property name="ObjectShortName">as</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/tg68/uds" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">uds</obj_property>
      <obj_property name="ObjectShortName">uds</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/tg68/lds" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">lds</obj_property>
      <obj_property name="ObjectShortName">lds</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/tg68/rw" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">rw</obj_property>
      <obj_property name="ObjectShortName">rw</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/tg68/enardreg" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">enardreg</obj_property>
      <obj_property name="ObjectShortName">enardreg</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/tg68/enawrreg" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">enawrreg</obj_property>
      <obj_property name="ObjectShortName">enawrreg</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/tg68/intack" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">intack</obj_property>
      <obj_property name="ObjectShortName">intack</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/tg68/as_s" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">as_s</obj_property>
      <obj_property name="ObjectShortName">as_s</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/tg68/as_e" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">as_e</obj_property>
      <obj_property name="ObjectShortName">as_e</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/tg68/uds_s" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">uds_s</obj_property>
      <obj_property name="ObjectShortName">uds_s</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/tg68/uds_e" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">uds_e</obj_property>
      <obj_property name="ObjectShortName">uds_e</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/tg68/lds_s" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">lds_s</obj_property>
      <obj_property name="ObjectShortName">lds_s</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/tg68/lds_e" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">lds_e</obj_property>
      <obj_property name="ObjectShortName">lds_e</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/tg68/rw_s" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">rw_s</obj_property>
      <obj_property name="ObjectShortName">rw_s</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/tg68/rw_e" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">rw_e</obj_property>
      <obj_property name="ObjectShortName">rw_e</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/tg68/waitm" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">waitm</obj_property>
      <obj_property name="ObjectShortName">waitm</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/tg68/clkena_e" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">clkena_e</obj_property>
      <obj_property name="ObjectShortName">clkena_e</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/tg68/s_state" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">s_state[1:0]</obj_property>
      <obj_property name="ObjectShortName">s_state[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/tg68/decode" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">decode</obj_property>
      <obj_property name="ObjectShortName">decode</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/tg68/wr" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">wr</obj_property>
      <obj_property name="ObjectShortName">wr</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/tg68/uds_in" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">uds_in</obj_property>
      <obj_property name="ObjectShortName">uds_in</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/tg68/lds_in" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">lds_in</obj_property>
      <obj_property name="ObjectShortName">lds_in</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/tg68/state" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">state[1:0]</obj_property>
      <obj_property name="ObjectShortName">state[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/tg68/clkena" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">clkena</obj_property>
      <obj_property name="ObjectShortName">clkena</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/tg68/n_clk" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">n_clk</obj_property>
      <obj_property name="ObjectShortName">n_clk</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/t80/reset_n" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">reset_n</obj_property>
      <obj_property name="ObjectShortName">reset_n</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/t80/clk_n" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">clk_n</obj_property>
      <obj_property name="ObjectShortName">clk_n</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/t80/clken" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">clken</obj_property>
      <obj_property name="ObjectShortName">clken</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/t80/wait_n" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">wait_n</obj_property>
      <obj_property name="ObjectShortName">wait_n</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/t80/int_n" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">int_n</obj_property>
      <obj_property name="ObjectShortName">int_n</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/t80/nmi_n" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">nmi_n</obj_property>
      <obj_property name="ObjectShortName">nmi_n</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/t80/busrq_n" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">busrq_n</obj_property>
      <obj_property name="ObjectShortName">busrq_n</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/t80/m1_n" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">m1_n</obj_property>
      <obj_property name="ObjectShortName">m1_n</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/t80/mreq_n" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">mreq_n</obj_property>
      <obj_property name="ObjectShortName">mreq_n</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/t80/iorq_n" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">iorq_n</obj_property>
      <obj_property name="ObjectShortName">iorq_n</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/t80/rd_n" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">rd_n</obj_property>
      <obj_property name="ObjectShortName">rd_n</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/t80/wr_n" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">wr_n</obj_property>
      <obj_property name="ObjectShortName">wr_n</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/t80/rfsh_n" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">rfsh_n</obj_property>
      <obj_property name="ObjectShortName">rfsh_n</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/t80/halt_n" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">halt_n</obj_property>
      <obj_property name="ObjectShortName">halt_n</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/t80/busak_n" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">busak_n</obj_property>
      <obj_property name="ObjectShortName">busak_n</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/t80/a" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">a[15:0]</obj_property>
      <obj_property name="ObjectShortName">a[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/t80/di" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">di[7:0]</obj_property>
      <obj_property name="ObjectShortName">di[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/t80/do" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">do[7:0]</obj_property>
      <obj_property name="ObjectShortName">do[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/t80/intcycle_n" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">intcycle_n</obj_property>
      <obj_property name="ObjectShortName">intcycle_n</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/t80/noread" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">noread</obj_property>
      <obj_property name="ObjectShortName">noread</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/t80/write" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">write</obj_property>
      <obj_property name="ObjectShortName">write</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/t80/iorq" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">iorq</obj_property>
      <obj_property name="ObjectShortName">iorq</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/t80/di_reg" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">di_reg[7:0]</obj_property>
      <obj_property name="ObjectShortName">di_reg[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/t80/mcycle" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">mcycle[2:0]</obj_property>
      <obj_property name="ObjectShortName">mcycle[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/t80/tstate" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">tstate[2:0]</obj_property>
      <obj_property name="ObjectShortName">tstate[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/t80/mode" type="other" db_ref_id="1">
      <obj_property name="ElementShortName">mode</obj_property>
      <obj_property name="ObjectShortName">mode</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/t80/t2write" type="other" db_ref_id="1">
      <obj_property name="ElementShortName">t2write</obj_property>
      <obj_property name="ObjectShortName">t2write</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/t80/iowait" type="other" db_ref_id="1">
      <obj_property name="ElementShortName">iowait</obj_property>
      <obj_property name="ObjectShortName">iowait</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/mem_cart_arb/dev_addr" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">dev_addr[31:0]</obj_property>
      <obj_property name="ObjectShortName">dev_addr[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/mem_cart_arb/dev_wdata" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">dev_wdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">dev_wdata[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/mem_cart_arb/dev_be" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">dev_be[3:0]</obj_property>
      <obj_property name="ObjectShortName">dev_be[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/mem_cart_arb/dev_rdata" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">dev_rdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">dev_rdata[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/mem_cart_arb/dev_wr" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">dev_wr</obj_property>
      <obj_property name="ObjectShortName">dev_wr</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/mem_cart_arb/dev_req" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">dev_req</obj_property>
      <obj_property name="ObjectShortName">dev_req</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/mem_cart_arb/dev_ack" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">dev_ack</obj_property>
      <obj_property name="ObjectShortName">dev_ack</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/mem_cart_arb/p0_addr" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p0_addr[31:0]</obj_property>
      <obj_property name="ObjectShortName">p0_addr[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/mem_cart_arb/p0_wdata" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p0_wdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">p0_wdata[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/mem_cart_arb/p0_be" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p0_be[3:0]</obj_property>
      <obj_property name="ObjectShortName">p0_be[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/mem_cart_arb/p0_rdata" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p0_rdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">p0_rdata[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/mem_cart_arb/p0_wr" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">p0_wr</obj_property>
      <obj_property name="ObjectShortName">p0_wr</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/mem_cart_arb/p0_req" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">p0_req</obj_property>
      <obj_property name="ObjectShortName">p0_req</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/mem_cart_arb/p0_ack" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">p0_ack</obj_property>
      <obj_property name="ObjectShortName">p0_ack</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/mem_cart_arb/p1_addr" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p1_addr[31:0]</obj_property>
      <obj_property name="ObjectShortName">p1_addr[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/mem_cart_arb/p1_wdata" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p1_wdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">p1_wdata[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/mem_cart_arb/p1_be" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p1_be[3:0]</obj_property>
      <obj_property name="ObjectShortName">p1_be[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/mem_cart_arb/p1_rdata" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p1_rdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">p1_rdata[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/mem_cart_arb/p1_wr" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">p1_wr</obj_property>
      <obj_property name="ObjectShortName">p1_wr</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/mem_cart_arb/p1_req" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">p1_req</obj_property>
      <obj_property name="ObjectShortName">p1_req</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/mem_cart_arb/p1_ack" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">p1_ack</obj_property>
      <obj_property name="ObjectShortName">p1_ack</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/mem_cart_arb/p2_addr" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p2_addr[31:0]</obj_property>
      <obj_property name="ObjectShortName">p2_addr[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/mem_cart_arb/p2_wdata" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p2_wdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">p2_wdata[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/mem_cart_arb/p2_be" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p2_be[3:0]</obj_property>
      <obj_property name="ObjectShortName">p2_be[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/mem_cart_arb/p2_rdata" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p2_rdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">p2_rdata[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/mem_cart_arb/p2_wr" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">p2_wr</obj_property>
      <obj_property name="ObjectShortName">p2_wr</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/mem_cart_arb/p2_req" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">p2_req</obj_property>
      <obj_property name="ObjectShortName">p2_req</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/mem_cart_arb/p2_ack" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">p2_ack</obj_property>
      <obj_property name="ObjectShortName">p2_ack</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/mem_cart_arb/dev_clk" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">dev_clk</obj_property>
      <obj_property name="ObjectShortName">dev_clk</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/mem_cart_arb/dev_rst_n" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">dev_rst_n</obj_property>
      <obj_property name="ObjectShortName">dev_rst_n</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/sdrc/sdr_addr" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">sdr_addr[12:0]</obj_property>
      <obj_property name="ObjectShortName">sdr_addr[12:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/sdrc/sdr_ba" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">sdr_ba[1:0]</obj_property>
      <obj_property name="ObjectShortName">sdr_ba[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/sdrc/sdr_cas_n" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">sdr_cas_n</obj_property>
      <obj_property name="ObjectShortName">sdr_cas_n</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/sdrc/sdr_cke" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">sdr_cke</obj_property>
      <obj_property name="ObjectShortName">sdr_cke</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/sdrc/sdr_clk" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">sdr_clk</obj_property>
      <obj_property name="ObjectShortName">sdr_clk</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/sdrc/sdr_cs_n" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">sdr_cs_n</obj_property>
      <obj_property name="ObjectShortName">sdr_cs_n</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/sdrc/sdr_wdata" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">sdr_wdata[15:0]</obj_property>
      <obj_property name="ObjectShortName">sdr_wdata[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/sdrc/sdr_rdata" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">sdr_rdata[15:0]</obj_property>
      <obj_property name="ObjectShortName">sdr_rdata[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/sdrc/sdr_oe" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">sdr_oe</obj_property>
      <obj_property name="ObjectShortName">sdr_oe</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/sdrc/sdr_dqm" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">sdr_dqm[1:0]</obj_property>
      <obj_property name="ObjectShortName">sdr_dqm[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/sdrc/sdr_ras_n" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">sdr_ras_n</obj_property>
      <obj_property name="ObjectShortName">sdr_ras_n</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/sdrc/sdr_we_n" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">sdr_we_n</obj_property>
      <obj_property name="ObjectShortName">sdr_we_n</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/sdrc/mem_cmd_req" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">mem_cmd_req</obj_property>
      <obj_property name="ObjectShortName">mem_cmd_req</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/sdrc/mem_cmd_rd" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">mem_cmd_rd</obj_property>
      <obj_property name="ObjectShortName">mem_cmd_rd</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/sdrc/mem_cmd_addr" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">mem_cmd_addr[31:0]</obj_property>
      <obj_property name="ObjectShortName">mem_cmd_addr[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/sdrc/mem_cmd_ack" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">mem_cmd_ack</obj_property>
      <obj_property name="ObjectShortName">mem_cmd_ack</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/sdrc/mem_wr_mask" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">mem_wr_mask[3:0]</obj_property>
      <obj_property name="ObjectShortName">mem_wr_mask[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/sdrc/mem_wr_data" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">mem_wr_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">mem_wr_data[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/sdrc/mem_wr_ack" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">mem_wr_ack</obj_property>
      <obj_property name="ObjectShortName">mem_wr_ack</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/sdrc/mem_rd_data" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">mem_rd_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">mem_rd_data[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/sdrc/mem_rd_ack" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">mem_rd_ack</obj_property>
      <obj_property name="ObjectShortName">mem_rd_ack</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/sdrc/mem_init_done" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">mem_init_done</obj_property>
      <obj_property name="ObjectShortName">mem_init_done</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/sdrc/mem_t0" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">mem_t0</obj_property>
      <obj_property name="ObjectShortName">mem_t0</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/sdrc/mem_clk" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">mem_clk</obj_property>
      <obj_property name="ObjectShortName">mem_clk</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/sdrc/mem_rst_n" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">mem_rst_n</obj_property>
      <obj_property name="ObjectShortName">mem_rst_n</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/cart/clka" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">clka</obj_property>
      <obj_property name="ObjectShortName">clka</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/cart/ena" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">ena</obj_property>
      <obj_property name="ObjectShortName">ena</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/cart/wea" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">wea[1:0]</obj_property>
      <obj_property name="ObjectShortName">wea[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/cart/addra" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">addra[13:0]</obj_property>
      <obj_property name="ObjectShortName">addra[13:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/cart/dina" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">dina[15:0]</obj_property>
      <obj_property name="ObjectShortName">dina[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/cart/clkb" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">clkb</obj_property>
      <obj_property name="ObjectShortName">clkb</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/cart/enb" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">enb</obj_property>
      <obj_property name="ObjectShortName">enb</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/cart/addrb" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">addrb[13:0]</obj_property>
      <obj_property name="ObjectShortName">addrb[13:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/cart/doutb" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">doutb[15:0]</obj_property>
      <obj_property name="ObjectShortName">doutb[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/CART_ADDR" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">CART_ADDR[31:0]</obj_property>
      <obj_property name="ObjectShortName">CART_ADDR[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/CART_WDATA" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">CART_WDATA[31:0]</obj_property>
      <obj_property name="ObjectShortName">CART_WDATA[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/CART_BE" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">CART_BE[3:0]</obj_property>
      <obj_property name="ObjectShortName">CART_BE[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/CART_RDATA" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">CART_RDATA[31:0]</obj_property>
      <obj_property name="ObjectShortName">CART_RDATA[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/CART_WE" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">CART_WE</obj_property>
      <obj_property name="ObjectShortName">CART_WE</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/CART_REQ" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">CART_REQ</obj_property>
      <obj_property name="ObjectShortName">CART_REQ</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/CART_ACK" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">CART_ACK</obj_property>
      <obj_property name="ObjectShortName">CART_ACK</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/WORK_ADDR" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">WORK_ADDR[31:0]</obj_property>
      <obj_property name="ObjectShortName">WORK_ADDR[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/WORK_WDATA" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">WORK_WDATA[31:0]</obj_property>
      <obj_property name="ObjectShortName">WORK_WDATA[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/WORK_RDATA" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">WORK_RDATA[31:0]</obj_property>
      <obj_property name="ObjectShortName">WORK_RDATA[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/WORK_BE" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">WORK_BE[3:0]</obj_property>
      <obj_property name="ObjectShortName">WORK_BE[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/WORK_WR" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">WORK_WR</obj_property>
      <obj_property name="ObjectShortName">WORK_WR</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/WORK_REQ" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">WORK_REQ</obj_property>
      <obj_property name="ObjectShortName">WORK_REQ</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/WORK_ACK" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">WORK_ACK</obj_property>
      <obj_property name="ObjectShortName">WORK_ACK</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/tg68/clk" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/tg68/reset" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">reset</obj_property>
      <obj_property name="ObjectShortName">reset</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/tg68/clkena_in" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">clkena_in</obj_property>
      <obj_property name="ObjectShortName">clkena_in</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/tg68/data_in" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">data_in[15:0]</obj_property>
      <obj_property name="ObjectShortName">data_in[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/tg68/ipl" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">ipl[2:0]</obj_property>
      <obj_property name="ObjectShortName">ipl[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/tg68/dtack" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">dtack</obj_property>
      <obj_property name="ObjectShortName">dtack</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/tg68/TG68_fast_inst/clk" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/tg68/TG68_fast_inst/reset" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">reset</obj_property>
      <obj_property name="ObjectShortName">reset</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/tg68/TG68_fast_inst/clkena_in" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">clkena_in</obj_property>
      <obj_property name="ObjectShortName">clkena_in</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/tg68/TG68_fast_inst/data_in" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">data_in[15:0]</obj_property>
      <obj_property name="ObjectShortName">data_in[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/tg68/TG68_fast_inst/ipl" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">ipl[2:0]</obj_property>
      <obj_property name="ObjectShortName">ipl[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/tg68/TG68_fast_inst/test_ipl" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">test_ipl</obj_property>
      <obj_property name="ObjectShortName">test_ipl</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/tg68/TG68_fast_inst/address" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">address[31:0]</obj_property>
      <obj_property name="ObjectShortName">address[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/tg68/TG68_fast_inst/data_write" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">data_write[15:0]</obj_property>
      <obj_property name="ObjectShortName">data_write[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/tg68/TG68_fast_inst/state_out" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">state_out[1:0]</obj_property>
      <obj_property name="ObjectShortName">state_out[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/tg68/TG68_fast_inst/lds" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">lds</obj_property>
      <obj_property name="ObjectShortName">lds</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/tg68/TG68_fast_inst/uds" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">uds</obj_property>
      <obj_property name="ObjectShortName">uds</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/tg68/TG68_fast_inst/decodeopc" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">decodeopc</obj_property>
      <obj_property name="ObjectShortName">decodeopc</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/tg68/TG68_fast_inst/wr" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">wr</obj_property>
      <obj_property name="ObjectShortName">wr</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/tg68/TG68_fast_inst/enardreg" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">enardreg</obj_property>
      <obj_property name="ObjectShortName">enardreg</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/tg68/TG68_fast_inst/enawrreg" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">enawrreg</obj_property>
      <obj_property name="ObjectShortName">enawrreg</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/tg68/TG68_fast_inst/intack" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">intack</obj_property>
      <obj_property name="ObjectShortName">intack</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/tg68/TG68_fast_inst/state" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">state[1:0]</obj_property>
      <obj_property name="ObjectShortName">state[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/tg68/TG68_fast_inst/clkena" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">clkena</obj_property>
      <obj_property name="ObjectShortName">clkena</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/tg68/TG68_fast_inst/clkenareg" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">clkenareg</obj_property>
      <obj_property name="ObjectShortName">clkenareg</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/tg68/TG68_fast_inst/tg68_pc" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">tg68_pc[31:0]</obj_property>
      <obj_property name="ObjectShortName">tg68_pc[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/tg68/addr" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">addr[31:0]</obj_property>
      <obj_property name="ObjectShortName">addr[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/tg68/data_out" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">data_out[15:0]</obj_property>
      <obj_property name="ObjectShortName">data_out[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/tg68/as" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">as</obj_property>
      <obj_property name="ObjectShortName">as</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/tg68/uds" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">uds</obj_property>
      <obj_property name="ObjectShortName">uds</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/tg68/lds" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">lds</obj_property>
      <obj_property name="ObjectShortName">lds</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/tg68/rw" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">rw</obj_property>
      <obj_property name="ObjectShortName">rw</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/tg68/enardreg" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">enardreg</obj_property>
      <obj_property name="ObjectShortName">enardreg</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/tg68/enawrreg" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">enawrreg</obj_property>
      <obj_property name="ObjectShortName">enawrreg</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/tg68/intack" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">intack</obj_property>
      <obj_property name="ObjectShortName">intack</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/tg68/as_s" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">as_s</obj_property>
      <obj_property name="ObjectShortName">as_s</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/tg68/as_e" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">as_e</obj_property>
      <obj_property name="ObjectShortName">as_e</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/tg68/uds_s" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">uds_s</obj_property>
      <obj_property name="ObjectShortName">uds_s</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/tg68/uds_e" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">uds_e</obj_property>
      <obj_property name="ObjectShortName">uds_e</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/tg68/lds_s" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">lds_s</obj_property>
      <obj_property name="ObjectShortName">lds_s</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/tg68/lds_e" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">lds_e</obj_property>
      <obj_property name="ObjectShortName">lds_e</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/tg68/rw_s" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">rw_s</obj_property>
      <obj_property name="ObjectShortName">rw_s</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/tg68/rw_e" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">rw_e</obj_property>
      <obj_property name="ObjectShortName">rw_e</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/tg68/waitm" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">waitm</obj_property>
      <obj_property name="ObjectShortName">waitm</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/tg68/clkena_e" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">clkena_e</obj_property>
      <obj_property name="ObjectShortName">clkena_e</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/tg68/s_state" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">s_state[1:0]</obj_property>
      <obj_property name="ObjectShortName">s_state[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/tg68/decode" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">decode</obj_property>
      <obj_property name="ObjectShortName">decode</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/tg68/wr" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">wr</obj_property>
      <obj_property name="ObjectShortName">wr</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/tg68/uds_in" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">uds_in</obj_property>
      <obj_property name="ObjectShortName">uds_in</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/tg68/lds_in" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">lds_in</obj_property>
      <obj_property name="ObjectShortName">lds_in</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/tg68/state" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">state[1:0]</obj_property>
      <obj_property name="ObjectShortName">state[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/tg68/clkena" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">clkena</obj_property>
      <obj_property name="ObjectShortName">clkena</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/tg68/n_clk" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">n_clk</obj_property>
      <obj_property name="ObjectShortName">n_clk</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/sdrc/sdr_addr" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">sdr_addr[12:0]</obj_property>
      <obj_property name="ObjectShortName">sdr_addr[12:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/sdrc/sdr_ba" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">sdr_ba[1:0]</obj_property>
      <obj_property name="ObjectShortName">sdr_ba[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/sdrc/sdr_cke" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">sdr_cke</obj_property>
      <obj_property name="ObjectShortName">sdr_cke</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/sdrc/sdr_clk" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">sdr_clk</obj_property>
      <obj_property name="ObjectShortName">sdr_clk</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/sdrc/sdr_cs_n" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">sdr_cs_n</obj_property>
      <obj_property name="ObjectShortName">sdr_cs_n</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/sdrc/sdr_ras_n" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">sdr_ras_n</obj_property>
      <obj_property name="ObjectShortName">sdr_ras_n</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/sdrc/sdr_cas_n" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">sdr_cas_n</obj_property>
      <obj_property name="ObjectShortName">sdr_cas_n</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/sdrc/sdr_we_n" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">sdr_we_n</obj_property>
      <obj_property name="ObjectShortName">sdr_we_n</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/sdrc/sdr_wdata" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">sdr_wdata[15:0]</obj_property>
      <obj_property name="ObjectShortName">sdr_wdata[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/sdrc/sdr_rdata" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">sdr_rdata[15:0]</obj_property>
      <obj_property name="ObjectShortName">sdr_rdata[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/sdrc/sdr_oe" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">sdr_oe</obj_property>
      <obj_property name="ObjectShortName">sdr_oe</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/sdrc/sdr_dqm" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">sdr_dqm[1:0]</obj_property>
      <obj_property name="ObjectShortName">sdr_dqm[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/sdrc/mem_cmd_req" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">mem_cmd_req</obj_property>
      <obj_property name="ObjectShortName">mem_cmd_req</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/sdrc/mem_cmd_rd" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">mem_cmd_rd</obj_property>
      <obj_property name="ObjectShortName">mem_cmd_rd</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/sdrc/mem_cmd_addr" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">mem_cmd_addr[31:0]</obj_property>
      <obj_property name="ObjectShortName">mem_cmd_addr[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/sdrc/mem_cmd_ack" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">mem_cmd_ack</obj_property>
      <obj_property name="ObjectShortName">mem_cmd_ack</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/sdrc/mem_wr_mask" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">mem_wr_mask[3:0]</obj_property>
      <obj_property name="ObjectShortName">mem_wr_mask[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/sdrc/mem_wr_data" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">mem_wr_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">mem_wr_data[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/sdrc/mem_wr_ack" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">mem_wr_ack</obj_property>
      <obj_property name="ObjectShortName">mem_wr_ack</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/sdrc/mem_rd_data" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">mem_rd_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">mem_rd_data[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/sdrc/mem_rd_ack" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">mem_rd_ack</obj_property>
      <obj_property name="ObjectShortName">mem_rd_ack</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/sdrc/mem_init_done" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">mem_init_done</obj_property>
      <obj_property name="ObjectShortName">mem_init_done</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/sdrc/mem_t0" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">mem_t0</obj_property>
      <obj_property name="ObjectShortName">mem_t0</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/sdrc/mem_clk" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">mem_clk</obj_property>
      <obj_property name="ObjectShortName">mem_clk</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/sdrc/mem_rst_n" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">mem_rst_n</obj_property>
      <obj_property name="ObjectShortName">mem_rst_n</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/init_done" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">init_done</obj_property>
      <obj_property name="ObjectShortName">init_done</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/mem_cmd_req" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">mem_cmd_req</obj_property>
      <obj_property name="ObjectShortName">mem_cmd_req</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/mem_cmd_instr" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">mem_cmd_instr[3:0]</obj_property>
      <obj_property name="ObjectShortName">mem_cmd_instr[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/mem_cmd_bl" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">mem_cmd_bl[5:0]</obj_property>
      <obj_property name="ObjectShortName">mem_cmd_bl[5:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/mem_cmd_byte_addr" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">mem_cmd_byte_addr[29:0]</obj_property>
      <obj_property name="ObjectShortName">mem_cmd_byte_addr[29:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/mem_cmd_ack" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">mem_cmd_ack</obj_property>
      <obj_property name="ObjectShortName">mem_cmd_ack</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/mem_wr_mask" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">mem_wr_mask[3:0]</obj_property>
      <obj_property name="ObjectShortName">mem_wr_mask[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/mem_wr_data" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">mem_wr_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">mem_wr_data[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/mem_wr_ack" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">mem_wr_ack</obj_property>
      <obj_property name="ObjectShortName">mem_wr_ack</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/mem_rd_data" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">mem_rd_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">mem_rd_data[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/mem_rd_ack" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">mem_rd_ack</obj_property>
      <obj_property name="ObjectShortName">mem_rd_ack</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p0_cmd_req" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">p0_cmd_req</obj_property>
      <obj_property name="ObjectShortName">p0_cmd_req</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p0_cmd_instr" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p0_cmd_instr[3:0]</obj_property>
      <obj_property name="ObjectShortName">p0_cmd_instr[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p0_cmd_bl" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p0_cmd_bl[5:0]</obj_property>
      <obj_property name="ObjectShortName">p0_cmd_bl[5:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p0_cmd_byte_addr" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p0_cmd_byte_addr[29:0]</obj_property>
      <obj_property name="ObjectShortName">p0_cmd_byte_addr[29:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p0_cmd_ack" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">p0_cmd_ack</obj_property>
      <obj_property name="ObjectShortName">p0_cmd_ack</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p0_wr_mask" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p0_wr_mask[3:0]</obj_property>
      <obj_property name="ObjectShortName">p0_wr_mask[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p0_wr_data" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p0_wr_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">p0_wr_data[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p0_rd_data" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p0_rd_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">p0_rd_data[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p1_cmd_req" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">p1_cmd_req</obj_property>
      <obj_property name="ObjectShortName">p1_cmd_req</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p1_cmd_instr" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p1_cmd_instr[3:0]</obj_property>
      <obj_property name="ObjectShortName">p1_cmd_instr[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p1_cmd_bl" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p1_cmd_bl[5:0]</obj_property>
      <obj_property name="ObjectShortName">p1_cmd_bl[5:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p1_cmd_byte_addr" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p1_cmd_byte_addr[29:0]</obj_property>
      <obj_property name="ObjectShortName">p1_cmd_byte_addr[29:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p1_cmd_ack" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">p1_cmd_ack</obj_property>
      <obj_property name="ObjectShortName">p1_cmd_ack</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p1_wr_mask" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p1_wr_mask[3:0]</obj_property>
      <obj_property name="ObjectShortName">p1_wr_mask[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p1_wr_data" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p1_wr_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">p1_wr_data[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p1_rd_data" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p1_rd_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">p1_rd_data[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p2_cmd_req" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">p2_cmd_req</obj_property>
      <obj_property name="ObjectShortName">p2_cmd_req</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p2_cmd_instr" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p2_cmd_instr[3:0]</obj_property>
      <obj_property name="ObjectShortName">p2_cmd_instr[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p2_cmd_bl" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p2_cmd_bl[5:0]</obj_property>
      <obj_property name="ObjectShortName">p2_cmd_bl[5:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p2_cmd_byte_addr" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p2_cmd_byte_addr[29:0]</obj_property>
      <obj_property name="ObjectShortName">p2_cmd_byte_addr[29:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p2_cmd_ack" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">p2_cmd_ack</obj_property>
      <obj_property name="ObjectShortName">p2_cmd_ack</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p2_wr_mask" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p2_wr_mask[3:0]</obj_property>
      <obj_property name="ObjectShortName">p2_wr_mask[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p2_wr_data" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p2_wr_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">p2_wr_data[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p2_rd_data" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p2_rd_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">p2_rd_data[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p3_cmd_req" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">p3_cmd_req</obj_property>
      <obj_property name="ObjectShortName">p3_cmd_req</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p3_cmd_instr" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p3_cmd_instr[3:0]</obj_property>
      <obj_property name="ObjectShortName">p3_cmd_instr[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p3_cmd_bl" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p3_cmd_bl[5:0]</obj_property>
      <obj_property name="ObjectShortName">p3_cmd_bl[5:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p3_cmd_byte_addr" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p3_cmd_byte_addr[29:0]</obj_property>
      <obj_property name="ObjectShortName">p3_cmd_byte_addr[29:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p3_cmd_ack" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">p3_cmd_ack</obj_property>
      <obj_property name="ObjectShortName">p3_cmd_ack</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p3_wr_mask" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p3_wr_mask[3:0]</obj_property>
      <obj_property name="ObjectShortName">p3_wr_mask[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p3_wr_data" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p3_wr_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">p3_wr_data[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p3_rd_data" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p3_rd_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">p3_rd_data[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/mem_rst_n" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">mem_rst_n</obj_property>
      <obj_property name="ObjectShortName">mem_rst_n</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/mem_clk" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">mem_clk</obj_property>
      <obj_property name="ObjectShortName">mem_clk</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/init_done" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">init_done</obj_property>
      <obj_property name="ObjectShortName">init_done</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/mem_cmd_req" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">mem_cmd_req</obj_property>
      <obj_property name="ObjectShortName">mem_cmd_req</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/mem_cmd_instr" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">mem_cmd_instr[3:0]</obj_property>
      <obj_property name="ObjectShortName">mem_cmd_instr[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/mem_cmd_bl" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">mem_cmd_bl[5:0]</obj_property>
      <obj_property name="ObjectShortName">mem_cmd_bl[5:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/mem_cmd_byte_addr" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">mem_cmd_byte_addr[29:0]</obj_property>
      <obj_property name="ObjectShortName">mem_cmd_byte_addr[29:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/mem_cmd_ack" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">mem_cmd_ack</obj_property>
      <obj_property name="ObjectShortName">mem_cmd_ack</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/mem_wr_mask" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">mem_wr_mask[3:0]</obj_property>
      <obj_property name="ObjectShortName">mem_wr_mask[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/mem_wr_data" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">mem_wr_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">mem_wr_data[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/mem_wr_ack" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">mem_wr_ack</obj_property>
      <obj_property name="ObjectShortName">mem_wr_ack</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/mem_rd_data" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">mem_rd_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">mem_rd_data[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/mem_rd_ack" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">mem_rd_ack</obj_property>
      <obj_property name="ObjectShortName">mem_rd_ack</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p0_cmd_req" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">p0_cmd_req</obj_property>
      <obj_property name="ObjectShortName">p0_cmd_req</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p0_cmd_instr" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p0_cmd_instr[3:0]</obj_property>
      <obj_property name="ObjectShortName">p0_cmd_instr[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p0_cmd_bl" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p0_cmd_bl[5:0]</obj_property>
      <obj_property name="ObjectShortName">p0_cmd_bl[5:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p0_cmd_byte_addr" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p0_cmd_byte_addr[29:0]</obj_property>
      <obj_property name="ObjectShortName">p0_cmd_byte_addr[29:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p0_cmd_ack" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">p0_cmd_ack</obj_property>
      <obj_property name="ObjectShortName">p0_cmd_ack</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p0_wr_mask" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p0_wr_mask[3:0]</obj_property>
      <obj_property name="ObjectShortName">p0_wr_mask[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p0_wr_data" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p0_wr_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">p0_wr_data[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p0_rd_data" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p0_rd_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">p0_rd_data[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p1_cmd_req" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">p1_cmd_req</obj_property>
      <obj_property name="ObjectShortName">p1_cmd_req</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p1_cmd_instr" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p1_cmd_instr[3:0]</obj_property>
      <obj_property name="ObjectShortName">p1_cmd_instr[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p1_cmd_bl" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p1_cmd_bl[5:0]</obj_property>
      <obj_property name="ObjectShortName">p1_cmd_bl[5:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p1_cmd_byte_addr" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p1_cmd_byte_addr[29:0]</obj_property>
      <obj_property name="ObjectShortName">p1_cmd_byte_addr[29:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p1_cmd_ack" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">p1_cmd_ack</obj_property>
      <obj_property name="ObjectShortName">p1_cmd_ack</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p1_wr_mask" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p1_wr_mask[3:0]</obj_property>
      <obj_property name="ObjectShortName">p1_wr_mask[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p1_wr_data" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p1_wr_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">p1_wr_data[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p1_rd_data" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p1_rd_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">p1_rd_data[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p2_cmd_req" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">p2_cmd_req</obj_property>
      <obj_property name="ObjectShortName">p2_cmd_req</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p2_cmd_instr" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p2_cmd_instr[3:0]</obj_property>
      <obj_property name="ObjectShortName">p2_cmd_instr[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p2_cmd_bl" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p2_cmd_bl[5:0]</obj_property>
      <obj_property name="ObjectShortName">p2_cmd_bl[5:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p2_cmd_byte_addr" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p2_cmd_byte_addr[29:0]</obj_property>
      <obj_property name="ObjectShortName">p2_cmd_byte_addr[29:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p2_cmd_ack" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">p2_cmd_ack</obj_property>
      <obj_property name="ObjectShortName">p2_cmd_ack</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p2_wr_mask" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p2_wr_mask[3:0]</obj_property>
      <obj_property name="ObjectShortName">p2_wr_mask[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p2_wr_data" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p2_wr_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">p2_wr_data[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p2_rd_data" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p2_rd_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">p2_rd_data[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p3_cmd_req" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">p3_cmd_req</obj_property>
      <obj_property name="ObjectShortName">p3_cmd_req</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p3_cmd_instr" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p3_cmd_instr[3:0]</obj_property>
      <obj_property name="ObjectShortName">p3_cmd_instr[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p3_cmd_bl" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p3_cmd_bl[5:0]</obj_property>
      <obj_property name="ObjectShortName">p3_cmd_bl[5:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p3_cmd_byte_addr" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p3_cmd_byte_addr[29:0]</obj_property>
      <obj_property name="ObjectShortName">p3_cmd_byte_addr[29:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p3_cmd_ack" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">p3_cmd_ack</obj_property>
      <obj_property name="ObjectShortName">p3_cmd_ack</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p3_wr_mask" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p3_wr_mask[3:0]</obj_property>
      <obj_property name="ObjectShortName">p3_wr_mask[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p3_wr_data" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p3_wr_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">p3_wr_data[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p3_rd_data" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p3_rd_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">p3_rd_data[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/mem_rst_n" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">mem_rst_n</obj_property>
      <obj_property name="ObjectShortName">mem_rst_n</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/mem_clk" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">mem_clk</obj_property>
      <obj_property name="ObjectShortName">mem_clk</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/mem_master_w" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">mem_master_w[2:0]</obj_property>
      <obj_property name="ObjectShortName">mem_master_w[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/mem_cmd_req_w" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">mem_cmd_req_w</obj_property>
      <obj_property name="ObjectShortName">mem_cmd_req_w</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/mem_req_w" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">mem_req_w[1:0]</obj_property>
      <obj_property name="ObjectShortName">mem_req_w[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/mem_cmd_instr_w" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">mem_cmd_instr_w[3:0]</obj_property>
      <obj_property name="ObjectShortName">mem_cmd_instr_w[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/mem_cmd_bl_w" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">mem_cmd_bl_w[5:0]</obj_property>
      <obj_property name="ObjectShortName">mem_cmd_bl_w[5:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/mem_cmd_byte_addr_w" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">mem_cmd_byte_addr_w[29:0]</obj_property>
      <obj_property name="ObjectShortName">mem_cmd_byte_addr_w[29:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/mem_wr_mask_w" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">mem_wr_mask_w[3:0]</obj_property>
      <obj_property name="ObjectShortName">mem_wr_mask_w[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/mem_wr_data_w" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">mem_wr_data_w[31:0]</obj_property>
      <obj_property name="ObjectShortName">mem_wr_data_w[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p0_cmd_instr_w" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p0_cmd_instr_w[3:0]</obj_property>
      <obj_property name="ObjectShortName">p0_cmd_instr_w[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p0_cmd_bl_w" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p0_cmd_bl_w[5:0]</obj_property>
      <obj_property name="ObjectShortName">p0_cmd_bl_w[5:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p0_cmd_byte_addr_w" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p0_cmd_byte_addr_w[29:0]</obj_property>
      <obj_property name="ObjectShortName">p0_cmd_byte_addr_w[29:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p0_req_w" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">p0_req_w</obj_property>
      <obj_property name="ObjectShortName">p0_req_w</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p0_cmd_req_w" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p0_cmd_req_w[1:0]</obj_property>
      <obj_property name="ObjectShortName">p0_cmd_req_w[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p0_cmd_ack_w" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">p0_cmd_ack_w</obj_property>
      <obj_property name="ObjectShortName">p0_cmd_ack_w</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p0_wr_mask_w" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p0_wr_mask_w[3:0]</obj_property>
      <obj_property name="ObjectShortName">p0_wr_mask_w[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p0_wr_data_w" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p0_wr_data_w[31:0]</obj_property>
      <obj_property name="ObjectShortName">p0_wr_data_w[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p0_rd_data_w" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p0_rd_data_w[31:0]</obj_property>
      <obj_property name="ObjectShortName">p0_rd_data_w[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p1_cmd_instr_w" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p1_cmd_instr_w[3:0]</obj_property>
      <obj_property name="ObjectShortName">p1_cmd_instr_w[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p1_cmd_bl_w" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p1_cmd_bl_w[5:0]</obj_property>
      <obj_property name="ObjectShortName">p1_cmd_bl_w[5:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p1_cmd_byte_addr_w" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p1_cmd_byte_addr_w[29:0]</obj_property>
      <obj_property name="ObjectShortName">p1_cmd_byte_addr_w[29:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p1_req_w" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">p1_req_w</obj_property>
      <obj_property name="ObjectShortName">p1_req_w</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p1_cmd_req_w" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p1_cmd_req_w[1:0]</obj_property>
      <obj_property name="ObjectShortName">p1_cmd_req_w[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p1_cmd_ack_w" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">p1_cmd_ack_w</obj_property>
      <obj_property name="ObjectShortName">p1_cmd_ack_w</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p1_wr_mask_w" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p1_wr_mask_w[3:0]</obj_property>
      <obj_property name="ObjectShortName">p1_wr_mask_w[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p1_wr_data_w" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p1_wr_data_w[31:0]</obj_property>
      <obj_property name="ObjectShortName">p1_wr_data_w[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p1_rd_data_w" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p1_rd_data_w[31:0]</obj_property>
      <obj_property name="ObjectShortName">p1_rd_data_w[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p2_cmd_instr_w" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p2_cmd_instr_w[3:0]</obj_property>
      <obj_property name="ObjectShortName">p2_cmd_instr_w[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p2_cmd_bl_w" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p2_cmd_bl_w[5:0]</obj_property>
      <obj_property name="ObjectShortName">p2_cmd_bl_w[5:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p2_cmd_byte_addr_w" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p2_cmd_byte_addr_w[29:0]</obj_property>
      <obj_property name="ObjectShortName">p2_cmd_byte_addr_w[29:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p2_req_w" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">p2_req_w</obj_property>
      <obj_property name="ObjectShortName">p2_req_w</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p2_cmd_req_w" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p2_cmd_req_w[1:0]</obj_property>
      <obj_property name="ObjectShortName">p2_cmd_req_w[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p2_cmd_ack_w" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">p2_cmd_ack_w</obj_property>
      <obj_property name="ObjectShortName">p2_cmd_ack_w</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p2_wr_mask_w" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p2_wr_mask_w[3:0]</obj_property>
      <obj_property name="ObjectShortName">p2_wr_mask_w[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p2_wr_data_w" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p2_wr_data_w[31:0]</obj_property>
      <obj_property name="ObjectShortName">p2_wr_data_w[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p2_rd_data_w" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p2_rd_data_w[31:0]</obj_property>
      <obj_property name="ObjectShortName">p2_rd_data_w[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p3_cmd_instr_w" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p3_cmd_instr_w[3:0]</obj_property>
      <obj_property name="ObjectShortName">p3_cmd_instr_w[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p3_cmd_bl_w" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p3_cmd_bl_w[5:0]</obj_property>
      <obj_property name="ObjectShortName">p3_cmd_bl_w[5:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p3_cmd_byte_addr_w" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p3_cmd_byte_addr_w[29:0]</obj_property>
      <obj_property name="ObjectShortName">p3_cmd_byte_addr_w[29:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p3_req_w" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">p3_req_w</obj_property>
      <obj_property name="ObjectShortName">p3_req_w</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p3_cmd_req_w" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p3_cmd_req_w[1:0]</obj_property>
      <obj_property name="ObjectShortName">p3_cmd_req_w[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p3_cmd_ack_w" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">p3_cmd_ack_w</obj_property>
      <obj_property name="ObjectShortName">p3_cmd_ack_w</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p3_wr_mask_w" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p3_wr_mask_w[3:0]</obj_property>
      <obj_property name="ObjectShortName">p3_wr_mask_w[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p3_wr_data_w" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p3_wr_data_w[31:0]</obj_property>
      <obj_property name="ObjectShortName">p3_wr_data_w[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p3_rd_data_w" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p3_rd_data_w[31:0]</obj_property>
      <obj_property name="ObjectShortName">p3_rd_data_w[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/mem_master_r" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">mem_master_r[2:0]</obj_property>
      <obj_property name="ObjectShortName">mem_master_r[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/mem_req_r" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">mem_req_r[1:0]</obj_property>
      <obj_property name="ObjectShortName">mem_req_r[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/mem_cmd_req_r" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">mem_cmd_req_r</obj_property>
      <obj_property name="ObjectShortName">mem_cmd_req_r</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/mem_cmd_instr_r" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">mem_cmd_instr_r[3:0]</obj_property>
      <obj_property name="ObjectShortName">mem_cmd_instr_r[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/mem_cmd_bl_r" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">mem_cmd_bl_r[5:0]</obj_property>
      <obj_property name="ObjectShortName">mem_cmd_bl_r[5:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/mem_cmd_byte_addr_r" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">mem_cmd_byte_addr_r[29:0]</obj_property>
      <obj_property name="ObjectShortName">mem_cmd_byte_addr_r[29:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/mem_wr_mask_r" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">mem_wr_mask_r[3:0]</obj_property>
      <obj_property name="ObjectShortName">mem_wr_mask_r[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/mem_wr_data_r" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">mem_wr_data_r[31:0]</obj_property>
      <obj_property name="ObjectShortName">mem_wr_data_r[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p0_cmd_instr_r" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p0_cmd_instr_r[3:0]</obj_property>
      <obj_property name="ObjectShortName">p0_cmd_instr_r[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p0_cmd_bl_r" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p0_cmd_bl_r[5:0]</obj_property>
      <obj_property name="ObjectShortName">p0_cmd_bl_r[5:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p0_cmd_byte_addr_r" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p0_cmd_byte_addr_r[29:0]</obj_property>
      <obj_property name="ObjectShortName">p0_cmd_byte_addr_r[29:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p0_req_r" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">p0_req_r</obj_property>
      <obj_property name="ObjectShortName">p0_req_r</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p0_cmd_req_r" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p0_cmd_req_r[1:0]</obj_property>
      <obj_property name="ObjectShortName">p0_cmd_req_r[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p0_cmd_ack_r" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">p0_cmd_ack_r</obj_property>
      <obj_property name="ObjectShortName">p0_cmd_ack_r</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p0_wr_mask_r" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p0_wr_mask_r[3:0]</obj_property>
      <obj_property name="ObjectShortName">p0_wr_mask_r[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p0_wr_data_r" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p0_wr_data_r[31:0]</obj_property>
      <obj_property name="ObjectShortName">p0_wr_data_r[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p0_rd_data_r" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p0_rd_data_r[31:0]</obj_property>
      <obj_property name="ObjectShortName">p0_rd_data_r[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p1_cmd_instr_r" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p1_cmd_instr_r[3:0]</obj_property>
      <obj_property name="ObjectShortName">p1_cmd_instr_r[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p1_cmd_bl_r" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p1_cmd_bl_r[5:0]</obj_property>
      <obj_property name="ObjectShortName">p1_cmd_bl_r[5:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p1_cmd_byte_addr_r" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p1_cmd_byte_addr_r[29:0]</obj_property>
      <obj_property name="ObjectShortName">p1_cmd_byte_addr_r[29:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p1_req_r" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">p1_req_r</obj_property>
      <obj_property name="ObjectShortName">p1_req_r</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p1_cmd_req_r" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p1_cmd_req_r[1:0]</obj_property>
      <obj_property name="ObjectShortName">p1_cmd_req_r[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p1_cmd_ack_r" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">p1_cmd_ack_r</obj_property>
      <obj_property name="ObjectShortName">p1_cmd_ack_r</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p1_wr_mask_r" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p1_wr_mask_r[3:0]</obj_property>
      <obj_property name="ObjectShortName">p1_wr_mask_r[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p1_wr_data_r" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p1_wr_data_r[31:0]</obj_property>
      <obj_property name="ObjectShortName">p1_wr_data_r[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p1_rd_data_r" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p1_rd_data_r[31:0]</obj_property>
      <obj_property name="ObjectShortName">p1_rd_data_r[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p2_cmd_instr_r" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p2_cmd_instr_r[3:0]</obj_property>
      <obj_property name="ObjectShortName">p2_cmd_instr_r[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p2_cmd_bl_r" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p2_cmd_bl_r[5:0]</obj_property>
      <obj_property name="ObjectShortName">p2_cmd_bl_r[5:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p2_cmd_byte_addr_r" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p2_cmd_byte_addr_r[29:0]</obj_property>
      <obj_property name="ObjectShortName">p2_cmd_byte_addr_r[29:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p2_req_r" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">p2_req_r</obj_property>
      <obj_property name="ObjectShortName">p2_req_r</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p2_cmd_req_r" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p2_cmd_req_r[1:0]</obj_property>
      <obj_property name="ObjectShortName">p2_cmd_req_r[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p2_cmd_ack_r" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">p2_cmd_ack_r</obj_property>
      <obj_property name="ObjectShortName">p2_cmd_ack_r</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p2_wr_mask_r" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p2_wr_mask_r[3:0]</obj_property>
      <obj_property name="ObjectShortName">p2_wr_mask_r[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p2_wr_data_r" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p2_wr_data_r[31:0]</obj_property>
      <obj_property name="ObjectShortName">p2_wr_data_r[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p2_rd_data_r" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p2_rd_data_r[31:0]</obj_property>
      <obj_property name="ObjectShortName">p2_rd_data_r[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p3_cmd_instr_r" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p3_cmd_instr_r[3:0]</obj_property>
      <obj_property name="ObjectShortName">p3_cmd_instr_r[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p3_cmd_bl_r" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p3_cmd_bl_r[5:0]</obj_property>
      <obj_property name="ObjectShortName">p3_cmd_bl_r[5:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p3_cmd_byte_addr_r" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p3_cmd_byte_addr_r[29:0]</obj_property>
      <obj_property name="ObjectShortName">p3_cmd_byte_addr_r[29:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p3_req_r" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">p3_req_r</obj_property>
      <obj_property name="ObjectShortName">p3_req_r</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p3_cmd_req_r" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p3_cmd_req_r[1:0]</obj_property>
      <obj_property name="ObjectShortName">p3_cmd_req_r[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p3_cmd_ack_r" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">p3_cmd_ack_r</obj_property>
      <obj_property name="ObjectShortName">p3_cmd_ack_r</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p3_wr_mask_r" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p3_wr_mask_r[3:0]</obj_property>
      <obj_property name="ObjectShortName">p3_wr_mask_r[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p3_wr_data_r" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p3_wr_data_r[31:0]</obj_property>
      <obj_property name="ObjectShortName">p3_wr_data_r[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p3_rd_data_r" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p3_rd_data_r[31:0]</obj_property>
      <obj_property name="ObjectShortName">p3_rd_data_r[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/ZBUSACK_N" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">ZBUSACK_N</obj_property>
      <obj_property name="ObjectShortName">ZBUSACK_N</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/ZBUSREQ" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">ZBUSREQ</obj_property>
      <obj_property name="ObjectShortName">ZBUSREQ</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/ZRESET_N" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">ZRESET_N</obj_property>
      <obj_property name="ObjectShortName">ZRESET_N</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/T80_RESET_N" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">T80_RESET_N</obj_property>
      <obj_property name="ObjectShortName">T80_RESET_N</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/z80_cart_req" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">z80_cart_req</obj_property>
      <obj_property name="ObjectShortName">z80_cart_req</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/z80_zmem_req" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">z80_zmem_req</obj_property>
      <obj_property name="ObjectShortName">z80_zmem_req</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/z80_work_req" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">z80_work_req</obj_property>
      <obj_property name="ObjectShortName">z80_work_req</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/z80_vdp_req" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">z80_vdp_req</obj_property>
      <obj_property name="ObjectShortName">z80_vdp_req</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/z80_psg_req" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">z80_psg_req</obj_property>
      <obj_property name="ObjectShortName">z80_psg_req</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/z80_pad_req" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">z80_pad_req</obj_property>
      <obj_property name="ObjectShortName">z80_pad_req</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/z80_fm_req" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">z80_fm_req</obj_property>
      <obj_property name="ObjectShortName">z80_fm_req</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/z80_bar_req" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">z80_bar_req</obj_property>
      <obj_property name="ObjectShortName">z80_bar_req</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/mem_master_r" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">mem_master_r[2:0]</obj_property>
      <obj_property name="ObjectShortName">mem_master_r[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/mem_req_r" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">mem_req_r[1:0]</obj_property>
      <obj_property name="ObjectShortName">mem_req_r[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p0_cmd_req_r" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p0_cmd_req_r[1:0]</obj_property>
      <obj_property name="ObjectShortName">p0_cmd_req_r[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p1_cmd_req_r" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p1_cmd_req_r[1:0]</obj_property>
      <obj_property name="ObjectShortName">p1_cmd_req_r[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p2_cmd_req_r" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p2_cmd_req_r[1:0]</obj_property>
      <obj_property name="ObjectShortName">p2_cmd_req_r[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/ctrl_cart_en_r" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">ctrl_cart_en_r</obj_property>
      <obj_property name="ObjectShortName">ctrl_cart_en_r</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p0_cmd_req" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">p0_cmd_req</obj_property>
      <obj_property name="ObjectShortName">p0_cmd_req</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p0_cmd_instr" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p0_cmd_instr[3:0]</obj_property>
      <obj_property name="ObjectShortName">p0_cmd_instr[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p0_cmd_bl" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p0_cmd_bl[5:0]</obj_property>
      <obj_property name="ObjectShortName">p0_cmd_bl[5:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p0_cmd_byte_addr" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p0_cmd_byte_addr[29:0]</obj_property>
      <obj_property name="ObjectShortName">p0_cmd_byte_addr[29:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p0_cmd_ack" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">p0_cmd_ack</obj_property>
      <obj_property name="ObjectShortName">p0_cmd_ack</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p0_wr_mask" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p0_wr_mask[3:0]</obj_property>
      <obj_property name="ObjectShortName">p0_wr_mask[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p0_wr_data" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p0_wr_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">p0_wr_data[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p0_rd_data" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p0_rd_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">p0_rd_data[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p1_cmd_req" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">p1_cmd_req</obj_property>
      <obj_property name="ObjectShortName">p1_cmd_req</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p1_cmd_instr" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p1_cmd_instr[3:0]</obj_property>
      <obj_property name="ObjectShortName">p1_cmd_instr[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p1_cmd_bl" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p1_cmd_bl[5:0]</obj_property>
      <obj_property name="ObjectShortName">p1_cmd_bl[5:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p1_cmd_byte_addr" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p1_cmd_byte_addr[29:0]</obj_property>
      <obj_property name="ObjectShortName">p1_cmd_byte_addr[29:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p1_cmd_ack" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">p1_cmd_ack</obj_property>
      <obj_property name="ObjectShortName">p1_cmd_ack</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p1_wr_mask" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p1_wr_mask[3:0]</obj_property>
      <obj_property name="ObjectShortName">p1_wr_mask[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p1_wr_data" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p1_wr_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">p1_wr_data[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p1_rd_data" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p1_rd_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">p1_rd_data[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p2_cmd_req" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">p2_cmd_req</obj_property>
      <obj_property name="ObjectShortName">p2_cmd_req</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p2_cmd_instr" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p2_cmd_instr[3:0]</obj_property>
      <obj_property name="ObjectShortName">p2_cmd_instr[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p2_cmd_bl" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p2_cmd_bl[5:0]</obj_property>
      <obj_property name="ObjectShortName">p2_cmd_bl[5:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p2_cmd_byte_addr" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p2_cmd_byte_addr[29:0]</obj_property>
      <obj_property name="ObjectShortName">p2_cmd_byte_addr[29:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p2_cmd_ack" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">p2_cmd_ack</obj_property>
      <obj_property name="ObjectShortName">p2_cmd_ack</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p2_wr_mask" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p2_wr_mask[3:0]</obj_property>
      <obj_property name="ObjectShortName">p2_wr_mask[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p2_wr_data" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p2_wr_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">p2_wr_data[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p2_rd_data" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p2_rd_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">p2_rd_data[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/CLK54" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">CLK54</obj_property>
      <obj_property name="ObjectShortName">CLK54</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/DEBUG_OUT" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">DEBUG_OUT[15:0]</obj_property>
      <obj_property name="ObjectShortName">DEBUG_OUT[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/RST_N" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">RST_N</obj_property>
      <obj_property name="ObjectShortName">RST_N</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/CLK" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">CLK</obj_property>
      <obj_property name="ObjectShortName">CLK</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/VRAM32_ADDR" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">VRAM32_ADDR[31:0]</obj_property>
      <obj_property name="ObjectShortName">VRAM32_ADDR[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/VRAM32_REQ" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">VRAM32_REQ</obj_property>
      <obj_property name="ObjectShortName">VRAM32_REQ</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/VRAM32_BE" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">VRAM32_BE[3:0]</obj_property>
      <obj_property name="ObjectShortName">VRAM32_BE[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/VRAM32_RDATA" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">VRAM32_RDATA[31:0]</obj_property>
      <obj_property name="ObjectShortName">VRAM32_RDATA[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/VRAM32_WDATA" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">VRAM32_WDATA[31:0]</obj_property>
      <obj_property name="ObjectShortName">VRAM32_WDATA[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/VRAM32_WR" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">VRAM32_WR</obj_property>
      <obj_property name="ObjectShortName">VRAM32_WR</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/VRAM32_ACK" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">VRAM32_ACK</obj_property>
      <obj_property name="ObjectShortName">VRAM32_ACK</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/HINT" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">HINT</obj_property>
      <obj_property name="ObjectShortName">HINT</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/HINT_ACK" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">HINT_ACK</obj_property>
      <obj_property name="ObjectShortName">HINT_ACK</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/VINT_TG68" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">VINT_TG68</obj_property>
      <obj_property name="ObjectShortName">VINT_TG68</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/VINT_T80" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">VINT_T80</obj_property>
      <obj_property name="ObjectShortName">VINT_T80</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/VINT_TG68_ACK" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">VINT_TG68_ACK</obj_property>
      <obj_property name="ObjectShortName">VINT_TG68_ACK</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/VINT_T80_ACK" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">VINT_T80_ACK</obj_property>
      <obj_property name="ObjectShortName">VINT_T80_ACK</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/VBUS_DMA_REQ" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">VBUS_DMA_REQ</obj_property>
      <obj_property name="ObjectShortName">VBUS_DMA_REQ</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/VBUS_ADDR" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">VBUS_ADDR[23:0]</obj_property>
      <obj_property name="ObjectShortName">VBUS_ADDR[23:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/VBUS_UDS_N" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">VBUS_UDS_N</obj_property>
      <obj_property name="ObjectShortName">VBUS_UDS_N</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/VBUS_LDS_N" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">VBUS_LDS_N</obj_property>
      <obj_property name="ObjectShortName">VBUS_LDS_N</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/VBUS_DATA" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">VBUS_DATA[15:0]</obj_property>
      <obj_property name="ObjectShortName">VBUS_DATA[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/VBUS_SEL" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">VBUS_SEL</obj_property>
      <obj_property name="ObjectShortName">VBUS_SEL</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/VGA_R" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">VGA_R[7:0]</obj_property>
      <obj_property name="ObjectShortName">VGA_R[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/VGA_G" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">VGA_G[7:0]</obj_property>
      <obj_property name="ObjectShortName">VGA_G[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/VGA_B" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">VGA_B[7:0]</obj_property>
      <obj_property name="ObjectShortName">VGA_B[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/VGA_HS" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">VGA_HS</obj_property>
      <obj_property name="ObjectShortName">VGA_HS</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/VGA_VS" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">VGA_VS</obj_property>
      <obj_property name="ObjectShortName">VGA_VS</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/VGA_DE" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">VGA_DE</obj_property>
      <obj_property name="ObjectShortName">VGA_DE</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/VGA_CLK" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">VGA_CLK</obj_property>
      <obj_property name="ObjectShortName">VGA_CLK</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/CRAM_WE" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">CRAM_WE</obj_property>
      <obj_property name="ObjectShortName">CRAM_WE</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/io_vdp_arb/dev_addr" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">dev_addr[31:0]</obj_property>
      <obj_property name="ObjectShortName">dev_addr[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/io_vdp_arb/dev_wdata" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">dev_wdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">dev_wdata[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/io_vdp_arb/dev_be" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">dev_be[3:0]</obj_property>
      <obj_property name="ObjectShortName">dev_be[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/io_vdp_arb/dev_rdata" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">dev_rdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">dev_rdata[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/io_vdp_arb/dev_wr" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">dev_wr</obj_property>
      <obj_property name="ObjectShortName">dev_wr</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/io_vdp_arb/dev_req" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">dev_req</obj_property>
      <obj_property name="ObjectShortName">dev_req</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/io_vdp_arb/dev_ack" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">dev_ack</obj_property>
      <obj_property name="ObjectShortName">dev_ack</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/io_vdp_arb/p0_addr" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p0_addr[31:0]</obj_property>
      <obj_property name="ObjectShortName">p0_addr[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/io_vdp_arb/p0_wdata" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p0_wdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">p0_wdata[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/io_vdp_arb/p0_be" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p0_be[3:0]</obj_property>
      <obj_property name="ObjectShortName">p0_be[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/io_vdp_arb/p0_rdata" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p0_rdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">p0_rdata[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/io_vdp_arb/p0_wr" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">p0_wr</obj_property>
      <obj_property name="ObjectShortName">p0_wr</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/io_vdp_arb/p0_req" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">p0_req</obj_property>
      <obj_property name="ObjectShortName">p0_req</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/io_vdp_arb/p0_ack" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">p0_ack</obj_property>
      <obj_property name="ObjectShortName">p0_ack</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/io_vdp_arb/p1_addr" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p1_addr[31:0]</obj_property>
      <obj_property name="ObjectShortName">p1_addr[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/io_vdp_arb/p1_wdata" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p1_wdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">p1_wdata[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/io_vdp_arb/p1_be" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p1_be[3:0]</obj_property>
      <obj_property name="ObjectShortName">p1_be[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/io_vdp_arb/p1_rdata" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p1_rdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">p1_rdata[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/io_vdp_arb/p1_wr" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">p1_wr</obj_property>
      <obj_property name="ObjectShortName">p1_wr</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/io_vdp_arb/p1_req" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">p1_req</obj_property>
      <obj_property name="ObjectShortName">p1_req</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/io_vdp_arb/p1_ack" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">p1_ack</obj_property>
      <obj_property name="ObjectShortName">p1_ack</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/io_vdp_arb/dev_clk" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">dev_clk</obj_property>
      <obj_property name="ObjectShortName">dev_clk</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/io_vdp_arb/dev_rst_n" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">dev_rst_n</obj_property>
      <obj_property name="ObjectShortName">dev_rst_n</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/m68_cart_req" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">m68_cart_req</obj_property>
      <obj_property name="ObjectShortName">m68_cart_req</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/m68_zmem_req" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">m68_zmem_req</obj_property>
      <obj_property name="ObjectShortName">m68_zmem_req</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/m68_work_req" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">m68_work_req</obj_property>
      <obj_property name="ObjectShortName">m68_work_req</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/m68_ctrl_req" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">m68_ctrl_req</obj_property>
      <obj_property name="ObjectShortName">m68_ctrl_req</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/m68_vdp_req" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">m68_vdp_req</obj_property>
      <obj_property name="ObjectShortName">m68_vdp_req</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/m68_psg_req" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">m68_psg_req</obj_property>
      <obj_property name="ObjectShortName">m68_psg_req</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/m68_pad_req" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">m68_pad_req</obj_property>
      <obj_property name="ObjectShortName">m68_pad_req</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/m68_fm_req" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">m68_fm_req</obj_property>
      <obj_property name="ObjectShortName">m68_fm_req</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/m68_bar_req" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">m68_bar_req</obj_property>
      <obj_property name="ObjectShortName">m68_bar_req</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/m68_cart_ack" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">m68_cart_ack</obj_property>
      <obj_property name="ObjectShortName">m68_cart_ack</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/m68_zmem_ack" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">m68_zmem_ack</obj_property>
      <obj_property name="ObjectShortName">m68_zmem_ack</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/m68_work_ack" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">m68_work_ack</obj_property>
      <obj_property name="ObjectShortName">m68_work_ack</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/RST_N" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">RST_N</obj_property>
      <obj_property name="ObjectShortName">RST_N</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/CLK" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">CLK</obj_property>
      <obj_property name="ObjectShortName">CLK</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/PENDING" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">PENDING</obj_property>
      <obj_property name="ObjectShortName">PENDING</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/FF_DTACK_N" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">FF_DTACK_N</obj_property>
      <obj_property name="ObjectShortName">FF_DTACK_N</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/FIFO_EMPTY" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">FIFO_EMPTY</obj_property>
      <obj_property name="ObjectShortName">FIFO_EMPTY</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/FIFO_FULL" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">FIFO_FULL</obj_property>
      <obj_property name="ObjectShortName">FIFO_FULL</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/io_vdp_arb/dev_req" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">dev_req</obj_property>
      <obj_property name="ObjectShortName">dev_req</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/io_vdp_arb/dev_ack" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">dev_ack</obj_property>
      <obj_property name="ObjectShortName">dev_ack</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/DMAF_SET_ACK" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">DMAF_SET_ACK</obj_property>
      <obj_property name="ObjectShortName">DMAF_SET_ACK</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/DMAF_SET_REQ" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">DMAF_SET_REQ</obj_property>
      <obj_property name="ObjectShortName">DMAF_SET_REQ</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/REG_SET_ACK" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">REG_SET_ACK</obj_property>
      <obj_property name="ObjectShortName">REG_SET_ACK</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/REG_SET_REQ" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">REG_SET_REQ</obj_property>
      <obj_property name="ObjectShortName">REG_SET_REQ</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/ADDR_SET_ACK" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">ADDR_SET_ACK</obj_property>
      <obj_property name="ObjectShortName">ADDR_SET_ACK</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/ADDR_SET_REQ" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">ADDR_SET_REQ</obj_property>
      <obj_property name="ObjectShortName">ADDR_SET_REQ</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/IN_DMA" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">IN_DMA</obj_property>
      <obj_property name="ObjectShortName">IN_DMA</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/DMA_FILL_PRE" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">DMA_FILL_PRE</obj_property>
      <obj_property name="ObjectShortName">DMA_FILL_PRE</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/DMA_FILL" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">DMA_FILL</obj_property>
      <obj_property name="ObjectShortName">DMA_FILL</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/DMA_COPY" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">DMA_COPY</obj_property>
      <obj_property name="ObjectShortName">DMA_COPY</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/DMA_VBUS" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">DMA_VBUS</obj_property>
      <obj_property name="ObjectShortName">DMA_VBUS</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/VBUS_DMA_REQ" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">VBUS_DMA_REQ</obj_property>
      <obj_property name="ObjectShortName">VBUS_DMA_REQ</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/VBUS_ADDR" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">VBUS_ADDR[23:0]</obj_property>
      <obj_property name="ObjectShortName">VBUS_ADDR[23:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/VBUS_UDS_N" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">VBUS_UDS_N</obj_property>
      <obj_property name="ObjectShortName">VBUS_UDS_N</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/VBUS_LDS_N" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">VBUS_LDS_N</obj_property>
      <obj_property name="ObjectShortName">VBUS_LDS_N</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/VBUS_DATA" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">VBUS_DATA[15:0]</obj_property>
      <obj_property name="ObjectShortName">VBUS_DATA[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/VBUS_SEL" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">VBUS_SEL</obj_property>
      <obj_property name="ObjectShortName">VBUS_SEL</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/VRAM32_ADDR" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">VRAM32_ADDR[31:0]</obj_property>
      <obj_property name="ObjectShortName">VRAM32_ADDR[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/VRAM32_REQ" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">VRAM32_REQ</obj_property>
      <obj_property name="ObjectShortName">VRAM32_REQ</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/VRAM32_BE" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">VRAM32_BE[3:0]</obj_property>
      <obj_property name="ObjectShortName">VRAM32_BE[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/VRAM32_RDATA" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">VRAM32_RDATA[31:0]</obj_property>
      <obj_property name="ObjectShortName">VRAM32_RDATA[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/VRAM32_WDATA" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">VRAM32_WDATA[31:0]</obj_property>
      <obj_property name="ObjectShortName">VRAM32_WDATA[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/VRAM32_WR" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">VRAM32_WR</obj_property>
      <obj_property name="ObjectShortName">VRAM32_WR</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/gen_vdp/VRAM32_ACK" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">VRAM32_ACK</obj_property>
      <obj_property name="ObjectShortName">VRAM32_ACK</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/init_done" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">init_done</obj_property>
      <obj_property name="ObjectShortName">init_done</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/mem_cart_arb/dev_addr" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">dev_addr[31:0]</obj_property>
      <obj_property name="ObjectShortName">dev_addr[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/mem_cart_arb/dev_wdata" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">dev_wdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">dev_wdata[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/mem_cart_arb/dev_be" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">dev_be[3:0]</obj_property>
      <obj_property name="ObjectShortName">dev_be[3:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/mem_cart_arb/dev_rdata" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">dev_rdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">dev_rdata[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/mem_cart_arb/dev_wr" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">dev_wr</obj_property>
      <obj_property name="ObjectShortName">dev_wr</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/mem_cart_arb/dev_req" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">dev_req</obj_property>
      <obj_property name="ObjectShortName">dev_req</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/mem_cart_arb/dev_ack" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">dev_ack</obj_property>
      <obj_property name="ObjectShortName">dev_ack</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/mem_cart_arb/p0_addr" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p0_addr[31:0]</obj_property>
      <obj_property name="ObjectShortName">p0_addr[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/mem_cart_arb/p0_wdata" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p0_wdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">p0_wdata[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/mem_cart_arb/p0_be" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p0_be[3:0]</obj_property>
      <obj_property name="ObjectShortName">p0_be[3:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/mem_cart_arb/p0_rdata" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p0_rdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">p0_rdata[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/mem_cart_arb/p0_wr" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">p0_wr</obj_property>
      <obj_property name="ObjectShortName">p0_wr</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/mem_cart_arb/p0_req" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">p0_req</obj_property>
      <obj_property name="ObjectShortName">p0_req</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/mem_cart_arb/p0_ack" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">p0_ack</obj_property>
      <obj_property name="ObjectShortName">p0_ack</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/mem_cart_arb/p1_addr" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p1_addr[31:0]</obj_property>
      <obj_property name="ObjectShortName">p1_addr[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/mem_cart_arb/p1_wdata" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p1_wdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">p1_wdata[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/mem_cart_arb/p1_be" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p1_be[3:0]</obj_property>
      <obj_property name="ObjectShortName">p1_be[3:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/mem_cart_arb/p1_rdata" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p1_rdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">p1_rdata[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/mem_cart_arb/p1_wr" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">p1_wr</obj_property>
      <obj_property name="ObjectShortName">p1_wr</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/mem_cart_arb/p1_req" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">p1_req</obj_property>
      <obj_property name="ObjectShortName">p1_req</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/mem_cart_arb/p1_ack" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">p1_ack</obj_property>
      <obj_property name="ObjectShortName">p1_ack</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/mem_cart_arb/p2_addr" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p2_addr[31:0]</obj_property>
      <obj_property name="ObjectShortName">p2_addr[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/mem_cart_arb/p2_wdata" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p2_wdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">p2_wdata[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/mem_cart_arb/p2_be" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p2_be[3:0]</obj_property>
      <obj_property name="ObjectShortName">p2_be[3:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/mem_cart_arb/p2_rdata" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p2_rdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">p2_rdata[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/mem_cart_arb/p2_wr" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">p2_wr</obj_property>
      <obj_property name="ObjectShortName">p2_wr</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/mem_cart_arb/p2_req" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">p2_req</obj_property>
      <obj_property name="ObjectShortName">p2_req</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/mem_cart_arb/p2_ack" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">p2_ack</obj_property>
      <obj_property name="ObjectShortName">p2_ack</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/mem_cart_arb/dev_clk" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">dev_clk</obj_property>
      <obj_property name="ObjectShortName">dev_clk</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/mem_cart_arb/dev_rst_n" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">dev_rst_n</obj_property>
      <obj_property name="ObjectShortName">dev_rst_n</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/mem_cart_arb/mem_dev_req_r" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">mem_dev_req_r[1:0]</obj_property>
      <obj_property name="ObjectShortName">mem_dev_req_r[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/mem_cart_arb/mem_dev_master_r" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">mem_dev_master_r[1:0]</obj_property>
      <obj_property name="ObjectShortName">mem_dev_master_r[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/mem_cart_arb/mem_dev_addr_r" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">mem_dev_addr_r[31:0]</obj_property>
      <obj_property name="ObjectShortName">mem_dev_addr_r[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/mem_cart_arb/mem_dev_wdata_r" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">mem_dev_wdata_r[31:0]</obj_property>
      <obj_property name="ObjectShortName">mem_dev_wdata_r[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/mem_cart_arb/mem_dev_be_r" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">mem_dev_be_r[3:0]</obj_property>
      <obj_property name="ObjectShortName">mem_dev_be_r[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/mem_cart_arb/mem_dev_ce_r" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">mem_dev_ce_r</obj_property>
      <obj_property name="ObjectShortName">mem_dev_ce_r</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/mem_cart_arb/mem_dev_wr_r" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">mem_dev_wr_r</obj_property>
      <obj_property name="ObjectShortName">mem_dev_wr_r</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/mem_cart_arb/mem_dev_rdata_r" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">mem_dev_rdata_r[31:0]</obj_property>
      <obj_property name="ObjectShortName">mem_dev_rdata_r[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/mem_cart_arb/mem_dev_ack_r" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">mem_dev_ack_r</obj_property>
      <obj_property name="ObjectShortName">mem_dev_ack_r</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/mem_cart_arb/p0_dev_req_r" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p0_dev_req_r[2:0]</obj_property>
      <obj_property name="ObjectShortName">p0_dev_req_r[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/mem_cart_arb/p1_dev_req_r" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p1_dev_req_r[2:0]</obj_property>
      <obj_property name="ObjectShortName">p1_dev_req_r[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/mem_cart_arb/p2_dev_req_r" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p2_dev_req_r[2:0]</obj_property>
      <obj_property name="ObjectShortName">p2_dev_req_r[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/mem_cart_arb/p0_dev_ack_r" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">p0_dev_ack_r</obj_property>
      <obj_property name="ObjectShortName">p0_dev_ack_r</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/mem_cart_arb/p1_dev_ack_r" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">p1_dev_ack_r</obj_property>
      <obj_property name="ObjectShortName">p1_dev_ack_r</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/mem_cart_arb/p2_dev_ack_r" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">p2_dev_ack_r</obj_property>
      <obj_property name="ObjectShortName">p2_dev_ack_r</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/mem_cart_arb/p0_dev_rdata_r" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p0_dev_rdata_r[31:0]</obj_property>
      <obj_property name="ObjectShortName">p0_dev_rdata_r[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/mem_cart_arb/p1_dev_rdata_r" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p1_dev_rdata_r[31:0]</obj_property>
      <obj_property name="ObjectShortName">p1_dev_rdata_r[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/gen/mem_cart_arb/p2_dev_rdata_r" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p2_dev_rdata_r[31:0]</obj_property>
      <obj_property name="ObjectShortName">p2_dev_rdata_r[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/mem_cmd_req" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">mem_cmd_req</obj_property>
      <obj_property name="ObjectShortName">mem_cmd_req</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/mem_cmd_instr" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">mem_cmd_instr[3:0]</obj_property>
      <obj_property name="ObjectShortName">mem_cmd_instr[3:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/mem_cmd_bl" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">mem_cmd_bl[5:0]</obj_property>
      <obj_property name="ObjectShortName">mem_cmd_bl[5:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/mem_cmd_byte_addr" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">mem_cmd_byte_addr[29:0]</obj_property>
      <obj_property name="ObjectShortName">mem_cmd_byte_addr[29:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/mem_cmd_ack" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">mem_cmd_ack</obj_property>
      <obj_property name="ObjectShortName">mem_cmd_ack</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/mem_wr_mask" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">mem_wr_mask[3:0]</obj_property>
      <obj_property name="ObjectShortName">mem_wr_mask[3:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/mem_wr_data" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">mem_wr_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">mem_wr_data[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/mem_wr_ack" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">mem_wr_ack</obj_property>
      <obj_property name="ObjectShortName">mem_wr_ack</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/mem_rd_data" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">mem_rd_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">mem_rd_data[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/mem_rd_ack" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">mem_rd_ack</obj_property>
      <obj_property name="ObjectShortName">mem_rd_ack</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p0_cmd_req" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">p0_cmd_req</obj_property>
      <obj_property name="ObjectShortName">p0_cmd_req</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p0_cmd_instr" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p0_cmd_instr[3:0]</obj_property>
      <obj_property name="ObjectShortName">p0_cmd_instr[3:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p0_cmd_bl" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p0_cmd_bl[5:0]</obj_property>
      <obj_property name="ObjectShortName">p0_cmd_bl[5:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p0_cmd_byte_addr" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p0_cmd_byte_addr[29:0]</obj_property>
      <obj_property name="ObjectShortName">p0_cmd_byte_addr[29:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p0_cmd_ack" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">p0_cmd_ack</obj_property>
      <obj_property name="ObjectShortName">p0_cmd_ack</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p0_wr_mask" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p0_wr_mask[3:0]</obj_property>
      <obj_property name="ObjectShortName">p0_wr_mask[3:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p0_wr_data" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p0_wr_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">p0_wr_data[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p0_rd_data" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p0_rd_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">p0_rd_data[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p1_cmd_req" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">p1_cmd_req</obj_property>
      <obj_property name="ObjectShortName">p1_cmd_req</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p1_cmd_instr" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p1_cmd_instr[3:0]</obj_property>
      <obj_property name="ObjectShortName">p1_cmd_instr[3:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p1_cmd_bl" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p1_cmd_bl[5:0]</obj_property>
      <obj_property name="ObjectShortName">p1_cmd_bl[5:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p1_cmd_byte_addr" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p1_cmd_byte_addr[29:0]</obj_property>
      <obj_property name="ObjectShortName">p1_cmd_byte_addr[29:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p1_cmd_ack" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">p1_cmd_ack</obj_property>
      <obj_property name="ObjectShortName">p1_cmd_ack</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p1_wr_mask" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p1_wr_mask[3:0]</obj_property>
      <obj_property name="ObjectShortName">p1_wr_mask[3:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p1_wr_data" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p1_wr_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">p1_wr_data[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p1_rd_data" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p1_rd_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">p1_rd_data[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p2_cmd_req" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">p2_cmd_req</obj_property>
      <obj_property name="ObjectShortName">p2_cmd_req</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p2_cmd_instr" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p2_cmd_instr[3:0]</obj_property>
      <obj_property name="ObjectShortName">p2_cmd_instr[3:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p2_cmd_bl" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p2_cmd_bl[5:0]</obj_property>
      <obj_property name="ObjectShortName">p2_cmd_bl[5:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p2_cmd_byte_addr" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p2_cmd_byte_addr[29:0]</obj_property>
      <obj_property name="ObjectShortName">p2_cmd_byte_addr[29:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p2_cmd_ack" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">p2_cmd_ack</obj_property>
      <obj_property name="ObjectShortName">p2_cmd_ack</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p2_wr_mask" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p2_wr_mask[3:0]</obj_property>
      <obj_property name="ObjectShortName">p2_wr_mask[3:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p2_wr_data" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p2_wr_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">p2_wr_data[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p2_rd_data" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p2_rd_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">p2_rd_data[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p3_cmd_req" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">p3_cmd_req</obj_property>
      <obj_property name="ObjectShortName">p3_cmd_req</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p3_cmd_instr" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p3_cmd_instr[3:0]</obj_property>
      <obj_property name="ObjectShortName">p3_cmd_instr[3:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p3_cmd_bl" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p3_cmd_bl[5:0]</obj_property>
      <obj_property name="ObjectShortName">p3_cmd_bl[5:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p3_cmd_byte_addr" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p3_cmd_byte_addr[29:0]</obj_property>
      <obj_property name="ObjectShortName">p3_cmd_byte_addr[29:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p3_cmd_ack" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">p3_cmd_ack</obj_property>
      <obj_property name="ObjectShortName">p3_cmd_ack</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p3_wr_mask" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p3_wr_mask[3:0]</obj_property>
      <obj_property name="ObjectShortName">p3_wr_mask[3:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p3_wr_data" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p3_wr_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">p3_wr_data[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/p3_rd_data" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">p3_rd_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">p3_rd_data[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/mem_rst_n" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">mem_rst_n</obj_property>
      <obj_property name="ObjectShortName">mem_rst_n</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_tb_top/gen_top/mg_arb/mem_clk" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">mem_clk</obj_property>
      <obj_property name="ObjectShortName">mem_clk</obj_property>
   </wvobject>
</wave_config>
