#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fffec89cc10 .scope module, "cpu_tb" "cpu_tb" 2 6;
 .timescale 0 0;
L_0x7fffec8eca30/d .functor BUFZ 8, L_0x7fffec8ec970, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7fffec8eca30 .delay 8 (2,2,2) L_0x7fffec8eca30/d;
L_0x7fffec8fce70/d .functor BUFZ 8, L_0x7fffec8ecc50, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7fffec8fce70 .delay 8 (2,2,2) L_0x7fffec8fce70/d;
L_0x7fffec8fd390/d .functor BUFZ 8, L_0x7fffec8fd0f0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7fffec8fd390 .delay 8 (2,2,2) L_0x7fffec8fd390/d;
L_0x7fffec8fda50/d .functor BUFZ 8, L_0x7fffec8fd7c0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7fffec8fda50 .delay 8 (2,2,2) L_0x7fffec8fda50/d;
v0x7fffec8eb1d0_0 .var "CLK", 0 0;
v0x7fffec8eb2e0_0 .net "INSTRUCTION", 31 0, L_0x7fffec8fd5e0;  1 drivers
v0x7fffec8eb3f0_0 .net "PC", 31 0, v0x7fffec8ea7d0_0;  1 drivers
v0x7fffec8eb4e0_0 .var "RESET", 0 0;
v0x7fffec8eb5d0_0 .net *"_s10", 32 0, L_0x7fffec8eccf0;  1 drivers
L_0x7fca5e1c0018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffec8eb700_0 .net *"_s13", 0 0, L_0x7fca5e1c0018;  1 drivers
L_0x7fca5e1c0060 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fffec8eb7e0_0 .net/2u *"_s14", 32 0, L_0x7fca5e1c0060;  1 drivers
v0x7fffec8eb8c0_0 .net *"_s16", 32 0, L_0x7fffec8fcdd0;  1 drivers
v0x7fffec8eb9a0_0 .net *"_s19", 7 0, L_0x7fffec8fce70;  1 drivers
v0x7fffec8eba80_0 .net *"_s2", 7 0, L_0x7fffec8ec970;  1 drivers
v0x7fffec8ebb60_0 .net *"_s22", 7 0, L_0x7fffec8fd0f0;  1 drivers
v0x7fffec8ebc40_0 .net *"_s24", 32 0, L_0x7fffec8fd190;  1 drivers
L_0x7fca5e1c00a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffec8ebd20_0 .net *"_s27", 0 0, L_0x7fca5e1c00a8;  1 drivers
L_0x7fca5e1c00f0 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x7fffec8ebe00_0 .net/2u *"_s28", 32 0, L_0x7fca5e1c00f0;  1 drivers
v0x7fffec8ebee0_0 .net *"_s30", 32 0, L_0x7fffec8fd2f0;  1 drivers
v0x7fffec8ebfc0_0 .net *"_s33", 7 0, L_0x7fffec8fd390;  1 drivers
v0x7fffec8ec0a0_0 .net *"_s37", 7 0, L_0x7fffec8fd7c0;  1 drivers
v0x7fffec8ec290_0 .net *"_s39", 32 0, L_0x7fffec8fd860;  1 drivers
L_0x7fca5e1c0138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffec8ec370_0 .net *"_s42", 0 0, L_0x7fca5e1c0138;  1 drivers
L_0x7fca5e1c0180 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x7fffec8ec450_0 .net/2u *"_s43", 32 0, L_0x7fca5e1c0180;  1 drivers
v0x7fffec8ec530_0 .net *"_s45", 32 0, L_0x7fffec8fd9b0;  1 drivers
v0x7fffec8ec610_0 .net *"_s48", 7 0, L_0x7fffec8fda50;  1 drivers
v0x7fffec8ec6f0_0 .net *"_s5", 7 0, L_0x7fffec8eca30;  1 drivers
v0x7fffec8ec7d0_0 .net *"_s8", 7 0, L_0x7fffec8ecc50;  1 drivers
v0x7fffec8ec8b0 .array "instr_mem", 1023 0, 7 0;
L_0x7fffec8ec970 .array/port v0x7fffec8ec8b0, v0x7fffec8ea7d0_0;
L_0x7fffec8ecc50 .array/port v0x7fffec8ec8b0, L_0x7fffec8fcdd0;
L_0x7fffec8eccf0 .concat [ 32 1 0 0], v0x7fffec8ea7d0_0, L_0x7fca5e1c0018;
L_0x7fffec8fcdd0 .arith/sum 33, L_0x7fffec8eccf0, L_0x7fca5e1c0060;
L_0x7fffec8fd0f0 .array/port v0x7fffec8ec8b0, L_0x7fffec8fd2f0;
L_0x7fffec8fd190 .concat [ 32 1 0 0], v0x7fffec8ea7d0_0, L_0x7fca5e1c00a8;
L_0x7fffec8fd2f0 .arith/sum 33, L_0x7fffec8fd190, L_0x7fca5e1c00f0;
L_0x7fffec8fd5e0 .concat8 [ 8 8 8 8], L_0x7fffec8eca30, L_0x7fffec8fce70, L_0x7fffec8fd390, L_0x7fffec8fda50;
L_0x7fffec8fd7c0 .array/port v0x7fffec8ec8b0, L_0x7fffec8fd9b0;
L_0x7fffec8fd860 .concat [ 32 1 0 0], v0x7fffec8ea7d0_0, L_0x7fca5e1c0138;
L_0x7fffec8fd9b0 .arith/sum 33, L_0x7fffec8fd860, L_0x7fca5e1c0180;
S_0x7fffec89c490 .scope module, "mycpu" "cpu" 2 59, 3 4 0, S_0x7fffec89cc10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC"
    .port_info 1 /INPUT 32 "INSTRUCTION"
    .port_info 2 /INPUT 1 "CLK"
    .port_info 3 /INPUT 1 "RESET"
v0x7fffec8e9fc0_0 .net "ALUOP", 2 0, v0x7fffec8e8210_0;  1 drivers
v0x7fffec8ea0a0_0 .net "ALU_RESULT", 7 0, v0x7fffec8e7520_0;  1 drivers
v0x7fffec8ea1b0_0 .net "CLK", 0 0, v0x7fffec8eb1d0_0;  1 drivers
v0x7fffec8ea250_0 .net "COMPLEMENTED_OUT", 7 0, L_0x7fffec8ff610;  1 drivers
v0x7fffec8ea320_0 .net "COMPLEMENT_FLAG", 0 0, v0x7fffec8e8300_0;  1 drivers
v0x7fffec8ea410_0 .var "COMPLEMENT_MUX_OUT", 7 0;
v0x7fffec8ea4b0_0 .net "IMMEDIATE", 7 0, L_0x7fffec8fe340;  1 drivers
v0x7fffec8ea570_0 .net "IMMEDIATE_FALG", 0 0, v0x7fffec8e83a0_0;  1 drivers
v0x7fffec8ea640_0 .var "IMMEDIATE_MUX_OUT", 7 0;
v0x7fffec8ea6e0_0 .net "INSTRUCTION", 31 0, L_0x7fffec8fd5e0;  alias, 1 drivers
v0x7fffec8ea7d0_0 .var "PC", 31 0;
v0x7fffec8ea8a0_0 .net "PC_NEXT", 31 0, L_0x7fffec8fe630;  1 drivers
v0x7fffec8ea970_0 .net "READREG1", 2 0, L_0x7fffec8fdfe0;  1 drivers
v0x7fffec8eaa40_0 .net "READREG2", 2 0, L_0x7fffec8fe1c0;  1 drivers
v0x7fffec8eab10_0 .net "REGOUT1", 7 0, L_0x7fffec8fe6d0;  1 drivers
v0x7fffec8eabb0_0 .net "REGOUT2", 7 0, L_0x7fffec8fed30;  1 drivers
v0x7fffec8eac70_0 .net "RESET", 0 0, v0x7fffec8eb4e0_0;  1 drivers
v0x7fffec8ead10_0 .net "WRITEENABLE", 0 0, v0x7fffec8e8550_0;  1 drivers
v0x7fffec8eae00_0 .net "WRITEREG", 2 0, L_0x7fffec8fde50;  1 drivers
v0x7fffec8eaea0_0 .net *"_s1", 7 0, L_0x7fffec8fdd20;  1 drivers
v0x7fffec8eaf60_0 .net *"_s5", 7 0, L_0x7fffec8fdf40;  1 drivers
v0x7fffec8eb040_0 .net *"_s9", 7 0, L_0x7fffec8fe120;  1 drivers
E_0x7fffec8ab8f0 .event edge, v0x7fffec8ea4b0_0, v0x7fffec8e83a0_0, v0x7fffec8ea410_0;
E_0x7fffec8aa280 .event edge, v0x7fffec8e8300_0, v0x7fffec8e7c40_0, v0x7fffec8e7d40_0;
L_0x7fffec8fdd20 .part L_0x7fffec8fd5e0, 16, 8;
L_0x7fffec8fde50 .part L_0x7fffec8fdd20, 0, 3;
L_0x7fffec8fdf40 .part L_0x7fffec8fd5e0, 8, 8;
L_0x7fffec8fdfe0 .part L_0x7fffec8fdf40, 0, 3;
L_0x7fffec8fe120 .part L_0x7fffec8fd5e0, 0, 8;
L_0x7fffec8fe1c0 .part L_0x7fffec8fe120, 0, 3;
L_0x7fffec8fe340 .part L_0x7fffec8fd5e0, 0, 8;
S_0x7fffec89d390 .scope module, "ALU" "alu" 3 35, 4 54 0, S_0x7fffec89c490;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1"
    .port_info 1 /INPUT 8 "DATA2"
    .port_info 2 /OUTPUT 8 "RESULT"
    .port_info 3 /INPUT 3 "SELECT"
v0x7fffec8e73a0_0 .net "DATA1", 7 0, L_0x7fffec8fe6d0;  alias, 1 drivers
v0x7fffec8e7460_0 .net "DATA2", 7 0, v0x7fffec8ea640_0;  1 drivers
v0x7fffec8e7520_0 .var "RESULT", 7 0;
v0x7fffec8e75e0_0 .net "SELECT", 2 0, v0x7fffec8e8210_0;  alias, 1 drivers
v0x7fffec8e76c0_0 .net "add_out", 7 0, L_0x7fffec8fefa0;  1 drivers
v0x7fffec8e7780_0 .net "and_out", 7 0, L_0x7fffec8ff040;  1 drivers
v0x7fffec8e7820_0 .net "forward_out", 7 0, L_0x7fffec8fee40;  1 drivers
v0x7fffec8e78f0_0 .net "or_out", 7 0, L_0x7fffec8ff4b0;  1 drivers
E_0x7fffec8aa4c0/0 .event edge, v0x7fffec8e7260_0, v0x7fffec8e6910_0, v0x7fffec8e6430_0, v0x7fffec8e6d10_0;
E_0x7fffec8aa4c0/1 .event edge, v0x7fffec8e75e0_0;
E_0x7fffec8aa4c0 .event/or E_0x7fffec8aa4c0/0, E_0x7fffec8aa4c0/1;
S_0x7fffec8c2520 .scope module, "Add" "ADD" 4 64, 4 93 0, S_0x7fffec89d390;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1"
    .port_info 1 /INPUT 8 "DATA2"
    .port_info 2 /OUTPUT 8 "RESULT"
v0x7fffec8c91d0_0 .net "DATA1", 7 0, L_0x7fffec8fe6d0;  alias, 1 drivers
v0x7fffec8e6350_0 .net "DATA2", 7 0, v0x7fffec8ea640_0;  alias, 1 drivers
v0x7fffec8e6430_0 .net "RESULT", 7 0, L_0x7fffec8fefa0;  alias, 1 drivers
L_0x7fffec8fefa0 .delay 8 (2,2,2) L_0x7fffec8fefa0/d;
L_0x7fffec8fefa0/d .arith/sum 8, L_0x7fffec8fe6d0, v0x7fffec8ea640_0;
S_0x7fffec8e6570 .scope module, "And" "AND" 4 65, 4 103 0, S_0x7fffec89d390;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1"
    .port_info 1 /INPUT 8 "DATA2"
    .port_info 2 /OUTPUT 8 "RESULT"
L_0x7fffec8ff040/d .functor AND 8, L_0x7fffec8fe6d0, v0x7fffec8ea640_0, C4<11111111>, C4<11111111>;
L_0x7fffec8ff040 .delay 8 (1,1,1) L_0x7fffec8ff040/d;
v0x7fffec8e6790_0 .net "DATA1", 7 0, L_0x7fffec8fe6d0;  alias, 1 drivers
v0x7fffec8e6870_0 .net "DATA2", 7 0, v0x7fffec8ea640_0;  alias, 1 drivers
v0x7fffec8e6910_0 .net "RESULT", 7 0, L_0x7fffec8ff040;  alias, 1 drivers
S_0x7fffec8e6a30 .scope module, "Forward" "FORWARD" 4 63, 4 84 0, S_0x7fffec89d390;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA2"
    .port_info 1 /OUTPUT 8 "RESULT"
L_0x7fffec8fee40/d .functor BUFZ 8, v0x7fffec8ea640_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7fffec8fee40 .delay 8 (1,1,1) L_0x7fffec8fee40/d;
v0x7fffec8e6c00_0 .net "DATA2", 7 0, v0x7fffec8ea640_0;  alias, 1 drivers
v0x7fffec8e6d10_0 .net "RESULT", 7 0, L_0x7fffec8fee40;  alias, 1 drivers
S_0x7fffec8e6e50 .scope module, "Or" "OR" 4 66, 4 113 0, S_0x7fffec89d390;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1"
    .port_info 1 /INPUT 8 "DATA2"
    .port_info 2 /OUTPUT 8 "RESULT"
L_0x7fffec8ff4b0/d .functor OR 8, L_0x7fffec8fe6d0, v0x7fffec8ea640_0, C4<00000000>, C4<00000000>;
L_0x7fffec8ff4b0 .delay 8 (1,1,1) L_0x7fffec8ff4b0/d;
v0x7fffec8e7070_0 .net "DATA1", 7 0, L_0x7fffec8fe6d0;  alias, 1 drivers
v0x7fffec8e71a0_0 .net "DATA2", 7 0, v0x7fffec8ea640_0;  alias, 1 drivers
v0x7fffec8e7260_0 .net "RESULT", 7 0, L_0x7fffec8ff4b0;  alias, 1 drivers
S_0x7fffec8e7a50 .scope module, "complementor" "twosComplement" 3 36, 3 146 0, S_0x7fffec89c490;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "REGOUT2"
    .port_info 1 /OUTPUT 8 "COMPLEMENTED_OUT"
v0x7fffec8e7c40_0 .net/s "COMPLEMENTED_OUT", 7 0, L_0x7fffec8ff610;  alias, 1 drivers
v0x7fffec8e7d40_0 .net/s "REGOUT2", 7 0, L_0x7fffec8fed30;  alias, 1 drivers
L_0x7fca5e1c02a0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7fffec8e7e20_0 .net *"_s0", 7 0, L_0x7fca5e1c02a0;  1 drivers
L_0x7fffec8ff610 .delay 8 (1,1,1) L_0x7fffec8ff610/d;
L_0x7fffec8ff610/d .arith/sub 8, L_0x7fca5e1c02a0, L_0x7fffec8fed30;
S_0x7fffec8e7f40 .scope module, "ctrlUnit" "control_unit" 3 32, 3 63 0, S_0x7fffec89c490;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "INSTRUCTION"
    .port_info 1 /OUTPUT 1 "WRITEENABLE"
    .port_info 2 /OUTPUT 3 "ALUOP"
    .port_info 3 /OUTPUT 1 "COMPLEMENT_FLAG"
    .port_info 4 /OUTPUT 1 "IMMEDIATE_FALG"
v0x7fffec8e8210_0 .var "ALUOP", 2 0;
v0x7fffec8e8300_0 .var "COMPLEMENT_FLAG", 0 0;
v0x7fffec8e83a0_0 .var "IMMEDIATE_FALG", 0 0;
v0x7fffec8e8470_0 .net "INSTRUCTION", 31 0, L_0x7fffec8fd5e0;  alias, 1 drivers
v0x7fffec8e8550_0 .var "WRITEENABLE", 0 0;
v0x7fffec8e8660_0 .net "opcode", 7 0, L_0x7fffec8fe3e0;  1 drivers
E_0x7fffec8c9fa0 .event edge, v0x7fffec8e8660_0;
L_0x7fffec8fe3e0 .delay 8 (1,1,1) L_0x7fffec8fe3e0/d;
L_0x7fffec8fe3e0/d .part L_0x7fffec8fd5e0, 24, 8;
S_0x7fffec8e87e0 .scope module, "pcNext" "pc_adder" 3 33, 3 154 0, S_0x7fffec89c490;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC"
    .port_info 1 /OUTPUT 32 "PC_NEXT"
v0x7fffec8e8a10_0 .net "PC", 31 0, v0x7fffec8ea7d0_0;  alias, 1 drivers
v0x7fffec8e8b10_0 .net "PC_NEXT", 31 0, L_0x7fffec8fe630;  alias, 1 drivers
L_0x7fca5e1c01c8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7fffec8e8bf0_0 .net/2u *"_s0", 31 0, L_0x7fca5e1c01c8;  1 drivers
L_0x7fffec8fe630 .delay 32 (2,2,2) L_0x7fffec8fe630/d;
L_0x7fffec8fe630/d .arith/sum 32, v0x7fffec8ea7d0_0, L_0x7fca5e1c01c8;
S_0x7fffec8e8d10 .scope module, "regFile" "reg_file" 3 34, 5 95 0, S_0x7fffec89c490;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN"
    .port_info 1 /OUTPUT 8 "OUT1"
    .port_info 2 /OUTPUT 8 "OUT2"
    .port_info 3 /INPUT 3 "INADDRESS"
    .port_info 4 /INPUT 3 "OUT1ADDRESS"
    .port_info 5 /INPUT 3 "OUT2ADDRESS"
    .port_info 6 /INPUT 1 "WRITE"
    .port_info 7 /INPUT 1 "CLK"
    .port_info 8 /INPUT 1 "RESET"
L_0x7fffec8fe6d0/d .functor BUFZ 8, L_0x7fffec8fe880, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7fffec8fe6d0 .delay 8 (2,2,2) L_0x7fffec8fe6d0/d;
L_0x7fffec8fed30/d .functor BUFZ 8, L_0x7fffec8feb50, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7fffec8fed30 .delay 8 (2,2,2) L_0x7fffec8fed30/d;
v0x7fffec8e90c0_0 .net "CLK", 0 0, v0x7fffec8eb1d0_0;  alias, 1 drivers
v0x7fffec8e91a0_0 .net "IN", 7 0, v0x7fffec8e7520_0;  alias, 1 drivers
v0x7fffec8e9260_0 .net "INADDRESS", 2 0, L_0x7fffec8fde50;  alias, 1 drivers
v0x7fffec8e9330_0 .net "OUT1", 7 0, L_0x7fffec8fe6d0;  alias, 1 drivers
v0x7fffec8e93f0_0 .net "OUT1ADDRESS", 2 0, L_0x7fffec8fdfe0;  alias, 1 drivers
v0x7fffec8e94d0_0 .net "OUT2", 7 0, L_0x7fffec8fed30;  alias, 1 drivers
v0x7fffec8e9590_0 .net "OUT2ADDRESS", 2 0, L_0x7fffec8fe1c0;  alias, 1 drivers
v0x7fffec8e9650 .array "REG_FILE", 0 7, 7 0;
v0x7fffec8e9710_0 .net "RESET", 0 0, v0x7fffec8eb4e0_0;  alias, 1 drivers
v0x7fffec8e97d0_0 .net "WRITE", 0 0, v0x7fffec8e8550_0;  alias, 1 drivers
v0x7fffec8e98a0_0 .net *"_s0", 7 0, L_0x7fffec8fe880;  1 drivers
v0x7fffec8e9960_0 .net *"_s10", 4 0, L_0x7fffec8febf0;  1 drivers
L_0x7fca5e1c0258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffec8e9a40_0 .net *"_s13", 1 0, L_0x7fca5e1c0258;  1 drivers
v0x7fffec8e9b20_0 .net *"_s2", 4 0, L_0x7fffec8fe920;  1 drivers
L_0x7fca5e1c0210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffec8e9c00_0 .net *"_s5", 1 0, L_0x7fca5e1c0210;  1 drivers
v0x7fffec8e9ce0_0 .net *"_s8", 7 0, L_0x7fffec8feb50;  1 drivers
v0x7fffec8e9dc0_0 .var/i "i", 31 0;
E_0x7fffec8e9060 .event posedge, v0x7fffec8e90c0_0;
L_0x7fffec8fe880 .array/port v0x7fffec8e9650, L_0x7fffec8fe920;
L_0x7fffec8fe920 .concat [ 3 2 0 0], L_0x7fffec8fdfe0, L_0x7fca5e1c0210;
L_0x7fffec8feb50 .array/port v0x7fffec8e9650, L_0x7fffec8febf0;
L_0x7fffec8febf0 .concat [ 3 2 0 0], L_0x7fffec8fe1c0, L_0x7fca5e1c0258;
    .scope S_0x7fffec8e7f40;
T_0 ;
    %wait E_0x7fffec8c9fa0;
    %load/vec4 v0x7fffec8e8660_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffec8e8550_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffec8e8300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffec8e83a0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fffec8e8210_0, 0;
    %jmp T_0.7;
T_0.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffec8e8550_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffec8e8300_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffec8e83a0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fffec8e8210_0, 0;
    %jmp T_0.7;
T_0.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffec8e8550_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffec8e8300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffec8e83a0_0, 0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffec8e8210_0, 0, 3;
    %jmp T_0.7;
T_0.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffec8e8550_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffec8e8300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffec8e83a0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7fffec8e8210_0, 0;
    %jmp T_0.7;
T_0.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffec8e8550_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffec8e8300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffec8e83a0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7fffec8e8210_0, 0;
    %jmp T_0.7;
T_0.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffec8e8550_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffec8e8300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffec8e83a0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7fffec8e8210_0, 0;
    %jmp T_0.7;
T_0.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffec8e8550_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffec8e8300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffec8e83a0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x7fffec8e8210_0, 0;
    %jmp T_0.7;
T_0.7 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7fffec8e8d10;
T_1 ;
    %wait E_0x7fffec8e9060;
    %load/vec4 v0x7fffec8e9710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffec8e9dc0_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x7fffec8e9dc0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x7fffec8e9dc0_0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v0x7fffec8e9650, 0, 4;
    %load/vec4 v0x7fffec8e9dc0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7fffec8e9dc0_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fffec8e97d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x7fffec8e91a0_0;
    %load/vec4 v0x7fffec8e9260_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffec8e9650, 0, 4;
T_1.4 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fffec89d390;
T_2 ;
    %wait E_0x7fffec8aa4c0;
    %load/vec4 v0x7fffec8e75e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %load/vec4 v0x7fffec8e7820_0;
    %store/vec4 v0x7fffec8e7520_0, 0, 8;
    %jmp T_2.5;
T_2.0 ;
    %load/vec4 v0x7fffec8e7820_0;
    %store/vec4 v0x7fffec8e7520_0, 0, 8;
    %jmp T_2.5;
T_2.1 ;
    %load/vec4 v0x7fffec8e76c0_0;
    %store/vec4 v0x7fffec8e7520_0, 0, 8;
    %jmp T_2.5;
T_2.2 ;
    %load/vec4 v0x7fffec8e7780_0;
    %store/vec4 v0x7fffec8e7520_0, 0, 8;
    %jmp T_2.5;
T_2.3 ;
    %load/vec4 v0x7fffec8e78f0_0;
    %store/vec4 v0x7fffec8e7520_0, 0, 8;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7fffec89c490;
T_3 ;
    %wait E_0x7fffec8aa280;
    %load/vec4 v0x7fffec8ea320_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %jmp T_3.2;
T_3.0 ;
    %load/vec4 v0x7fffec8eabb0_0;
    %assign/vec4 v0x7fffec8ea410_0, 0;
    %jmp T_3.2;
T_3.1 ;
    %load/vec4 v0x7fffec8ea250_0;
    %assign/vec4 v0x7fffec8ea410_0, 0;
    %jmp T_3.2;
T_3.2 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7fffec89c490;
T_4 ;
    %wait E_0x7fffec8ab8f0;
    %load/vec4 v0x7fffec8ea570_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %jmp T_4.2;
T_4.0 ;
    %load/vec4 v0x7fffec8ea410_0;
    %assign/vec4 v0x7fffec8ea640_0, 0;
    %jmp T_4.2;
T_4.1 ;
    %load/vec4 v0x7fffec8ea4b0_0;
    %assign/vec4 v0x7fffec8ea640_0, 0;
    %jmp T_4.2;
T_4.2 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fffec89c490;
T_5 ;
    %wait E_0x7fffec8e9060;
    %load/vec4 v0x7fffec8eac70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %jmp T_5.2;
T_5.0 ;
    %load/vec4 v0x7fffec8ea8a0_0;
    %assign/vec4 v0x7fffec8ea7d0_0, 1;
    %jmp T_5.2;
T_5.1 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffec8ea7d0_0, 1;
    %jmp T_5.2;
T_5.2 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fffec89cc10;
T_6 ;
    %vpi_call 2 51 "$readmemb", "instr_mem.mem", v0x7fffec8ec8b0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x7fffec89cc10;
T_7 ;
    %vpi_call 2 65 "$dumpfile", "cpu_wavedata.vcd" {0 0 0};
    %vpi_call 2 66 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fffec89cc10 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffec8eb1d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffec8eb4e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffec8eb4e0_0, 0, 1;
    %delay 500, 0;
    %vpi_call 2 78 "$finish" {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x7fffec89cc10;
T_8 ;
    %delay 4, 0;
    %load/vec4 v0x7fffec8eb1d0_0;
    %inv;
    %store/vec4 v0x7fffec8eb1d0_0, 0, 1;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "cpu_tb.v";
    "./CPU.v";
    "./ALU.v";
    "./REG_FILE.v";
