<!DOCTYPE html>
<html class="no-js" lang="en">

<head>
    <meta charset="utf-8">
    <meta http-equiv="X-UA-Compatible" content="IE=edge">
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <title>My Portfolio</title>
	<link rel="shortcut icon" href="favicon.ico" type="image/x-icon">
	<link rel="icon" href="favicon.ico" type="image/x-icon">
    <link href="https://fonts.googleapis.com/css?family=Lato:300,400,700,900" rel="stylesheet">
    <link rel="stylesheet" href="libs/font-awesome/css/font-awesome.min.css">
    <link href="css/bootstrap.min.css" rel="stylesheet">
    <link href="css/styles.css" rel="stylesheet">
</head>

<body>
    <div id="mobile-menu-open" class="shadow-large">
        <i class="fa fa-bars" aria-hidden="true"></i>
    </div>
    <!-- End #mobile-menu-toggle -->
    <header class="sticky">
        <div id="mobile-menu-close">
            <span>Close</span> <i class="fa fa-times" aria-hidden="true"></i>
        </div>
        <ul id="menu" class="shadow">
            <li>
                <a href="#about">About</a>
            </li>
            <li>
                <a href="#education">Education</a>
            </li>
            <!-- <li>
                <a href="#honors">Honors and Awards</a>
            </li> -->
            <li>
                <a href="#experience">Experience</a>
            </li>
            <li>
                <a href="#projects">Projects</a>
            </li>
            <li>
                <a href="#teach">Teaching</a>
            </li>
            <li>
                <a href="#skills">Skills</a>
            </li>
            <li>
                <a href="#pubs">Publications</a>
            </li>
            <li>
                <a href="#extra">Extra-Curriculars</a>
            </li>
            <li>
                <a href="#contact">Contact</a>
            </li>
        </ul>
    </header>
    <!-- End header -->

    <div id="lead">
        <div id="lead-content">
            <h1>Shanmuga Venkatachalam</h1>
            <h2>Research Interests: Neuromorphic Computing, Computer Architecture, Machine/Deep Learning</h2>
            <!--<a href="#" class="btn-rounded-white">Download CV</a>-->
        </div>
        <!-- End #lead-content -->

        <div id="lead-overlay"></div>

        <div id="lead-down">
            <span>
                <i class="fa fa-chevron-down" aria-hidden="true"></i>
            </span>
        </div>
        <!-- End #lead-down -->
    </div>
    <!-- End #lead -->

    <div id="about">
        <div class="container">
            <div class="row">
                <div class="col-md-4">
                    <h2 class="heading">About Me</h2>
                </div>
                <div class="col-md-8">
                    <p style="text-align:justify;">
                        I am a passionate researcher, proficient in developing end-to-end Machine Learning/Deep Learning applications with focus towards designing hardware-efficient algorithms, optimizing latency and power-consumption as much as possible. I am particularly interested in exploring brain-inspired Spiking Neural Network models and algorithms for sensor-based applications. Besides, I have strong research experience in Computer Vision (Image Classification/ Segmentation, Object Detection), NLP (ASR, Text Processing, Speech-to-Text Conversion) and Computer Systems (Computer Architecture, Embedded/Wireless Systems).
                    </p>
		    <p style="text-align:justify;">
                        Feel free to connect with me on <a href="https://www.linkedin.com/in/shanmuga-v/">LinkedIn</a>
                    </p>
                </div>
            </div>
        </div>
    </div>
    <!-- End #about -->

    <div id="education">
        <h2 class="heading">Education</h2>
        <div class="education-block">
            <h3>Carnegie Mellon University</h3>
            <span class="education-date">Jan 2017 - Dec 2018</span>
            <h4>M.S. in ECE Computer Software Engineering </h4>
            <p>
                Key Courses: VLSI Design, Introduction to Computer Networks (TA), Neuromorphic System Design, Reconfigurable FPGA in Deep Learning (Spring ‘23), Parallel Computer Architecture (Spring ’23)
            </p>
        </div>
        <!-- End .education-block -->

        <div class="education-block">
            <h3>Anna University</h3>
            <!-- <span class="education-date">Jul 2013 - Jul 2018</span> -->
            <h4>B.E. in Computer Science</h4>
              <p>
                  Key Courses: Computer Architecture, Design & Analysis of Algorithms, Operating Systems, UNIX Systems, Artificial Intelligence, Digital Design, Object-Oriented Programming Concepts.
              </p>
        </div>
        <!-- End .education-block -->
    </div>
    <!-- End #education -->

    <!-- <div id="honors" class="optional-section">
    <h2 class="heading">Honors and Awards</h2>

    <div class="optional-section-block">
        <h3>International Level</h3>
        <ul>
            <li>
                Awarded Temasek Foundation International Leadership Enrichment and Regional Networking (TF LEaRN) Scholarship (<b>1 of 53 recipients all over Asia</b>) at National University of Singapore.
            </li>
            <li>
                Obtained <b>99.95</b> percentile in Science Olympiad conducted by Science Olympiad Foundation among 0.1 million candidates.
            </li>
        </ul>
        <h3>National Level</h3>
        <ul>
            <li>
                Awarded <b>Gold Medal</b> in Indian National Chemistry Olympiad (<b>INChO</b>) for being among the top 40 students in India and selected for the International Chemistry Olympiad (IChO) Training Camp.
            </li>
            <li>
                Procured certificate of merit for being in <b>top 1%</b> in National Standard Examination in Physics (NSEP).
            </li>
            <li>
                Secured <b>All India Rank 3</b> in All India Open Mathematics Scholarship Examination.
            </li>
            <li>
                Obtained <b>99.99 percentile</b> in JEE Main 2013 among 1.4 million candidates.
            </li>
            <li>
                Obtained <b>99.5 percentile</b> in JEE Advanced 2013 among 0.15 million candidates.
            </li>
            <li>
                Offered the <b>INSPIRE scholarship</b> by the Government of India for being among the top 1% students in 12<sup>th</sup> grade Intermediate Board Examination.
            </li>
            <li>
                Awarded prestigious <b>National Talent Search Examination (NTSE) scholarship</b> by the Government of India.
            </li>
        </ul>
        <h3>State Level</h3>
        <ul>
            <li>
                Obtained <b>99.98 percentile</b> in Maharashtra Talent Search Examination <b>thrice</b> during 2009-2011.
            </li>
            <li>
                Ranked among <b>State Top 10</b> in Maths Talent Search Examination <b>four times</b> until 2011.
            </li>
        </ul>
        <h3>Institute Level</h3>
        <ul>
            <li>
                Awarded <b>Dean's Fellowship</b> for pursuing PhD in ECE at Carnegie Mellon University.
            </li>
            <li>
                Secured <b>Rank 1</b> in Mathematics Olympiad conducted by IIT Bombay Mathematics Association.
            </li>
            <li>
                Selected (<b>one of only two students from IIT Bombay</b>) for semester exchange program at National University of Singapore.
            </li>
            <!--<li>
                Finished <b>seven Teaching Assistantships</b> - six at CMU (led 4 of them as the head TA) and one at IIT Bombay.
            </li>-->
        </ul>
    </div>
    <!-- End .optional-section-block -->

    </div>
    <!-- End .optional-section --> -->

    <div id="experience" class="background-alt">
        <h2 class="heading">Experience</h2>
        <div id="experience-timeline">
            <div data-date="Jan 2021 – Present">
                <h3>MediaTek Inc.</h3>
                <h4>AI Computer Architecture Research Intern</h4>
                <p style="text-align:justify;">
                    Worked on architectural simulator and ISA finetuning for in-house AI accelerator within production mobile SoCs. Developed efficient microarchitecture designs for components within next-generation AI accelerator targeting future mobile SoCs. Implemented the designs in Verilog RTL, performed functional verification and further assisted with UVM verification.
                </p>
            </div>

            <div data-date="May 2020 – Aug 2020">
                <h3>MediaTek Inc.</h3>
                <h4>AI Computer Architecture Research Intern</h4>
                <p style="text-align:justify;">
                    Explored the usability and robustness of in-house AI software ecosystem, NeuroPilot, and contributed to its documentation. Further developed AI applications using NeuroPilot for edge inferencing on Dimensity SoC.
                </p>
            </div>

            <div data-date="May 2016 – Aug 2016">
                <h3>Purdue University</h3>
                <h4>Visiting Research Scholar</h4>
                <p style="text-align:justify;">
                    Modeled a multi-layered IC stack in Ansys HFSS and determined the IC stack layers responsible for significant EM signal leakage. Further simulated a theoretical EM Side Channel Analysis using MATLAB and successfully extracted the correct key byte using correlation analysis.
                </p>
            </div>

            <div data-date="Nov 2015 – Dec 2015">
                <h3>USHVA Clean Technology Pvt. Ltd.</h3>
                <h4>Embedded System Intern</h4>
                <p style="text-align:justify;">
                  Part of the team building a Smart Home Solar Power System with wireless load control and data monitoring. Created a Wireless Central hub and 6 Mini hubs using PIC MCUs, and RF/Wi-Fi Modules (an IoT system). Managed transmission of control signals from server to appliances and power dissipation data back to server.
                </p>
            </div>
        </div>
    </div>
    <!-- End #experience -->

    <div id="projects" class="background-alt">
        <h2 class="heading">Projects</h2>
        <div class="container">
            <div class="row">
                <div class="project shadow-large no-image">
                    <!--<div class="project-image">
                        <img src="images/project.jpg" />
                    </div>-->
                    <!-- End .project-image -->
                    <div class="project-info">
                        <h3>Facial Emotion Recognition using Efficient Deep Neural Networks</h3>
                        <p style="text-align:justify;">
                            Collaborated with three other graduate students to develop a CNN-based solution for Facial Emotion Recognition (FER) problem, with the goal of efficient edge inferencing. The idea was to take a small baseline CNN and inject it with an appropriate attention mechanism to focus on relevant facial features. The proposed solution achieved 83% and 63.5% accuracies on CK+ and FER2013 (among top 10 in ICML 2013 FER Challenge) datasets respectively, while being 8x faster and 3x more power-efficient compared to state-of-the-art VGG-19, on Snapdragon 855 mobile platform.
                        </p>
                        <a href="https://github.com/SiddharthMehtaRajendra/pythons">View Project</a>
                    </div>
                    <!-- End .project-info -->
                </div>
                <!-- End .project -->

                <div class="project shadow-large no-image">
                    <!--<div class="project-image">
                        <img src="images/project.jpg" />
                    </div>-->
                    <!-- End .project-image -->
                    <div class="project-info">
                        <h3>Hardware Aware Neural Network Architectures Using FBNets</h3>
                        <p style="text-align:justify;">
                            The goal was to propose a differentiable Neural Architecture Search (NAS) approach inspired from FBNets, to generate effective neural network (NN) architectures that are heavily optimized for a given target device. The key idea was to extend the loss function to include an energy constraint along with the typical loss function and a latency constraint as used by FBNets. After extensive experimentation and loss function tuning via PyTorch, the new loss function was successfully able to generate NN architectures that were optimal in terms of accuracy, latency and energy consumption, for Raspberry Pi (used as an example target device). The trained child architectures were able to provide upto 2.5x speedup and 3.8x reduction in energy with tolerable accuracy loss (4-5%). This work (with equal contribution from all three authors) is available for perusal on <a href="https://arxiv.org/pdf/1906.07214.pdf">arXiv</a>.
                        </p>
                        <a href="https://github.com/hpnair/18663_Project_FBNet">View Project</a>
                    </div>
                    <!-- End .project-info -->
                </div>
                <!-- End .project -->

                <div class="project shadow-large no-image">
                    <!--<div class="project-image">
                        <img src="images/project.jpg" />
                    </div>-->
                    <!-- End .project-image -->
                    <div class="project-info">
                        <h3>A Hybrid Energy-Efficient Microarchitecture with Dynamic Renaming Optimizations</h3>
                        <p style="text-align:justify;">
                            The goal was to design a hybrid microarchitecture with similar energy efficiency as inorder (InO) processors while providing close to out-of-order (OoO) performance. The proposed architecture used only InO structures without any expensive dynamic scheduling hardware. It consisted of a free-flow front-end consisting of functional units, and in-order queues at the back-end for exposing Memory Level Parallelism. It also implements certain dynamic optimizations at the renaming stage of the pipeline, namely, Move Elimination, Memory Bypassing and Constant Folding. These three optimizations collapse the corresponding instruction dependencies, reducing the total cycle count for execution. This hybrid architecture on simulation in Snipersim was able to display very high energy-efficiency (150% improvement over OoO and 80% over InO), while maintaining performance decently close to the OoO processor (lags by only 3.5%).
                        </p>
                        <a href="https://ieeexplore.ieee.org/abstract/document/8988675">View Publication</a>
                    </div>
                    <!-- End .project-info -->
                </div>
                <!-- End .project -->

                <div class="project shadow-large no-image">
                    <!--<div class="project-image">
                        <img src="images/project.jpg" />
                    </div>-->
                    <!-- End .project-image -->
                    <div class="project-info">
                        <h3>Hardware Acceleration of Advanced Encryption Standard (AES)</h3>
                        <p style="text-align:justify;">
                            Implemented an AES decryption engine on Xilinx Zynq-7000 FPGA using VHDL, which takes an encrypted image and displays the decrypted one on an LCD monitor. It consisted of two custom coprocessors, one for executing the AES decryption algorithm and another for implementing a TFT controller peripheral to display graphics on the LCD, with AXI-Stream (AXIS) communication between Processing System (PS) and Programmable Logic (PL). The AES decryption algorithm was also executed in C to validate the algorithm implementation and successfully displayed the decrypted image on the monitor.
                        </p>
                    </div>
                    <!-- End .project-info -->
                </div>
                <!-- End .project -->

                <div class="project shadow-large no-image">
                    <!--<div class="project-image">
                        <img src="images/project.jpg" />
                    </div>-->
                    <!-- End .project-image -->
                    <div class="project-info">
                        <h3>Cycle-Level Modeling of a Front-end Execution Architecture</h3>
                        <p style="text-align:justify;">
                            Developed hardware description model for a processor consisting of a free-flowing in-order front-end coupled with a shrunken OoO backend, using Verilog for a simplified 16-bit RISC instruction set with 15 instructions. Tomasulo dynamic scheduling along with register renaming and a hybrid Reservation Station structure/Re-Order Buffer were implemented. Performed cycle-level simulations in Altera Quartus Prime to validate the model.
                        </p>
                    </div>
                    <!-- End .project-info -->
                </div>
                <!-- End .project -->

                <!-- Projects Above -->

                <a id="view-more-projects" href="#">View More Projects</a>
                <div id="more-projects" class="row">
                <div class="project shadow-large no-image">
                    <!--<div class="project-image">
                        <img src="images/project.jpg" />
                    </div>-->
                    <!-- End .project-image -->
                    <div class="project-info">
                        <h3>Computer Systems</h3>
                        <p style="text-align:justify;">
                            As part of the Computer Systems course, I developed a dynamic memory allocator for C programs and optimized it for space utilization, improving its throughput by almost 1.5x. I also designed an interactive command-line interpreter using appropriate signal handlers for running user programs, and a multi-cache simulator in C with MSI cache coherence protocol.
                        </p>
                    </div>
                    <!-- End .project-info -->
                </div>
                <!-- End .project -->

                <div class="project shadow-large no-image">
                    <!--<div class="project-image">
                        <img src="images/project.jpg" />
                    </div>-->
                    <!-- End .project-image -->
                    <div class="project-info">
                        <h3>Microarchitecture HDL Implementation</h3>
                        <p style="text-align:justify;">
                            Designed non-pipelined as well as pipelined versions of a multi-cycle 16-bit RISC processor consisting of 15 instructions in Verilog HDL and simulated it in Modelsim-Altera Simulator. The designs were demonstrated successfully by implementing on a DE0-Nano Development Board. As part of another project, I also designed the data path and controller of a CISC microcode based processor consisting of 19 instructions.
                        </p>
                    </div>
                    <!-- End .project-info -->
                </div>
                <!-- End .project -->

                <div class="project shadow-large no-image">
                    <!--<div class="project-image">
                        <img src="images/project.jpg" />
                    </div>-->
                    <!-- End .project-image -->
                    <div class="project-info">
                        <h3>Voltage-Actuated MEMS Sensor</h3>
                        <p style="text-align:justify;">
                            The goal was to design a suspended beam MEMS metal switch with better sensitivity than conventional sensors. The proposed structure basically consisted of a metal beam with an insulator and air gap beneath it. When voltage across the beam and the ground electrode is varied, the beam deflects and ultimately collapses after pull-in voltage. Its sensitivity was optimised using appropriate dimensions and materials through extensive C-V experimentations using MEMS+ software, to achieve a subthreshold swing below 60 mV/decade.
                        </p>
                    </div>
                    <!-- End .project-info -->
                </div>
                <!-- End .project -->

                <div class="project shadow-large no-image">
                    <!--<div class="project-image">
                        <img src="images/project.jpg" />
                    </div>-->
                    <!-- End .project-image -->
                    <div class="project-info">
                        <h3>GSM-based AC Remote Control</h3>
                        <p style="text-align:justify;">
                            Devised a system using Pt-51 (8052 architecture) Board, a GSM Modem (SIM800C) and an IR LED to control the temperature of an AC using GSM-based text messages. AT commands were sent via UART interface to initialize the GSM Module as well as to retrieve temperature information from the text message received by it. This temperature information was transmitted to the AC via the IR LED with the help of NEC Protocol. Decoding of AT commands and NEC encoding of temperature information were performed by the 8052 microcontroller.
                        </p>
                    </div>
                    <!-- End .project-info -->
                </div>
                <!-- End .project -->

                <div class="project shadow-large no-image">
                    <!--<div class="project-image">
                        <img src="images/project.jpg" />
                    </div>-->
                    <!-- End .project-image -->
                    <div class="project-info">
                        <h3>Ultrasonic Local Positioning System</h3>
                        <p style="text-align:justify;">
                          Designed a prototype of Local Positioning System (LPS) using three ultrasound transmitters, a receiver, two Pt-51 Boards and two Xbee Modules, which could display the position of the receiver on an LCD. Used the Xbee Modules to enable synchronized sequential sending of Ultrasonic pulses from the transmitters. Implemented Trilateration Method at the receiver side to calculate the receiver’s position.
                        </p>
                    </div>
                    <!-- End .project-info -->
                </div>
                <!-- End .project -->
                </div>
            </div>
        </div>
    </div>
    <!-- End #projects -->

    <div id="teach" class="optional-section background-alt">
    <h2 class="heading">Teaching</h2>

    <div class="optional-section-block">
        <h3>18-743: Neuromorphic Computer Architecture | CMU</h3>
        <p style="text-align:justify;">
            As a Head TA since the course's inception, I helped develop course material, delivered lectures and co-ordinated work among five TAs over four offerings. I was the primary developer of the hardware as well as software framework used in the class.
        </p>
        <ul>
            <li>
                Spring 2019 (First Offering)
            </li>
            <li>
                Spring 2020
            </li>
            <li>
                Spring 2021
            </li>
            <li>
                Spring 2022
            </li>
        </ul>
    </div>
    <!-- End .optional-section-block -->

    <div class="optional-section-block">
        <h3>18-740: Modern Computer Architecture and Design | CMU</h3>
        <p style="text-align:justify;">
            As a Head TA since the course's inception, I helped develop course material, delivered lectures and co-ordinated work among six TAs over three offerings. I served as the primary student liaison with Qualcomm and MediaTek, and helped establish industry collaboration for lab assignments exploring CPU, GPU and NPU cores inside Qualcomm/MediaTek's state-of-the-art mobile SoCs.
        </p>
        <ul>
            <li>
                Fall 2019 (First Offering)
            </li>
            <li>
                Fall 2020
            </li>
            <li>
                Fall 2021
            </li>
            <li>
                Fall 2022 (Consulting TA)
            </li>
        </ul>
    </div>
    <!-- End .optional-section-block -->

    <div class="optional-section-block">
        <h3>EE309: Microprocessors | IIT Bombay</h3>
        <p style="text-align:justify;">
            As an undergraduate TA, I mainly helped with grading and proctoring of quizzes and exams.
        </p>
        <ul>
            <li>
                Fall 2017
            </li>
        </ul>
    </div>
    <!-- End .optional-section-block -->

  </div>
  <!-- End .optional-section -->

    <div id="skills">
        <h2 class="heading">Skills</h2>
        <ul>
            <li>C</li>
            <li>C++</li>
            <li>System C</li>
            <li>Embedded C</li>
            <li>Python</li>
            <li>Java</li>
            <li>HTML</li>
            <li>Verilog</li>
            <li>VHDL</li>
            <li>PyTorch</li>
            <li>TensorFlow</li>
            <li>Gem5</li>
            <li>Snipersim</li>
            <li>Ramulator</li>
            <li>Synopsys Synthesis Suite</li>
            <li>Cadence Synthesis Suite</li>
            <li>Xilinx Synthesis Suite</li>
            <li>UVM</li>
            <li>Qualcomm SNPE</li>
            <li>MediaTek NeuroPilot</li>
            <li>MATLAB</li>
            <li>HFSS</li>
        </ul>
    </div>
    <!-- End #skills -->

    <div id="pubs" class="optional-section">
    <h2 class="heading">Publications</h2>

    <div class="optional-section-block">
        <ul>
            <li>
                Prabhu Vellaisamy, <u>Harideep Nair</u>, Joseph Finn, Albert Chen, Manav Trivedi, Anna Li, Shawn Blanton and John Paul Shen. "tubGEMM: Sparsity-Effective and Energy-Efficient Matrix Multiply Units for Low-Precision Deep-Learning Compute". <i>Submitted to MLSys 2023</i>.
            </li>
            <li>
                <u>Harideep Nair</u>, Prabhu Vellaisamy, Albert Chen, Joseph Finn, Anna Li, Manav Trivedi and John Paul Shen. "tuGEMM: Area-Power-Efficient Temporal Unary GEMM Architecture for Low Resolution Edge AI". <i>Submitted to ISCAS 2022</i>.
            </li>
            <li>
                <u>Harideep Nair</u>, Prabhu Vellaisamy, Santha Bhasuthkar and John Paul Shen. <a href="https://arxiv.org/pdf/2205.07410.pdf">"TNN7: A Custom Macro Suite for Implementing Highly Optimized Designs of Neuromorphic TNNs"</a>. <i>Accepted to 2022 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)</i>, 2022.
            </li>
            <li>
                <u>Harideep Nair</u>, Prabhu Vellaisamy, Santha Bhasuthkar and John Paul Shen. "Custom Macro Cells for Design Optimization of Direct CMOS Implementations of Neuromorphic TNNs". <i>Design Automation Conference (DAC) Work-In-Progress Poster</i>, 2022.
            </li>
            <li>
                Shanmuga Venkatachalam, <u>Harideep Nair</u>, Ming Zeng, Cathy Shunwen Tan, Ole J. Mengshoel, and John Paul Shen. <a href="https://www.frontiersin.org/articles/10.3389/fdata.2022.879389/full?&utm_source=Email_to_authors_&utm_medium=Email&utm_content=T1_11.5e1_author&utm_campaign=Email_publication&field=&journalName=Frontiers_in_Big_Data&id=879389">"SemNet: Learning Semantic Attributes for Human Activity Recognition with Deep Belief Networks"</a>. <i>Frontiers in Big Data</i>, 2022, doi: 10.3389/fdata.2022.879389.
            </li>
            <li>
                <u>Harideep Nair</u>, John Paul Shen and James E. Smith. <a href="https://ieeexplore.ieee.org/document/9516717">"A Microarchitecture Implementation Framework for Online Learning with Temporal Neural Networks"</a>. <i>2021 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)</i>, 2021, pp. 266-271, doi: 10.1109/ISVLSI51109.2021.00056.
            </li>
            <li>
                Shreyas Chaudhari, <u>Harideep Nair</u>, Jos&eacute M.F. Moura and John Paul Shen. <a href="https://ieeexplore.ieee.org/document/9414882">"Unsupervised Clustering of Time Series Signals using Neuromorphic Energy-Efficient Temporal Neural Networks"</a>. <i>ICASSP 2021 - 2021 IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP)</i>, 2021, pp. 7873-7877, doi: 10.1109/ICASSP39728.2021.9414882.
            </li>
            <li>
                <u>Harideep Nair</u>, Cathy Tan, Ming Zeng, Ole J. Mengshoel, and John Paul Shen. <a href="https://dl.acm.org/doi/abs/10.1145/3341162.3345600">"AttriNet: Learning mid-level features for human activity recognition with deep belief networks"</a>. In: <i>Proceedings of the 2019 ACM International Joint Conference on Pervasive and Ubiquitous Computing and Proceedings of the 2019 ACM International Symposium on Wearable Computers. ACM, 2019</i>.
            </li>
            <li>
                Raj Kumar Choudhary, Newton Singh, <u>Harideep Nair</u>, Rishabh Rawat and Virendra Singh. <a href="https://ieeexplore.ieee.org/abstract/document/8988675">"Freeflow Core: Enhancing Performance of In-order Cores with Energy Efficiency"</a>. In <i>37th IEEE International Conference on Computer Design (ICCD) , Abu Dhabi, UAE, Nov 17-20, 2019</i>.
            </li>
            <li>
                "Building a Silicon Neocortex in CMOS", National Institute of Standards and Technology, <a href="https://www.nist.gov/pml/nanoscale-device-characterization-division/alternative-computing-group">Alternative Computing Group</a>, December 2020 [Invited Talk].
            </li>
        </ul>
    </div>
    <!-- End .optional-section-block -->

  </div>
  <!-- End .optional-section -->

  <div id="extra" class="optional-section">
  <h2 class="heading">Extra-Curriculars</h2>

  <div class="optional-section-block">
      <h3>Volunteer Experience</h3>
      <ul>
          <li>
              Worked as a Publicity Coordinator at <a href="https://www.brmc.org.sg/category/ministries/mcyc">MCYC Community Services, Singapore</a> for spreading awareness about Fostering.
          </li>
          <li>
              Participated in fundraising as part of <a href="http://syh.org.sg/">Sing Youth Hub</a> for charity towards an Old Age Home in Singapore.
          </li>
      </ul>
      <h3>Extra-Curricular Activities</h3>
      <ul>
          <li>
              Participated in <b>Young Asian Leaders Global Conference</b> at Nanyang Technological University, Singapore.
          </li>
          <li>
              Part of the winning team in Intra-Institute Electrical Circuit Designing Competition.
          </li>
          <li>
              Awarded Hostel Technical Special Mention for excellent contribution towards technical activities.
          </li>
          <li>
              Secured First Prize in District-Level Chess Tournament conducted by Shiv Sena, Mumbai.
          </li>
      </ul>
  </div>
  <!-- End .optional-section-block -->

  </div>
  <!-- End .optional-section -->

    <div id="contact">
        <h2>Get in Touch</h2>
        <div id="contact-form">
            <form method="POST" action="https://formspree.io/f/mvolgwwd">
                <input type="hidden" name="_subject" value="Contact request from personal website" />
                <input type="email" name="_replyto" placeholder="Your email" required>
                <textarea name="message" placeholder="Your message" required></textarea>
                <button type="submit">Send to hpnair[at]andrew[dot]cmu[dot]edu</button>
            </form>
        </div>
        <!-- End #contact-form -->
    </div>
    <!-- End #contact -->

    <footer>
        <div class="container">
            <div class="row">
                <div class="col-sm-5 copyright">
                    <p>
                        Copyright &copy; <span id="current-year">2022</span> HARIDEEP NAIR
                    </p>
                </div>
                <div class="col-sm-2 top">
                    <span id="to-top">
                        <i class="fa fa-chevron-up" aria-hidden="true"></i>
                    </span>
                </div>
                <div class="col-sm-5 social">
                    <ul>
                        <li>
                            <a href="https://github.com/hpnair" target="_blank"><i class="fa fa-github" aria-hidden="true"></i></a>
                        </li>
                        <!--<li>
                            <a href="https://stackoverflow.com/" target="_blank"><i class="fa fa-stack-overflow" aria-hidden="true"></i></a>
                        </li>-->
                        <li>
                            <a href="https://linkedin.com/in/harideepnr7" target="_blank"><i class="fa fa-linkedin" aria-hidden="true"></i></a>
                        </li>
                        <li>
                            <a href="https://www.facebook.com/harideep.nair/" target="_blank"><i class="fa fa-facebook" aria-hidden="true"></i></a>
                        </li>
                        <li>
                            <a href="https://twitter.com/HarideepNair" target="_blank"><i class="fa fa-twitter" aria-hidden="true"></i></a>
                        </li>
                        <!--<li>
                            <a href="mailto:hpnair@andrew.cmu.edu" target="_blank"><i class="fa fa-envelope" aria-hidden="true"></i></a>
                        </li>-->
                        <!--<li>
                            <a href="https://plus.google.com/" target="_blank"><i class="fa fa-google-plus" aria-hidden="true"></i></a>
                        </li>-->
                    </ul>
                </div>
            </div>
        </div>
    </footer>
    <!-- End footer -->

    <script src="https://ajax.googleapis.com/ajax/libs/jquery/1.12.4/jquery.min.js"></script>
    <script src="js/scripts.min.js"></script>
</body>

</html>
