#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1f3b0e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1f86830 .scope module, "tb" "tb" 3 211;
 .timescale -12 -12;
L_0x1f39410 .functor NOT 1, L_0x1fb0e40, C4<0>, C4<0>, C4<0>;
L_0x1f52960 .functor XOR 8, L_0x1fb09d0, L_0x1fb0b90, C4<00000000>, C4<00000000>;
L_0x1f87c50 .functor XOR 8, L_0x1f52960, L_0x1fb0cd0, C4<00000000>, C4<00000000>;
v0x1fae5b0_0 .net *"_ivl_10", 7 0, L_0x1fb0cd0;  1 drivers
v0x1fae6b0_0 .net *"_ivl_12", 7 0, L_0x1f87c50;  1 drivers
v0x1fae790_0 .net *"_ivl_2", 7 0, L_0x1fb0930;  1 drivers
v0x1fae850_0 .net *"_ivl_4", 7 0, L_0x1fb09d0;  1 drivers
v0x1fae930_0 .net *"_ivl_6", 7 0, L_0x1fb0b90;  1 drivers
v0x1faea60_0 .net *"_ivl_8", 7 0, L_0x1f52960;  1 drivers
v0x1faeb40_0 .net "areset", 0 0, L_0x1f39820;  1 drivers
v0x1faebe0_0 .var "clk", 0 0;
v0x1faec80_0 .net "predict_history_dut", 6 0, v0x1fad940_0;  1 drivers
v0x1faedd0_0 .net "predict_history_ref", 6 0, L_0x1fb07a0;  1 drivers
v0x1faee70_0 .net "predict_pc", 6 0, L_0x1fafa30;  1 drivers
v0x1faef10_0 .net "predict_taken_dut", 0 0, v0x1fadb80_0;  1 drivers
v0x1faefb0_0 .net "predict_taken_ref", 0 0, L_0x1fb05e0;  1 drivers
v0x1faf050_0 .net "predict_valid", 0 0, v0x1faac50_0;  1 drivers
v0x1faf0f0_0 .var/2u "stats1", 223 0;
v0x1faf190_0 .var/2u "strobe", 0 0;
v0x1faf250_0 .net "tb_match", 0 0, L_0x1fb0e40;  1 drivers
v0x1faf400_0 .net "tb_mismatch", 0 0, L_0x1f39410;  1 drivers
v0x1faf4a0_0 .net "train_history", 6 0, L_0x1faffe0;  1 drivers
v0x1faf560_0 .net "train_mispredicted", 0 0, L_0x1fafe80;  1 drivers
v0x1faf600_0 .net "train_pc", 6 0, L_0x1fb0170;  1 drivers
v0x1faf6c0_0 .net "train_taken", 0 0, L_0x1fafc60;  1 drivers
v0x1faf760_0 .net "train_valid", 0 0, v0x1fab5d0_0;  1 drivers
v0x1faf800_0 .net "wavedrom_enable", 0 0, v0x1fab6a0_0;  1 drivers
v0x1faf8a0_0 .net/2s "wavedrom_hide_after_time", 31 0, v0x1fab740_0;  1 drivers
v0x1faf940_0 .net "wavedrom_title", 511 0, v0x1fab820_0;  1 drivers
L_0x1fb0930 .concat [ 7 1 0 0], L_0x1fb07a0, L_0x1fb05e0;
L_0x1fb09d0 .concat [ 7 1 0 0], L_0x1fb07a0, L_0x1fb05e0;
L_0x1fb0b90 .concat [ 7 1 0 0], v0x1fad940_0, v0x1fadb80_0;
L_0x1fb0cd0 .concat [ 7 1 0 0], L_0x1fb07a0, L_0x1fb05e0;
L_0x1fb0e40 .cmp/eeq 8, L_0x1fb0930, L_0x1f87c50;
S_0x1f38790 .scope module, "good1" "reference_module" 3 268, 3 4 0, S_0x1f86830;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
P_0x1f85120 .param/l "LNT" 0 3 22, C4<01>;
P_0x1f85160 .param/l "LT" 0 3 22, C4<10>;
P_0x1f851a0 .param/l "SNT" 0 3 22, C4<00>;
P_0x1f851e0 .param/l "ST" 0 3 22, C4<11>;
P_0x1f85220 .param/l "n" 0 3 19, +C4<00000000000000000000000000000111>;
L_0x1f39d00 .functor XOR 7, v0x1fa8df0_0, L_0x1fafa30, C4<0000000>, C4<0000000>;
L_0x1f63c90 .functor XOR 7, L_0x1faffe0, L_0x1fb0170, C4<0000000>, C4<0000000>;
v0x1f76760_0 .net *"_ivl_11", 0 0, L_0x1fb04f0;  1 drivers
L_0x7f2153b0e1c8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1f76a30_0 .net *"_ivl_12", 0 0, L_0x7f2153b0e1c8;  1 drivers
L_0x7f2153b0e210 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x1f39480_0 .net *"_ivl_16", 6 0, L_0x7f2153b0e210;  1 drivers
v0x1f396c0_0 .net *"_ivl_4", 1 0, L_0x1fb0300;  1 drivers
v0x1f39890_0 .net *"_ivl_6", 8 0, L_0x1fb0400;  1 drivers
L_0x7f2153b0e180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1f39df0_0 .net *"_ivl_9", 1 0, L_0x7f2153b0e180;  1 drivers
v0x1fa8ad0_0 .net "areset", 0 0, L_0x1f39820;  alias, 1 drivers
v0x1fa8b90_0 .net "clk", 0 0, v0x1faebe0_0;  1 drivers
v0x1fa8c50 .array "pht", 0 127, 1 0;
v0x1fa8d10_0 .net "predict_history", 6 0, L_0x1fb07a0;  alias, 1 drivers
v0x1fa8df0_0 .var "predict_history_r", 6 0;
v0x1fa8ed0_0 .net "predict_index", 6 0, L_0x1f39d00;  1 drivers
v0x1fa8fb0_0 .net "predict_pc", 6 0, L_0x1fafa30;  alias, 1 drivers
v0x1fa9090_0 .net "predict_taken", 0 0, L_0x1fb05e0;  alias, 1 drivers
v0x1fa9150_0 .net "predict_valid", 0 0, v0x1faac50_0;  alias, 1 drivers
v0x1fa9210_0 .net "train_history", 6 0, L_0x1faffe0;  alias, 1 drivers
v0x1fa92f0_0 .net "train_index", 6 0, L_0x1f63c90;  1 drivers
v0x1fa93d0_0 .net "train_mispredicted", 0 0, L_0x1fafe80;  alias, 1 drivers
v0x1fa9490_0 .net "train_pc", 6 0, L_0x1fb0170;  alias, 1 drivers
v0x1fa9570_0 .net "train_taken", 0 0, L_0x1fafc60;  alias, 1 drivers
v0x1fa9630_0 .net "train_valid", 0 0, v0x1fab5d0_0;  alias, 1 drivers
E_0x1f495e0 .event posedge, v0x1fa8ad0_0, v0x1fa8b90_0;
L_0x1fb0300 .array/port v0x1fa8c50, L_0x1fb0400;
L_0x1fb0400 .concat [ 7 2 0 0], L_0x1f39d00, L_0x7f2153b0e180;
L_0x1fb04f0 .part L_0x1fb0300, 1, 1;
L_0x1fb05e0 .functor MUXZ 1, L_0x7f2153b0e1c8, L_0x1fb04f0, v0x1faac50_0, C4<>;
L_0x1fb07a0 .functor MUXZ 7, L_0x7f2153b0e210, v0x1fa8df0_0, v0x1faac50_0, C4<>;
S_0x1f3eb50 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 30, 3 30 0, S_0x1f38790;
 .timescale -12 -12;
v0x1f76340_0 .var/i "i", 31 0;
S_0x1fa9850 .scope module, "stim1" "stimulus_gen" 3 257, 3 51 0, S_0x1f86830;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "areset";
    .port_info 2 /OUTPUT 1 "predict_valid";
    .port_info 3 /OUTPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "train_valid";
    .port_info 5 /OUTPUT 1 "train_taken";
    .port_info 6 /OUTPUT 1 "train_mispredicted";
    .port_info 7 /OUTPUT 7 "train_history";
    .port_info 8 /OUTPUT 7 "train_pc";
    .port_info 9 /INPUT 1 "tb_match";
    .port_info 10 /OUTPUT 512 "wavedrom_title";
    .port_info 11 /OUTPUT 1 "wavedrom_enable";
    .port_info 12 /OUTPUT 32 "wavedrom_hide_after_time";
P_0x1fa9a00 .param/l "N" 0 3 52, +C4<00000000000000000000000000000111>;
L_0x1f39820 .functor BUFZ 1, v0x1faad20_0, C4<0>, C4<0>, C4<0>;
L_0x7f2153b0e0a8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1faa4e0_0 .net *"_ivl_10", 0 0, L_0x7f2153b0e0a8;  1 drivers
L_0x7f2153b0e0f0 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x1faa5c0_0 .net *"_ivl_14", 6 0, L_0x7f2153b0e0f0;  1 drivers
L_0x7f2153b0e138 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x1faa6a0_0 .net *"_ivl_18", 6 0, L_0x7f2153b0e138;  1 drivers
L_0x7f2153b0e018 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x1faa760_0 .net *"_ivl_2", 6 0, L_0x7f2153b0e018;  1 drivers
L_0x7f2153b0e060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1faa840_0 .net *"_ivl_6", 0 0, L_0x7f2153b0e060;  1 drivers
v0x1faa970_0 .net "areset", 0 0, L_0x1f39820;  alias, 1 drivers
v0x1faaa10_0 .net "clk", 0 0, v0x1faebe0_0;  alias, 1 drivers
v0x1faaae0_0 .net "predict_pc", 6 0, L_0x1fafa30;  alias, 1 drivers
v0x1faabb0_0 .var "predict_pc_r", 6 0;
v0x1faac50_0 .var "predict_valid", 0 0;
v0x1faad20_0 .var "reset", 0 0;
v0x1faadc0_0 .net "tb_match", 0 0, L_0x1fb0e40;  alias, 1 drivers
v0x1faae80_0 .net "train_history", 6 0, L_0x1faffe0;  alias, 1 drivers
v0x1faaf70_0 .var "train_history_r", 6 0;
v0x1fab030_0 .net "train_mispredicted", 0 0, L_0x1fafe80;  alias, 1 drivers
v0x1fab100_0 .var "train_mispredicted_r", 0 0;
v0x1fab1a0_0 .net "train_pc", 6 0, L_0x1fb0170;  alias, 1 drivers
v0x1fab3a0_0 .var "train_pc_r", 6 0;
v0x1fab460_0 .net "train_taken", 0 0, L_0x1fafc60;  alias, 1 drivers
v0x1fab530_0 .var "train_taken_r", 0 0;
v0x1fab5d0_0 .var "train_valid", 0 0;
v0x1fab6a0_0 .var "wavedrom_enable", 0 0;
v0x1fab740_0 .var/2s "wavedrom_hide_after_time", 31 0;
v0x1fab820_0 .var "wavedrom_title", 511 0;
E_0x1f48a80/0 .event negedge, v0x1fa8b90_0;
E_0x1f48a80/1 .event posedge, v0x1fa8b90_0;
E_0x1f48a80 .event/or E_0x1f48a80/0, E_0x1f48a80/1;
L_0x1fafa30 .functor MUXZ 7, L_0x7f2153b0e018, v0x1faabb0_0, v0x1faac50_0, C4<>;
L_0x1fafc60 .functor MUXZ 1, L_0x7f2153b0e060, v0x1fab530_0, v0x1fab5d0_0, C4<>;
L_0x1fafe80 .functor MUXZ 1, L_0x7f2153b0e0a8, v0x1fab100_0, v0x1fab5d0_0, C4<>;
L_0x1faffe0 .functor MUXZ 7, L_0x7f2153b0e0f0, v0x1faaf70_0, v0x1fab5d0_0, C4<>;
L_0x1fb0170 .functor MUXZ 7, L_0x7f2153b0e138, v0x1fab3a0_0, v0x1fab5d0_0, C4<>;
S_0x1fa9ac0 .scope task, "reset_test" "reset_test" 3 86, 3 86 0, S_0x1fa9850;
 .timescale -12 -12;
v0x1fa9d20_0 .var/2u "arfail", 0 0;
v0x1fa9e00_0 .var "async", 0 0;
v0x1fa9ec0_0 .var/2u "datafail", 0 0;
v0x1fa9f60_0 .var/2u "srfail", 0 0;
E_0x1f48830 .event posedge, v0x1fa8b90_0;
E_0x1f2b9f0 .event negedge, v0x1fa8b90_0;
TD_tb.stim1.reset_test ;
    %wait E_0x1f48830;
    %wait E_0x1f48830;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1faad20_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1f48830;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x1f2b9f0;
    %load/vec4 v0x1faadc0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1fa9ec0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1faad20_0, 0;
    %wait E_0x1f48830;
    %load/vec4 v0x1faadc0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1fa9d20_0, 0, 1;
    %wait E_0x1f48830;
    %load/vec4 v0x1faadc0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1fa9f60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1faad20_0, 0;
    %load/vec4 v0x1fa9f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 100 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x1fa9d20_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x1fa9e00_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x1fa9ec0_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x1fa9e00_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 102 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x1faa020 .scope task, "wavedrom_start" "wavedrom_start" 3 77, 3 77 0, S_0x1fa9850;
 .timescale -12 -12;
v0x1faa220_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1faa300 .scope task, "wavedrom_stop" "wavedrom_stop" 3 80, 3 80 0, S_0x1fa9850;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1fabaa0 .scope module, "top_module1" "top_module" 3 281, 4 1 0, S_0x1f86830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
P_0x1fabc60 .param/l "PHT_SIZE" 1 4 17, +C4<00000000000000000000000010000000>;
v0x1fac5c0_0 .net "areset", 0 0, L_0x1f39820;  alias, 1 drivers
v0x1fac6d0_0 .net "clk", 0 0, v0x1faebe0_0;  alias, 1 drivers
v0x1fac7e0_0 .var "history", 6 0;
v0x1fac880 .array "pht", 0 127, 1 0;
v0x1fad940_0 .var "predict_history", 6 0;
v0x1fada70_0 .net "predict_pc", 6 0, L_0x1fafa30;  alias, 1 drivers
v0x1fadb80_0 .var "predict_taken", 0 0;
v0x1fadc40_0 .net "predict_valid", 0 0, v0x1faac50_0;  alias, 1 drivers
v0x1fadd30_0 .net "train_history", 6 0, L_0x1faffe0;  alias, 1 drivers
v0x1faddf0_0 .net "train_mispredicted", 0 0, L_0x1fafe80;  alias, 1 drivers
v0x1fadee0_0 .net "train_pc", 6 0, L_0x1fb0170;  alias, 1 drivers
v0x1fadff0_0 .net "train_taken", 0 0, L_0x1fafc60;  alias, 1 drivers
v0x1fae0e0_0 .net "train_valid", 0 0, v0x1fab5d0_0;  alias, 1 drivers
v0x1fac880_0 .array/port v0x1fac880, 0;
E_0x1f8e6b0/0 .event anyedge, v0x1fa9150_0, v0x1fa8fb0_0, v0x1fac7e0_0, v0x1fac880_0;
v0x1fac880_1 .array/port v0x1fac880, 1;
v0x1fac880_2 .array/port v0x1fac880, 2;
v0x1fac880_3 .array/port v0x1fac880, 3;
v0x1fac880_4 .array/port v0x1fac880, 4;
E_0x1f8e6b0/1 .event anyedge, v0x1fac880_1, v0x1fac880_2, v0x1fac880_3, v0x1fac880_4;
v0x1fac880_5 .array/port v0x1fac880, 5;
v0x1fac880_6 .array/port v0x1fac880, 6;
v0x1fac880_7 .array/port v0x1fac880, 7;
v0x1fac880_8 .array/port v0x1fac880, 8;
E_0x1f8e6b0/2 .event anyedge, v0x1fac880_5, v0x1fac880_6, v0x1fac880_7, v0x1fac880_8;
v0x1fac880_9 .array/port v0x1fac880, 9;
v0x1fac880_10 .array/port v0x1fac880, 10;
v0x1fac880_11 .array/port v0x1fac880, 11;
v0x1fac880_12 .array/port v0x1fac880, 12;
E_0x1f8e6b0/3 .event anyedge, v0x1fac880_9, v0x1fac880_10, v0x1fac880_11, v0x1fac880_12;
v0x1fac880_13 .array/port v0x1fac880, 13;
v0x1fac880_14 .array/port v0x1fac880, 14;
v0x1fac880_15 .array/port v0x1fac880, 15;
v0x1fac880_16 .array/port v0x1fac880, 16;
E_0x1f8e6b0/4 .event anyedge, v0x1fac880_13, v0x1fac880_14, v0x1fac880_15, v0x1fac880_16;
v0x1fac880_17 .array/port v0x1fac880, 17;
v0x1fac880_18 .array/port v0x1fac880, 18;
v0x1fac880_19 .array/port v0x1fac880, 19;
v0x1fac880_20 .array/port v0x1fac880, 20;
E_0x1f8e6b0/5 .event anyedge, v0x1fac880_17, v0x1fac880_18, v0x1fac880_19, v0x1fac880_20;
v0x1fac880_21 .array/port v0x1fac880, 21;
v0x1fac880_22 .array/port v0x1fac880, 22;
v0x1fac880_23 .array/port v0x1fac880, 23;
v0x1fac880_24 .array/port v0x1fac880, 24;
E_0x1f8e6b0/6 .event anyedge, v0x1fac880_21, v0x1fac880_22, v0x1fac880_23, v0x1fac880_24;
v0x1fac880_25 .array/port v0x1fac880, 25;
v0x1fac880_26 .array/port v0x1fac880, 26;
v0x1fac880_27 .array/port v0x1fac880, 27;
v0x1fac880_28 .array/port v0x1fac880, 28;
E_0x1f8e6b0/7 .event anyedge, v0x1fac880_25, v0x1fac880_26, v0x1fac880_27, v0x1fac880_28;
v0x1fac880_29 .array/port v0x1fac880, 29;
v0x1fac880_30 .array/port v0x1fac880, 30;
v0x1fac880_31 .array/port v0x1fac880, 31;
v0x1fac880_32 .array/port v0x1fac880, 32;
E_0x1f8e6b0/8 .event anyedge, v0x1fac880_29, v0x1fac880_30, v0x1fac880_31, v0x1fac880_32;
v0x1fac880_33 .array/port v0x1fac880, 33;
v0x1fac880_34 .array/port v0x1fac880, 34;
v0x1fac880_35 .array/port v0x1fac880, 35;
v0x1fac880_36 .array/port v0x1fac880, 36;
E_0x1f8e6b0/9 .event anyedge, v0x1fac880_33, v0x1fac880_34, v0x1fac880_35, v0x1fac880_36;
v0x1fac880_37 .array/port v0x1fac880, 37;
v0x1fac880_38 .array/port v0x1fac880, 38;
v0x1fac880_39 .array/port v0x1fac880, 39;
v0x1fac880_40 .array/port v0x1fac880, 40;
E_0x1f8e6b0/10 .event anyedge, v0x1fac880_37, v0x1fac880_38, v0x1fac880_39, v0x1fac880_40;
v0x1fac880_41 .array/port v0x1fac880, 41;
v0x1fac880_42 .array/port v0x1fac880, 42;
v0x1fac880_43 .array/port v0x1fac880, 43;
v0x1fac880_44 .array/port v0x1fac880, 44;
E_0x1f8e6b0/11 .event anyedge, v0x1fac880_41, v0x1fac880_42, v0x1fac880_43, v0x1fac880_44;
v0x1fac880_45 .array/port v0x1fac880, 45;
v0x1fac880_46 .array/port v0x1fac880, 46;
v0x1fac880_47 .array/port v0x1fac880, 47;
v0x1fac880_48 .array/port v0x1fac880, 48;
E_0x1f8e6b0/12 .event anyedge, v0x1fac880_45, v0x1fac880_46, v0x1fac880_47, v0x1fac880_48;
v0x1fac880_49 .array/port v0x1fac880, 49;
v0x1fac880_50 .array/port v0x1fac880, 50;
v0x1fac880_51 .array/port v0x1fac880, 51;
v0x1fac880_52 .array/port v0x1fac880, 52;
E_0x1f8e6b0/13 .event anyedge, v0x1fac880_49, v0x1fac880_50, v0x1fac880_51, v0x1fac880_52;
v0x1fac880_53 .array/port v0x1fac880, 53;
v0x1fac880_54 .array/port v0x1fac880, 54;
v0x1fac880_55 .array/port v0x1fac880, 55;
v0x1fac880_56 .array/port v0x1fac880, 56;
E_0x1f8e6b0/14 .event anyedge, v0x1fac880_53, v0x1fac880_54, v0x1fac880_55, v0x1fac880_56;
v0x1fac880_57 .array/port v0x1fac880, 57;
v0x1fac880_58 .array/port v0x1fac880, 58;
v0x1fac880_59 .array/port v0x1fac880, 59;
v0x1fac880_60 .array/port v0x1fac880, 60;
E_0x1f8e6b0/15 .event anyedge, v0x1fac880_57, v0x1fac880_58, v0x1fac880_59, v0x1fac880_60;
v0x1fac880_61 .array/port v0x1fac880, 61;
v0x1fac880_62 .array/port v0x1fac880, 62;
v0x1fac880_63 .array/port v0x1fac880, 63;
v0x1fac880_64 .array/port v0x1fac880, 64;
E_0x1f8e6b0/16 .event anyedge, v0x1fac880_61, v0x1fac880_62, v0x1fac880_63, v0x1fac880_64;
v0x1fac880_65 .array/port v0x1fac880, 65;
v0x1fac880_66 .array/port v0x1fac880, 66;
v0x1fac880_67 .array/port v0x1fac880, 67;
v0x1fac880_68 .array/port v0x1fac880, 68;
E_0x1f8e6b0/17 .event anyedge, v0x1fac880_65, v0x1fac880_66, v0x1fac880_67, v0x1fac880_68;
v0x1fac880_69 .array/port v0x1fac880, 69;
v0x1fac880_70 .array/port v0x1fac880, 70;
v0x1fac880_71 .array/port v0x1fac880, 71;
v0x1fac880_72 .array/port v0x1fac880, 72;
E_0x1f8e6b0/18 .event anyedge, v0x1fac880_69, v0x1fac880_70, v0x1fac880_71, v0x1fac880_72;
v0x1fac880_73 .array/port v0x1fac880, 73;
v0x1fac880_74 .array/port v0x1fac880, 74;
v0x1fac880_75 .array/port v0x1fac880, 75;
v0x1fac880_76 .array/port v0x1fac880, 76;
E_0x1f8e6b0/19 .event anyedge, v0x1fac880_73, v0x1fac880_74, v0x1fac880_75, v0x1fac880_76;
v0x1fac880_77 .array/port v0x1fac880, 77;
v0x1fac880_78 .array/port v0x1fac880, 78;
v0x1fac880_79 .array/port v0x1fac880, 79;
v0x1fac880_80 .array/port v0x1fac880, 80;
E_0x1f8e6b0/20 .event anyedge, v0x1fac880_77, v0x1fac880_78, v0x1fac880_79, v0x1fac880_80;
v0x1fac880_81 .array/port v0x1fac880, 81;
v0x1fac880_82 .array/port v0x1fac880, 82;
v0x1fac880_83 .array/port v0x1fac880, 83;
v0x1fac880_84 .array/port v0x1fac880, 84;
E_0x1f8e6b0/21 .event anyedge, v0x1fac880_81, v0x1fac880_82, v0x1fac880_83, v0x1fac880_84;
v0x1fac880_85 .array/port v0x1fac880, 85;
v0x1fac880_86 .array/port v0x1fac880, 86;
v0x1fac880_87 .array/port v0x1fac880, 87;
v0x1fac880_88 .array/port v0x1fac880, 88;
E_0x1f8e6b0/22 .event anyedge, v0x1fac880_85, v0x1fac880_86, v0x1fac880_87, v0x1fac880_88;
v0x1fac880_89 .array/port v0x1fac880, 89;
v0x1fac880_90 .array/port v0x1fac880, 90;
v0x1fac880_91 .array/port v0x1fac880, 91;
v0x1fac880_92 .array/port v0x1fac880, 92;
E_0x1f8e6b0/23 .event anyedge, v0x1fac880_89, v0x1fac880_90, v0x1fac880_91, v0x1fac880_92;
v0x1fac880_93 .array/port v0x1fac880, 93;
v0x1fac880_94 .array/port v0x1fac880, 94;
v0x1fac880_95 .array/port v0x1fac880, 95;
v0x1fac880_96 .array/port v0x1fac880, 96;
E_0x1f8e6b0/24 .event anyedge, v0x1fac880_93, v0x1fac880_94, v0x1fac880_95, v0x1fac880_96;
v0x1fac880_97 .array/port v0x1fac880, 97;
v0x1fac880_98 .array/port v0x1fac880, 98;
v0x1fac880_99 .array/port v0x1fac880, 99;
v0x1fac880_100 .array/port v0x1fac880, 100;
E_0x1f8e6b0/25 .event anyedge, v0x1fac880_97, v0x1fac880_98, v0x1fac880_99, v0x1fac880_100;
v0x1fac880_101 .array/port v0x1fac880, 101;
v0x1fac880_102 .array/port v0x1fac880, 102;
v0x1fac880_103 .array/port v0x1fac880, 103;
v0x1fac880_104 .array/port v0x1fac880, 104;
E_0x1f8e6b0/26 .event anyedge, v0x1fac880_101, v0x1fac880_102, v0x1fac880_103, v0x1fac880_104;
v0x1fac880_105 .array/port v0x1fac880, 105;
v0x1fac880_106 .array/port v0x1fac880, 106;
v0x1fac880_107 .array/port v0x1fac880, 107;
v0x1fac880_108 .array/port v0x1fac880, 108;
E_0x1f8e6b0/27 .event anyedge, v0x1fac880_105, v0x1fac880_106, v0x1fac880_107, v0x1fac880_108;
v0x1fac880_109 .array/port v0x1fac880, 109;
v0x1fac880_110 .array/port v0x1fac880, 110;
v0x1fac880_111 .array/port v0x1fac880, 111;
v0x1fac880_112 .array/port v0x1fac880, 112;
E_0x1f8e6b0/28 .event anyedge, v0x1fac880_109, v0x1fac880_110, v0x1fac880_111, v0x1fac880_112;
v0x1fac880_113 .array/port v0x1fac880, 113;
v0x1fac880_114 .array/port v0x1fac880, 114;
v0x1fac880_115 .array/port v0x1fac880, 115;
v0x1fac880_116 .array/port v0x1fac880, 116;
E_0x1f8e6b0/29 .event anyedge, v0x1fac880_113, v0x1fac880_114, v0x1fac880_115, v0x1fac880_116;
v0x1fac880_117 .array/port v0x1fac880, 117;
v0x1fac880_118 .array/port v0x1fac880, 118;
v0x1fac880_119 .array/port v0x1fac880, 119;
v0x1fac880_120 .array/port v0x1fac880, 120;
E_0x1f8e6b0/30 .event anyedge, v0x1fac880_117, v0x1fac880_118, v0x1fac880_119, v0x1fac880_120;
v0x1fac880_121 .array/port v0x1fac880, 121;
v0x1fac880_122 .array/port v0x1fac880, 122;
v0x1fac880_123 .array/port v0x1fac880, 123;
v0x1fac880_124 .array/port v0x1fac880, 124;
E_0x1f8e6b0/31 .event anyedge, v0x1fac880_121, v0x1fac880_122, v0x1fac880_123, v0x1fac880_124;
v0x1fac880_125 .array/port v0x1fac880, 125;
v0x1fac880_126 .array/port v0x1fac880, 126;
v0x1fac880_127 .array/port v0x1fac880, 127;
E_0x1f8e6b0/32 .event anyedge, v0x1fac880_125, v0x1fac880_126, v0x1fac880_127;
E_0x1f8e6b0 .event/or E_0x1f8e6b0/0, E_0x1f8e6b0/1, E_0x1f8e6b0/2, E_0x1f8e6b0/3, E_0x1f8e6b0/4, E_0x1f8e6b0/5, E_0x1f8e6b0/6, E_0x1f8e6b0/7, E_0x1f8e6b0/8, E_0x1f8e6b0/9, E_0x1f8e6b0/10, E_0x1f8e6b0/11, E_0x1f8e6b0/12, E_0x1f8e6b0/13, E_0x1f8e6b0/14, E_0x1f8e6b0/15, E_0x1f8e6b0/16, E_0x1f8e6b0/17, E_0x1f8e6b0/18, E_0x1f8e6b0/19, E_0x1f8e6b0/20, E_0x1f8e6b0/21, E_0x1f8e6b0/22, E_0x1f8e6b0/23, E_0x1f8e6b0/24, E_0x1f8e6b0/25, E_0x1f8e6b0/26, E_0x1f8e6b0/27, E_0x1f8e6b0/28, E_0x1f8e6b0/29, E_0x1f8e6b0/30, E_0x1f8e6b0/31, E_0x1f8e6b0/32;
S_0x1fac2c0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 35, 4 35 0, S_0x1fabaa0;
 .timescale 0 0;
v0x1fac4c0_0 .var/2s "i", 31 0;
S_0x1fae390 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 296, 3 296 0, S_0x1f86830;
 .timescale -12 -12;
E_0x1f8e9a0 .event anyedge, v0x1faf190_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1faf190_0;
    %nor/r;
    %assign/vec4 v0x1faf190_0, 0;
    %wait E_0x1f8e9a0;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1fa9850;
T_4 ;
    %wait E_0x1f48830;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1faad20_0, 0;
    %wait E_0x1f48830;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1faad20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1faac50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1fab100_0, 0;
    %pushi/vec4 127, 0, 7;
    %assign/vec4 v0x1faaf70_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x1fab3a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1fab530_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1fab5d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1faac50_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x1faabb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1fa9e00_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x1fa9ac0;
    %join;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1faa300;
    %join;
    %wait E_0x1f48830;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1faad20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1faac50_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x1faabb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1faac50_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1faaf70_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x1fab3a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1fab530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1fab5d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1fab100_0, 0;
    %wait E_0x1f2b9f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1faad20_0, 0;
    %wait E_0x1f48830;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1fab5d0_0, 0;
    %wait E_0x1f48830;
    %pushi/vec4 2, 0, 7;
    %assign/vec4 v0x1faaf70_0, 0;
    %wait E_0x1f48830;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1fab5d0_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1f48830;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1faaf70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1fab530_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1fab5d0_0, 0;
    %wait E_0x1f48830;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1fab5d0_0, 0;
    %pushi/vec4 8, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1f48830;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1faa300;
    %join;
    %wait E_0x1f48830;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1faad20_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x1faabb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1faac50_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1faaf70_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x1fab3a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1fab530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1fab5d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1fab100_0, 0;
    %wait E_0x1f2b9f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1faad20_0, 0;
    %wait E_0x1f48830;
    %wait E_0x1f48830;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1fab5d0_0, 0;
    %wait E_0x1f48830;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1fab5d0_0, 0;
    %wait E_0x1f48830;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1fab5d0_0, 0;
    %pushi/vec4 16, 0, 7;
    %assign/vec4 v0x1faaf70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1fab530_0, 0;
    %wait E_0x1f48830;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1fab5d0_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.5, 5;
    %jmp/1 T_4.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1f48830;
    %jmp T_4.4;
T_4.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1faaf70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1fab530_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1fab5d0_0, 0;
    %wait E_0x1f48830;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1fab5d0_0, 0;
    %wait E_0x1f48830;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1fab5d0_0, 0;
    %pushi/vec4 32, 0, 7;
    %assign/vec4 v0x1faaf70_0, 0;
    %wait E_0x1f48830;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1fab5d0_0, 0;
    %pushi/vec4 3, 0, 32;
T_4.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.7, 5;
    %jmp/1 T_4.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1f48830;
    %jmp T_4.6;
T_4.7 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1faa300;
    %join;
    %pushi/vec4 1000, 0, 32;
T_4.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.9, 5;
    %jmp/1 T_4.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1f48a80;
    %vpi_func 3 201 "$urandom" 32 {0 0 0};
    %pad/u 17;
    %split/vec4 1;
    %assign/vec4 v0x1fab5d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fab530_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x1fab3a0_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x1faabb0_0, 0;
    %assign/vec4 v0x1faac50_0, 0;
    %vpi_func 3 202 "$urandom" 32 {0 0 0};
    %pad/u 7;
    %assign/vec4 v0x1faaf70_0, 0;
    %vpi_func 3 203 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011111 {0 0 0};
    %nor/r;
    %assign/vec4 v0x1fab100_0, 0;
    %jmp T_4.8;
T_4.9 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 206 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x1f38790;
T_5 ;
    %wait E_0x1f495e0;
    %load/vec4 v0x1fa8ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %fork t_1, S_0x1f3eb50;
    %jmp t_0;
    .scope S_0x1f3eb50;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1f76340_0, 0, 32;
T_5.2 ; Top of for-loop 
    %load/vec4 v0x1f76340_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 4, v0x1f76340_0;
    %store/vec4a v0x1fa8c50, 4, 0;
T_5.4 ; for-loop step statement
    %load/vec4 v0x1f76340_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1f76340_0, 0, 32;
    %jmp T_5.2;
T_5.3 ; for-loop exit label
    %end;
    .scope S_0x1f38790;
t_0 %join;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x1fa8df0_0, 0, 7;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x1fa9150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %load/vec4 v0x1fa8df0_0;
    %load/vec4 v0x1fa9090_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x1fa8df0_0, 0;
T_5.5 ;
    %load/vec4 v0x1fa9630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %load/vec4 v0x1fa92f0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1fa8c50, 4;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_5.11, 5;
    %load/vec4 v0x1fa9570_0;
    %and;
T_5.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.9, 8;
    %load/vec4 v0x1fa92f0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1fa8c50, 4;
    %addi 1, 0, 2;
    %load/vec4 v0x1fa92f0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1fa8c50, 0, 4;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v0x1fa92f0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1fa8c50, 4;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_5.14, 5;
    %load/vec4 v0x1fa9570_0;
    %nor/r;
    %and;
T_5.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %load/vec4 v0x1fa92f0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1fa8c50, 4;
    %subi 1, 0, 2;
    %load/vec4 v0x1fa92f0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1fa8c50, 0, 4;
T_5.12 ;
T_5.10 ;
    %load/vec4 v0x1fa93d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.15, 8;
    %load/vec4 v0x1fa9210_0;
    %load/vec4 v0x1fa9570_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x1fa8df0_0, 0;
T_5.15 ;
T_5.7 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1fabaa0;
T_6 ;
    %wait E_0x1f8e6b0;
    %load/vec4 v0x1fadc40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x1fada70_0;
    %load/vec4 v0x1fac7e0_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1fac880, 4;
    %parti/s 1, 1, 2;
    %store/vec4 v0x1fadb80_0, 0, 1;
    %load/vec4 v0x1fac7e0_0;
    %store/vec4 v0x1fad940_0, 0, 7;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fadb80_0, 0, 1;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x1fad940_0, 0, 7;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x1fabaa0;
T_7 ;
    %wait E_0x1f495e0;
    %load/vec4 v0x1fac5c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1fac7e0_0, 0;
    %fork t_3, S_0x1fac2c0;
    %jmp t_2;
    .scope S_0x1fac2c0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1fac4c0_0, 0, 32;
T_7.2 ; Top of for-loop 
    %load/vec4 v0x1fac4c0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 3, v0x1fac4c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1fac880, 0, 4;
T_7.4 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1fac4c0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1fac4c0_0, 0, 32;
    %jmp T_7.2;
T_7.3 ; for-loop exit label
    %end;
    .scope S_0x1fabaa0;
t_2 %join;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x1fae0e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.5, 8;
    %load/vec4 v0x1fadff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.7, 8;
    %load/vec4 v0x1fadee0_0;
    %load/vec4 v0x1fadd30_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1fac880, 4;
    %cmpi/ne 3, 0, 2;
    %jmp/0xz  T_7.9, 4;
    %load/vec4 v0x1fadee0_0;
    %load/vec4 v0x1fadd30_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1fac880, 4;
    %addi 1, 0, 2;
    %load/vec4 v0x1fadee0_0;
    %load/vec4 v0x1fadd30_0;
    %xor;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1fac880, 0, 4;
T_7.9 ;
    %jmp T_7.8;
T_7.7 ;
    %load/vec4 v0x1fadee0_0;
    %load/vec4 v0x1fadd30_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1fac880, 4;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_7.11, 4;
    %load/vec4 v0x1fadee0_0;
    %load/vec4 v0x1fadd30_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1fac880, 4;
    %subi 1, 0, 2;
    %load/vec4 v0x1fadee0_0;
    %load/vec4 v0x1fadd30_0;
    %xor;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1fac880, 0, 4;
T_7.11 ;
T_7.8 ;
    %load/vec4 v0x1faddf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.13, 8;
    %load/vec4 v0x1fadd30_0;
    %assign/vec4 v0x1fac7e0_0, 0;
    %jmp T_7.14;
T_7.13 ;
    %load/vec4 v0x1fac7e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x1fadff0_0;
    %pad/u 7;
    %or;
    %assign/vec4 v0x1fac7e0_0, 0;
T_7.14 ;
T_7.5 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x1f86830;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1faebe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1faf190_0, 0, 1;
    %end;
    .thread T_8, $init;
    .scope S_0x1f86830;
T_9 ;
T_9.0 ;
    %delay 5, 0;
    %load/vec4 v0x1faebe0_0;
    %inv;
    %store/vec4 v0x1faebe0_0, 0, 1;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0x1f86830;
T_10 ;
    %vpi_call/w 3 249 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 250 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1faaa10_0, v0x1faf400_0, v0x1faebe0_0, v0x1faeb40_0, v0x1faf050_0, v0x1faee70_0, v0x1faf760_0, v0x1faf6c0_0, v0x1faf560_0, v0x1faf4a0_0, v0x1faf600_0, v0x1faefb0_0, v0x1faef10_0, v0x1faedd0_0, v0x1faec80_0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x1f86830;
T_11 ;
    %load/vec4 v0x1faf0f0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x1faf0f0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1faf0f0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 305 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_taken", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 3 306 "$display", "Hint: Output '%s' has no mismatches.", "predict_taken" {0 0 0};
T_11.1 ;
    %load/vec4 v0x1faf0f0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %load/vec4 v0x1faf0f0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1faf0f0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 307 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_history", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.3;
T_11.2 ;
    %vpi_call/w 3 308 "$display", "Hint: Output '%s' has no mismatches.", "predict_history" {0 0 0};
T_11.3 ;
    %load/vec4 v0x1faf0f0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1faf0f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 310 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 311 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1faf0f0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1faf0f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 312 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_11, $final;
    .scope S_0x1f86830;
T_12 ;
    %wait E_0x1f48a80;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1faf0f0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1faf0f0_0, 4, 32;
    %load/vec4 v0x1faf250_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x1faf0f0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %vpi_func 3 323 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1faf0f0_0, 4, 32;
T_12.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1faf0f0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1faf0f0_0, 4, 32;
T_12.0 ;
    %load/vec4 v0x1faefb0_0;
    %load/vec4 v0x1faefb0_0;
    %load/vec4 v0x1faef10_0;
    %xor;
    %load/vec4 v0x1faefb0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.4, 6;
    %load/vec4 v0x1faf0f0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %vpi_func 3 327 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1faf0f0_0, 4, 32;
T_12.6 ;
    %load/vec4 v0x1faf0f0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1faf0f0_0, 4, 32;
T_12.4 ;
    %load/vec4 v0x1faedd0_0;
    %load/vec4 v0x1faedd0_0;
    %load/vec4 v0x1faec80_0;
    %xor;
    %load/vec4 v0x1faedd0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.8, 6;
    %load/vec4 v0x1faf0f0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.10, 4;
    %vpi_func 3 330 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1faf0f0_0, 4, 32;
T_12.10 ;
    %load/vec4 v0x1faf0f0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1faf0f0_0, 4, 32;
T_12.8 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/gshare/gshare_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can5_depth5/human/gshare/iter1/response1/top_module.sv";
