"use strict";(self.webpackChunkcomputer_architecture=self.webpackChunkcomputer_architecture||[]).push([[8581],{5610:e=>{e.exports=JSON.parse('{"pluginId":"default","version":"current","label":"Next","banner":null,"badge":false,"noIndex":false,"className":"docs-version-current","isLast":true,"docsSidebars":{"sidebar":[{"type":"link","label":"Introduction","href":"/computer-architecture/","docId":"README"},{"type":"category","label":"Lab0 - Recapitulare","items":[{"type":"category","label":"Circuite combina\u021bionale","items":[{"type":"link","label":"Lectura","href":"/computer-architecture/Lab0 - Recapitulare/Circuite combina\u021bionale/Lectura/","docId":"Lab0 - Recapitulare/Circuite combina\u021bionale/Lectura/README"}],"collapsed":true,"collapsible":true,"href":"/computer-architecture/Lab0 - Recapitulare/Circuite combina\u021bionale/"},{"type":"category","label":"Porti logice","items":[{"type":"link","label":"Reading","href":"/computer-architecture/Lab0 - Recapitulare/Porti logice/Reading/","docId":"Lab0 - Recapitulare/Porti logice/Reading/README"}],"collapsed":true,"collapsible":true,"href":"/computer-architecture/Lab0 - Recapitulare/Porti logice/"},{"type":"category","label":"Summatoare","items":[{"type":"link","label":"Reading","href":"/computer-architecture/Lab0 - Recapitulare/Summatoare/Reading/","docId":"Lab0 - Recapitulare/Summatoare/Reading/README"}],"collapsed":true,"collapsible":true,"href":"/computer-architecture/Lab0 - Recapitulare/Summatoare/"},{"type":"category","label":"Circuite secven\u021biale","items":[{"type":"link","label":"Lectura","href":"/computer-architecture/Lab0 - Recapitulare/Circuite secven\u021biale/Lectura/","docId":"Lab0 - Recapitulare/Circuite secven\u021biale/Lectura/README"}],"collapsed":true,"collapsible":true,"href":"/computer-architecture/Lab0 - Recapitulare/Circuite secven\u021biale/"},{"type":"category","label":"Bistabil D","items":[{"type":"link","label":"Lectura","href":"/computer-architecture/Lab0 - Recapitulare/Bistabil D/Lectura/","docId":"Lab0 - Recapitulare/Bistabil D/Lectura/README"}],"collapsed":true,"collapsible":true,"href":"/computer-architecture/Lab0 - Recapitulare/Bistabil D/"},{"type":"category","label":"Automate finite","items":[{"type":"link","label":"Lectura","href":"/computer-architecture/Lab0 - Recapitulare/Automate finite/Lectura/","docId":"Lab0 - Recapitulare/Automate finite/Lectura/README"}],"collapsed":true,"collapsible":true,"href":"/computer-architecture/Lab0 - Recapitulare/Automate finite/"}],"collapsed":true,"collapsible":true,"href":"/computer-architecture/Lab0 - Recapitulare/"},{"type":"category","label":"Lab1 - Verilog","items":[{"type":"category","label":"Limbaj Verilog","items":[{"type":"link","label":"Lectura","href":"/computer-architecture/Lab1 - Verilog/Limbaj Verilog/Lectura/","docId":"Lab1 - Verilog/Limbaj Verilog/Lectura/README"}],"collapsed":true,"collapsible":true,"href":"/computer-architecture/Lab1 - Verilog/Limbaj Verilog/"},{"type":"category","label":"Descriere structurala","items":[{"type":"link","label":"Lectura","href":"/computer-architecture/Lab1 - Verilog/Descriere structurala/Lectura/","docId":"Lab1 - Verilog/Descriere structurala/Lectura/README"},{"type":"link","label":"Exercitii","href":"/computer-architecture/Lab1 - Verilog/Descriere structurala/Exercitii/","docId":"Lab1 - Verilog/Descriere structurala/Exercitii/README"}],"collapsed":true,"collapsible":true,"href":"/computer-architecture/Lab1 - Verilog/Descriere structurala/"}],"collapsed":true,"collapsible":true,"href":"/computer-architecture/Lab1 - Verilog/"},{"type":"category","label":"Lab2 - Verilog","items":[{"type":"category","label":"Operatori","items":[{"type":"link","label":"Lectura","href":"/computer-architecture/Lab2 - Verilog/Operatori/Lectura/","docId":"Lab2 - Verilog/Operatori/Lectura/README"},{"type":"link","label":"Exercitii","href":"/computer-architecture/Lab2 - Verilog/Operatori/Exercitii/","docId":"Lab2 - Verilog/Operatori/Exercitii/README"}],"collapsed":true,"collapsible":true,"href":"/computer-architecture/Lab2 - Verilog/Operatori/"},{"type":"category","label":"Parametri","items":[{"type":"link","label":"Lectura","href":"/computer-architecture/Lab2 - Verilog/Parametri/Lectura/","docId":"Lab2 - Verilog/Parametri/Lectura/README"},{"type":"link","label":"Exercitii","href":"/computer-architecture/Lab2 - Verilog/Parametri/Exercitii/","docId":"Lab2 - Verilog/Parametri/Exercitii/README"}],"collapsed":true,"collapsible":true,"href":"/computer-architecture/Lab2 - Verilog/Parametri/"},{"type":"category","label":"Testare","items":[{"type":"link","label":"Lectura","href":"/computer-architecture/Lab2 - Verilog/Testare/Lectura/","docId":"Lab2 - Verilog/Testare/Lectura/README"},{"type":"link","label":"Exercitii","href":"/computer-architecture/Lab2 - Verilog/Testare/Exercitii/","docId":"Lab2 - Verilog/Testare/Exercitii/README"}],"collapsed":true,"collapsible":true,"href":"/computer-architecture/Lab2 - Verilog/Testare/"}],"collapsed":true,"collapsible":true,"href":"/computer-architecture/Lab2 - Verilog/"},{"type":"category","label":"Lab3 - Verilog","items":[{"type":"category","label":"Always","items":[{"type":"link","label":"Lectura","href":"/computer-architecture/Lab3 - Verilog/Always/Lectura/","docId":"Lab3 - Verilog/Always/Lectura/README"},{"type":"link","label":"Exercitii","href":"/computer-architecture/Lab3 - Verilog/Always/Exercitii/","docId":"Lab3 - Verilog/Always/Exercitii/README"}],"collapsed":true,"collapsible":true,"href":"/computer-architecture/Lab3 - Verilog/Always/"},{"type":"category","label":"Debouncer","items":[{"type":"link","label":"Lectura","href":"/computer-architecture/Lab3 - Verilog/Debouncer/Lectura/","docId":"Lab3 - Verilog/Debouncer/Lectura/README"}],"collapsed":true,"collapsible":true,"href":"/computer-architecture/Lab3 - Verilog/Debouncer/"}],"collapsed":true,"collapsible":true,"href":"/computer-architecture/Lab3 - Verilog/"},{"type":"category","label":"Lab4 - Verilog","items":[{"type":"category","label":"Automate finite","items":[{"type":"link","label":"Lectura","href":"/computer-architecture/Lab4 - Verilog/Automate finite/Lectura/","docId":"Lab4 - Verilog/Automate finite/Lectura/README"}],"collapsed":true,"collapsible":true,"href":"/computer-architecture/Lab4 - Verilog/Automate finite/"},{"type":"category","label":"Memorie","items":[{"type":"link","label":"Lectura","href":"/computer-architecture/Lab4 - Verilog/Memorie/Lectura/","docId":"Lab4 - Verilog/Memorie/Lectura/README"},{"type":"link","label":"Exercitii","href":"/computer-architecture/Lab4 - Verilog/Memorie/Exercitii/","docId":"Lab4 - Verilog/Memorie/Exercitii/README"}],"collapsed":true,"collapsible":true,"href":"/computer-architecture/Lab4 - Verilog/Memorie/"}],"collapsed":true,"collapsible":true,"href":"/computer-architecture/Lab4 - Verilog/"},{"type":"category","label":"Template Chapter","items":[{"type":"category","label":"Template Topic","items":[{"type":"link","label":"Reading","href":"/computer-architecture/Template Chapter/Template Topic/Reading/","docId":"Template Chapter/Template Topic/Reading/README"},{"type":"link","label":"Drills","href":"/computer-architecture/Template Chapter/Template Topic/Drills/","docId":"Template Chapter/Template Topic/Drills/README"},{"type":"link","label":"Guides","href":"/computer-architecture/Template Chapter/Template Topic/Guides/","docId":"Template Chapter/Template Topic/Guides/README"},{"type":"link","label":"Slides","href":"/computer-architecture/Template Chapter/Template Topic/template-chapter-template-topic","docId":"Template Chapter/Template Topic/template-chapter-template-topic"}],"collapsed":true,"collapsible":true,"href":"/computer-architecture/Template Chapter/Template Topic/"},{"type":"category","label":"Yet Another Topic","items":[{"type":"link","label":"Drills","href":"/computer-architecture/Template Chapter/Yet Another Topic/Drills/","docId":"Template Chapter/Yet Another Topic/Drills/README"}],"collapsed":true,"collapsible":true,"href":"/computer-architecture/Template Chapter/Yet Another Topic/"}],"collapsed":true,"collapsible":true,"href":"/computer-architecture/Template Chapter/"}]},"docs":{"Lab0 - Recapitulare/Automate finite/Lectura/README":{"id":"Lab0 - Recapitulare/Automate finite/Lectura/README","title":"Automate finite","description":"Prin automate finite (eng. Finite-state machine - FSM) \xeen\u021belegem de fapt un circuit secven\u021bial sincron a\u0219a cum a fost el descris anterior. De obicei, proiectarea unui automat finit porne\u0219te de la o descriere informal\u0103 a modului \xeen care automatul trebuie s\u0103 func\u021bioneze. Primul pas \xeen realizarea automatului este descrierea formal\u0103 a func\u021bion\u0103rii acestuia. Dou\u0103 dintre metodele prin care un automat finit poate fi descris sistematic sunt:","sidebar":"sidebar"},"Lab0 - Recapitulare/Bistabil D/Lectura/README":{"id":"Lab0 - Recapitulare/Bistabil D/Lectura/README","title":"Bistabilul D","description":"Elementele de memorare din circuitele secven\u021biale pot fi implementate prin bistabile (eng. flip-flops). Acestea stocheaz\u0103 valori \xeen func\u021bie de valoarea de la intrare \u0219i de semnalul de ceas. Valoarea stocat\u0103 poate fi schimbat\u0103 doar atunci c\xe2nd ceasul realizeaz\u0103 o tranzi\u021bie activ\u0103 (un semnal de ceas poate fi \\"activ\\" pe front cresc\u0103tor (eng. rising edge) sau pe front descresc\u0103tor (eng. falling edge)).","sidebar":"sidebar"},"Lab0 - Recapitulare/Circuite combina\u021bionale/Lectura/README":{"id":"Lab0 - Recapitulare/Circuite combina\u021bionale/Lectura/README","title":"Circuite combina\u021bionale","description":"Circuitele logice combina\u021bionale aplic\u0103 func\u021bii logice pe semnalele de intrare pentru a ob\u021bine semnalele de ie\u0219ire. Valorile de ie\u0219ire depind doar de valorile de intrare, iar c\xe2nd starea unei intr\u0103ri se schimb\u0103, acest lucru se reflect\u0103 imediat la ie\u0219irile circuitului.","sidebar":"sidebar"},"Lab0 - Recapitulare/Circuite secven\u021biale/Lectura/README":{"id":"Lab0 - Recapitulare/Circuite secven\u021biale/Lectura/README","title":"Circuite secven\u021biale","description":"Spre deosebire de circuitele logice combina\u021bionale, cele secven\u021biale (eng: sequential logic) nu mai depind exclusiv de valoarea curent\u0103 a intr\u0103rilor, ci \u0219i de st\u0103rile anterioare ale circuitului.","sidebar":"sidebar"},"Lab0 - Recapitulare/Porti logice/Reading/README":{"id":"Lab0 - Recapitulare/Porti logice/Reading/README","title":"Por\u021bi logice","description":"Por\u021bile logice reprezint\u0103 componentele de baz\u0103 disponibile \xeen realizarea circuitelor combina\u021bionale. Ele oglindesc opera\u021biile din algebra boolean\u0103, algebr\u0103 care st\u0103 la baza teoriei circuitelor combina\u021bionale. \xcen sunt prezentate cele mai \xeent\xe2lnite por\u021bi logice \xeempreun\u0103 cu opera\u021bia boolean\u0103 pe care o implementeaz\u0103.","sidebar":"sidebar"},"Lab0 - Recapitulare/Summatoare/Reading/README":{"id":"Lab0 - Recapitulare/Summatoare/Reading/README","title":"Sumatoare","description":"Sumatorul elementar","sidebar":"sidebar"},"Lab1 - Verilog/Descriere structurala/Exercitii/README":{"id":"Lab1 - Verilog/Descriere structurala/Exercitii/README","title":"Practice: Basic structural","description":"- Simula\u021bi un sumator elementar complet, utiliz\xe2nd sumatoare elementare par\u021biale.","sidebar":"sidebar"},"Lab1 - Verilog/Descriere structurala/Lectura/README":{"id":"Lab1 - Verilog/Descriere structurala/Lectura/README","title":"Structura limbajului Verilog","description":"\xcen laboratorul curent ne vom concentra asupra asimil\u0103rii limbajului Verilog, \xeencep\xe2nd cu descrierea structural\u0103 a unui circuit combina\u021bional.","sidebar":"sidebar"},"Lab1 - Verilog/Limbaj Verilog/Lectura/README":{"id":"Lab1 - Verilog/Limbaj Verilog/Lectura/README","title":"Verilog","description":"\xcen cadrul laboratorului de Arhitectura Calculatoarelor vom studia un limbaj de descriere a hardware-ului (eng. Hardware Description Language - **HDL**) numit Verilog. \xcel vom folosi pe tot parcursul laboratorului pentru a implementa no\u021biuni legate de arhitectura calculatoarelor.","sidebar":"sidebar"},"Lab2 - Verilog/Operatori/Exercitii/README":{"id":"Lab2 - Verilog/Operatori/Exercitii/README","title":"Practice: Operators","description":"- Implementa\u021bi \u0219i simula\u021bi un comparator pe 4 bi\u021bi. Acesta are dou\u0103 intr\u0103ri \u0219i 3 ie\u0219iri (pentru mai mic, egal \u0219i mai mare).","sidebar":"sidebar"},"Lab2 - Verilog/Operatori/Lectura/README":{"id":"Lab2 - Verilog/Operatori/Lectura/README","title":"Descriere comportamental\u0103","description":"Laboratorul curent va prezenta elementele Verilog folosite pentru descrierea comportamental\u0103. Aceasta poate descrie ce face circuitul \u0219i nu cum va fi acesta implementat. Mai mult, vom completa un modul func\u021bional cu un modul de testare, astfel \xeenc\xe2t s\u0103 avem posibilitatea de a verifica implementarea pe care o concepem.","sidebar":"sidebar"},"Lab2 - Verilog/Parametri/Exercitii/README":{"id":"Lab2 - Verilog/Parametri/Exercitii/README","title":"Practice: Parameters","description":"- Implementa\u021bi \u0219i simula\u021bi un sumator parametrizat pe n bi\u021bi, cu dou\u0103 intr\u0103ri \u0219i o ie\u0219ire. Parametrizarea se va efectua asupra dimensiunii variabilelor.","sidebar":"sidebar"},"Lab2 - Verilog/Parametri/Lectura/README":{"id":"Lab2 - Verilog/Parametri/Lectura/README","title":"Parametrizarea modulelor","description":"Parameter","sidebar":"sidebar"},"Lab2 - Verilog/Testare/Exercitii/README":{"id":"Lab2 - Verilog/Testare/Exercitii/README","title":"Practice: Testing simulation","description":"- Sumatorul pe 4 bi\u021bi. Testare.","sidebar":"sidebar"},"Lab2 - Verilog/Testare/Lectura/README":{"id":"Lab2 - Verilog/Testare/Lectura/README","title":"Testare","description":"Pentru testarea unui modul folosind simulatorul se creeaz\u0103 module speciale de test, \xeen care, printre altele, se vor atribui valori intr\u0103rilor. Simularea permite detec\u021bia rapid\u0103 a erorilor de implementare \u0219i corectarea acestora.","sidebar":"sidebar"},"Lab3 - Verilog/Always/Exercitii/README":{"id":"Lab3 - Verilog/Always/Exercitii/README","title":"Practice: Always","description":"- Implementa\u021bi \u0219i simula\u021bi un multiplicator pe 4 bi\u021bi f\u0103r\u0103 a folosi operatorul * (\xeenmul\u021bire).","sidebar":"sidebar"},"Lab3 - Verilog/Always/Lectura/README":{"id":"Lab3 - Verilog/Always/Lectura/README","title":"Blocul always@ edge-triggered","description":"\xcen afar\u0103 de circuitele care depind doar schimbarea nivelului semnalului, exist\u0103 \u0219i circuite al c\u0103ror comportament depinde de tranzi\u021biile semnalului (activ pe front cresc\u0103tor sau front descresc\u0103tor). Starea bistabililor, de exemplu, se modific\u0103 pe frontul cresc\u0103tor sau descresc\u0103tor al unui semnal de ceas. \xcen cazul acesta, blocul \'\'always@\'\' trebuie s\u0103 se execute la detec\u021bia unui astfel de front (eng. edge-triggered). Pentru a modela un astfel de comportament Verilog ofer\u0103 cuv\xe2ntul cheie posedge ce poate fi al\u0103turat numelui semnalului unui semnal din lista de senzitivit\u0103\u021bi pentru a indica activarea blocului \'\'always\'\' la un front al semnalului. De exemplu blocul \\"always @(posedge clk)\\" se activeaz\u0103 pe frontul cresc\u0103tor al semnalului clk.","sidebar":"sidebar"},"Lab3 - Verilog/Debouncer/Lectura/README":{"id":"Lab3 - Verilog/Debouncer/Lectura/README","title":"Debouncer","description":"Elementele de memorare (stare) ale circuitului se modeleaz\u0103 printr-un bloc activ pe frontului semnalului de ceas. \xcen blocul combina\u021bional trebuie tratate toate st\u0103rile posibile ale automatului, semnalele de ie\u0219ire \u0219i tranzi\u021biile din aceste st\u0103ri.","sidebar":"sidebar"},"Lab4 - Verilog/Automate finite/Lectura/README":{"id":"Lab4 - Verilog/Automate finite/Lectura/README","title":"Automate de st\u0103ri","description":"Automatele de st\u0103ri sunt absolut necesare \xeen implementarea oric\u0103rui circuit digital. Exist\u0103 dou\u0103 tipuri de automate de st\u0103ri, clasificate dup\u0103 tipurile de ie\u0219iri generate de fiecare. Primul tip este Ma\u0219ina Mealy, caracterizat\u0103 de faptul c\u0103 una sau mai multe ie\u0219iri depind at\xe2t de starea curent\u0103, c\xe2t \u0219i de una sau mai multe intr\u0103ri, iar al doilea este Ma\u0219ina Moore, ale c\u0103rei ie\u0219iri sunt doar o func\u021bie care depinde doar de starea curent\u0103.","sidebar":"sidebar"},"Lab4 - Verilog/Memorie/Exercitii/README":{"id":"Lab4 - Verilog/Memorie/Exercitii/README","title":"Practice: Memory","description":"- Implementa\u021bi modulul register pornind de la declara\u021bia din fi\u0219ierul register.v. Semnalele oe \u0219i we reprezint\u0103 Output Enable, respectiv Write Enable.","sidebar":"sidebar"},"Lab4 - Verilog/Memorie/Lectura/README":{"id":"Lab4 - Verilog/Memorie/Lectura/README","title":"Memorie","description":"Registrul","sidebar":"sidebar"},"README":{"id":"README","title":"Introduction","description":"This is a landing page for the contents of this course.","sidebar":"sidebar"},"Template Chapter/Template Topic/Drills/questions":{"id":"Template Chapter/Template Topic/Drills/questions","title":"TODO question","description":"Question Text"},"Template Chapter/Template Topic/Drills/README":{"id":"Template Chapter/Template Topic/Drills/README","title":"Practice: Baby Steps","description":"We recommend that for practice, you add a subsection for the exercises.","sidebar":"sidebar"},"Template Chapter/Template Topic/Guides/README":{"id":"Template Chapter/Template Topic/Guides/README","title":"Guides","description":"Executable Paths","sidebar":"sidebar"},"Template Chapter/Template Topic/Reading/README":{"id":"Template Chapter/Template Topic/Reading/README","title":"Template Chapter","description":"This is an instance of a lab placeholder.","sidebar":"sidebar"},"Template Chapter/Template Topic/template-chapter-template-topic":{"id":"Template Chapter/Template Topic/template-chapter-template-topic","title":"template-chapter-template-topic","description":"Focus the slides and press F for fullscreen viewing.","sidebar":"sidebar"},"Template Chapter/Yet Another Topic/Drills/questions":{"id":"Template Chapter/Yet Another Topic/Drills/questions","title":"TODO question","description":"Question Text"},"Template Chapter/Yet Another Topic/Drills/README":{"id":"Template Chapter/Yet Another Topic/Drills/README","title":"Drills for Another Topic","description":"Here we just reference questions.","sidebar":"sidebar"}}}')}}]);