<testsuites name="results">
  <testsuite name="all" package="all">
    <property name="random_seed" value="1733915970" />
    <testcase name="my_first_test" classname="sim" file="/home/magna/smartVerilog/Benchmark/ISCAS85/c432/sim.py" lineno="16" time="0.0035076141357421875" sim_time_ns="100.001" ratio_time="28509.692380641656" />
  </testsuite>
</testsuites>
