INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HSD_SNU_2021/labs/lab04/lab04.srcs/sources_1/new/tb_lab4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HSD_SNU_2021/labs/lab04/lab04.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "D:/HSD_SNU_2021/labs/lab04/lab04.srcs/sources_1/ip/floating_point_MAC/sim/floating_point_MAC.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'floating_point_MAC'
