{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 218 06/27/2010 SJ Full Version " "Info: Version 10.0 Build 218 06/27/2010 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 07 17:53:41 2011 " "Info: Processing started: Fri Oct 07 17:53:41 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off SDRAM_CONTROL -c SDRAM_CONTROL " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off SDRAM_CONTROL -c SDRAM_CONTROL" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "SDRAM_CONTROL EP4CE115F29C7 " "Info: Selected device EP4CE115F29C7 for design \"SDRAM_CONTROL\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_PLL_COMPUTATION_SUCCESS_WITH_WARNINGS" "Sdram_Control:u1\|Sdram_PLL:u_sdram_pll\|altpll:altpll_component\|Sdram_PLL_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Warning: Implemented PLL \"Sdram_Control:u1\|Sdram_PLL:u_sdram_pll\|altpll:altpll_component\|Sdram_PLL_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type, but with warnings" { { "Warning" "WCUT_CUT_YGR_PLL_PARAMETER_DIFF2" "phase shift Sdram_Control:u1\|Sdram_PLL:u_sdram_pll\|altpll:altpll_component\|Sdram_PLL_altpll:auto_generated\|wire_pll1_clk\[1\] -108.0 degrees -110.0 degrees " "Warning: Can't achieve requested value -108.0 degrees for clock output Sdram_Control:u1\|Sdram_PLL:u_sdram_pll\|altpll:altpll_component\|Sdram_PLL_altpll:auto_generated\|wire_pll1_clk\[1\] of parameter phase shift -- achieved value of -110.0 degrees" {  } { { "db/sdram_pll_altpll.v" "" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV2/db/sdram_pll_altpll.v" 43 -1 0 } }  } 0 0 "Can't achieve requested value %3!s! for clock output %2!s! of parameter %1!s! -- achieved value of %4!s!" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Sdram_Control:u1\|Sdram_PLL:u_sdram_pll\|altpll:altpll_component\|Sdram_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] 100 27 0 0 " "Info: Implementing clock multiplication of 100, clock division of 27, and phase shift of 0 degrees (0 ps) for Sdram_Control:u1\|Sdram_PLL:u_sdram_pll\|altpll:altpll_component\|Sdram_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/sdram_pll_altpll.v" "" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV2/db/sdram_pll_altpll.v" 43 -1 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Sdram_Control:u1\|Sdram_PLL:u_sdram_pll\|altpll:altpll_component\|Sdram_PLL_altpll:auto_generated\|wire_pll1_clk\[1\] 100 27 -110 -3056 " "Info: Implementing clock multiplication of 100, clock division of 27, and phase shift of -110 degrees (-3056 ps) for Sdram_Control:u1\|Sdram_PLL:u_sdram_pll\|altpll:altpll_component\|Sdram_PLL_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/sdram_pll_altpll.v" "" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV2/db/sdram_pll_altpll.v" 43 -1 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "db/sdram_pll_altpll.v" "" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV2/db/sdram_pll_altpll.v" 77 -1 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type, but with warnings" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll_27:pll_27_inst\|altpll:altpll_component\|pll Cyclone IV E PLL " "Info: Implemented PLL \"pll_27:pll_27_inst\|altpll:altpll_component\|pll\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_27:pll_27_inst\|altpll:altpll_component\|_clk0 27 50 0 0 " "Info: Implementing clock multiplication of 27, clock division of 50, and phase shift of 0 degrees (0 ps) for pll_27:pll_27_inst\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altpll.tdf" 533 3 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Info: Device EP4CE40F29C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Info: Device EP4CE40F29I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Info: Device EP4CE30F29C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Info: Device EP4CE30F29I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Info: Device EP4CE55F29C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Info: Device EP4CE55F29I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Info: Device EP4CE75F29C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Info: Device EP4CE75F29I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Info: Device EP4CE115F29I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Info: Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV2/" 0 { } { { 0 { 0 ""} 0 10058 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV2/" 0 { } { { 0 { 0 ""} 0 10060 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Info: Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV2/" 0 { } { { 0 { 0 ""} 0 10062 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Info: Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV2/" 0 { } { { 0 { 0 ""} 0 10064 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll_27:pll_27_inst\|altpll:altpll_component\|pll Cyclone IV E PLL " "Info: Implemented PLL \"pll_27:pll_27_inst\|altpll:altpll_component\|pll\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_27:pll_27_inst\|altpll:altpll_component\|_clk0 27 50 0 0 " "Info: Implementing clock multiplication of 27, clock division of 50, and phase shift of 0 degrees (0 ps) for pll_27:pll_27_inst\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altpll.tdf" 533 3 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_PLL_COMPUTATION_SUCCESS_WITH_WARNINGS" "Sdram_Control:u1\|Sdram_PLL:u_sdram_pll\|altpll:altpll_component\|Sdram_PLL_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Warning: Implemented PLL \"Sdram_Control:u1\|Sdram_PLL:u_sdram_pll\|altpll:altpll_component\|Sdram_PLL_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type, but with warnings" { { "Warning" "WCUT_CUT_YGR_PLL_PARAMETER_DIFF2" "phase shift Sdram_Control:u1\|Sdram_PLL:u_sdram_pll\|altpll:altpll_component\|Sdram_PLL_altpll:auto_generated\|wire_pll1_clk\[1\] -108.0 degrees -110.0 degrees " "Warning: Can't achieve requested value -108.0 degrees for clock output Sdram_Control:u1\|Sdram_PLL:u_sdram_pll\|altpll:altpll_component\|Sdram_PLL_altpll:auto_generated\|wire_pll1_clk\[1\] of parameter phase shift -- achieved value of -110.0 degrees" {  } { { "db/sdram_pll_altpll.v" "" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV2/db/sdram_pll_altpll.v" 43 -1 0 } }  } 0 0 "Can't achieve requested value %3!s! for clock output %2!s! of parameter %1!s! -- achieved value of %4!s!" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Sdram_Control:u1\|Sdram_PLL:u_sdram_pll\|altpll:altpll_component\|Sdram_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] 100 27 0 0 " "Info: Implementing clock multiplication of 100, clock division of 27, and phase shift of 0 degrees (0 ps) for Sdram_Control:u1\|Sdram_PLL:u_sdram_pll\|altpll:altpll_component\|Sdram_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/sdram_pll_altpll.v" "" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV2/db/sdram_pll_altpll.v" 43 -1 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Sdram_Control:u1\|Sdram_PLL:u_sdram_pll\|altpll:altpll_component\|Sdram_PLL_altpll:auto_generated\|wire_pll1_clk\[1\] 100 27 -110 -3056 " "Info: Implementing clock multiplication of 100, clock division of 27, and phase shift of -110 degrees (-3056 ps) for Sdram_Control:u1\|Sdram_PLL:u_sdram_pll\|altpll:altpll_component\|Sdram_PLL_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/sdram_pll_altpll.v" "" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV2/db/sdram_pll_altpll.v" 43 -1 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "db/sdram_pll_altpll.v" "" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV2/db/sdram_pll_altpll.v" 77 -1 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type, but with warnings" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Info: Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_5kp1 " "Info: Entity dcfifo_5kp1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe16\|dffe17a*  " "Info: set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe16\|dffe17a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe12\|dffe13a*  " "Info: set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe12\|dffe13a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_7ip1 " "Info: Entity dcfifo_7ip1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_hd9:dffpipe16\|dffe17a*  " "Info: set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_hd9:dffpipe16\|dffe17a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_gd9:dffpipe13\|dffe14a*  " "Info: set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_gd9:dffpipe13\|dffe14a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Info: Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "Info: create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "Info: set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SDRAM_CONTROL.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'SDRAM_CONTROL.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Warning: Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "Warning: PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_27_inst\|altpll_component\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Warning: Node: pll_27_inst\|altpll_component\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WSTA_GENERIC_WARNING" "Node: u1\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 37.037 " "Warning: Node: u1\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 37.037" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WSTA_GENERIC_WARNING" "Node: u1\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 37.037 " "Warning: Node: u1\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 37.037" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "Critical Warning: From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "Critical Warning: From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "Critical Warning: From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 0 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Info: Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Info: Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "Info:   Period   Clock Name" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "Info: ======== ============" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " "Info:  100.000 altera_reserved_tck" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_27:pll_27_inst\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1) " "Info: Automatically promoted node pll_27:pll_27_inst\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altpll.tdf" 533 3 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll_27:pll_27_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV2/" 0 { } { { 0 { 0 ""} 0 2547 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Sdram_Control:u1\|Sdram_PLL:u_sdram_pll\|altpll:altpll_component\|Sdram_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_3) " "Info: Automatically promoted node Sdram_Control:u1\|Sdram_PLL:u_sdram_pll\|altpll:altpll_component\|Sdram_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/sdram_pll_altpll.v" "" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV2/db/sdram_pll_altpll.v" 77 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control:u1|Sdram_PLL:u_sdram_pll|altpll:altpll_component|Sdram_PLL_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV2/" 0 { } { { 0 { 0 ""} 0 1901 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Sdram_Control:u1\|Sdram_PLL:u_sdram_pll\|altpll:altpll_component\|Sdram_PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_3) " "Info: Automatically promoted node Sdram_Control:u1\|Sdram_PLL:u_sdram_pll\|altpll:altpll_component\|Sdram_PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/sdram_pll_altpll.v" "" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV2/db/sdram_pll_altpll.v" 77 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control:u1|Sdram_PLL:u_sdram_pll|altpll:altpll_component|Sdram_PLL_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV2/" 0 { } { { 0 { 0 ""} 0 1901 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Info: Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV2/" 0 { } { { 0 { 0 ""} 0 7083 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all  " "Info: Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Info: Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV2/" 0 { } { { 0 { 0 ""} 0 8277 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Info: Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV2/" 0 { } { { 0 { 0 ""} 0 4054 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "sld_signaltap.vhd" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/sld_signaltap.vhd" 831 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV2/" 0 { } { { 0 { 0 ""} 0 6357 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "comb~0  " "Info: Automatically promoted node comb~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control:u1\|always3~1 " "Info: Destination node Sdram_Control:u1\|always3~1" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control:u1|always3~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV2/" 0 { } { { 0 { 0 ""} 0 7678 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control:u1\|rRD1_ADDR\[19\]~25 " "Info: Destination node Sdram_Control:u1\|rRD1_ADDR\[19\]~25" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV2/Sdram_Control/Sdram_Control.v" 308 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control:u1|rRD1_ADDR[19]~25 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV2/" 0 { } { { 0 { 0 ""} 0 8020 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control:u1\|rRD1_ADDR\[19\]~29 " "Info: Destination node Sdram_Control:u1\|rRD1_ADDR\[19\]~29" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV2/Sdram_Control/Sdram_Control.v" 308 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control:u1|rRD1_ADDR[19]~29 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV2/" 0 { } { { 0 { 0 ""} 0 8024 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { comb~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV2/" 0 { } { { 0 { 0 ""} 0 7571 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "Sdram_Control:u1\|Sdram_PLL:u_sdram_pll\|altpll:altpll_component\|Sdram_PLL_altpll:auto_generated\|pll1 0 " "Warning: PLL \"Sdram_Control:u1\|Sdram_PLL:u_sdram_pll\|altpll:altpll_component\|Sdram_PLL_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] Sdram_Control:u1\|Sdram_PLL:u_sdram_pll\|altpll:altpll_component\|Sdram_PLL_altpll:auto_generated\|pll1 driven by pll_27:pll_27_inst\|altpll:altpll_component\|_clk0~clkctrl which is OUTCLK output port of Clock control block type node pll_27:pll_27_inst\|altpll:altpll_component\|_clk0~clkctrl " "Info: Input port INCLK\[0\] of node \"Sdram_Control:u1\|Sdram_PLL:u_sdram_pll\|altpll:altpll_component\|Sdram_PLL_altpll:auto_generated\|pll1\" is driven by pll_27:pll_27_inst\|altpll:altpll_component\|_clk0~clkctrl which is OUTCLK output port of Clock control block type node pll_27:pll_27_inst\|altpll:altpll_component\|_clk0~clkctrl" {  } { { "db/sdram_pll_altpll.v" "" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV2/db/sdram_pll_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altpll.tdf" 891 3 0 } } { "Sdram_Control/Sdram_PLL.v" "" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV2/Sdram_Control/Sdram_PLL.v" 94 0 0 } } { "Sdram_Control/Sdram_Control.v" "" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV2/Sdram_Control/Sdram_Control.v" 128 0 0 } } { "SDRAM_CONTROL.v" "" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV2/SDRAM_CONTROL.v" 141 0 0 } } { "altpll.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } } { "pll_27.v" "" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV2/pll_27.v" 90 0 0 } } { "SDRAM_CONTROL.v" "" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV2/SDRAM_CONTROL.v" 83 0 0 } }  } 0 0 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "" 0 -1}  } { { "db/sdram_pll_altpll.v" "" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV2/db/sdram_pll_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altpll.tdf" 891 3 0 } } { "Sdram_Control/Sdram_PLL.v" "" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV2/Sdram_Control/Sdram_PLL.v" 94 0 0 } } { "Sdram_Control/Sdram_Control.v" "" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV2/Sdram_Control/Sdram_Control.v" 128 0 0 } } { "SDRAM_CONTROL.v" "" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV2/SDRAM_CONTROL.v" 141 0 0 } }  } 0 0 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "Sdram_Control:u1\|Sdram_PLL:u_sdram_pll\|altpll:altpll_component\|Sdram_PLL_altpll:auto_generated\|pll1 clk\[1\] DRAM_CLK~output " "Warning: PLL \"Sdram_Control:u1\|Sdram_PLL:u_sdram_pll\|altpll:altpll_component\|Sdram_PLL_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"DRAM_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/sdram_pll_altpll.v" "" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV2/db/sdram_pll_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altpll.tdf" 891 3 0 } } { "Sdram_Control/Sdram_PLL.v" "" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV2/Sdram_Control/Sdram_PLL.v" 94 0 0 } } { "Sdram_Control/Sdram_Control.v" "" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV2/Sdram_Control/Sdram_Control.v" 128 0 0 } } { "SDRAM_CONTROL.v" "" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV2/SDRAM_CONTROL.v" 141 0 0 } } { "SDRAM_CONTROL.v" "" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV2/SDRAM_CONTROL.v" 53 -1 0 } }  } 0 0 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OSC_50 " "Warning: Node \"OSC_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OSC_50" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Info: Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Info: Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X46_Y37 X57_Y48 " "Info: Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48" {  } {  } 0 0 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Info: Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 0 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "37 " "Warning: 37 pins must meet Altera requirements for 3.3, 3.0, and 2.5-V interfaces. Refer to the device Application Note 447 (Interfacing Cyclone III Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems)." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[3\] 3.3-V LVTTL R24 " "Info: Pin KEY\[3\] uses I/O standard 3.3-V LVTTL at R24" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { KEY[3] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "SDRAM_CONTROL.v" "" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV2/SDRAM_CONTROL.v" 40 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV2/" 0 { } { { 0 { 0 ""} 0 2623 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL W3 " "Info: Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at W3" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "SDRAM_CONTROL.v" "" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV2/SDRAM_CONTROL.v" 55 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV2/" 0 { } { { 0 { 0 ""} 0 2667 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL W2 " "Info: Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at W2" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "SDRAM_CONTROL.v" "" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV2/SDRAM_CONTROL.v" 55 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV2/" 0 { } { { 0 { 0 ""} 0 2668 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL V4 " "Info: Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at V4" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "SDRAM_CONTROL.v" "" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV2/SDRAM_CONTROL.v" 55 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV2/" 0 { } { { 0 { 0 ""} 0 2669 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL W1 " "Info: Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at W1" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "SDRAM_CONTROL.v" "" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV2/SDRAM_CONTROL.v" 55 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV2/" 0 { } { { 0 { 0 ""} 0 2670 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL V3 " "Info: Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at V3" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "SDRAM_CONTROL.v" "" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV2/SDRAM_CONTROL.v" 55 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV2/" 0 { } { { 0 { 0 ""} 0 2671 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL V2 " "Info: Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at V2" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "SDRAM_CONTROL.v" "" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV2/SDRAM_CONTROL.v" 55 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV2/" 0 { } { { 0 { 0 ""} 0 2672 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL V1 " "Info: Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at V1" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "SDRAM_CONTROL.v" "" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV2/SDRAM_CONTROL.v" 55 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV2/" 0 { } { { 0 { 0 ""} 0 2673 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL U3 " "Info: Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at U3" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "SDRAM_CONTROL.v" "" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV2/SDRAM_CONTROL.v" 55 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV2/" 0 { } { { 0 { 0 ""} 0 2674 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL Y3 " "Info: Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at Y3" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "SDRAM_CONTROL.v" "" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV2/SDRAM_CONTROL.v" 55 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV2/" 0 { } { { 0 { 0 ""} 0 2675 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL Y4 " "Info: Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at Y4" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "SDRAM_CONTROL.v" "" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV2/SDRAM_CONTROL.v" 55 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV2/" 0 { } { { 0 { 0 ""} 0 2676 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL AB1 " "Info: Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at AB1" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "SDRAM_CONTROL.v" "" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV2/SDRAM_CONTROL.v" 55 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV2/" 0 { } { { 0 { 0 ""} 0 2677 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL AA3 " "Info: Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at AA3" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "SDRAM_CONTROL.v" "" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV2/SDRAM_CONTROL.v" 55 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV2/" 0 { } { { 0 { 0 ""} 0 2678 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL AB2 " "Info: Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at AB2" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "SDRAM_CONTROL.v" "" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV2/SDRAM_CONTROL.v" 55 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV2/" 0 { } { { 0 { 0 ""} 0 2679 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL AC1 " "Info: Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at AC1" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "SDRAM_CONTROL.v" "" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV2/SDRAM_CONTROL.v" 55 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV2/" 0 { } { { 0 { 0 ""} 0 2680 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL AB3 " "Info: Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at AB3" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "SDRAM_CONTROL.v" "" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV2/SDRAM_CONTROL.v" 55 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV2/" 0 { } { { 0 { 0 ""} 0 2681 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL AC2 " "Info: Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at AC2" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "SDRAM_CONTROL.v" "" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV2/SDRAM_CONTROL.v" 55 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV2/" 0 { } { { 0 { 0 ""} 0 2682 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[16\] 3.3-V LVTTL M8 " "Info: Pin DRAM_DQ\[16\] uses I/O standard 3.3-V LVTTL at M8" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[16] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } } { "SDRAM_CONTROL.v" "" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV2/SDRAM_CONTROL.v" 55 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV2/" 0 { } { { 0 { 0 ""} 0 2683 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[17\] 3.3-V LVTTL L8 " "Info: Pin DRAM_DQ\[17\] uses I/O standard 3.3-V LVTTL at L8" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[17] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } } { "SDRAM_CONTROL.v" "" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV2/SDRAM_CONTROL.v" 55 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV2/" 0 { } { { 0 { 0 ""} 0 2684 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[18\] 3.3-V LVTTL P2 " "Info: Pin DRAM_DQ\[18\] uses I/O standard 3.3-V LVTTL at P2" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[18] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } } { "SDRAM_CONTROL.v" "" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV2/SDRAM_CONTROL.v" 55 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV2/" 0 { } { { 0 { 0 ""} 0 2685 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[19\] 3.3-V LVTTL N3 " "Info: Pin DRAM_DQ\[19\] uses I/O standard 3.3-V LVTTL at N3" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[19] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } } { "SDRAM_CONTROL.v" "" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV2/SDRAM_CONTROL.v" 55 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV2/" 0 { } { { 0 { 0 ""} 0 2686 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[20\] 3.3-V LVTTL N4 " "Info: Pin DRAM_DQ\[20\] uses I/O standard 3.3-V LVTTL at N4" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[20] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } } { "SDRAM_CONTROL.v" "" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV2/SDRAM_CONTROL.v" 55 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV2/" 0 { } { { 0 { 0 ""} 0 2687 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[21\] 3.3-V LVTTL M4 " "Info: Pin DRAM_DQ\[21\] uses I/O standard 3.3-V LVTTL at M4" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[21] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } } { "SDRAM_CONTROL.v" "" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV2/SDRAM_CONTROL.v" 55 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV2/" 0 { } { { 0 { 0 ""} 0 2688 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[22\] 3.3-V LVTTL M7 " "Info: Pin DRAM_DQ\[22\] uses I/O standard 3.3-V LVTTL at M7" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[22] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } } { "SDRAM_CONTROL.v" "" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV2/SDRAM_CONTROL.v" 55 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV2/" 0 { } { { 0 { 0 ""} 0 2689 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[23\] 3.3-V LVTTL L7 " "Info: Pin DRAM_DQ\[23\] uses I/O standard 3.3-V LVTTL at L7" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[23] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } } { "SDRAM_CONTROL.v" "" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV2/SDRAM_CONTROL.v" 55 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV2/" 0 { } { { 0 { 0 ""} 0 2690 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[24\] 3.3-V LVTTL U5 " "Info: Pin DRAM_DQ\[24\] uses I/O standard 3.3-V LVTTL at U5" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[24] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } } { "SDRAM_CONTROL.v" "" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV2/SDRAM_CONTROL.v" 55 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV2/" 0 { } { { 0 { 0 ""} 0 2691 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[25\] 3.3-V LVTTL R7 " "Info: Pin DRAM_DQ\[25\] uses I/O standard 3.3-V LVTTL at R7" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[25] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } } { "SDRAM_CONTROL.v" "" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV2/SDRAM_CONTROL.v" 55 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV2/" 0 { } { { 0 { 0 ""} 0 2692 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[26\] 3.3-V LVTTL R1 " "Info: Pin DRAM_DQ\[26\] uses I/O standard 3.3-V LVTTL at R1" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[26] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } } { "SDRAM_CONTROL.v" "" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV2/SDRAM_CONTROL.v" 55 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV2/" 0 { } { { 0 { 0 ""} 0 2693 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[27\] 3.3-V LVTTL R2 " "Info: Pin DRAM_DQ\[27\] uses I/O standard 3.3-V LVTTL at R2" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[27] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } } { "SDRAM_CONTROL.v" "" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV2/SDRAM_CONTROL.v" 55 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV2/" 0 { } { { 0 { 0 ""} 0 2694 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[28\] 3.3-V LVTTL R3 " "Info: Pin DRAM_DQ\[28\] uses I/O standard 3.3-V LVTTL at R3" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[28] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } } { "SDRAM_CONTROL.v" "" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV2/SDRAM_CONTROL.v" 55 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV2/" 0 { } { { 0 { 0 ""} 0 2695 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[29\] 3.3-V LVTTL T3 " "Info: Pin DRAM_DQ\[29\] uses I/O standard 3.3-V LVTTL at T3" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[29] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } } { "SDRAM_CONTROL.v" "" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV2/SDRAM_CONTROL.v" 55 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV2/" 0 { } { { 0 { 0 ""} 0 2696 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[30\] 3.3-V LVTTL U4 " "Info: Pin DRAM_DQ\[30\] uses I/O standard 3.3-V LVTTL at U4" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[30] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } } { "SDRAM_CONTROL.v" "" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV2/SDRAM_CONTROL.v" 55 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV2/" 0 { } { { 0 { 0 ""} 0 2697 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[31\] 3.3-V LVTTL U1 " "Info: Pin DRAM_DQ\[31\] uses I/O standard 3.3-V LVTTL at U1" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { DRAM_DQ[31] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } } { "SDRAM_CONTROL.v" "" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV2/SDRAM_CONTROL.v" 55 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV2/" 0 { } { { 0 { 0 ""} 0 2698 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3-V LVTTL M23 " "Info: Pin KEY\[0\] uses I/O standard 3.3-V LVTTL at M23" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { KEY[0] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "SDRAM_CONTROL.v" "" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV2/SDRAM_CONTROL.v" 40 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV2/" 0 { } { { 0 { 0 ""} 0 2620 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL Y2 " "Info: Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { CLOCK_50 } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "SDRAM_CONTROL.v" "" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV2/SDRAM_CONTROL.v" 37 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV2/" 0 { } { { 0 { 0 ""} 0 2710 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[2\] 3.3-V LVTTL N21 " "Info: Pin KEY\[2\] uses I/O standard 3.3-V LVTTL at N21" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { KEY[2] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } } { "SDRAM_CONTROL.v" "" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV2/SDRAM_CONTROL.v" 40 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV2/" 0 { } { { 0 { 0 ""} 0 2622 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3-V LVTTL M21 " "Info: Pin KEY\[1\] uses I/O standard 3.3-V LVTTL at M21" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { KEY[1] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "SDRAM_CONTROL.v" "" { Text "D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV2/SDRAM_CONTROL.v" 40 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV2/" 0 { } { { 0 { 0 ""} 0 2621 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!d! pins must meet Altera requirements for 3.3, 3.0, and 2.5-V interfaces. Refer to the device Application Note 447 (Interfacing Cyclone III Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems)." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV2/SDRAM_CONTROL.fit.smsg " "Info: Generated suppressed messages file D:/book_ftp/Chapter6/SDRAM_CONTROL_ADV2/SDRAM_CONTROL.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 21 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "426 " "Info: Peak virtual memory: 426 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 07 17:54:10 2011 " "Info: Processing ended: Fri Oct 07 17:54:10 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Info: Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Info: Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
