TimeQuest Timing Analyzer report for dev_board
Tue Apr 09 14:21:59 2024
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'sys_clk'
 14. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 15. Slow 1200mV 85C Model Hold: 'sys_clk'
 16. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 17. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 18. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 19. Slow 1200mV 85C Model Minimum Pulse Width: 'sys_clk'
 20. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 21. Setup Times
 22. Hold Times
 23. Clock to Output Times
 24. Minimum Clock to Output Times
 25. Slow 1200mV 85C Model Metastability Summary
 26. Slow 1200mV 0C Model Fmax Summary
 27. Slow 1200mV 0C Model Setup Summary
 28. Slow 1200mV 0C Model Hold Summary
 29. Slow 1200mV 0C Model Recovery Summary
 30. Slow 1200mV 0C Model Removal Summary
 31. Slow 1200mV 0C Model Minimum Pulse Width Summary
 32. Slow 1200mV 0C Model Setup: 'sys_clk'
 33. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 34. Slow 1200mV 0C Model Hold: 'sys_clk'
 35. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 36. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 37. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 38. Slow 1200mV 0C Model Minimum Pulse Width: 'sys_clk'
 39. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 40. Setup Times
 41. Hold Times
 42. Clock to Output Times
 43. Minimum Clock to Output Times
 44. Slow 1200mV 0C Model Metastability Summary
 45. Fast 1200mV 0C Model Setup Summary
 46. Fast 1200mV 0C Model Hold Summary
 47. Fast 1200mV 0C Model Recovery Summary
 48. Fast 1200mV 0C Model Removal Summary
 49. Fast 1200mV 0C Model Minimum Pulse Width Summary
 50. Fast 1200mV 0C Model Setup: 'sys_clk'
 51. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 52. Fast 1200mV 0C Model Hold: 'sys_clk'
 53. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 54. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 55. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 56. Fast 1200mV 0C Model Minimum Pulse Width: 'sys_clk'
 57. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 58. Setup Times
 59. Hold Times
 60. Clock to Output Times
 61. Minimum Clock to Output Times
 62. Fast 1200mV 0C Model Metastability Summary
 63. Multicorner Timing Analysis Summary
 64. Setup Times
 65. Hold Times
 66. Clock to Output Times
 67. Minimum Clock to Output Times
 68. Board Trace Model Assignments
 69. Input Transition Times
 70. Signal Integrity Metrics (Slow 1200mv 0c Model)
 71. Signal Integrity Metrics (Slow 1200mv 85c Model)
 72. Signal Integrity Metrics (Fast 1200mv 0c Model)
 73. Setup Transfers
 74. Hold Transfers
 75. Recovery Transfers
 76. Removal Transfers
 77. Report TCCS
 78. Report RSKM
 79. Unconstrained Paths
 80. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 15.0.0 Build 145 04/22/2015 SJ Full Version ;
; Revision Name      ; dev_board                                           ;
; Device Family      ; Cyclone IV E                                        ;
; Device Name        ; EP4CE10F17C8                                        ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-12        ; < 0.1%      ;
;     Processors 13-20       ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------+
; SDC File List                                       ;
+-----------------+--------+--------------------------+
; SDC File Path   ; Status ; Read at                  ;
+-----------------+--------+--------------------------+
; ../rtl/SDC1.sdc ; OK     ; Tue Apr 09 14:21:57 2024 ;
+-----------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-------------------------------------------------------+---------------------------------------------------------+
; Clock Name                                          ; Type      ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                                ; Targets                                                 ;
+-----------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-------------------------------------------------------+---------------------------------------------------------+
; altera_reserved_tck                                 ; Base      ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                       ; { altera_reserved_tck }                                 ;
; PLL_CLK|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 15.384  ; 65.0 MHz  ; 0.192 ; 8.653  ; 55.00      ; 10        ; 13          ; 4.5   ;        ;           ;            ; false    ; sys_clk ; PLL_CLK|altpll_component|auto_generated|pll1|inclk[0] ; { PLL_CLK|altpll_component|auto_generated|pll1|clk[1] } ;
; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 10.000  ; 100.0 MHz ; 0.000 ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; sys_clk ; PLL_CLK|altpll_component|auto_generated|pll1|inclk[0] ; { PLL_CLK|altpll_component|auto_generated|pll1|clk[2] } ;
; sys_clk                                             ; Base      ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                       ; { sys_clk }                                             ;
+-----------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-------------------------------------------------------+---------------------------------------------------------+


+----------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                       ;
+-----------+-----------------+---------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name          ; Note ;
+-----------+-----------------+---------------------+------+
; 42.08 MHz ; 42.08 MHz       ; altera_reserved_tck ;      ;
; 80.04 MHz ; 80.04 MHz       ; sys_clk             ;      ;
+-----------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------+
; Slow 1200mV 85C Model Setup Summary          ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; sys_clk             ; 7.506  ; 0.000         ;
; altera_reserved_tck ; 38.117 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Hold Summary          ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; sys_clk             ; 0.326 ; 0.000         ;
; altera_reserved_tck ; 0.453 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 48.103 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Removal Summary       ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.581 ; 0.000         ;
+---------------------+-------+---------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+---------------------+--------+--------------------+
; Clock               ; Slack  ; End Point TNS      ;
+---------------------+--------+--------------------+
; sys_clk             ; 9.661  ; 0.000              ;
; altera_reserved_tck ; 49.593 ; 0.000              ;
+---------------------+--------+--------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'sys_clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 7.506  ; sld_signaltap:uart_send_recv|acq_trigger_in_reg[23]                                                                                                                                                                                                                                                                                                                                        ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.051     ; 12.314     ;
; 7.846  ; sld_signaltap:uart_send_recv|acq_trigger_in_reg[18]                                                                                                                                                                                                                                                                                                                                        ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.060     ; 11.965     ;
; 7.906  ; sld_signaltap:uart_send_recv|acq_trigger_in_reg[17]                                                                                                                                                                                                                                                                                                                                        ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.060     ; 11.905     ;
; 8.063  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_90|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.084     ; 11.724     ;
; 8.266  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_47|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.060     ; 11.545     ;
; 8.901  ; sld_signaltap:uart_send_recv|acq_trigger_in_reg[5]                                                                                                                                                                                                                                                                                                                                         ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.084     ; 10.886     ;
; 8.954  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_32|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.068     ; 10.849     ;
; 9.004  ; sld_signaltap:uart_send_recv|acq_trigger_in_reg[16]                                                                                                                                                                                                                                                                                                                                        ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.050     ; 10.817     ;
; 9.027  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_44|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.060     ; 10.784     ;
; 9.067  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_29|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.051     ; 10.753     ;
; 9.151  ; sld_signaltap:uart_send_recv|acq_trigger_in_reg[4]                                                                                                                                                                                                                                                                                                                                         ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.084     ; 10.636     ;
; 9.302  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_38|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.051     ; 10.518     ;
; 9.333  ; sld_signaltap:uart_send_recv|acq_trigger_in_reg[20]                                                                                                                                                                                                                                                                                                                                        ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.051     ; 10.487     ;
; 9.339  ; sld_signaltap:uart_send_recv|acq_trigger_in_reg[22]                                                                                                                                                                                                                                                                                                                                        ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.068     ; 10.464     ;
; 9.387  ; sld_signaltap:uart_send_recv|acq_trigger_in_reg[19]                                                                                                                                                                                                                                                                                                                                        ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.051     ; 10.433     ;
; 9.539  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_35|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.068     ; 10.264     ;
; 9.631  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_50|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.050     ; 10.190     ;
; 9.670  ; sld_signaltap:uart_send_recv|acq_trigger_in_reg[31]                                                                                                                                                                                                                                                                                                                                        ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.087     ; 10.114     ;
; 9.682  ; sld_signaltap:uart_send_recv|acq_trigger_in_reg[30]                                                                                                                                                                                                                                                                                                                                        ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.087     ; 10.102     ;
; 9.732  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_41|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.051     ; 10.088     ;
; 9.840  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_12|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.087     ; 9.944      ;
; 9.865  ; sld_signaltap:uart_send_recv|acq_trigger_in_reg[21]                                                                                                                                                                                                                                                                                                                                        ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.068     ; 9.938      ;
; 9.875  ; sld_signaltap:uart_send_recv|acq_trigger_in_reg[28]                                                                                                                                                                                                                                                                                                                                        ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.086     ; 9.910      ;
; 9.888  ; sld_signaltap:uart_send_recv|acq_trigger_in_reg[29]                                                                                                                                                                                                                                                                                                                                        ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.087     ; 9.896      ;
; 9.943  ; sld_signaltap:uart_send_recv|acq_trigger_in_reg[26]                                                                                                                                                                                                                                                                                                                                        ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.088     ; 9.840      ;
; 9.991  ; sld_signaltap:uart_send_recv|acq_trigger_in_reg[6]                                                                                                                                                                                                                                                                                                                                         ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.083     ; 9.797      ;
; 10.041 ; sld_signaltap:uart_send_recv|acq_trigger_in_reg[0]                                                                                                                                                                                                                                                                                                                                         ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.086     ; 9.744      ;
; 10.114 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_24|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.088     ; 9.669      ;
; 10.280 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_87|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.084     ; 9.507      ;
; 10.283 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_6|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff   ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.087     ; 9.501      ;
; 10.309 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_9|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff   ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.087     ; 9.475      ;
; 10.326 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_55|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.087     ; 9.458      ;
; 10.337 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_84|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.083     ; 9.451      ;
; 10.363 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_21|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.088     ; 9.420      ;
; 10.492 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_15|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.088     ; 9.291      ;
; 10.495 ; sld_signaltap:uart_send_recv|acq_trigger_in_reg[25]                                                                                                                                                                                                                                                                                                                                        ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.088     ; 9.288      ;
; 10.590 ; sld_signaltap:uart_send_recv|acq_trigger_in_reg[12]                                                                                                                                                                                                                                                                                                                                        ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.088     ; 9.193      ;
; 10.611 ; sld_signaltap:uart_send_recv|acq_trigger_in_reg[13]                                                                                                                                                                                                                                                                                                                                        ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.088     ; 9.172      ;
; 10.622 ; sld_signaltap:uart_send_recv|acq_trigger_in_reg[7]                                                                                                                                                                                                                                                                                                                                         ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.083     ; 9.166      ;
; 10.626 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_64|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.088     ; 9.157      ;
; 10.627 ; sld_signaltap:uart_send_recv|acq_trigger_in_reg[27]                                                                                                                                                                                                                                                                                                                                        ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.088     ; 9.156      ;
; 10.630 ; sld_signaltap:uart_send_recv|acq_trigger_in_reg[3]                                                                                                                                                                                                                                                                                                                                         ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.086     ; 9.155      ;
; 10.646 ; sld_signaltap:uart_send_recv|acq_trigger_in_reg[32]                                                                                                                                                                                                                                                                                                                                        ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.087     ; 9.138      ;
; 10.666 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_99|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.086     ; 9.119      ;
; 10.678 ; sld_signaltap:uart_send_recv|acq_trigger_in_reg[15]                                                                                                                                                                                                                                                                                                                                        ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.087     ; 9.106      ;
; 10.714 ; sld_signaltap:uart_send_recv|acq_trigger_in_reg[1]                                                                                                                                                                                                                                                                                                                                         ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.086     ; 9.071      ;
; 10.843 ; sld_signaltap:uart_send_recv|acq_trigger_in_reg[11]                                                                                                                                                                                                                                                                                                                                        ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.077     ; 8.951      ;
; 10.855 ; sld_signaltap:uart_send_recv|acq_trigger_in_reg[2]                                                                                                                                                                                                                                                                                                                                         ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.086     ; 8.930      ;
; 10.904 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_18|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.088     ; 8.879      ;
; 10.977 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_81|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.083     ; 8.811      ;
; 11.002 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_3|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff   ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.087     ; 8.782      ;
; 11.006 ; sld_signaltap:uart_send_recv|acq_trigger_in_reg[10]                                                                                                                                                                                                                                                                                                                                        ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.080     ; 8.785      ;
; 11.036 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_70|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.080     ; 8.755      ;
; 11.063 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_73|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.080     ; 8.728      ;
; 11.065 ; sld_signaltap:uart_send_recv|acq_trigger_in_reg[9]                                                                                                                                                                                                                                                                                                                                         ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.080     ; 8.726      ;
; 11.147 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_93|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.086     ; 8.638      ;
; 11.186 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_102|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.086     ; 8.599      ;
; 11.198 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_61|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.088     ; 8.585      ;
; 11.204 ; sld_signaltap:uart_send_recv|acq_trigger_in_reg[14]                                                                                                                                                                                                                                                                                                                                        ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.087     ; 8.580      ;
; 11.250 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_58|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.087     ; 8.534      ;
; 11.279 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_67|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.077     ; 8.515      ;
; 11.285 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_96|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.086     ; 8.500      ;
; 11.464 ; sld_signaltap:uart_send_recv|acq_trigger_in_reg[8]                                                                                                                                                                                                                                                                                                                                         ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.082     ; 8.325      ;
; 11.714 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_76|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.082     ; 8.075      ;
; 11.911 ; uart_IGBT:u_uart_IGBT|tx_data_cnt[1]                                                                                                                                                                                                                                                                                                                                                       ; uart_IGBT:u_uart_IGBT|send_data[3]                                                                                                                                                                                                                                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.071     ; 7.889      ;
; 12.123 ; key_led_association:key_led_association_u|cnt_led[1]                                                                                                                                                                                                                                                                                                                                       ; key_led_association:key_led_association_u|cnt_led[32]                                                                                                                                                                                                                                                                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.078     ; 7.670      ;
; 12.123 ; key_led_association:key_led_association_u|cnt_led[1]                                                                                                                                                                                                                                                                                                                                       ; key_led_association:key_led_association_u|cnt_led[31]                                                                                                                                                                                                                                                                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.078     ; 7.670      ;
; 12.123 ; key_led_association:key_led_association_u|cnt_led[1]                                                                                                                                                                                                                                                                                                                                       ; key_led_association:key_led_association_u|cnt_led[30]                                                                                                                                                                                                                                                                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.078     ; 7.670      ;
; 12.123 ; key_led_association:key_led_association_u|cnt_led[1]                                                                                                                                                                                                                                                                                                                                       ; key_led_association:key_led_association_u|cnt_led[29]                                                                                                                                                                                                                                                                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.078     ; 7.670      ;
; 12.123 ; key_led_association:key_led_association_u|cnt_led[1]                                                                                                                                                                                                                                                                                                                                       ; key_led_association:key_led_association_u|cnt_led[28]                                                                                                                                                                                                                                                                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.078     ; 7.670      ;
; 12.123 ; key_led_association:key_led_association_u|cnt_led[1]                                                                                                                                                                                                                                                                                                                                       ; key_led_association:key_led_association_u|cnt_led[27]                                                                                                                                                                                                                                                                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.078     ; 7.670      ;
; 12.123 ; key_led_association:key_led_association_u|cnt_led[1]                                                                                                                                                                                                                                                                                                                                       ; key_led_association:key_led_association_u|cnt_led[26]                                                                                                                                                                                                                                                                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.078     ; 7.670      ;
; 12.123 ; key_led_association:key_led_association_u|cnt_led[1]                                                                                                                                                                                                                                                                                                                                       ; key_led_association:key_led_association_u|cnt_led[25]                                                                                                                                                                                                                                                                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.078     ; 7.670      ;
; 12.123 ; key_led_association:key_led_association_u|cnt_led[1]                                                                                                                                                                                                                                                                                                                                       ; key_led_association:key_led_association_u|cnt_led[24]                                                                                                                                                                                                                                                                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.078     ; 7.670      ;
; 12.194 ; key_led_association:key_led_association_u|cnt_led[1]                                                                                                                                                                                                                                                                                                                                       ; key_led_association:key_led_association_u|cnt_led[23]                                                                                                                                                                                                                                                                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 7.596      ;
; 12.194 ; key_led_association:key_led_association_u|cnt_led[1]                                                                                                                                                                                                                                                                                                                                       ; key_led_association:key_led_association_u|cnt_led[22]                                                                                                                                                                                                                                                                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 7.596      ;
; 12.194 ; key_led_association:key_led_association_u|cnt_led[1]                                                                                                                                                                                                                                                                                                                                       ; key_led_association:key_led_association_u|cnt_led[21]                                                                                                                                                                                                                                                                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 7.596      ;
; 12.194 ; key_led_association:key_led_association_u|cnt_led[1]                                                                                                                                                                                                                                                                                                                                       ; key_led_association:key_led_association_u|cnt_led[20]                                                                                                                                                                                                                                                                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 7.596      ;
; 12.194 ; key_led_association:key_led_association_u|cnt_led[1]                                                                                                                                                                                                                                                                                                                                       ; key_led_association:key_led_association_u|cnt_led[19]                                                                                                                                                                                                                                                                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 7.596      ;
; 12.194 ; key_led_association:key_led_association_u|cnt_led[1]                                                                                                                                                                                                                                                                                                                                       ; key_led_association:key_led_association_u|cnt_led[18]                                                                                                                                                                                                                                                                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 7.596      ;
; 12.194 ; key_led_association:key_led_association_u|cnt_led[1]                                                                                                                                                                                                                                                                                                                                       ; key_led_association:key_led_association_u|cnt_led[17]                                                                                                                                                                                                                                                                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 7.596      ;
; 12.194 ; key_led_association:key_led_association_u|cnt_led[1]                                                                                                                                                                                                                                                                                                                                       ; key_led_association:key_led_association_u|cnt_led[8]                                                                                                                                                                                                                                                                     ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 7.596      ;
; 12.194 ; key_led_association:key_led_association_u|cnt_led[1]                                                                                                                                                                                                                                                                                                                                       ; key_led_association:key_led_association_u|cnt_led[9]                                                                                                                                                                                                                                                                     ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 7.596      ;
; 12.194 ; key_led_association:key_led_association_u|cnt_led[1]                                                                                                                                                                                                                                                                                                                                       ; key_led_association:key_led_association_u|cnt_led[10]                                                                                                                                                                                                                                                                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 7.596      ;
; 12.194 ; key_led_association:key_led_association_u|cnt_led[1]                                                                                                                                                                                                                                                                                                                                       ; key_led_association:key_led_association_u|cnt_led[11]                                                                                                                                                                                                                                                                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 7.596      ;
; 12.194 ; key_led_association:key_led_association_u|cnt_led[1]                                                                                                                                                                                                                                                                                                                                       ; key_led_association:key_led_association_u|cnt_led[12]                                                                                                                                                                                                                                                                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 7.596      ;
; 12.194 ; key_led_association:key_led_association_u|cnt_led[1]                                                                                                                                                                                                                                                                                                                                       ; key_led_association:key_led_association_u|cnt_led[13]                                                                                                                                                                                                                                                                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 7.596      ;
; 12.194 ; key_led_association:key_led_association_u|cnt_led[1]                                                                                                                                                                                                                                                                                                                                       ; key_led_association:key_led_association_u|cnt_led[14]                                                                                                                                                                                                                                                                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 7.596      ;
; 12.194 ; key_led_association:key_led_association_u|cnt_led[1]                                                                                                                                                                                                                                                                                                                                       ; key_led_association:key_led_association_u|cnt_led[15]                                                                                                                                                                                                                                                                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 7.596      ;
; 12.194 ; key_led_association:key_led_association_u|cnt_led[1]                                                                                                                                                                                                                                                                                                                                       ; key_led_association:key_led_association_u|cnt_led[16]                                                                                                                                                                                                                                                                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 7.596      ;
; 12.245 ; uart_IGBT:u_uart_IGBT|tx_data_cnt[1]                                                                                                                                                                                                                                                                                                                                                       ; uart_IGBT:u_uart_IGBT|send_data[1]                                                                                                                                                                                                                                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.071     ; 7.555      ;
; 12.337 ; uart_IGBT:u_uart_IGBT|tx_data_cnt[1]                                                                                                                                                                                                                                                                                                                                                       ; uart_IGBT:u_uart_IGBT|send_data[5]                                                                                                                                                                                                                                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.071     ; 7.463      ;
; 12.350 ; key_led_association:key_led_association_u|cnt_led[2]                                                                                                                                                                                                                                                                                                                                       ; key_led_association:key_led_association_u|cnt_led[32]                                                                                                                                                                                                                                                                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.078     ; 7.443      ;
; 12.350 ; key_led_association:key_led_association_u|cnt_led[2]                                                                                                                                                                                                                                                                                                                                       ; key_led_association:key_led_association_u|cnt_led[31]                                                                                                                                                                                                                                                                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.078     ; 7.443      ;
; 12.350 ; key_led_association:key_led_association_u|cnt_led[2]                                                                                                                                                                                                                                                                                                                                       ; key_led_association:key_led_association_u|cnt_led[30]                                                                                                                                                                                                                                                                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.078     ; 7.443      ;
; 12.350 ; key_led_association:key_led_association_u|cnt_led[2]                                                                                                                                                                                                                                                                                                                                       ; key_led_association:key_led_association_u|cnt_led[29]                                                                                                                                                                                                                                                                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.078     ; 7.443      ;
; 12.350 ; key_led_association:key_led_association_u|cnt_led[2]                                                                                                                                                                                                                                                                                                                                       ; key_led_association:key_led_association_u|cnt_led[28]                                                                                                                                                                                                                                                                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.078     ; 7.443      ;
; 12.350 ; key_led_association:key_led_association_u|cnt_led[2]                                                                                                                                                                                                                                                                                                                                       ; key_led_association:key_led_association_u|cnt_led[27]                                                                                                                                                                                                                                                                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.078     ; 7.443      ;
; 12.350 ; key_led_association:key_led_association_u|cnt_led[2]                                                                                                                                                                                                                                                                                                                                       ; key_led_association:key_led_association_u|cnt_led[26]                                                                                                                                                                                                                                                                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.078     ; 7.443      ;
; 12.350 ; key_led_association:key_led_association_u|cnt_led[2]                                                                                                                                                                                                                                                                                                                                       ; key_led_association:key_led_association_u|cnt_led[25]                                                                                                                                                                                                                                                                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.078     ; 7.443      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                       ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 38.117 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.065      ; 11.949     ;
; 38.255 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.064      ; 11.810     ;
; 38.298 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.063      ; 11.766     ;
; 38.333 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.051      ; 11.719     ;
; 40.089 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.065      ; 9.977      ;
; 40.092 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.051      ; 9.960      ;
; 41.050 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.051      ; 9.002      ;
; 41.272 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.041      ; 8.770      ;
; 41.445 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.046      ; 8.602      ;
; 41.579 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.051      ; 8.473      ;
; 41.607 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.046      ; 8.440      ;
; 41.611 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.049      ; 8.439      ;
; 41.708 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.051      ; 8.344      ;
; 41.985 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.046      ; 8.062      ;
; 42.918 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.072      ; 7.155      ;
; 43.021 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.047      ; 7.027      ;
; 43.054 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.051      ; 6.998      ;
; 43.380 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.051      ; 6.672      ;
; 44.381 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.051      ; 5.671      ;
; 44.464 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.049      ; 5.586      ;
; 46.343 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.069      ; 3.727      ;
; 46.470 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.051      ; 3.582      ;
; 46.489 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.051      ; 3.563      ;
; 46.661 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.051      ; 3.391      ;
; 46.750 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.051      ; 3.302      ;
; 47.289 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.051      ; 2.763      ;
; 47.988 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.051      ; 2.064      ;
; 49.159 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.054      ; 0.896      ;
; 89.399 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 10.537     ;
; 89.402 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 10.534     ;
; 89.537 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 10.398     ;
; 89.540 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 10.395     ;
; 89.580 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 10.354     ;
; 89.583 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 10.351     ;
; 89.615 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 10.307     ;
; 89.618 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 10.304     ;
; 89.768 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 10.168     ;
; 89.906 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 10.029     ;
; 89.949 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 9.985      ;
; 89.984 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 9.938      ;
; 91.371 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                      ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 8.565      ;
; 91.374 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                      ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 8.562      ;
; 91.374 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 8.548      ;
; 91.377 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 8.545      ;
; 91.740 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                      ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 8.196      ;
; 91.743 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 8.179      ;
; 92.332 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                      ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 7.590      ;
; 92.335 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                      ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 7.587      ;
; 92.416 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 7.507      ;
; 92.416 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 7.507      ;
; 92.416 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 7.507      ;
; 92.416 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 7.507      ;
; 92.416 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 7.507      ;
; 92.416 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 7.507      ;
; 92.416 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 7.507      ;
; 92.416 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 7.507      ;
; 92.416 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 7.507      ;
; 92.416 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 7.507      ;
; 92.416 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 7.507      ;
; 92.416 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 7.507      ;
; 92.416 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 7.507      ;
; 92.416 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 7.507      ;
; 92.416 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 7.507      ;
; 92.416 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 7.507      ;
; 92.440 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 7.482      ;
; 92.440 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 7.482      ;
; 92.440 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 7.482      ;
; 92.440 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 7.482      ;
; 92.440 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 7.482      ;
; 92.440 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 7.482      ;
; 92.440 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 7.482      ;
; 92.440 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 7.482      ;
; 92.440 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 7.482      ;
; 92.440 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 7.482      ;
; 92.440 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 7.482      ;
; 92.440 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 7.482      ;
; 92.440 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 7.482      ;
; 92.440 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 7.482      ;
; 92.440 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 7.482      ;
; 92.440 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 7.482      ;
; 92.554 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                   ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 7.358      ;
; 92.557 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                   ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 7.355      ;
; 92.695 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                                                                ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 7.228      ;
; 92.695 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                                                                ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 7.228      ;
; 92.695 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                                                                ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 7.228      ;
; 92.695 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                                                                ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 7.228      ;
; 92.695 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                                                                ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 7.228      ;
; 92.695 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                                                                ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 7.228      ;
; 92.695 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                                                                ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 7.228      ;
; 92.695 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                                                                ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 7.228      ;
; 92.695 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                                                                ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 7.228      ;
; 92.695 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                                                                ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 7.228      ;
; 92.695 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                                                                ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 7.228      ;
; 92.695 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                                                                ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 7.228      ;
; 92.695 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                                                                ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 7.228      ;
; 92.695 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                                                                ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 7.228      ;
; 92.695 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                                                                ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 7.228      ;
; 92.695 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                                                                ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 7.228      ;
; 92.701 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                      ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 7.221      ;
; 92.719 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                                                                ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 7.203      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'sys_clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                              ; To Node                                                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.326 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                   ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ju14:auto_generated|ram_block1a0~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.479      ; 1.059      ;
; 0.329 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][30]                                                                                  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ju14:auto_generated|ram_block1a0~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.479      ; 1.062      ;
; 0.346 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][32]                                                                                  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ju14:auto_generated|ram_block1a0~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.479      ; 1.079      ;
; 0.395 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][50]                                                                                  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ju14:auto_generated|ram_block1a36~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.489      ; 1.138      ;
; 0.411 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][22]                                                                                  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ju14:auto_generated|ram_block1a0~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.486      ; 1.151      ;
; 0.413 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][8]                                                                                   ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ju14:auto_generated|ram_block1a0~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.479      ; 1.146      ;
; 0.416 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                   ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ju14:auto_generated|ram_block1a0~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.481      ; 1.151      ;
; 0.420 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][23]                                                                                  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ju14:auto_generated|ram_block1a0~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.479      ; 1.153      ;
; 0.428 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][55]                                                                                  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ju14:auto_generated|ram_block1a36~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.480      ; 1.162      ;
; 0.429 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][17]                                                                                  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ju14:auto_generated|ram_block1a0~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.486      ; 1.169      ;
; 0.435 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][20]                                                                                  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ju14:auto_generated|ram_block1a0~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.486      ; 1.175      ;
; 0.436 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][58]                                                                                  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ju14:auto_generated|ram_block1a36~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.480      ; 1.170      ;
; 0.440 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][56]                                                                                  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ju14:auto_generated|ram_block1a36~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.480      ; 1.174      ;
; 0.452 ; seg_led_pcf8591:u_seg_led_pcf8591|clk_cnt[3]                                                                                                                                                                           ; seg_led_pcf8591:u_seg_led_pcf8591|clk_cnt[3]                                                                                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; seg_led_pcf8591:u_seg_led_pcf8591|clk_cnt[2]                                                                                                                                                                           ; seg_led_pcf8591:u_seg_led_pcf8591|clk_cnt[2]                                                                                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; seg_led_pcf8591:u_seg_led_pcf8591|clk_cnt[1]                                                                                                                                                                           ; seg_led_pcf8591:u_seg_led_pcf8591|clk_cnt[1]                                                                                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart_IGBT:u_uart_IGBT|rx_data_cnt[4]                                                                                                                                                                                   ; uart_IGBT:u_uart_IGBT|rx_data_cnt[4]                                                                                                                                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart_IGBT:u_uart_IGBT|rx_buff_flag                                                                                                                                                                                     ; uart_IGBT:u_uart_IGBT|rx_buff_flag                                                                                                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart_IGBT:u_uart_IGBT|rx_buff_1_flag                                                                                                                                                                                   ; uart_IGBT:u_uart_IGBT|rx_buff_1_flag                                                                                                                                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart_recv:u_uart_recv|rxdata[6]                                                                                                                                                                                        ; uart_recv:u_uart_recv|rxdata[6]                                                                                                                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart_recv:u_uart_recv|rxdata[2]                                                                                                                                                                                        ; uart_recv:u_uart_recv|rxdata[2]                                                                                                                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart_recv:u_uart_recv|rxdata[7]                                                                                                                                                                                        ; uart_recv:u_uart_recv|rxdata[7]                                                                                                                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart_recv:u_uart_recv|rxdata[3]                                                                                                                                                                                        ; uart_recv:u_uart_recv|rxdata[3]                                                                                                                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                               ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed   ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|trig_mod_match_out                                                               ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|trig_mod_match_out                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Pulse_logic_gen:Pulse_logic_gen_u|IGBT_on_EN[0]                                                                                                                                                                        ; Pulse_logic_gen:Pulse_logic_gen_u|IGBT_on_EN[0]                                                                                                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart_IGBT:u_uart_IGBT|tx_ready                                                                                                                                                                                         ; uart_IGBT:u_uart_IGBT|tx_ready                                                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart_IGBT:u_uart_IGBT|tx_data_cnt[0]                                                                                                                                                                                   ; uart_IGBT:u_uart_IGBT|tx_data_cnt[0]                                                                                                                                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart_IGBT:u_uart_IGBT|tx_data_cnt[3]                                                                                                                                                                                   ; uart_IGBT:u_uart_IGBT|tx_data_cnt[3]                                                                                                                                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart_send:u_uart_send|tx_cnt[3]                                                                                                                                                                                        ; uart_send:u_uart_send|tx_cnt[3]                                                                                                                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart_send:u_uart_send|tx_cnt[2]                                                                                                                                                                                        ; uart_send:u_uart_send|tx_cnt[2]                                                                                                                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart_send:u_uart_send|tx_cnt[1]                                                                                                                                                                                        ; uart_send:u_uart_send|tx_cnt[1]                                                                                                                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart_send:u_uart_send|tx_flag                                                                                                                                                                                          ; uart_send:u_uart_send|tx_flag                                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; uart_recv:u_uart_recv|rx_flag                                                                                                                                                                                          ; uart_recv:u_uart_recv|rx_flag                                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_recv:u_uart_recv|rx_cnt[2]                                                                                                                                                                                        ; uart_recv:u_uart_recv|rx_cnt[2]                                                                                                                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_recv:u_uart_recv|rx_cnt[1]                                                                                                                                                                                        ; uart_recv:u_uart_recv|rx_cnt[1]                                                                                                                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                        ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                   ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                   ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ju14:auto_generated|ram_block1a0~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.480      ; 1.187      ;
; 0.453 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                              ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; key_led_association:key_led_association_u|led_control[1]                                                                                                                                                               ; key_led_association:key_led_association_u|led_control[1]                                                                                                                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; key_led_association:key_led_association_u|led_control[0]                                                                                                                                                               ; key_led_association:key_led_association_u|led_control[0]                                                                                                                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_IGBT:u_uart_IGBT|send_en                                                                                                                                                                                          ; uart_IGBT:u_uart_IGBT|send_en                                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.455 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                   ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ju14:auto_generated|ram_block1a0~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.480      ; 1.189      ;
; 0.456 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][43]                                                                                  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ju14:auto_generated|ram_block1a36~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.484      ; 1.194      ;
; 0.464 ; seg_led_pcf8591:u_seg_led_pcf8591|clk_cnt[0]                                                                                                                                                                           ; seg_led_pcf8591:u_seg_led_pcf8591|clk_cnt[0]                                                                                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.758      ;
; 0.464 ; uart_send:u_uart_send|tx_cnt[0]                                                                                                                                                                                        ; uart_send:u_uart_send|tx_cnt[0]                                                                                                                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.758      ;
; 0.465 ; uart_recv:u_uart_recv|rx_cnt[0]                                                                                                                                                                                        ; uart_recv:u_uart_recv|rx_cnt[0]                                                                                                                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.758      ;
; 0.469 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][15]                                                                                  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ju14:auto_generated|ram_block1a0~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.485      ; 1.208      ;
; 0.470 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][13]                                                                                  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ju14:auto_generated|ram_block1a0~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.485      ; 1.209      ;
; 0.485 ; seg_led_pcf8591:u_seg_led_pcf8591|dri_clk                                                                                                                                                                              ; seg_led_pcf8591:u_seg_led_pcf8591|dri_clk                                                                                                                                                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.049      ; 0.746      ;
; 0.497 ; i2c_dri:u_i2c_dri|dri_clk                                                                                                                                                                                              ; i2c_dri:u_i2c_dri|dri_clk                                                                                                                                                                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.049      ; 0.758      ;
; 0.497 ; i2c_dri_pcf8591:u_i2c_dri_pcf8591|dri_clk                                                                                                                                                                              ; i2c_dri_pcf8591:u_i2c_dri_pcf8591|dri_clk                                                                                                                                                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.049      ; 0.758      ;
; 0.499 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][12]                                                                                  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][12]                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.793      ;
; 0.499 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][31]                                                                                  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][31]                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.793      ;
; 0.499 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][48]                                                                                  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][48]                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.793      ;
; 0.499 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][13]                                                                                  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][13]                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.793      ;
; 0.499 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][17]                                                                                  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][17]                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.793      ;
; 0.499 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][30]                                                                                  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][30]                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.793      ;
; 0.499 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][33]                                                                                  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][33]                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.793      ;
; 0.500 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                   ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; sld_signaltap:uart_send_recv|acq_data_in_reg[12]                                                                                                                                                                       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][12]                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][27]                                                                                  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][27]                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; sld_signaltap:uart_send_recv|acq_data_in_reg[27]                                                                                                                                                                       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][27]                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][34]                                                                                  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][34]                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; seg_led_pcf8591:u_seg_led_pcf8591|clk_cnt[2]                                                                                                                                                                           ; seg_led_pcf8591:u_seg_led_pcf8591|clk_cnt[0]                                                                                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:uart_send_recv|acq_data_in_reg[37]                                                                                                                                                                       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][37]                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][42]                                                                                  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][42]                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][44]                                                                                  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][44]                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][48]                                                                                  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][48]                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:uart_send_recv|acq_data_in_reg[48]                                                                                                                                                                       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][48]                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][49]                                                                                  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][49]                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][52]                                                                                  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][52]                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                   ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                   ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:uart_send_recv|acq_data_in_reg[2]                                                                                                                                                                        ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][4]                                                                                   ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][4]                                                                                   ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][5]                                                                                   ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][5]                                                                                   ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][5]                                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:uart_send_recv|acq_data_in_reg[5]                                                                                                                                                                        ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][5]                                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][8]                                                                                   ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][8]                                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:uart_send_recv|acq_data_in_reg[8]                                                                                                                                                                        ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][8]                                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][10]                                                                                  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][10]                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][10]                                                                                  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][10]                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:uart_send_recv|acq_data_in_reg[10]                                                                                                                                                                       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][10]                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][11]                                                                                  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][11]                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][15]                                                                                  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][15]                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][19]                                                                                  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][19]                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; sld_signaltap:uart_send_recv|acq_data_in_reg[20]                                                                                                                                                                       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][20]                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][21]                                                                                  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][21]                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][25]                                                                                  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][25]                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:uart_send_recv|acq_data_in_reg[25]                                                                                                                                                                       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][25]                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][30]                                                                                  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][30]                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][32]                                                                                  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][32]                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][33]                                                                                  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][33]                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:uart_send_recv|acq_data_in_reg[33]                                                                                                                                                                       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][33]                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.794      ;
; 0.501 ; sld_signaltap:uart_send_recv|acq_data_in_reg[3]                                                                                                                                                                        ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.794      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.453 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                           ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                     ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                     ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                     ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                            ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.465 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                     ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.758      ;
; 0.466 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.758      ;
; 0.485 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.778      ;
; 0.487 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.779      ;
; 0.492 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.785      ;
; 0.493 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.785      ;
; 0.494 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.786      ;
; 0.499 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_74|dffs[1]  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_74|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.793      ;
; 0.500 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_100|dffs[1] ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_100|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                                                                               ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]                                                                                                                                                                      ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]                                                                                                                                                                      ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]                                                                                                                 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_45|dffs[1]  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_45|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.793      ;
; 0.501 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_103|dffs[1] ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_103|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_94|dffs[1]  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_94|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_82|dffs[1]  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_82|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_65|dffs[1]  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_65|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_56|dffs[1]  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_56|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_22|dffs[1]  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_22|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                                 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                                                                                                 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                                                                                                 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                                                                                                 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                                                                 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_68|dffs[1]  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_68|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_48|dffs[1]  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_48|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_33|dffs[1]  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_33|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                                                                                                                  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.502 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_91|dffs[1]  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_91|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_88|dffs[1]  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_88|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_10|dffs[1]  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_10|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                               ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                                               ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                                                              ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_119|dffs[1] ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_119|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_39|dffs[1]  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_39|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                                                                                                  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                                                                                                  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[11]                                                                                                                                                                                                                 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[10]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.503 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.796      ;
; 0.503 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_42|dffs[1]  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_42|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_36|dffs[1]  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_36|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.796      ;
; 0.503 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                                                                                  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.796      ;
; 0.503 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.796      ;
; 0.504 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_7|dffs[1]   ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_7|dffs[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.797      ;
; 0.504 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                                                                                                  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.797      ;
; 0.505 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.798      ;
; 0.506 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                                                                                    ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.799      ;
; 0.507 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_63|dffs[0]  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_65|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.801      ;
; 0.507 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_11|dffs[0]  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_13|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.800      ;
; 0.508 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_72|dffs[0]  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_74|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.801      ;
; 0.509 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_57|dffs[0]  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_59|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_17|dffs[0]  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_19|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_34|dffs[0]  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_36|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.802      ;
; 0.510 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_101|dffs[0] ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_103|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_110|dffs[1] ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_110|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.804      ;
; 0.510 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.803      ;
; 0.511 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.804      ;
; 0.511 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.804      ;
; 0.511 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.804      ;
; 0.512 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_78|dffs[0]  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_79|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.806      ;
; 0.516 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_116|dffs[0] ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_117|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.810      ;
; 0.518 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.811      ;
; 0.519 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.812      ;
; 0.520 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.813      ;
; 0.522 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                     ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.815      ;
; 0.525 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_79|dffs[1]  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_79|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.819      ;
; 0.526 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.819      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.103 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.051      ; 1.949      ;
; 96.520 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_62|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.395      ;
; 96.520 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_62|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.395      ;
; 96.520 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_63|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.395      ;
; 96.520 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_65|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.395      ;
; 96.520 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_65|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.395      ;
; 96.520 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_65|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.395      ;
; 96.520 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_66|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.395      ;
; 96.521 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_82|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.392      ;
; 96.521 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_56|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.394      ;
; 96.521 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_4|dffs[2]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.394      ;
; 96.521 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_4|dffs[1]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.394      ;
; 96.521 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_4|dffs[0]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.394      ;
; 96.521 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_5|dffs[0]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.394      ;
; 96.521 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_7|dffs[2]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.394      ;
; 96.521 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_7|dffs[1]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.394      ;
; 96.521 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_7|dffs[0]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.394      ;
; 96.521 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_8|dffs[0]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.394      ;
; 96.521 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_10|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.394      ;
; 96.521 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_10|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.394      ;
; 96.521 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_10|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.394      ;
; 96.521 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_11|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.394      ;
; 96.521 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_13|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.394      ;
; 96.521 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_13|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.394      ;
; 96.521 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_13|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.394      ;
; 96.521 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_14|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.394      ;
; 96.521 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_16|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.395      ;
; 96.521 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_16|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.395      ;
; 96.521 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_16|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.395      ;
; 96.521 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_17|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.395      ;
; 96.521 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_19|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.395      ;
; 96.521 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_19|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.395      ;
; 96.521 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_19|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.395      ;
; 96.521 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_20|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.395      ;
; 96.521 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_22|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.395      ;
; 96.521 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_22|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.395      ;
; 96.521 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_22|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.395      ;
; 96.521 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_23|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.395      ;
; 96.521 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_25|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.395      ;
; 96.521 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_25|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.395      ;
; 96.521 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_25|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.395      ;
; 96.521 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_26|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.395      ;
; 96.521 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_27|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.395      ;
; 96.521 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_27|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.395      ;
; 96.521 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_27|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.395      ;
; 96.521 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_56|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.394      ;
; 96.521 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_56|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.394      ;
; 96.521 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_57|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.394      ;
; 96.521 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_59|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.394      ;
; 96.521 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_59|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.394      ;
; 96.521 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_59|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.394      ;
; 96.521 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_60|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.394      ;
; 96.521 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_62|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.394      ;
; 96.521 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_82|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.392      ;
; 96.521 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_82|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.392      ;
; 96.521 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_83|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.392      ;
; 96.521 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_85|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.392      ;
; 96.521 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_85|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.392      ;
; 96.521 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_85|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.392      ;
; 96.521 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_86|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.392      ;
; 96.521 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_88|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 3.393      ;
; 96.521 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_88|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 3.393      ;
; 96.521 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_88|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 3.393      ;
; 96.521 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_89|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 3.393      ;
; 96.521 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_91|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 3.393      ;
; 96.521 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_91|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 3.393      ;
; 96.521 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_91|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 3.393      ;
; 96.521 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_92|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 3.393      ;
; 96.521 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_94|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.394      ;
; 96.521 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_94|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.394      ;
; 96.521 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_94|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.394      ;
; 96.521 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_95|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.394      ;
; 96.521 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_97|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.394      ;
; 96.521 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_97|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 3.393      ;
; 96.521 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_97|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 3.393      ;
; 96.521 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_98|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.394      ;
; 96.521 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_100|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.394      ;
; 96.521 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_100|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.394      ;
; 96.521 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_100|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.394      ;
; 96.521 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_101|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.394      ;
; 96.521 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_103|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.394      ;
; 96.521 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_103|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 3.393      ;
; 96.521 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_103|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 3.393      ;
; 96.521 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_104|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 3.393      ;
; 96.521 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_105|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 3.393      ;
; 96.521 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_105|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 3.393      ;
; 96.521 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_105|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 3.393      ;
; 96.526 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.398      ;
; 96.526 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.398      ;
; 96.526 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.398      ;
; 96.526 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.406      ;
; 96.526 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.406      ;
; 96.526 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.406      ;
; 96.526 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.406      ;
; 96.526 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.406      ;
; 96.526 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.406      ;
; 96.526 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.406      ;
; 96.526 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.406      ;
; 96.526 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.406      ;
; 96.526 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.406      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.581 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.875      ;
; 1.581 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.875      ;
; 1.581 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.875      ;
; 1.581 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.875      ;
; 1.581 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.875      ;
; 1.581 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.875      ;
; 1.581 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.875      ;
; 1.581 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.875      ;
; 1.581 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.875      ;
; 1.581 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.875      ;
; 1.581 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.875      ;
; 1.581 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.875      ;
; 1.902 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.195      ;
; 1.902 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.195      ;
; 1.902 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.195      ;
; 1.902 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.195      ;
; 1.902 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.195      ;
; 1.902 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.195      ;
; 1.902 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.195      ;
; 1.902 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.195      ;
; 1.902 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.195      ;
; 1.902 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.195      ;
; 1.949 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.242      ;
; 1.949 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.242      ;
; 1.949 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.242      ;
; 1.949 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.242      ;
; 1.949 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.242      ;
; 1.949 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.242      ;
; 1.949 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.242      ;
; 1.949 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.242      ;
; 1.949 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.242      ;
; 1.949 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.242      ;
; 1.949 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.242      ;
; 1.982 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.287      ;
; 2.337 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.616      ;
; 2.337 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.616      ;
; 2.337 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.616      ;
; 2.924 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_49|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 3.223      ;
; 2.924 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_48|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 3.223      ;
; 2.924 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_48|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 3.223      ;
; 2.924 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_48|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 3.223      ;
; 2.924 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_46|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 3.223      ;
; 2.924 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_45|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 3.223      ;
; 2.924 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_45|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 3.223      ;
; 2.924 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_45|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 3.223      ;
; 2.932 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_62|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 3.233      ;
; 2.932 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_62|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 3.233      ;
; 2.932 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_63|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 3.233      ;
; 2.932 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_65|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 3.233      ;
; 2.932 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_65|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 3.233      ;
; 2.932 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_65|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 3.233      ;
; 2.932 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_66|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 3.233      ;
; 2.932 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_88|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 3.231      ;
; 2.932 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_88|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 3.231      ;
; 2.932 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_88|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 3.231      ;
; 2.932 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_89|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 3.231      ;
; 2.932 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_91|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 3.231      ;
; 2.932 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_91|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 3.231      ;
; 2.932 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_91|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 3.231      ;
; 2.932 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_92|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 3.231      ;
; 2.933 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_82|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 3.231      ;
; 2.933 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_56|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 3.233      ;
; 2.933 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_4|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 3.233      ;
; 2.933 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_4|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 3.233      ;
; 2.933 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_4|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 3.233      ;
; 2.933 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_5|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 3.233      ;
; 2.933 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_7|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 3.233      ;
; 2.933 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_7|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 3.233      ;
; 2.933 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_7|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 3.233      ;
; 2.933 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_8|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 3.233      ;
; 2.933 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_10|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 3.233      ;
; 2.933 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_10|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 3.233      ;
; 2.933 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_10|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 3.233      ;
; 2.933 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_11|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 3.233      ;
; 2.933 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_13|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 3.233      ;
; 2.933 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_13|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 3.233      ;
; 2.933 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_13|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 3.233      ;
; 2.933 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_14|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 3.233      ;
; 2.933 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_16|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 3.234      ;
; 2.933 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_16|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 3.234      ;
; 2.933 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_16|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 3.234      ;
; 2.933 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_17|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 3.234      ;
; 2.933 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_19|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 3.234      ;
; 2.933 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_19|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 3.234      ;
; 2.933 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_19|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 3.234      ;
; 2.933 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_20|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 3.234      ;
; 2.933 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_22|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 3.234      ;
; 2.933 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_22|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 3.234      ;
; 2.933 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_22|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 3.234      ;
; 2.933 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_23|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 3.234      ;
; 2.933 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_25|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 3.234      ;
; 2.933 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_25|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 3.234      ;
; 2.933 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_25|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 3.234      ;
; 2.933 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_26|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 3.234      ;
; 2.933 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_27|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 3.234      ;
; 2.933 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_27|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 3.234      ;
; 2.933 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_27|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 3.234      ;
; 2.933 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_56|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 3.233      ;
; 2.933 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_56|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 3.233      ;
; 2.933 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_57|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 3.233      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'sys_clk'                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.661 ; 9.896        ; 0.235          ; Low Pulse Width  ; sys_clk ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ju14:auto_generated|ram_block1a36~porta_address_reg0                                                                                                                                                                 ;
; 9.661 ; 9.896        ; 0.235          ; Low Pulse Width  ; sys_clk ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ju14:auto_generated|ram_block1a36~porta_we_reg                                                                                                                                                                       ;
; 9.663 ; 9.898        ; 0.235          ; Low Pulse Width  ; sys_clk ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ju14:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                  ;
; 9.663 ; 9.898        ; 0.235          ; Low Pulse Width  ; sys_clk ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ju14:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                        ;
; 9.663 ; 9.898        ; 0.235          ; Low Pulse Width  ; sys_clk ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ju14:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                                                                                  ;
; 9.665 ; 9.900        ; 0.235          ; Low Pulse Width  ; sys_clk ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ju14:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                   ;
; 9.718 ; 9.906        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; seg_led_pcf8591:u_seg_led_pcf8591|dri_clk                                                                                                                                                                                                                                                                                                                                                 ;
; 9.761 ; 9.949        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; i2c_dri:u_i2c_dri|dri_clk                                                                                                                                                                                                                                                                                                                                                                 ;
; 9.761 ; 9.949        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; i2c_dri_pcf8591:u_i2c_dri_pcf8591|dri_clk                                                                                                                                                                                                                                                                                                                                                 ;
; 9.782 ; 10.002       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|IGBT_on_EN[0]                                                                                                                                                                                                                                                                                                                                           ;
; 9.782 ; 10.002       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|Pulses_cycle_counter_1[3]                                                                                                                                                                                                                                                                                                                               ;
; 9.782 ; 10.002       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|Pulses_cycle_counter_1[5]                                                                                                                                                                                                                                                                                                                               ;
; 9.782 ; 10.002       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|Pulses_cycle_counter_1[6]                                                                                                                                                                                                                                                                                                                               ;
; 9.782 ; 10.002       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|Pulses_cycle_counter_1[7]                                                                                                                                                                                                                                                                                                                               ;
; 9.782 ; 10.002       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|Pulses_cycle_counter_1[9]                                                                                                                                                                                                                                                                                                                               ;
; 9.782 ; 10.002       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; sld_signaltap:uart_send_recv|acq_data_in_reg[18]                                                                                                                                                                                                                                                                                                                                          ;
; 9.782 ; 10.002       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; sld_signaltap:uart_send_recv|acq_trigger_in_reg[17]                                                                                                                                                                                                                                                                                                                                       ;
; 9.782 ; 10.002       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; sld_signaltap:uart_send_recv|acq_trigger_in_reg[18]                                                                                                                                                                                                                                                                                                                                       ;
; 9.782 ; 10.002       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][18]                                                                                                                                                                                                                                                     ;
; 9.782 ; 10.002       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][18]                                                                                                                                                                                                                                                     ;
; 9.782 ; 10.002       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_44|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ;
; 9.782 ; 10.002       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_47|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|IGBT[1]                                                                                                                                                                                                                                                                                                                                                 ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|IGBT_counter_1[12]                                                                                                                                                                                                                                                                                                                                      ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|IGBT_counter_1[13]                                                                                                                                                                                                                                                                                                                                      ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|IGBT_counter_1[14]                                                                                                                                                                                                                                                                                                                                      ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|IGBT_counter_1[15]                                                                                                                                                                                                                                                                                                                                      ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|IGBT_counter_1[16]                                                                                                                                                                                                                                                                                                                                      ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|IGBT_counter_1[17]                                                                                                                                                                                                                                                                                                                                      ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|IGBT_counter_1[18]                                                                                                                                                                                                                                                                                                                                      ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|IGBT_counter_1[19]                                                                                                                                                                                                                                                                                                                                      ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|IGBT_counter_1[20]                                                                                                                                                                                                                                                                                                                                      ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|IGBT_counter_1[21]                                                                                                                                                                                                                                                                                                                                      ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|IGBT_counter_1[22]                                                                                                                                                                                                                                                                                                                                      ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|IGBT_counter_1[23]                                                                                                                                                                                                                                                                                                                                      ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|Pulses_cycle_counter_1[0]                                                                                                                                                                                                                                                                                                                               ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|Pulses_cycle_counter_1[10]                                                                                                                                                                                                                                                                                                                              ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|Pulses_cycle_counter_1[11]                                                                                                                                                                                                                                                                                                                              ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|Pulses_cycle_counter_1[1]                                                                                                                                                                                                                                                                                                                               ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|Pulses_cycle_counter_1[2]                                                                                                                                                                                                                                                                                                                               ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|Pulses_cycle_counter_1[4]                                                                                                                                                                                                                                                                                                                               ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|Pulses_cycle_counter_1[8]                                                                                                                                                                                                                                                                                                                               ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|counter[0]                                                                                                                                                                                                                                                                                                                                              ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|counter[10]                                                                                                                                                                                                                                                                                                                                             ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|counter[11]                                                                                                                                                                                                                                                                                                                                             ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|counter[12]                                                                                                                                                                                                                                                                                                                                             ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|counter[13]                                                                                                                                                                                                                                                                                                                                             ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|counter[14]                                                                                                                                                                                                                                                                                                                                             ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|counter[15]                                                                                                                                                                                                                                                                                                                                             ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|counter[16]                                                                                                                                                                                                                                                                                                                                             ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|counter[17]                                                                                                                                                                                                                                                                                                                                             ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|counter[18]                                                                                                                                                                                                                                                                                                                                             ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|counter[19]                                                                                                                                                                                                                                                                                                                                             ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|counter[1]                                                                                                                                                                                                                                                                                                                                              ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|counter[20]                                                                                                                                                                                                                                                                                                                                             ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|counter[21]                                                                                                                                                                                                                                                                                                                                             ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|counter[22]                                                                                                                                                                                                                                                                                                                                             ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|counter[23]                                                                                                                                                                                                                                                                                                                                             ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|counter[2]                                                                                                                                                                                                                                                                                                                                              ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|counter[3]                                                                                                                                                                                                                                                                                                                                              ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|counter[4]                                                                                                                                                                                                                                                                                                                                              ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|counter[5]                                                                                                                                                                                                                                                                                                                                              ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|counter[6]                                                                                                                                                                                                                                                                                                                                              ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|counter[7]                                                                                                                                                                                                                                                                                                                                              ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|counter[8]                                                                                                                                                                                                                                                                                                                                              ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|counter[9]                                                                                                                                                                                                                                                                                                                                              ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; uart_recv:u_uart_recv|clk_cnt[0]                                                                                                                                                                                                                                                                                                                                                          ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; uart_recv:u_uart_recv|clk_cnt[10]                                                                                                                                                                                                                                                                                                                                                         ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; uart_recv:u_uart_recv|clk_cnt[11]                                                                                                                                                                                                                                                                                                                                                         ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; uart_recv:u_uart_recv|clk_cnt[12]                                                                                                                                                                                                                                                                                                                                                         ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; uart_recv:u_uart_recv|clk_cnt[13]                                                                                                                                                                                                                                                                                                                                                         ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; uart_recv:u_uart_recv|clk_cnt[14]                                                                                                                                                                                                                                                                                                                                                         ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; uart_recv:u_uart_recv|clk_cnt[15]                                                                                                                                                                                                                                                                                                                                                         ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; uart_recv:u_uart_recv|clk_cnt[1]                                                                                                                                                                                                                                                                                                                                                          ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; uart_recv:u_uart_recv|clk_cnt[2]                                                                                                                                                                                                                                                                                                                                                          ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; uart_recv:u_uart_recv|clk_cnt[3]                                                                                                                                                                                                                                                                                                                                                          ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; uart_recv:u_uart_recv|clk_cnt[4]                                                                                                                                                                                                                                                                                                                                                          ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; uart_recv:u_uart_recv|clk_cnt[5]                                                                                                                                                                                                                                                                                                                                                          ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; uart_recv:u_uart_recv|clk_cnt[6]                                                                                                                                                                                                                                                                                                                                                          ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; uart_recv:u_uart_recv|clk_cnt[7]                                                                                                                                                                                                                                                                                                                                                          ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; uart_recv:u_uart_recv|clk_cnt[8]                                                                                                                                                                                                                                                                                                                                                          ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; uart_recv:u_uart_recv|clk_cnt[9]                                                                                                                                                                                                                                                                                                                                                          ;
; 9.784 ; 10.004       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|IGBT[0]                                                                                                                                                                                                                                                                                                                                                 ;
; 9.784 ; 10.004       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|IGBT_counter_1[0]                                                                                                                                                                                                                                                                                                                                       ;
; 9.784 ; 10.004       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|IGBT_counter_1[10]                                                                                                                                                                                                                                                                                                                                      ;
; 9.784 ; 10.004       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|IGBT_counter_1[11]                                                                                                                                                                                                                                                                                                                                      ;
; 9.784 ; 10.004       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|IGBT_counter_1[1]                                                                                                                                                                                                                                                                                                                                       ;
; 9.784 ; 10.004       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|IGBT_counter_1[2]                                                                                                                                                                                                                                                                                                                                       ;
; 9.784 ; 10.004       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|IGBT_counter_1[3]                                                                                                                                                                                                                                                                                                                                       ;
; 9.784 ; 10.004       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|IGBT_counter_1[4]                                                                                                                                                                                                                                                                                                                                       ;
; 9.784 ; 10.004       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|IGBT_counter_1[5]                                                                                                                                                                                                                                                                                                                                       ;
; 9.784 ; 10.004       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|IGBT_counter_1[6]                                                                                                                                                                                                                                                                                                                                       ;
; 9.784 ; 10.004       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|IGBT_counter_1[7]                                                                                                                                                                                                                                                                                                                                       ;
; 9.784 ; 10.004       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|IGBT_counter_1[8]                                                                                                                                                                                                                                                                                                                                       ;
; 9.784 ; 10.004       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|IGBT_counter_1[9]                                                                                                                                                                                                                                                                                                                                       ;
; 9.784 ; 10.004       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|Pulses_cycle_counter_1[12]                                                                                                                                                                                                                                                                                                                              ;
; 9.784 ; 10.004       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|Pulses_cycle_counter_1[13]                                                                                                                                                                                                                                                                                                                              ;
; 9.784 ; 10.004       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|Pulses_cycle_counter_1[14]                                                                                                                                                                                                                                                                                                                              ;
; 9.784 ; 10.004       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|Pulses_cycle_counter_1[15]                                                                                                                                                                                                                                                                                                                              ;
; 9.784 ; 10.004       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|Pulses_cycle_counter_1[16]                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.593 ; 49.828       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ju14:auto_generated|ram_block1a36~portb_address_reg0                                                                                                                           ;
; 49.595 ; 49.830       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ju14:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                            ;
; 49.655 ; 49.875       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                       ;
; 49.712 ; 49.900       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]                                                                       ;
; 49.712 ; 49.900       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                                 ;
; 49.712 ; 49.900       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                                ;
; 49.712 ; 49.900       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                                ;
; 49.712 ; 49.900       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                                                                ;
; 49.712 ; 49.900       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                                 ;
; 49.712 ; 49.900       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                                                                                                 ;
; 49.712 ; 49.900       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                                                                                                 ;
; 49.712 ; 49.900       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                                                                                                 ;
; 49.712 ; 49.900       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                                                                                                 ;
; 49.712 ; 49.900       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                                                                                                 ;
; 49.712 ; 49.900       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                                                                                                 ;
; 49.712 ; 49.900       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                                                                                                 ;
; 49.712 ; 49.900       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                                                                 ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                           ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                           ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                                             ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                                                                                             ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                                                                                             ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                                                                             ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                                                                                             ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                                                                                             ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]                                                                                             ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]                                                                                             ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                               ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]                                                                                                                                                                      ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]                                                                                                                                                                      ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2]                                                                                                                                                                      ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]                                                                                                                                                                      ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4]                                                                                                                                                                      ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]                                                                                                                                                                      ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]                                                                                                                                                                      ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]                                                                                                                                                                      ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                    ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                                                                                    ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                                                                                     ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                                                                                     ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                                                                                     ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                                                                     ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                                                                     ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                                                                                     ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                                                                                                                                     ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                                                                                      ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                                                                                      ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                                                                                      ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                                                                                      ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                                                                                      ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                                                                                      ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                                                                                      ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_39|dffs[0]  ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_39|dffs[1]  ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_40|dffs[0]  ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_42|dffs[0]  ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_42|dffs[1]  ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_42|dffs[2]  ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_43|dffs[0]  ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                               ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                               ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                                                               ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                                                                               ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                                                                                               ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                                               ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                                                                               ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                                                                                               ;
; 49.715 ; 49.903       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                        ;
; 49.715 ; 49.903       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                        ;
; 49.715 ; 49.903       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                        ;
; 49.715 ; 49.903       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                        ;
; 49.715 ; 49.903       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                               ;
; 49.715 ; 49.903       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                                                              ;
; 49.715 ; 49.903       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                               ;
; 49.715 ; 49.903       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                               ;
; 49.715 ; 49.903       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                               ;
; 49.715 ; 49.903       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                               ;
; 49.715 ; 49.903       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                               ;
; 49.715 ; 49.903       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                                                                                               ;
; 49.715 ; 49.903       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                                                                                               ;
; 49.715 ; 49.903       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                                                                                               ;
; 49.715 ; 49.903       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_119|dffs[0] ;
; 49.715 ; 49.903       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_119|dffs[1] ;
; 49.715 ; 49.903       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_120|dffs[0] ;
; 49.715 ; 49.903       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_121|dffs[2] ;
; 49.715 ; 49.903       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_51|dffs[0]  ;
; 49.715 ; 49.903       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_51|dffs[1]  ;
; 49.715 ; 49.903       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_52|dffs[0]  ;
; 49.715 ; 49.903       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_53|dffs[0]  ;
; 49.715 ; 49.903       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_53|dffs[1]  ;
; 49.715 ; 49.903       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_53|dffs[2]  ;
; 49.715 ; 49.903       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_05j:auto_generated|counter_reg_bit[0]                                                                              ;
; 49.715 ; 49.903       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_05j:auto_generated|counter_reg_bit[1]                                                                              ;
; 49.715 ; 49.903       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_05j:auto_generated|counter_reg_bit[2]                                                                              ;
; 49.715 ; 49.903       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_05j:auto_generated|counter_reg_bit[3]                                                                              ;
; 49.715 ; 49.903       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_05j:auto_generated|counter_reg_bit[4]                                                                              ;
; 49.715 ; 49.903       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_05j:auto_generated|counter_reg_bit[5]                                                                              ;
; 49.715 ; 49.903       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                                                                                                 ;
; 49.715 ; 49.903       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                                                                                                 ;
; 49.715 ; 49.903       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                                                                                                 ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 4.236 ; 4.396 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 7.543 ; 7.721 ; Rise       ; altera_reserved_tck ;
; key[*]              ; sys_clk             ; 0.593 ; 0.708 ; Rise       ; sys_clk             ;
;  key[0]             ; sys_clk             ; 0.514 ; 0.621 ; Rise       ; sys_clk             ;
;  key[1]             ; sys_clk             ; 0.343 ; 0.419 ; Rise       ; sys_clk             ;
;  key[2]             ; sys_clk             ; 0.593 ; 0.708 ; Rise       ; sys_clk             ;
;  key[3]             ; sys_clk             ; 0.228 ; 0.334 ; Rise       ; sys_clk             ;
; sys_rst_n           ; sys_clk             ; 4.754 ; 4.687 ; Rise       ; sys_clk             ;
; uart_rxd            ; sys_clk             ; 2.423 ; 2.731 ; Rise       ; sys_clk             ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.589  ; 1.519  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -1.579 ; -1.797 ; Rise       ; altera_reserved_tck ;
; key[*]              ; sys_clk             ; 1.069  ; 0.978  ; Rise       ; sys_clk             ;
;  key[0]             ; sys_clk             ; -0.231 ; -0.301 ; Rise       ; sys_clk             ;
;  key[1]             ; sys_clk             ; 0.962  ; 0.871  ; Rise       ; sys_clk             ;
;  key[2]             ; sys_clk             ; 0.756  ; 0.654  ; Rise       ; sys_clk             ;
;  key[3]             ; sys_clk             ; 1.069  ; 0.978  ; Rise       ; sys_clk             ;
; sys_rst_n           ; sys_clk             ; 0.181  ; 0.060  ; Rise       ; sys_clk             ;
; uart_rxd            ; sys_clk             ; -1.958 ; -2.253 ; Rise       ; sys_clk             ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                          ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                     ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------+
; Adc_Clk_A           ; sys_clk             ; 3.435  ;        ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[1] ;
; Adc_Clk_B           ; sys_clk             ;        ; 3.474  ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[1] ;
; Adc_Clk_A           ; sys_clk             ;        ; 3.391  ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[1] ;
; Adc_Clk_B           ; sys_clk             ; 3.364  ;        ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[1] ;
; clk_test            ; sys_clk             ; 3.289  ;        ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ;
; clk_test            ; sys_clk             ;        ; 3.179  ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ;
; altera_reserved_tdo ; altera_reserved_tck ; 14.021 ; 14.639 ; Fall       ; altera_reserved_tck                                 ;
; IGBT[*]             ; sys_clk             ; 8.855  ; 8.848  ; Rise       ; sys_clk                                             ;
;  IGBT[0]            ; sys_clk             ; 8.855  ; 8.848  ; Rise       ; sys_clk                                             ;
;  IGBT[1]            ; sys_clk             ; 7.320  ; 7.226  ; Rise       ; sys_clk                                             ;
; led[*]              ; sys_clk             ; 9.290  ; 9.873  ; Rise       ; sys_clk                                             ;
;  led[0]             ; sys_clk             ; 7.440  ; 7.362  ; Rise       ; sys_clk                                             ;
;  led[1]             ; sys_clk             ; 9.290  ; 9.873  ; Rise       ; sys_clk                                             ;
;  led[2]             ; sys_clk             ; 7.737  ; 7.607  ; Rise       ; sys_clk                                             ;
;  led[3]             ; sys_clk             ; 8.087  ; 7.939  ; Rise       ; sys_clk                                             ;
; uart_txd            ; sys_clk             ; 7.869  ; 7.949  ; Rise       ; sys_clk                                             ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                  ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                     ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------+
; Adc_Clk_A           ; sys_clk             ; 2.938  ;        ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[1] ;
; Adc_Clk_B           ; sys_clk             ;        ; 2.977  ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[1] ;
; Adc_Clk_A           ; sys_clk             ;        ; 2.895  ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[1] ;
; Adc_Clk_B           ; sys_clk             ; 2.870  ;        ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[1] ;
; clk_test            ; sys_clk             ; 2.791  ;        ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ;
; clk_test            ; sys_clk             ;        ; 2.685  ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ;
; altera_reserved_tdo ; altera_reserved_tck ; 11.628 ; 12.252 ; Fall       ; altera_reserved_tck                                 ;
; IGBT[*]             ; sys_clk             ; 7.063  ; 6.972  ; Rise       ; sys_clk                                             ;
;  IGBT[0]            ; sys_clk             ; 8.593  ; 8.589  ; Rise       ; sys_clk                                             ;
;  IGBT[1]            ; sys_clk             ; 7.063  ; 6.972  ; Rise       ; sys_clk                                             ;
; led[*]              ; sys_clk             ; 7.182  ; 7.108  ; Rise       ; sys_clk                                             ;
;  led[0]             ; sys_clk             ; 7.182  ; 7.108  ; Rise       ; sys_clk                                             ;
;  led[1]             ; sys_clk             ; 9.012  ; 9.597  ; Rise       ; sys_clk                                             ;
;  led[2]             ; sys_clk             ; 7.467  ; 7.344  ; Rise       ; sys_clk                                             ;
;  led[3]             ; sys_clk             ; 7.803  ; 7.662  ; Rise       ; sys_clk                                             ;
; uart_txd            ; sys_clk             ; 7.596  ; 7.671  ; Rise       ; sys_clk                                             ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                        ;
+-----------+-----------------+---------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name          ; Note ;
+-----------+-----------------+---------------------+------+
; 44.41 MHz ; 44.41 MHz       ; altera_reserved_tck ;      ;
; 84.23 MHz ; 84.23 MHz       ; sys_clk             ;      ;
+-----------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------+
; Slow 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; sys_clk             ; 8.128  ; 0.000         ;
; altera_reserved_tck ; 38.741 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; sys_clk             ; 0.318 ; 0.000         ;
; altera_reserved_tck ; 0.401 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 48.327 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.410 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; sys_clk             ; 9.669  ; 0.000             ;
; altera_reserved_tck ; 49.486 ; 0.000             ;
+---------------------+--------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'sys_clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 8.128  ; sld_signaltap:uart_send_recv|acq_trigger_in_reg[23]                                                                                                                                                                                                                                                                                                                                        ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.044     ; 11.700     ;
; 8.431  ; sld_signaltap:uart_send_recv|acq_trigger_in_reg[18]                                                                                                                                                                                                                                                                                                                                        ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.052     ; 11.389     ;
; 8.606  ; sld_signaltap:uart_send_recv|acq_trigger_in_reg[17]                                                                                                                                                                                                                                                                                                                                        ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.052     ; 11.214     ;
; 8.612  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_90|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.074     ; 11.186     ;
; 8.915  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_47|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.052     ; 10.905     ;
; 9.389  ; sld_signaltap:uart_send_recv|acq_trigger_in_reg[5]                                                                                                                                                                                                                                                                                                                                         ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.074     ; 10.409     ;
; 9.553  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_32|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.060     ; 10.259     ;
; 9.600  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_44|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.052     ; 10.220     ;
; 9.604  ; sld_signaltap:uart_send_recv|acq_trigger_in_reg[16]                                                                                                                                                                                                                                                                                                                                        ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.042     ; 10.226     ;
; 9.653  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_29|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.044     ; 10.175     ;
; 9.736  ; sld_signaltap:uart_send_recv|acq_trigger_in_reg[4]                                                                                                                                                                                                                                                                                                                                         ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.074     ; 10.062     ;
; 9.851  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_38|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.045     ; 9.976      ;
; 9.923  ; sld_signaltap:uart_send_recv|acq_trigger_in_reg[22]                                                                                                                                                                                                                                                                                                                                        ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.060     ; 9.889      ;
; 9.926  ; sld_signaltap:uart_send_recv|acq_trigger_in_reg[20]                                                                                                                                                                                                                                                                                                                                        ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.045     ; 9.901      ;
; 9.946  ; sld_signaltap:uart_send_recv|acq_trigger_in_reg[19]                                                                                                                                                                                                                                                                                                                                        ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.045     ; 9.881      ;
; 10.104 ; sld_signaltap:uart_send_recv|acq_trigger_in_reg[30]                                                                                                                                                                                                                                                                                                                                        ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.078     ; 9.690      ;
; 10.108 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_35|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.060     ; 9.704      ;
; 10.134 ; sld_signaltap:uart_send_recv|acq_trigger_in_reg[31]                                                                                                                                                                                                                                                                                                                                        ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.078     ; 9.660      ;
; 10.152 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_50|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.042     ; 9.678      ;
; 10.252 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_41|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.045     ; 9.575      ;
; 10.295 ; sld_signaltap:uart_send_recv|acq_trigger_in_reg[29]                                                                                                                                                                                                                                                                                                                                        ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.078     ; 9.499      ;
; 10.307 ; sld_signaltap:uart_send_recv|acq_trigger_in_reg[28]                                                                                                                                                                                                                                                                                                                                        ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.077     ; 9.488      ;
; 10.344 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_12|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.078     ; 9.450      ;
; 10.435 ; sld_signaltap:uart_send_recv|acq_trigger_in_reg[26]                                                                                                                                                                                                                                                                                                                                        ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.080     ; 9.357      ;
; 10.488 ; sld_signaltap:uart_send_recv|acq_trigger_in_reg[21]                                                                                                                                                                                                                                                                                                                                        ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.060     ; 9.324      ;
; 10.536 ; sld_signaltap:uart_send_recv|acq_trigger_in_reg[6]                                                                                                                                                                                                                                                                                                                                         ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 9.263      ;
; 10.561 ; sld_signaltap:uart_send_recv|acq_trigger_in_reg[0]                                                                                                                                                                                                                                                                                                                                         ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.077     ; 9.234      ;
; 10.584 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_24|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.080     ; 9.208      ;
; 10.703 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_9|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff   ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.078     ; 9.091      ;
; 10.734 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_87|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.074     ; 9.064      ;
; 10.743 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_6|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff   ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.078     ; 9.051      ;
; 10.765 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_55|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.078     ; 9.029      ;
; 10.788 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_21|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.080     ; 9.004      ;
; 10.878 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_84|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 8.921      ;
; 10.906 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_15|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.079     ; 8.887      ;
; 10.953 ; sld_signaltap:uart_send_recv|acq_trigger_in_reg[25]                                                                                                                                                                                                                                                                                                                                        ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.080     ; 8.839      ;
; 11.081 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_99|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.078     ; 8.713      ;
; 11.081 ; sld_signaltap:uart_send_recv|acq_trigger_in_reg[12]                                                                                                                                                                                                                                                                                                                                        ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.079     ; 8.712      ;
; 11.122 ; sld_signaltap:uart_send_recv|acq_trigger_in_reg[13]                                                                                                                                                                                                                                                                                                                                        ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.079     ; 8.671      ;
; 11.128 ; sld_signaltap:uart_send_recv|acq_trigger_in_reg[32]                                                                                                                                                                                                                                                                                                                                        ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.078     ; 8.666      ;
; 11.147 ; sld_signaltap:uart_send_recv|acq_trigger_in_reg[3]                                                                                                                                                                                                                                                                                                                                         ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.078     ; 8.647      ;
; 11.167 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_64|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.079     ; 8.626      ;
; 11.172 ; sld_signaltap:uart_send_recv|acq_trigger_in_reg[7]                                                                                                                                                                                                                                                                                                                                         ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 8.627      ;
; 11.192 ; sld_signaltap:uart_send_recv|acq_trigger_in_reg[27]                                                                                                                                                                                                                                                                                                                                        ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.079     ; 8.601      ;
; 11.192 ; sld_signaltap:uart_send_recv|acq_trigger_in_reg[15]                                                                                                                                                                                                                                                                                                                                        ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.078     ; 8.602      ;
; 11.200 ; sld_signaltap:uart_send_recv|acq_trigger_in_reg[1]                                                                                                                                                                                                                                                                                                                                         ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.078     ; 8.594      ;
; 11.392 ; sld_signaltap:uart_send_recv|acq_trigger_in_reg[2]                                                                                                                                                                                                                                                                                                                                         ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.077     ; 8.403      ;
; 11.413 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_18|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.079     ; 8.380      ;
; 11.435 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_3|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff   ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.078     ; 8.359      ;
; 11.453 ; sld_signaltap:uart_send_recv|acq_trigger_in_reg[11]                                                                                                                                                                                                                                                                                                                                        ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.071     ; 8.348      ;
; 11.476 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_70|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 8.323      ;
; 11.493 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_81|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 8.306      ;
; 11.500 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_73|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 8.299      ;
; 11.533 ; sld_signaltap:uart_send_recv|acq_trigger_in_reg[10]                                                                                                                                                                                                                                                                                                                                        ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 8.266      ;
; 11.571 ; sld_signaltap:uart_send_recv|acq_trigger_in_reg[9]                                                                                                                                                                                                                                                                                                                                         ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 8.228      ;
; 11.665 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_61|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.079     ; 8.128      ;
; 11.674 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_93|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.078     ; 8.120      ;
; 11.686 ; sld_signaltap:uart_send_recv|acq_trigger_in_reg[14]                                                                                                                                                                                                                                                                                                                                        ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.078     ; 8.108      ;
; 11.722 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_102|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.077     ; 8.073      ;
; 11.744 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_58|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.078     ; 8.050      ;
; 11.746 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_96|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.077     ; 8.049      ;
; 11.841 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_67|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.071     ; 7.960      ;
; 12.023 ; sld_signaltap:uart_send_recv|acq_trigger_in_reg[8]                                                                                                                                                                                                                                                                                                                                         ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.074     ; 7.775      ;
; 12.201 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_76|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.074     ; 7.597      ;
; 12.269 ; uart_IGBT:u_uart_IGBT|tx_data_cnt[1]                                                                                                                                                                                                                                                                                                                                                       ; uart_IGBT:u_uart_IGBT|send_data[3]                                                                                                                                                                                                                                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.064     ; 7.539      ;
; 12.605 ; uart_IGBT:u_uart_IGBT|tx_data_cnt[1]                                                                                                                                                                                                                                                                                                                                                       ; uart_IGBT:u_uart_IGBT|send_data[1]                                                                                                                                                                                                                                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.064     ; 7.203      ;
; 12.624 ; key_led_association:key_led_association_u|cnt_led[1]                                                                                                                                                                                                                                                                                                                                       ; key_led_association:key_led_association_u|cnt_led[32]                                                                                                                                                                                                                                                                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 7.175      ;
; 12.624 ; key_led_association:key_led_association_u|cnt_led[1]                                                                                                                                                                                                                                                                                                                                       ; key_led_association:key_led_association_u|cnt_led[31]                                                                                                                                                                                                                                                                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 7.175      ;
; 12.624 ; key_led_association:key_led_association_u|cnt_led[1]                                                                                                                                                                                                                                                                                                                                       ; key_led_association:key_led_association_u|cnt_led[30]                                                                                                                                                                                                                                                                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 7.175      ;
; 12.624 ; key_led_association:key_led_association_u|cnt_led[1]                                                                                                                                                                                                                                                                                                                                       ; key_led_association:key_led_association_u|cnt_led[29]                                                                                                                                                                                                                                                                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 7.175      ;
; 12.624 ; key_led_association:key_led_association_u|cnt_led[1]                                                                                                                                                                                                                                                                                                                                       ; key_led_association:key_led_association_u|cnt_led[28]                                                                                                                                                                                                                                                                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 7.175      ;
; 12.624 ; key_led_association:key_led_association_u|cnt_led[1]                                                                                                                                                                                                                                                                                                                                       ; key_led_association:key_led_association_u|cnt_led[27]                                                                                                                                                                                                                                                                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 7.175      ;
; 12.624 ; key_led_association:key_led_association_u|cnt_led[1]                                                                                                                                                                                                                                                                                                                                       ; key_led_association:key_led_association_u|cnt_led[26]                                                                                                                                                                                                                                                                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 7.175      ;
; 12.624 ; key_led_association:key_led_association_u|cnt_led[1]                                                                                                                                                                                                                                                                                                                                       ; key_led_association:key_led_association_u|cnt_led[25]                                                                                                                                                                                                                                                                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 7.175      ;
; 12.624 ; key_led_association:key_led_association_u|cnt_led[1]                                                                                                                                                                                                                                                                                                                                       ; key_led_association:key_led_association_u|cnt_led[24]                                                                                                                                                                                                                                                                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 7.175      ;
; 12.687 ; key_led_association:key_led_association_u|cnt_led[1]                                                                                                                                                                                                                                                                                                                                       ; key_led_association:key_led_association_u|cnt_led[23]                                                                                                                                                                                                                                                                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.072     ; 7.113      ;
; 12.687 ; key_led_association:key_led_association_u|cnt_led[1]                                                                                                                                                                                                                                                                                                                                       ; key_led_association:key_led_association_u|cnt_led[22]                                                                                                                                                                                                                                                                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.072     ; 7.113      ;
; 12.687 ; key_led_association:key_led_association_u|cnt_led[1]                                                                                                                                                                                                                                                                                                                                       ; key_led_association:key_led_association_u|cnt_led[21]                                                                                                                                                                                                                                                                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.072     ; 7.113      ;
; 12.687 ; key_led_association:key_led_association_u|cnt_led[1]                                                                                                                                                                                                                                                                                                                                       ; key_led_association:key_led_association_u|cnt_led[20]                                                                                                                                                                                                                                                                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.072     ; 7.113      ;
; 12.687 ; key_led_association:key_led_association_u|cnt_led[1]                                                                                                                                                                                                                                                                                                                                       ; key_led_association:key_led_association_u|cnt_led[19]                                                                                                                                                                                                                                                                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.072     ; 7.113      ;
; 12.687 ; key_led_association:key_led_association_u|cnt_led[1]                                                                                                                                                                                                                                                                                                                                       ; key_led_association:key_led_association_u|cnt_led[18]                                                                                                                                                                                                                                                                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.072     ; 7.113      ;
; 12.687 ; key_led_association:key_led_association_u|cnt_led[1]                                                                                                                                                                                                                                                                                                                                       ; key_led_association:key_led_association_u|cnt_led[17]                                                                                                                                                                                                                                                                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.072     ; 7.113      ;
; 12.687 ; key_led_association:key_led_association_u|cnt_led[1]                                                                                                                                                                                                                                                                                                                                       ; key_led_association:key_led_association_u|cnt_led[8]                                                                                                                                                                                                                                                                     ; sys_clk      ; sys_clk     ; 20.000       ; -0.072     ; 7.113      ;
; 12.687 ; key_led_association:key_led_association_u|cnt_led[1]                                                                                                                                                                                                                                                                                                                                       ; key_led_association:key_led_association_u|cnt_led[9]                                                                                                                                                                                                                                                                     ; sys_clk      ; sys_clk     ; 20.000       ; -0.072     ; 7.113      ;
; 12.687 ; key_led_association:key_led_association_u|cnt_led[1]                                                                                                                                                                                                                                                                                                                                       ; key_led_association:key_led_association_u|cnt_led[10]                                                                                                                                                                                                                                                                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.072     ; 7.113      ;
; 12.687 ; key_led_association:key_led_association_u|cnt_led[1]                                                                                                                                                                                                                                                                                                                                       ; key_led_association:key_led_association_u|cnt_led[11]                                                                                                                                                                                                                                                                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.072     ; 7.113      ;
; 12.687 ; key_led_association:key_led_association_u|cnt_led[1]                                                                                                                                                                                                                                                                                                                                       ; key_led_association:key_led_association_u|cnt_led[12]                                                                                                                                                                                                                                                                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.072     ; 7.113      ;
; 12.687 ; key_led_association:key_led_association_u|cnt_led[1]                                                                                                                                                                                                                                                                                                                                       ; key_led_association:key_led_association_u|cnt_led[13]                                                                                                                                                                                                                                                                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.072     ; 7.113      ;
; 12.687 ; key_led_association:key_led_association_u|cnt_led[1]                                                                                                                                                                                                                                                                                                                                       ; key_led_association:key_led_association_u|cnt_led[14]                                                                                                                                                                                                                                                                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.072     ; 7.113      ;
; 12.687 ; key_led_association:key_led_association_u|cnt_led[1]                                                                                                                                                                                                                                                                                                                                       ; key_led_association:key_led_association_u|cnt_led[15]                                                                                                                                                                                                                                                                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.072     ; 7.113      ;
; 12.687 ; key_led_association:key_led_association_u|cnt_led[1]                                                                                                                                                                                                                                                                                                                                       ; key_led_association:key_led_association_u|cnt_led[16]                                                                                                                                                                                                                                                                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.072     ; 7.113      ;
; 12.718 ; uart_IGBT:u_uart_IGBT|tx_data_cnt[0]                                                                                                                                                                                                                                                                                                                                                       ; uart_IGBT:u_uart_IGBT|send_data[3]                                                                                                                                                                                                                                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.064     ; 7.090      ;
; 12.726 ; uart_IGBT:u_uart_IGBT|tx_data_cnt[0]                                                                                                                                                                                                                                                                                                                                                       ; uart_IGBT:u_uart_IGBT|send_data[2]                                                                                                                                                                                                                                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.064     ; 7.082      ;
; 12.751 ; uart_IGBT:u_uart_IGBT|tx_data_cnt[1]                                                                                                                                                                                                                                                                                                                                                       ; uart_IGBT:u_uart_IGBT|send_data[5]                                                                                                                                                                                                                                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.064     ; 7.057      ;
; 12.772 ; uart_IGBT:u_uart_IGBT|tx_data_cnt[0]                                                                                                                                                                                                                                                                                                                                                       ; uart_IGBT:u_uart_IGBT|send_data[0]                                                                                                                                                                                                                                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.064     ; 7.036      ;
; 12.841 ; uart_IGBT:u_uart_IGBT|tx_data_cnt[0]                                                                                                                                                                                                                                                                                                                                                       ; uart_IGBT:u_uart_IGBT|send_data[1]                                                                                                                                                                                                                                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.064     ; 6.967      ;
; 12.846 ; key_led_association:key_led_association_u|cnt_led[2]                                                                                                                                                                                                                                                                                                                                       ; key_led_association:key_led_association_u|cnt_led[32]                                                                                                                                                                                                                                                                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 6.953      ;
; 12.846 ; key_led_association:key_led_association_u|cnt_led[2]                                                                                                                                                                                                                                                                                                                                       ; key_led_association:key_led_association_u|cnt_led[31]                                                                                                                                                                                                                                                                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 6.953      ;
; 12.846 ; key_led_association:key_led_association_u|cnt_led[2]                                                                                                                                                                                                                                                                                                                                       ; key_led_association:key_led_association_u|cnt_led[30]                                                                                                                                                                                                                                                                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 6.953      ;
; 12.846 ; key_led_association:key_led_association_u|cnt_led[2]                                                                                                                                                                                                                                                                                                                                       ; key_led_association:key_led_association_u|cnt_led[29]                                                                                                                                                                                                                                                                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 6.953      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                       ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 38.741 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.156      ; 11.417     ;
; 38.884 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.155      ; 11.273     ;
; 38.973 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.145      ; 11.174     ;
; 39.032 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.154      ; 11.124     ;
; 40.634 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.156      ; 9.524      ;
; 40.677 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.142      ; 9.467      ;
; 41.661 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.142      ; 8.483      ;
; 41.759 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.135      ; 8.378      ;
; 41.952 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.141      ; 8.191      ;
; 42.074 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.142      ; 8.070      ;
; 42.079 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.136      ; 8.059      ;
; 42.100 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.141      ; 8.043      ;
; 42.189 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.142      ; 7.955      ;
; 42.474 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.141      ; 7.669      ;
; 43.342 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.165      ; 6.825      ;
; 43.444 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.138      ; 6.696      ;
; 43.478 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.142      ; 6.666      ;
; 43.779 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.142      ; 6.365      ;
; 44.721 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.142      ; 5.423      ;
; 44.808 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.144      ; 5.338      ;
; 46.677 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.159      ; 3.484      ;
; 46.810 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.143      ; 3.335      ;
; 46.829 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.143      ; 3.316      ;
; 46.979 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.143      ; 3.166      ;
; 47.069 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.143      ; 3.076      ;
; 47.576 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.145      ; 2.571      ;
; 48.192 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.145      ; 1.955      ;
; 49.332 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.146      ; 0.816      ;
; 89.869 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 10.073     ;
; 89.872 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 10.070     ;
; 90.012 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 9.929      ;
; 90.015 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 9.926      ;
; 90.101 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 9.830      ;
; 90.104 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 9.827      ;
; 90.160 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 9.780      ;
; 90.163 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 9.777      ;
; 90.201 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 9.741      ;
; 90.344 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 9.597      ;
; 90.433 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 9.498      ;
; 90.492 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 9.448      ;
; 91.762 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                      ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 8.180      ;
; 91.765 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                      ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 8.177      ;
; 91.805 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 8.123      ;
; 91.808 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 8.120      ;
; 92.094 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                      ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 7.848      ;
; 92.137 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 7.791      ;
; 92.789 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                      ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 7.139      ;
; 92.792 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                      ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 7.136      ;
; 92.870 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 7.062      ;
; 92.870 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 7.062      ;
; 92.870 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 7.062      ;
; 92.870 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 7.062      ;
; 92.870 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 7.062      ;
; 92.870 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 7.062      ;
; 92.870 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 7.062      ;
; 92.870 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 7.062      ;
; 92.870 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 7.062      ;
; 92.870 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 7.062      ;
; 92.870 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 7.062      ;
; 92.870 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 7.062      ;
; 92.870 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 7.062      ;
; 92.870 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 7.062      ;
; 92.870 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 7.062      ;
; 92.870 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 7.062      ;
; 92.887 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                   ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 7.034      ;
; 92.890 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                   ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 7.031      ;
; 92.898 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 7.033      ;
; 92.898 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 7.033      ;
; 92.898 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 7.033      ;
; 92.898 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 7.033      ;
; 92.898 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 7.033      ;
; 92.898 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 7.033      ;
; 92.898 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 7.033      ;
; 92.898 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 7.033      ;
; 92.898 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 7.033      ;
; 92.898 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 7.033      ;
; 92.898 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 7.033      ;
; 92.898 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 7.033      ;
; 92.898 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 7.033      ;
; 92.898 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 7.033      ;
; 92.898 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 7.033      ;
; 92.898 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 7.033      ;
; 93.080 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                     ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 6.847      ;
; 93.083 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                     ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 6.844      ;
; 93.102 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                                                                ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 6.830      ;
; 93.102 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                                                                ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 6.830      ;
; 93.102 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                                                                ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 6.830      ;
; 93.102 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                                                                ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 6.830      ;
; 93.102 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                                                                ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 6.830      ;
; 93.102 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                                                                ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 6.830      ;
; 93.102 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                                                                ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 6.830      ;
; 93.102 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                                                                ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 6.830      ;
; 93.102 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                                                                ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 6.830      ;
; 93.102 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                                                                ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 6.830      ;
; 93.102 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                                                                ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 6.830      ;
; 93.102 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                                                                ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 6.830      ;
; 93.102 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                                                                ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 6.830      ;
; 93.102 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                                                                ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 6.830      ;
; 93.102 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                                                                ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 6.830      ;
; 93.102 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                                                                ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 6.830      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'sys_clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                              ; To Node                                                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.318 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                   ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ju14:auto_generated|ram_block1a0~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.420      ; 0.968      ;
; 0.319 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][30]                                                                                  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ju14:auto_generated|ram_block1a0~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.420      ; 0.969      ;
; 0.335 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][32]                                                                                  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ju14:auto_generated|ram_block1a0~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.420      ; 0.985      ;
; 0.381 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][50]                                                                                  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ju14:auto_generated|ram_block1a36~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.431      ; 1.042      ;
; 0.396 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][22]                                                                                  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ju14:auto_generated|ram_block1a0~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.430      ; 1.056      ;
; 0.398 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][8]                                                                                   ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ju14:auto_generated|ram_block1a0~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.420      ; 1.048      ;
; 0.400 ; seg_led_pcf8591:u_seg_led_pcf8591|clk_cnt[3]                                                                                                                                                                           ; seg_led_pcf8591:u_seg_led_pcf8591|clk_cnt[3]                                                                                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; seg_led_pcf8591:u_seg_led_pcf8591|clk_cnt[2]                                                                                                                                                                           ; seg_led_pcf8591:u_seg_led_pcf8591|clk_cnt[2]                                                                                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; seg_led_pcf8591:u_seg_led_pcf8591|clk_cnt[1]                                                                                                                                                                           ; seg_led_pcf8591:u_seg_led_pcf8591|clk_cnt[1]                                                                                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                   ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ju14:auto_generated|ram_block1a0~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.424      ; 1.054      ;
; 0.400 ; uart_send:u_uart_send|tx_cnt[3]                                                                                                                                                                                        ; uart_send:u_uart_send|tx_cnt[3]                                                                                                                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; uart_send:u_uart_send|tx_cnt[2]                                                                                                                                                                                        ; uart_send:u_uart_send|tx_cnt[2]                                                                                                                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; uart_send:u_uart_send|tx_cnt[1]                                                                                                                                                                                        ; uart_send:u_uart_send|tx_cnt[1]                                                                                                                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; uart_send:u_uart_send|tx_flag                                                                                                                                                                                          ; uart_send:u_uart_send|tx_flag                                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; uart_IGBT:u_uart_IGBT|rx_data_cnt[4]                                                                                                                                                                                   ; uart_IGBT:u_uart_IGBT|rx_data_cnt[4]                                                                                                                                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_IGBT:u_uart_IGBT|rx_buff_flag                                                                                                                                                                                     ; uart_IGBT:u_uart_IGBT|rx_buff_flag                                                                                                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_IGBT:u_uart_IGBT|rx_buff_1_flag                                                                                                                                                                                   ; uart_IGBT:u_uart_IGBT|rx_buff_1_flag                                                                                                                                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_recv:u_uart_recv|rxdata[6]                                                                                                                                                                                        ; uart_recv:u_uart_recv|rxdata[6]                                                                                                                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_recv:u_uart_recv|rxdata[2]                                                                                                                                                                                        ; uart_recv:u_uart_recv|rxdata[2]                                                                                                                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_recv:u_uart_recv|rxdata[7]                                                                                                                                                                                        ; uart_recv:u_uart_recv|rxdata[7]                                                                                                                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_recv:u_uart_recv|rxdata[3]                                                                                                                                                                                        ; uart_recv:u_uart_recv|rxdata[3]                                                                                                                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_recv:u_uart_recv|rx_flag                                                                                                                                                                                          ; uart_recv:u_uart_recv|rx_flag                                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_recv:u_uart_recv|rx_cnt[2]                                                                                                                                                                                        ; uart_recv:u_uart_recv|rx_cnt[2]                                                                                                                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_recv:u_uart_recv|rx_cnt[1]                                                                                                                                                                                        ; uart_recv:u_uart_recv|rx_cnt[1]                                                                                                                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                               ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed   ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|trig_mod_match_out                                                               ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|trig_mod_match_out                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Pulse_logic_gen:Pulse_logic_gen_u|IGBT_on_EN[0]                                                                                                                                                                        ; Pulse_logic_gen:Pulse_logic_gen_u|IGBT_on_EN[0]                                                                                                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; key_led_association:key_led_association_u|led_control[1]                                                                                                                                                               ; key_led_association:key_led_association_u|led_control[1]                                                                                                                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; key_led_association:key_led_association_u|led_control[0]                                                                                                                                                               ; key_led_association:key_led_association_u|led_control[0]                                                                                                                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_IGBT:u_uart_IGBT|tx_ready                                                                                                                                                                                         ; uart_IGBT:u_uart_IGBT|tx_ready                                                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_IGBT:u_uart_IGBT|tx_data_cnt[0]                                                                                                                                                                                   ; uart_IGBT:u_uart_IGBT|tx_data_cnt[0]                                                                                                                                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_IGBT:u_uart_IGBT|tx_data_cnt[3]                                                                                                                                                                                   ; uart_IGBT:u_uart_IGBT|tx_data_cnt[3]                                                                                                                                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                        ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                   ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                              ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_IGBT:u_uart_IGBT|send_en                                                                                                                                                                                          ; uart_IGBT:u_uart_IGBT|send_en                                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.405 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][23]                                                                                  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ju14:auto_generated|ram_block1a0~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.420      ; 1.055      ;
; 0.408 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][55]                                                                                  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ju14:auto_generated|ram_block1a36~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.424      ; 1.062      ;
; 0.413 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][17]                                                                                  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ju14:auto_generated|ram_block1a0~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.430      ; 1.073      ;
; 0.415 ; seg_led_pcf8591:u_seg_led_pcf8591|clk_cnt[0]                                                                                                                                                                           ; seg_led_pcf8591:u_seg_led_pcf8591|clk_cnt[0]                                                                                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.074      ; 0.684      ;
; 0.415 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][58]                                                                                  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ju14:auto_generated|ram_block1a36~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.424      ; 1.069      ;
; 0.415 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][20]                                                                                  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ju14:auto_generated|ram_block1a0~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.430      ; 1.075      ;
; 0.415 ; uart_send:u_uart_send|tx_cnt[0]                                                                                                                                                                                        ; uart_send:u_uart_send|tx_cnt[0]                                                                                                                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.074      ; 0.684      ;
; 0.416 ; uart_recv:u_uart_recv|rx_cnt[0]                                                                                                                                                                                        ; uart_recv:u_uart_recv|rx_cnt[0]                                                                                                                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.684      ;
; 0.419 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][56]                                                                                  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ju14:auto_generated|ram_block1a36~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.424      ; 1.073      ;
; 0.429 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][43]                                                                                  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ju14:auto_generated|ram_block1a36~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.429      ; 1.088      ;
; 0.430 ; seg_led_pcf8591:u_seg_led_pcf8591|dri_clk                                                                                                                                                                              ; seg_led_pcf8591:u_seg_led_pcf8591|dri_clk                                                                                                                                                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.044      ; 0.669      ;
; 0.436 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                   ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ju14:auto_generated|ram_block1a0~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.421      ; 1.087      ;
; 0.437 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                   ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ju14:auto_generated|ram_block1a0~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.421      ; 1.088      ;
; 0.445 ; i2c_dri:u_i2c_dri|dri_clk                                                                                                                                                                                              ; i2c_dri:u_i2c_dri|dri_clk                                                                                                                                                                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.044      ; 0.684      ;
; 0.445 ; i2c_dri_pcf8591:u_i2c_dri_pcf8591|dri_clk                                                                                                                                                                              ; i2c_dri_pcf8591:u_i2c_dri_pcf8591|dri_clk                                                                                                                                                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.044      ; 0.684      ;
; 0.448 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][15]                                                                                  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ju14:auto_generated|ram_block1a0~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.426      ; 1.104      ;
; 0.449 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][13]                                                                                  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ju14:auto_generated|ram_block1a0~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.426      ; 1.105      ;
; 0.465 ; seg_led_pcf8591:u_seg_led_pcf8591|clk_cnt[2]                                                                                                                                                                           ; seg_led_pcf8591:u_seg_led_pcf8591|clk_cnt[0]                                                                                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.074      ; 0.734      ;
; 0.468 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][12]                                                                                  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][12]                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.074      ; 0.737      ;
; 0.468 ; sld_signaltap:uart_send_recv|acq_data_in_reg[10]                                                                                                                                                                       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][10]                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.074      ; 0.737      ;
; 0.468 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][13]                                                                                  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][13]                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.074      ; 0.737      ;
; 0.468 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][25]                                                                                  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][25]                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.074      ; 0.737      ;
; 0.468 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][30]                                                                                  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][30]                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.074      ; 0.737      ;
; 0.468 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][33]                                                                                  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][33]                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.074      ; 0.737      ;
; 0.468 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][33]                                                                                  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][33]                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.074      ; 0.737      ;
; 0.469 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                   ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; sld_signaltap:uart_send_recv|acq_data_in_reg[3]                                                                                                                                                                        ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; sld_signaltap:uart_send_recv|acq_data_in_reg[12]                                                                                                                                                                       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][12]                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][27]                                                                                  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][27]                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][27]                                                                                  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][27]                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; sld_signaltap:uart_send_recv|acq_data_in_reg[27]                                                                                                                                                                       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][27]                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][31]                                                                                  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][31]                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; sld_signaltap:uart_send_recv|acq_data_in_reg[37]                                                                                                                                                                       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][37]                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][42]                                                                                  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][42]                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][43]                                                                                  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][43]                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][44]                                                                                  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][44]                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][48]                                                                                  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][48]                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][52]                                                                                  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][52]                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; sld_signaltap:uart_send_recv|acq_data_in_reg[53]                                                                                                                                                                       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][53]                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; sld_signaltap:uart_send_recv|acq_data_in_reg[59]                                                                                                                                                                       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][59]                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                   ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; sld_signaltap:uart_send_recv|acq_data_in_reg[2]                                                                                                                                                                        ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][10]                                                                                  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][10]                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][10]                                                                                  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][10]                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][11]                                                                                  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][11]                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; sld_signaltap:uart_send_recv|acq_data_in_reg[11]                                                                                                                                                                       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][11]                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][15]                                                                                  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][15]                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][17]                                                                                  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][17]                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][24]                                                                                  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][24]                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; sld_signaltap:uart_send_recv|acq_data_in_reg[25]                                                                                                                                                                       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][25]                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][30]                                                                                  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][30]                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][32]                                                                                  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][32]                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; sld_signaltap:uart_send_recv|acq_data_in_reg[33]                                                                                                                                                                       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][33]                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.074      ; 0.738      ;
; 0.470 ; sld_signaltap:uart_send_recv|acq_data_in_reg[7]                                                                                                                                                                        ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][7]                                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][12]                                                                                  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][12]                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.074      ; 0.739      ;
; 0.470 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][26]                                                                                  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][26]                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][28]                                                                                  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][28]                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][28]                                                                                  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][28]                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][29]                                                                                  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][29]                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][34]                                                                                  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][34]                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][36]                                                                                  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][36]                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][37]                                                                                  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][37]                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.738      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.401 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                     ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                     ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                     ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                            ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                           ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.416 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                     ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.684      ;
; 0.417 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.684      ;
; 0.449 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.717      ;
; 0.450 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.717      ;
; 0.455 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.722      ;
; 0.456 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.723      ;
; 0.456 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.723      ;
; 0.469 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_103|dffs[1] ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_103|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]                                                                                                                                                                      ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.736      ;
; 0.469 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]                                                                                                                                                                      ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_74|dffs[1]  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_74|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.737      ;
; 0.470 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_100|dffs[1] ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_100|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_94|dffs[1]  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_94|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_82|dffs[1]  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_82|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_56|dffs[1]  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_56|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_22|dffs[1]  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_22|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_10|dffs[1]  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_10|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                                                                               ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]                                                                                                                 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_45|dffs[1]  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_45|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_33|dffs[1]  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_33|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.737      ;
; 0.471 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_91|dffs[1]  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_91|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_88|dffs[1]  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_88|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                                               ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                                                              ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                                 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                                                                                                 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                                                                                                 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                                                                                                 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                                                                 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_119|dffs[1] ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_119|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_68|dffs[1]  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_68|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_48|dffs[1]  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_48|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_39|dffs[1]  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_39|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                                                                                                  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                                                                                                                  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[11]                                                                                                                                                                                                                 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[10]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.472 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_65|dffs[1]  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_65|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                               ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_42|dffs[1]  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_42|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_36|dffs[1]  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_36|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.740      ;
; 0.472 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                                                                                                  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                                                                                  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.740      ;
; 0.473 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_7|dffs[1]   ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_7|dffs[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.741      ;
; 0.474 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.741      ;
; 0.474 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                                                                                                  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.741      ;
; 0.476 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_11|dffs[0]  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_13|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.744      ;
; 0.476 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                                                                                    ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.743      ;
; 0.476 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_34|dffs[0]  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_36|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.744      ;
; 0.476 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.743      ;
; 0.477 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_63|dffs[0]  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_65|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.744      ;
; 0.477 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.744      ;
; 0.478 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_101|dffs[0] ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_103|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.745      ;
; 0.478 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_57|dffs[0]  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_59|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.746      ;
; 0.478 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_17|dffs[0]  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_19|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.746      ;
; 0.478 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_110|dffs[1] ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_110|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.746      ;
; 0.478 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_72|dffs[0]  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_74|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.746      ;
; 0.478 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.745      ;
; 0.478 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.745      ;
; 0.479 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.746      ;
; 0.479 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.746      ;
; 0.479 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.746      ;
; 0.479 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.746      ;
; 0.480 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_78|dffs[0]  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_79|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.748      ;
; 0.480 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.747      ;
; 0.481 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.748      ;
; 0.485 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                     ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.753      ;
; 0.485 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.753      ;
; 0.486 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_116|dffs[0] ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_117|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.754      ;
; 0.489 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.756      ;
; 0.490 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.758      ;
; 0.492 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                     ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.760      ;
; 0.492 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_79|dffs[1]  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_79|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.760      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.327 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.145      ; 1.820      ;
; 96.807 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_56|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.119      ;
; 96.807 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_7|dffs[2]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.119      ;
; 96.807 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_7|dffs[1]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.119      ;
; 96.807 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_7|dffs[0]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.119      ;
; 96.807 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_8|dffs[0]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.119      ;
; 96.807 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_10|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.119      ;
; 96.807 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_10|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.119      ;
; 96.807 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_10|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.119      ;
; 96.807 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_11|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.119      ;
; 96.807 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_13|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.119      ;
; 96.807 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_16|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.120      ;
; 96.807 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_16|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.120      ;
; 96.807 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_16|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.120      ;
; 96.807 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_17|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.120      ;
; 96.807 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_19|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.120      ;
; 96.807 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_19|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.120      ;
; 96.807 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_19|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.120      ;
; 96.807 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_20|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.120      ;
; 96.807 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_22|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.120      ;
; 96.807 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_22|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.120      ;
; 96.807 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_22|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.120      ;
; 96.807 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_23|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.120      ;
; 96.807 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_25|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.120      ;
; 96.807 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_25|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.120      ;
; 96.807 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_25|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.120      ;
; 96.807 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_26|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.120      ;
; 96.807 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_27|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.120      ;
; 96.807 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_27|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.120      ;
; 96.807 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_27|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.120      ;
; 96.807 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_56|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.119      ;
; 96.807 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_56|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.119      ;
; 96.807 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_57|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.119      ;
; 96.807 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_59|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.119      ;
; 96.807 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_59|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.119      ;
; 96.807 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_59|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.119      ;
; 96.807 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_60|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.119      ;
; 96.807 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_62|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.119      ;
; 96.807 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_88|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.115      ;
; 96.807 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_88|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.115      ;
; 96.807 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_88|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.115      ;
; 96.807 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_89|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.115      ;
; 96.807 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_91|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.115      ;
; 96.807 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_91|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.115      ;
; 96.807 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_91|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.115      ;
; 96.807 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_92|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.115      ;
; 96.808 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_82|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.114      ;
; 96.808 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_4|dffs[2]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.118      ;
; 96.808 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_4|dffs[1]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.118      ;
; 96.808 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_4|dffs[0]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.118      ;
; 96.808 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_5|dffs[0]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.118      ;
; 96.808 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_13|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.118      ;
; 96.808 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_13|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.118      ;
; 96.808 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_14|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.118      ;
; 96.808 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_62|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.119      ;
; 96.808 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_62|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.119      ;
; 96.808 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_63|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.119      ;
; 96.808 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_65|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.119      ;
; 96.808 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_65|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.119      ;
; 96.808 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_65|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.119      ;
; 96.808 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_66|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.119      ;
; 96.808 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_82|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.114      ;
; 96.808 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_82|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.114      ;
; 96.808 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_83|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.114      ;
; 96.808 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_85|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.114      ;
; 96.808 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_85|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.114      ;
; 96.808 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_85|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.114      ;
; 96.808 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_86|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.114      ;
; 96.808 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_94|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.118      ;
; 96.808 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_94|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.118      ;
; 96.808 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_94|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.118      ;
; 96.808 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_95|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.118      ;
; 96.808 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_97|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.118      ;
; 96.808 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_97|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.115      ;
; 96.808 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_97|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.115      ;
; 96.808 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_98|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.118      ;
; 96.808 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_100|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.118      ;
; 96.808 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_100|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.118      ;
; 96.808 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_100|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.118      ;
; 96.808 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_101|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.118      ;
; 96.808 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_103|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.118      ;
; 96.808 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_103|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.115      ;
; 96.808 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_103|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.115      ;
; 96.808 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_104|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.115      ;
; 96.808 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_105|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.115      ;
; 96.808 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_105|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.115      ;
; 96.808 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_105|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.115      ;
; 96.811 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_121|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.131      ;
; 96.811 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_121|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.131      ;
; 96.811 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_30|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.131      ;
; 96.811 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_107|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.131      ;
; 96.812 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.111      ;
; 96.812 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.117      ;
; 96.812 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.117      ;
; 96.812 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.117      ;
; 96.812 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.117      ;
; 96.812 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.117      ;
; 96.812 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.120      ;
; 96.812 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.121      ;
; 96.812 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.121      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.410 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.679      ;
; 1.410 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.679      ;
; 1.410 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.679      ;
; 1.410 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.679      ;
; 1.410 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.679      ;
; 1.410 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.679      ;
; 1.410 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.679      ;
; 1.410 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.679      ;
; 1.410 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.679      ;
; 1.410 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.679      ;
; 1.410 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.679      ;
; 1.410 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.679      ;
; 1.706 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.976      ;
; 1.706 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.976      ;
; 1.706 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.976      ;
; 1.706 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.976      ;
; 1.706 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.976      ;
; 1.706 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.976      ;
; 1.706 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.976      ;
; 1.706 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.976      ;
; 1.706 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.976      ;
; 1.706 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.976      ;
; 1.743 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.014      ;
; 1.743 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.014      ;
; 1.743 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.014      ;
; 1.743 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.014      ;
; 1.743 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.014      ;
; 1.743 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.014      ;
; 1.743 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.014      ;
; 1.743 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.014      ;
; 1.743 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.014      ;
; 1.743 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.014      ;
; 1.743 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.014      ;
; 1.767 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.043      ;
; 2.094 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 2.351      ;
; 2.094 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 2.351      ;
; 2.094 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 2.351      ;
; 2.632 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_49|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.904      ;
; 2.632 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_48|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.904      ;
; 2.632 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_48|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.904      ;
; 2.632 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_48|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.904      ;
; 2.632 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_46|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.904      ;
; 2.632 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_45|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.904      ;
; 2.632 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_45|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.904      ;
; 2.632 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_45|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.904      ;
; 2.637 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_4|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.912      ;
; 2.637 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_4|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.912      ;
; 2.637 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_4|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.912      ;
; 2.637 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_5|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.912      ;
; 2.637 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_13|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.912      ;
; 2.637 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_13|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.912      ;
; 2.637 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_14|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.912      ;
; 2.638 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_56|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.913      ;
; 2.638 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_7|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.913      ;
; 2.638 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_7|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.913      ;
; 2.638 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_7|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.913      ;
; 2.638 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_8|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.913      ;
; 2.638 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_10|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.913      ;
; 2.638 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_10|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.913      ;
; 2.638 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_10|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.913      ;
; 2.638 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_11|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.913      ;
; 2.638 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_13|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.913      ;
; 2.638 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_16|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.914      ;
; 2.638 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_16|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.914      ;
; 2.638 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_16|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.914      ;
; 2.638 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_17|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.914      ;
; 2.638 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_19|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.914      ;
; 2.638 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_19|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.914      ;
; 2.638 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_19|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.914      ;
; 2.638 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_20|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.914      ;
; 2.638 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_22|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.914      ;
; 2.638 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_22|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.914      ;
; 2.638 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_22|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.914      ;
; 2.638 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_23|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.914      ;
; 2.638 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_25|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.914      ;
; 2.638 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_25|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.914      ;
; 2.638 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_25|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.914      ;
; 2.638 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_26|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.914      ;
; 2.638 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_27|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.914      ;
; 2.638 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_27|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.914      ;
; 2.638 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_27|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.914      ;
; 2.638 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_56|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.913      ;
; 2.638 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_56|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.913      ;
; 2.638 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_57|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.913      ;
; 2.638 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_59|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.913      ;
; 2.638 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_59|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.913      ;
; 2.638 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_59|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.913      ;
; 2.638 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_60|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.913      ;
; 2.638 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_62|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.913      ;
; 2.638 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_62|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.913      ;
; 2.638 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_62|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.913      ;
; 2.638 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_63|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.913      ;
; 2.638 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_65|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.913      ;
; 2.638 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_65|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.913      ;
; 2.638 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_65|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.913      ;
; 2.638 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_66|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.913      ;
; 2.638 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_94|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.912      ;
; 2.638 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_94|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.912      ;
; 2.638 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_94|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.912      ;
; 2.638 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_95|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.912      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'sys_clk'                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.669 ; 9.899        ; 0.230          ; Low Pulse Width  ; sys_clk ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ju14:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                  ;
; 9.669 ; 9.899        ; 0.230          ; Low Pulse Width  ; sys_clk ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ju14:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                        ;
; 9.670 ; 9.900        ; 0.230          ; Low Pulse Width  ; sys_clk ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ju14:auto_generated|ram_block1a36~porta_address_reg0                                                                                                                                                                 ;
; 9.670 ; 9.900        ; 0.230          ; Low Pulse Width  ; sys_clk ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ju14:auto_generated|ram_block1a36~porta_we_reg                                                                                                                                                                       ;
; 9.671 ; 9.901        ; 0.230          ; Low Pulse Width  ; sys_clk ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ju14:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                   ;
; 9.672 ; 9.902        ; 0.230          ; Low Pulse Width  ; sys_clk ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ju14:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                                                                                  ;
; 9.683 ; 9.867        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; seg_led_pcf8591:u_seg_led_pcf8591|dri_clk                                                                                                                                                                                                                                                                                                                                                 ;
; 9.743 ; 9.927        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; i2c_dri:u_i2c_dri|dri_clk                                                                                                                                                                                                                                                                                                                                                                 ;
; 9.743 ; 9.927        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; i2c_dri_pcf8591:u_i2c_dri_pcf8591|dri_clk                                                                                                                                                                                                                                                                                                                                                 ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|IGBT[0]                                                                                                                                                                                                                                                                                                                                                 ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|IGBT[1]                                                                                                                                                                                                                                                                                                                                                 ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|IGBT_counter_1[0]                                                                                                                                                                                                                                                                                                                                       ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|IGBT_counter_1[10]                                                                                                                                                                                                                                                                                                                                      ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|IGBT_counter_1[11]                                                                                                                                                                                                                                                                                                                                      ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|IGBT_counter_1[12]                                                                                                                                                                                                                                                                                                                                      ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|IGBT_counter_1[13]                                                                                                                                                                                                                                                                                                                                      ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|IGBT_counter_1[14]                                                                                                                                                                                                                                                                                                                                      ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|IGBT_counter_1[15]                                                                                                                                                                                                                                                                                                                                      ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|IGBT_counter_1[16]                                                                                                                                                                                                                                                                                                                                      ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|IGBT_counter_1[17]                                                                                                                                                                                                                                                                                                                                      ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|IGBT_counter_1[18]                                                                                                                                                                                                                                                                                                                                      ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|IGBT_counter_1[19]                                                                                                                                                                                                                                                                                                                                      ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|IGBT_counter_1[1]                                                                                                                                                                                                                                                                                                                                       ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|IGBT_counter_1[20]                                                                                                                                                                                                                                                                                                                                      ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|IGBT_counter_1[21]                                                                                                                                                                                                                                                                                                                                      ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|IGBT_counter_1[22]                                                                                                                                                                                                                                                                                                                                      ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|IGBT_counter_1[23]                                                                                                                                                                                                                                                                                                                                      ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|IGBT_counter_1[2]                                                                                                                                                                                                                                                                                                                                       ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|IGBT_counter_1[3]                                                                                                                                                                                                                                                                                                                                       ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|IGBT_counter_1[4]                                                                                                                                                                                                                                                                                                                                       ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|IGBT_counter_1[5]                                                                                                                                                                                                                                                                                                                                       ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|IGBT_counter_1[6]                                                                                                                                                                                                                                                                                                                                       ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|IGBT_counter_1[7]                                                                                                                                                                                                                                                                                                                                       ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|IGBT_counter_1[8]                                                                                                                                                                                                                                                                                                                                       ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|IGBT_counter_1[9]                                                                                                                                                                                                                                                                                                                                       ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|Pulses_cycle_counter_1[12]                                                                                                                                                                                                                                                                                                                              ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|Pulses_cycle_counter_1[13]                                                                                                                                                                                                                                                                                                                              ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|Pulses_cycle_counter_1[14]                                                                                                                                                                                                                                                                                                                              ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|Pulses_cycle_counter_1[15]                                                                                                                                                                                                                                                                                                                              ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|Pulses_cycle_counter_1[16]                                                                                                                                                                                                                                                                                                                              ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|Pulses_cycle_counter_1[17]                                                                                                                                                                                                                                                                                                                              ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|Pulses_cycle_counter_1[18]                                                                                                                                                                                                                                                                                                                              ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|Pulses_cycle_counter_1[19]                                                                                                                                                                                                                                                                                                                              ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|Pulses_cycle_counter_1[20]                                                                                                                                                                                                                                                                                                                              ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|Pulses_cycle_counter_1[21]                                                                                                                                                                                                                                                                                                                              ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|Pulses_cycle_counter_1[22]                                                                                                                                                                                                                                                                                                                              ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|Pulses_cycle_counter_1[23]                                                                                                                                                                                                                                                                                                                              ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|counter[12]                                                                                                                                                                                                                                                                                                                                             ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|counter[13]                                                                                                                                                                                                                                                                                                                                             ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|counter[14]                                                                                                                                                                                                                                                                                                                                             ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|counter[15]                                                                                                                                                                                                                                                                                                                                             ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|counter[16]                                                                                                                                                                                                                                                                                                                                             ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|counter[17]                                                                                                                                                                                                                                                                                                                                             ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|counter[18]                                                                                                                                                                                                                                                                                                                                             ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|counter[19]                                                                                                                                                                                                                                                                                                                                             ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|counter[20]                                                                                                                                                                                                                                                                                                                                             ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|counter[21]                                                                                                                                                                                                                                                                                                                                             ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|counter[22]                                                                                                                                                                                                                                                                                                                                             ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|counter[23]                                                                                                                                                                                                                                                                                                                                             ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; sld_signaltap:uart_send_recv|acq_data_in_reg[26]                                                                                                                                                                                                                                                                                                                                          ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; sld_signaltap:uart_send_recv|acq_data_in_reg[27]                                                                                                                                                                                                                                                                                                                                          ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][26]                                                                                                                                                                                                                                                     ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][27]                                                                                                                                                                                                                                                     ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][28]                                                                                                                                                                                                                                                     ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][26]                                                                                                                                                                                                                                                     ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][27]                                                                                                                                                                                                                                                     ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][28]                                                                                                                                                                                                                                                     ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][26]                                                                                                                                                                                                                                                     ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][27]                                                                                                                                                                                                                                                     ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][28]                                                                                                                                                                                                                                                     ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][26]                                                                                                                                                                                                                                                     ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][27]                                                                                                                                                                                                                                                     ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][28]                                                                                                                                                                                                                                                     ;
; 9.772 ; 9.988        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; sld_signaltap:uart_send_recv|acq_data_in_reg[18]                                                                                                                                                                                                                                                                                                                                          ;
; 9.772 ; 9.988        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; sld_signaltap:uart_send_recv|acq_trigger_in_reg[17]                                                                                                                                                                                                                                                                                                                                       ;
; 9.772 ; 9.988        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; sld_signaltap:uart_send_recv|acq_trigger_in_reg[18]                                                                                                                                                                                                                                                                                                                                       ;
; 9.772 ; 9.988        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][18]                                                                                                                                                                                                                                                     ;
; 9.772 ; 9.988        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][18]                                                                                                                                                                                                                                                     ;
; 9.772 ; 9.988        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_44|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ;
; 9.772 ; 9.988        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_47|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|IGBT_on_EN[0]                                                                                                                                                                                                                                                                                                                                           ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|Pulses_cycle_counter_1[0]                                                                                                                                                                                                                                                                                                                               ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|Pulses_cycle_counter_1[10]                                                                                                                                                                                                                                                                                                                              ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|Pulses_cycle_counter_1[11]                                                                                                                                                                                                                                                                                                                              ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|Pulses_cycle_counter_1[1]                                                                                                                                                                                                                                                                                                                               ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|Pulses_cycle_counter_1[2]                                                                                                                                                                                                                                                                                                                               ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|Pulses_cycle_counter_1[3]                                                                                                                                                                                                                                                                                                                               ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|Pulses_cycle_counter_1[4]                                                                                                                                                                                                                                                                                                                               ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|Pulses_cycle_counter_1[5]                                                                                                                                                                                                                                                                                                                               ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|Pulses_cycle_counter_1[6]                                                                                                                                                                                                                                                                                                                               ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|Pulses_cycle_counter_1[7]                                                                                                                                                                                                                                                                                                                               ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|Pulses_cycle_counter_1[8]                                                                                                                                                                                                                                                                                                                               ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|Pulses_cycle_counter_1[9]                                                                                                                                                                                                                                                                                                                               ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|counter[0]                                                                                                                                                                                                                                                                                                                                              ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|counter[10]                                                                                                                                                                                                                                                                                                                                             ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|counter[11]                                                                                                                                                                                                                                                                                                                                             ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|counter[1]                                                                                                                                                                                                                                                                                                                                              ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|counter[2]                                                                                                                                                                                                                                                                                                                                              ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|counter[3]                                                                                                                                                                                                                                                                                                                                              ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; Pulse_logic_gen:Pulse_logic_gen_u|counter[4]                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.486 ; 49.716       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ju14:auto_generated|ram_block1a36~portb_address_reg0                                                                                                                           ;
; 49.487 ; 49.717       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ju14:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                            ;
; 49.577 ; 49.793       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                       ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                                                                                    ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                                                                                    ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                                                                                    ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                                                                                    ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                           ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                                                          ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[1]                                                                                                                                                                                           ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[2]                                                                                                                                                                                           ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[3]                                                                                                                                                                                           ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[4]                                                                                                                                                                                           ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                           ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                                               ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_51|dffs[0]  ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_51|dffs[1]  ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_52|dffs[0]  ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_53|dffs[0]  ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_53|dffs[1]  ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_53|dffs[2]  ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                 ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                 ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                 ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                 ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                 ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                 ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                 ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                 ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                                 ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                                                                 ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                  ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                                                                                                  ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                                                                                                  ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                                                                                                                  ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                                                                                  ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                                                                                                  ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[6]                                                                                                                                                                                                                  ;
; 49.623 ; 49.807       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                   ;
; 49.623 ; 49.807       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                        ;
; 49.623 ; 49.807       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                        ;
; 49.623 ; 49.807       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                        ;
; 49.623 ; 49.807       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                        ;
; 49.623 ; 49.807       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                      ;
; 49.623 ; 49.807       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                      ;
; 49.623 ; 49.807       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                      ;
; 49.623 ; 49.807       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                                      ;
; 49.623 ; 49.807       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                           ;
; 49.623 ; 49.807       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                             ;
; 49.623 ; 49.807       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                        ;
; 49.623 ; 49.807       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                        ;
; 49.623 ; 49.807       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                        ;
; 49.623 ; 49.807       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                        ;
; 49.623 ; 49.807       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                        ;
; 49.623 ; 49.807       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                            ;
; 49.623 ; 49.807       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]                                                                                                                                                                      ;
; 49.623 ; 49.807       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]                                                                                                                                                                      ;
; 49.623 ; 49.807       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2]                                                                                                                                                                      ;
; 49.623 ; 49.807       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]                                                                                                                                                                      ;
; 49.623 ; 49.807       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4]                                                                                                                                                                      ;
; 49.623 ; 49.807       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]                                                                                                                                                                      ;
; 49.623 ; 49.807       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]                                                                                                                                                                      ;
; 49.623 ; 49.807       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]                                                                                                                                                                      ;
; 49.623 ; 49.807       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                    ;
; 49.623 ; 49.807       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                                                                                    ;
; 49.623 ; 49.807       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                                                                                     ;
; 49.623 ; 49.807       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                                                                                     ;
; 49.623 ; 49.807       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                                                                                     ;
; 49.623 ; 49.807       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                                                                     ;
; 49.623 ; 49.807       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                                                                     ;
; 49.623 ; 49.807       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                                                                                     ;
; 49.623 ; 49.807       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                                                                                                                                     ;
; 49.623 ; 49.807       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                                                                                      ;
; 49.623 ; 49.807       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                                                                                      ;
; 49.623 ; 49.807       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                                                                                      ;
; 49.623 ; 49.807       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                                                                                      ;
; 49.623 ; 49.807       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                                                                                      ;
; 49.623 ; 49.807       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                                                                                      ;
; 49.623 ; 49.807       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                                                                                      ;
; 49.623 ; 49.807       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                                               ;
; 49.623 ; 49.807       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_119|dffs[0] ;
; 49.623 ; 49.807       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_119|dffs[1] ;
; 49.623 ; 49.807       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_120|dffs[0] ;
; 49.623 ; 49.807       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_121|dffs[2] ;
; 49.623 ; 49.807       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_39|dffs[0]  ;
; 49.623 ; 49.807       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_39|dffs[1]  ;
; 49.623 ; 49.807       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_40|dffs[0]  ;
; 49.623 ; 49.807       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_42|dffs[0]  ;
; 49.623 ; 49.807       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_42|dffs[1]  ;
; 49.623 ; 49.807       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_42|dffs[2]  ;
; 49.623 ; 49.807       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_43|dffs[0]  ;
; 49.623 ; 49.807       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                                 ;
; 49.623 ; 49.807       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                                ;
; 49.623 ; 49.807       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                                ;
; 49.623 ; 49.807       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                                                                ;
; 49.623 ; 49.807       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                                 ;
; 49.623 ; 49.807       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                                                                                                 ;
; 49.623 ; 49.807       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                                                                                                 ;
; 49.623 ; 49.807       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                                                                                                 ;
; 49.623 ; 49.807       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                                                                                                 ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 4.113 ; 4.323 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 7.423 ; 7.626 ; Rise       ; altera_reserved_tck ;
; key[*]              ; sys_clk             ; 0.564 ; 0.728 ; Rise       ; sys_clk             ;
;  key[0]             ; sys_clk             ; 0.490 ; 0.645 ; Rise       ; sys_clk             ;
;  key[1]             ; sys_clk             ; 0.345 ; 0.459 ; Rise       ; sys_clk             ;
;  key[2]             ; sys_clk             ; 0.564 ; 0.728 ; Rise       ; sys_clk             ;
;  key[3]             ; sys_clk             ; 0.240 ; 0.377 ; Rise       ; sys_clk             ;
; sys_rst_n           ; sys_clk             ; 4.561 ; 4.293 ; Rise       ; sys_clk             ;
; uart_rxd            ; sys_clk             ; 2.134 ; 2.314 ; Rise       ; sys_clk             ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.346  ; 1.229  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -1.673 ; -1.991 ; Rise       ; altera_reserved_tck ;
; key[*]              ; sys_clk             ; 0.971  ; 0.848  ; Rise       ; sys_clk             ;
;  key[0]             ; sys_clk             ; -0.234 ; -0.347 ; Rise       ; sys_clk             ;
;  key[1]             ; sys_clk             ; 0.871  ; 0.740  ; Rise       ; sys_clk             ;
;  key[2]             ; sys_clk             ; 0.686  ; 0.538  ; Rise       ; sys_clk             ;
;  key[3]             ; sys_clk             ; 0.971  ; 0.848  ; Rise       ; sys_clk             ;
; sys_rst_n           ; sys_clk             ; 0.146  ; -0.038 ; Rise       ; sys_clk             ;
; uart_rxd            ; sys_clk             ; -1.717 ; -1.891 ; Rise       ; sys_clk             ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                          ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                     ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------+
; Adc_Clk_A           ; sys_clk             ; 3.207  ;        ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[1] ;
; Adc_Clk_B           ; sys_clk             ;        ; 3.247  ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[1] ;
; Adc_Clk_A           ; sys_clk             ;        ; 3.128  ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[1] ;
; Adc_Clk_B           ; sys_clk             ; 3.117  ;        ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[1] ;
; clk_test            ; sys_clk             ; 3.062  ;        ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ;
; clk_test            ; sys_clk             ;        ; 2.931  ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ;
; altera_reserved_tdo ; altera_reserved_tck ; 13.112 ; 13.501 ; Fall       ; altera_reserved_tck                                 ;
; IGBT[*]             ; sys_clk             ; 8.069  ; 7.903  ; Rise       ; sys_clk                                             ;
;  IGBT[0]            ; sys_clk             ; 8.069  ; 7.903  ; Rise       ; sys_clk                                             ;
;  IGBT[1]            ; sys_clk             ; 6.683  ; 6.533  ; Rise       ; sys_clk                                             ;
; led[*]              ; sys_clk             ; 8.469  ; 8.772  ; Rise       ; sys_clk                                             ;
;  led[0]             ; sys_clk             ; 6.816  ; 6.629  ; Rise       ; sys_clk                                             ;
;  led[1]             ; sys_clk             ; 8.469  ; 8.772  ; Rise       ; sys_clk                                             ;
;  led[2]             ; sys_clk             ; 7.101  ; 6.846  ; Rise       ; sys_clk                                             ;
;  led[3]             ; sys_clk             ; 7.443  ; 7.145  ; Rise       ; sys_clk                                             ;
; uart_txd            ; sys_clk             ; 7.087  ; 7.292  ; Rise       ; sys_clk                                             ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                  ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                     ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------+
; Adc_Clk_A           ; sys_clk             ; 2.749  ;        ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[1] ;
; Adc_Clk_B           ; sys_clk             ;        ; 2.787  ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[1] ;
; Adc_Clk_A           ; sys_clk             ;        ; 2.673  ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[1] ;
; Adc_Clk_B           ; sys_clk             ; 2.661  ;        ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[1] ;
; clk_test            ; sys_clk             ; 2.601  ;        ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ;
; clk_test            ; sys_clk             ;        ; 2.474  ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ;
; altera_reserved_tdo ; altera_reserved_tck ; 10.769 ; 11.166 ; Fall       ; altera_reserved_tck                                 ;
; IGBT[*]             ; sys_clk             ; 6.430  ; 6.286  ; Rise       ; sys_clk                                             ;
;  IGBT[0]            ; sys_clk             ; 7.811  ; 7.653  ; Rise       ; sys_clk                                             ;
;  IGBT[1]            ; sys_clk             ; 6.430  ; 6.286  ; Rise       ; sys_clk                                             ;
; led[*]              ; sys_clk             ; 6.560  ; 6.381  ; Rise       ; sys_clk                                             ;
;  led[0]             ; sys_clk             ; 6.560  ; 6.381  ; Rise       ; sys_clk                                             ;
;  led[1]             ; sys_clk             ; 8.194  ; 8.504  ; Rise       ; sys_clk                                             ;
;  led[2]             ; sys_clk             ; 6.834  ; 6.589  ; Rise       ; sys_clk                                             ;
;  led[3]             ; sys_clk             ; 7.162  ; 6.877  ; Rise       ; sys_clk                                             ;
; uart_txd            ; sys_clk             ; 6.821  ; 7.017  ; Rise       ; sys_clk                                             ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------+
; Fast 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; sys_clk             ; 14.446 ; 0.000         ;
; altera_reserved_tck ; 44.933 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; sys_clk             ; 0.102 ; 0.000         ;
; altera_reserved_tck ; 0.186 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 49.364 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.660 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; sys_clk             ; 9.372  ; 0.000             ;
; altera_reserved_tck ; 49.485 ; 0.000             ;
+---------------------+--------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'sys_clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.446 ; sld_signaltap:uart_send_recv|acq_trigger_in_reg[23]                                                                                                                                                                                                                                                                                                                                        ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.016     ; 5.395      ;
; 14.488 ; sld_signaltap:uart_send_recv|acq_trigger_in_reg[18]                                                                                                                                                                                                                                                                                                                                        ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.018     ; 5.351      ;
; 14.537 ; sld_signaltap:uart_send_recv|acq_trigger_in_reg[17]                                                                                                                                                                                                                                                                                                                                        ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.018     ; 5.302      ;
; 14.705 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_47|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.018     ; 5.134      ;
; 14.753 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_90|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.040     ; 5.064      ;
; 15.005 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_44|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.018     ; 4.834      ;
; 15.059 ; sld_signaltap:uart_send_recv|acq_trigger_in_reg[16]                                                                                                                                                                                                                                                                                                                                        ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.015     ; 4.783      ;
; 15.072 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_32|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.025     ; 4.760      ;
; 15.090 ; sld_signaltap:uart_send_recv|acq_trigger_in_reg[5]                                                                                                                                                                                                                                                                                                                                         ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.040     ; 4.727      ;
; 15.108 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_29|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.016     ; 4.733      ;
; 15.194 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_38|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.016     ; 4.647      ;
; 15.225 ; sld_signaltap:uart_send_recv|acq_trigger_in_reg[20]                                                                                                                                                                                                                                                                                                                                        ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.016     ; 4.616      ;
; 15.254 ; sld_signaltap:uart_send_recv|acq_trigger_in_reg[4]                                                                                                                                                                                                                                                                                                                                         ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.040     ; 4.563      ;
; 15.264 ; sld_signaltap:uart_send_recv|acq_trigger_in_reg[19]                                                                                                                                                                                                                                                                                                                                        ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.016     ; 4.577      ;
; 15.269 ; sld_signaltap:uart_send_recv|acq_trigger_in_reg[22]                                                                                                                                                                                                                                                                                                                                        ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.025     ; 4.563      ;
; 15.274 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_35|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.025     ; 4.558      ;
; 15.306 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_50|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.015     ; 4.536      ;
; 15.427 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_41|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.016     ; 4.414      ;
; 15.437 ; sld_signaltap:uart_send_recv|acq_trigger_in_reg[21]                                                                                                                                                                                                                                                                                                                                        ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.025     ; 4.395      ;
; 15.527 ; sld_signaltap:uart_send_recv|acq_trigger_in_reg[31]                                                                                                                                                                                                                                                                                                                                        ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.042     ; 4.288      ;
; 15.531 ; sld_signaltap:uart_send_recv|acq_trigger_in_reg[30]                                                                                                                                                                                                                                                                                                                                        ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.042     ; 4.284      ;
; 15.556 ; sld_signaltap:uart_send_recv|acq_trigger_in_reg[28]                                                                                                                                                                                                                                                                                                                                        ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.041     ; 4.260      ;
; 15.603 ; sld_signaltap:uart_send_recv|acq_trigger_in_reg[6]                                                                                                                                                                                                                                                                                                                                         ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.040     ; 4.214      ;
; 15.609 ; sld_signaltap:uart_send_recv|acq_trigger_in_reg[26]                                                                                                                                                                                                                                                                                                                                        ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.044     ; 4.204      ;
; 15.615 ; sld_signaltap:uart_send_recv|acq_trigger_in_reg[0]                                                                                                                                                                                                                                                                                                                                         ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.041     ; 4.201      ;
; 15.623 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_12|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.042     ; 4.192      ;
; 15.623 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_24|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.044     ; 4.190      ;
; 15.639 ; sld_signaltap:uart_send_recv|acq_trigger_in_reg[29]                                                                                                                                                                                                                                                                                                                                        ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.042     ; 4.176      ;
; 15.752 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_87|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.040     ; 4.065      ;
; 15.765 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_84|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.040     ; 4.052      ;
; 15.789 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_21|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.044     ; 4.024      ;
; 15.802 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_9|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff   ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.042     ; 4.013      ;
; 15.816 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_55|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.042     ; 3.999      ;
; 15.816 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_6|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff   ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.042     ; 3.999      ;
; 15.823 ; sld_signaltap:uart_send_recv|acq_trigger_in_reg[25]                                                                                                                                                                                                                                                                                                                                        ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.044     ; 3.990      ;
; 15.824 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_15|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.043     ; 3.990      ;
; 15.872 ; sld_signaltap:uart_send_recv|acq_trigger_in_reg[7]                                                                                                                                                                                                                                                                                                                                         ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.040     ; 3.945      ;
; 15.875 ; sld_signaltap:uart_send_recv|acq_trigger_in_reg[3]                                                                                                                                                                                                                                                                                                                                         ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.042     ; 3.940      ;
; 15.880 ; sld_signaltap:uart_send_recv|acq_trigger_in_reg[12]                                                                                                                                                                                                                                                                                                                                        ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.043     ; 3.934      ;
; 15.883 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_64|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.043     ; 3.931      ;
; 15.895 ; sld_signaltap:uart_send_recv|acq_trigger_in_reg[27]                                                                                                                                                                                                                                                                                                                                        ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.043     ; 3.919      ;
; 15.907 ; sld_signaltap:uart_send_recv|acq_trigger_in_reg[13]                                                                                                                                                                                                                                                                                                                                        ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.043     ; 3.907      ;
; 15.926 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_99|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.042     ; 3.889      ;
; 15.944 ; sld_signaltap:uart_send_recv|acq_trigger_in_reg[1]                                                                                                                                                                                                                                                                                                                                         ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.042     ; 3.871      ;
; 15.962 ; sld_signaltap:uart_send_recv|acq_trigger_in_reg[15]                                                                                                                                                                                                                                                                                                                                        ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.042     ; 3.853      ;
; 15.966 ; sld_signaltap:uart_send_recv|acq_trigger_in_reg[32]                                                                                                                                                                                                                                                                                                                                        ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.042     ; 3.849      ;
; 15.974 ; sld_signaltap:uart_send_recv|acq_trigger_in_reg[2]                                                                                                                                                                                                                                                                                                                                         ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.041     ; 3.842      ;
; 16.019 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_18|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.043     ; 3.795      ;
; 16.038 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_81|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.040     ; 3.779      ;
; 16.042 ; sld_signaltap:uart_send_recv|acq_trigger_in_reg[11]                                                                                                                                                                                                                                                                                                                                        ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.035     ; 3.780      ;
; 16.120 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_93|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.042     ; 3.695      ;
; 16.130 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_102|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.041     ; 3.686      ;
; 16.131 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_3|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff   ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.042     ; 3.684      ;
; 16.155 ; sld_signaltap:uart_send_recv|acq_trigger_in_reg[14]                                                                                                                                                                                                                                                                                                                                        ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.042     ; 3.660      ;
; 16.159 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_61|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.043     ; 3.655      ;
; 16.162 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_73|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 3.658      ;
; 16.165 ; sld_signaltap:uart_send_recv|acq_trigger_in_reg[10]                                                                                                                                                                                                                                                                                                                                        ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 3.655      ;
; 16.174 ; sld_signaltap:uart_send_recv|acq_trigger_in_reg[9]                                                                                                                                                                                                                                                                                                                                         ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 3.646      ;
; 16.176 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_70|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 3.644      ;
; 16.179 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_96|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.041     ; 3.637      ;
; 16.179 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_58|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.042     ; 3.636      ;
; 16.226 ; uart_IGBT:u_uart_IGBT|tx_data_cnt[1]                                                                                                                                                                                                                                                                                                                                                       ; uart_IGBT:u_uart_IGBT|send_data[5]                                                                                                                                                                                                                                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.028     ; 3.603      ;
; 16.226 ; uart_IGBT:u_uart_IGBT|tx_data_cnt[1]                                                                                                                                                                                                                                                                                                                                                       ; uart_IGBT:u_uart_IGBT|send_data[3]                                                                                                                                                                                                                                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.028     ; 3.603      ;
; 16.240 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_67|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.035     ; 3.582      ;
; 16.256 ; uart_IGBT:u_uart_IGBT|tx_data_cnt[0]                                                                                                                                                                                                                                                                                                                                                       ; uart_IGBT:u_uart_IGBT|send_data[0]                                                                                                                                                                                                                                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.028     ; 3.573      ;
; 16.287 ; uart_IGBT:u_uart_IGBT|tx_data_cnt[3]                                                                                                                                                                                                                                                                                                                                                       ; uart_IGBT:u_uart_IGBT|send_data[0]                                                                                                                                                                                                                                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.028     ; 3.542      ;
; 16.367 ; sld_signaltap:uart_send_recv|acq_trigger_in_reg[8]                                                                                                                                                                                                                                                                                                                                         ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 3.453      ;
; 16.383 ; uart_IGBT:u_uart_IGBT|tx_data_cnt[1]                                                                                                                                                                                                                                                                                                                                                       ; uart_IGBT:u_uart_IGBT|send_data[1]                                                                                                                                                                                                                                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.028     ; 3.446      ;
; 16.404 ; uart_IGBT:u_uart_IGBT|tx_data_cnt[0]                                                                                                                                                                                                                                                                                                                                                       ; uart_IGBT:u_uart_IGBT|send_data[2]                                                                                                                                                                                                                                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.028     ; 3.425      ;
; 16.405 ; uart_IGBT:u_uart_IGBT|tx_data_cnt[2]                                                                                                                                                                                                                                                                                                                                                       ; uart_IGBT:u_uart_IGBT|send_data[2]                                                                                                                                                                                                                                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.028     ; 3.424      ;
; 16.453 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_76|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|output122a[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 3.367      ;
; 16.455 ; uart_IGBT:u_uart_IGBT|tx_data_cnt[0]                                                                                                                                                                                                                                                                                                                                                       ; uart_IGBT:u_uart_IGBT|send_data[3]                                                                                                                                                                                                                                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.028     ; 3.374      ;
; 16.465 ; uart_IGBT:u_uart_IGBT|tx_data_cnt[0]                                                                                                                                                                                                                                                                                                                                                       ; uart_IGBT:u_uart_IGBT|send_data[4]                                                                                                                                                                                                                                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.028     ; 3.364      ;
; 16.471 ; uart_IGBT:u_uart_IGBT|tx_data_cnt[3]                                                                                                                                                                                                                                                                                                                                                       ; uart_IGBT:u_uart_IGBT|send_data[4]                                                                                                                                                                                                                                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.028     ; 3.358      ;
; 16.492 ; uart_IGBT:u_uart_IGBT|tx_data_cnt[1]                                                                                                                                                                                                                                                                                                                                                       ; uart_IGBT:u_uart_IGBT|send_data[7]                                                                                                                                                                                                                                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.028     ; 3.337      ;
; 16.520 ; uart_IGBT:u_uart_IGBT|tx_data_cnt[0]                                                                                                                                                                                                                                                                                                                                                       ; uart_IGBT:u_uart_IGBT|send_data[1]                                                                                                                                                                                                                                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.028     ; 3.309      ;
; 16.522 ; uart_IGBT:u_uart_IGBT|tx_data_cnt[0]                                                                                                                                                                                                                                                                                                                                                       ; uart_IGBT:u_uart_IGBT|send_data[7]                                                                                                                                                                                                                                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.028     ; 3.307      ;
; 16.573 ; uart_IGBT:u_uart_IGBT|tx_data_cnt[0]                                                                                                                                                                                                                                                                                                                                                       ; uart_IGBT:u_uart_IGBT|send_data[5]                                                                                                                                                                                                                                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.028     ; 3.256      ;
; 16.590 ; uart_IGBT:u_uart_IGBT|tx_data_cnt[2]                                                                                                                                                                                                                                                                                                                                                       ; uart_IGBT:u_uart_IGBT|send_data[6]                                                                                                                                                                                                                                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.028     ; 3.239      ;
; 16.591 ; uart_IGBT:u_uart_IGBT|tx_data_cnt[0]                                                                                                                                                                                                                                                                                                                                                       ; uart_IGBT:u_uart_IGBT|send_data[6]                                                                                                                                                                                                                                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.028     ; 3.238      ;
; 16.601 ; uart_IGBT:u_uart_IGBT|rx_data_cnt[0]                                                                                                                                                                                                                                                                                                                                                       ; uart_IGBT:u_uart_IGBT|rx_data_cnt[4]                                                                                                                                                                                                                                                                                     ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 3.219      ;
; 16.607 ; key_led_association:key_led_association_u|cnt_led[1]                                                                                                                                                                                                                                                                                                                                       ; key_led_association:key_led_association_u|cnt_led[32]                                                                                                                                                                                                                                                                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 3.213      ;
; 16.607 ; key_led_association:key_led_association_u|cnt_led[1]                                                                                                                                                                                                                                                                                                                                       ; key_led_association:key_led_association_u|cnt_led[31]                                                                                                                                                                                                                                                                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 3.213      ;
; 16.607 ; key_led_association:key_led_association_u|cnt_led[1]                                                                                                                                                                                                                                                                                                                                       ; key_led_association:key_led_association_u|cnt_led[30]                                                                                                                                                                                                                                                                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 3.213      ;
; 16.607 ; key_led_association:key_led_association_u|cnt_led[1]                                                                                                                                                                                                                                                                                                                                       ; key_led_association:key_led_association_u|cnt_led[29]                                                                                                                                                                                                                                                                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 3.213      ;
; 16.607 ; key_led_association:key_led_association_u|cnt_led[1]                                                                                                                                                                                                                                                                                                                                       ; key_led_association:key_led_association_u|cnt_led[28]                                                                                                                                                                                                                                                                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 3.213      ;
; 16.607 ; key_led_association:key_led_association_u|cnt_led[1]                                                                                                                                                                                                                                                                                                                                       ; key_led_association:key_led_association_u|cnt_led[27]                                                                                                                                                                                                                                                                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 3.213      ;
; 16.607 ; key_led_association:key_led_association_u|cnt_led[1]                                                                                                                                                                                                                                                                                                                                       ; key_led_association:key_led_association_u|cnt_led[26]                                                                                                                                                                                                                                                                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 3.213      ;
; 16.607 ; key_led_association:key_led_association_u|cnt_led[1]                                                                                                                                                                                                                                                                                                                                       ; key_led_association:key_led_association_u|cnt_led[25]                                                                                                                                                                                                                                                                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 3.213      ;
; 16.607 ; key_led_association:key_led_association_u|cnt_led[1]                                                                                                                                                                                                                                                                                                                                       ; key_led_association:key_led_association_u|cnt_led[24]                                                                                                                                                                                                                                                                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 3.213      ;
; 16.634 ; key_led_association:key_led_association_u|cnt_led[1]                                                                                                                                                                                                                                                                                                                                       ; key_led_association:key_led_association_u|cnt_led[23]                                                                                                                                                                                                                                                                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 3.186      ;
; 16.634 ; key_led_association:key_led_association_u|cnt_led[1]                                                                                                                                                                                                                                                                                                                                       ; key_led_association:key_led_association_u|cnt_led[22]                                                                                                                                                                                                                                                                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 3.186      ;
; 16.634 ; key_led_association:key_led_association_u|cnt_led[1]                                                                                                                                                                                                                                                                                                                                       ; key_led_association:key_led_association_u|cnt_led[21]                                                                                                                                                                                                                                                                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 3.186      ;
; 16.634 ; key_led_association:key_led_association_u|cnt_led[1]                                                                                                                                                                                                                                                                                                                                       ; key_led_association:key_led_association_u|cnt_led[20]                                                                                                                                                                                                                                                                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 3.186      ;
; 16.634 ; key_led_association:key_led_association_u|cnt_led[1]                                                                                                                                                                                                                                                                                                                                       ; key_led_association:key_led_association_u|cnt_led[19]                                                                                                                                                                                                                                                                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 3.186      ;
; 16.634 ; key_led_association:key_led_association_u|cnt_led[1]                                                                                                                                                                                                                                                                                                                                       ; key_led_association:key_led_association_u|cnt_led[18]                                                                                                                                                                                                                                                                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 3.186      ;
; 16.634 ; key_led_association:key_led_association_u|cnt_led[1]                                                                                                                                                                                                                                                                                                                                       ; key_led_association:key_led_association_u|cnt_led[17]                                                                                                                                                                                                                                                                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 3.186      ;
; 16.634 ; key_led_association:key_led_association_u|cnt_led[1]                                                                                                                                                                                                                                                                                                                                       ; key_led_association:key_led_association_u|cnt_led[8]                                                                                                                                                                                                                                                                     ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 3.186      ;
; 16.634 ; key_led_association:key_led_association_u|cnt_led[1]                                                                                                                                                                                                                                                                                                                                       ; key_led_association:key_led_association_u|cnt_led[9]                                                                                                                                                                                                                                                                     ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 3.186      ;
; 16.634 ; key_led_association:key_led_association_u|cnt_led[1]                                                                                                                                                                                                                                                                                                                                       ; key_led_association:key_led_association_u|cnt_led[10]                                                                                                                                                                                                                                                                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 3.186      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                       ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 44.933 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.254      ; 5.308      ;
; 44.994 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.253      ; 5.246      ;
; 45.012 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.248      ; 5.223      ;
; 45.087 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.252      ; 5.152      ;
; 45.790 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.246      ; 4.443      ;
; 45.809 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.254      ; 4.432      ;
; 46.313 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.246      ; 3.920      ;
; 46.318 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.239      ; 3.908      ;
; 46.430 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 3.801      ;
; 46.456 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.246      ; 3.777      ;
; 46.469 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.240      ; 3.758      ;
; 46.472 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 3.759      ;
; 46.520 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.246      ; 3.713      ;
; 46.662 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 3.569      ;
; 47.084 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.259      ; 3.162      ;
; 47.095 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 3.134      ;
; 47.115 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.246      ; 3.118      ;
; 47.270 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.246      ; 2.963      ;
; 47.703 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.246      ; 2.530      ;
; 47.733 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.247      ; 2.501      ;
; 48.647 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.246      ; 1.586      ;
; 48.663 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.258      ; 1.582      ;
; 48.671 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.246      ; 1.562      ;
; 48.730 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.246      ; 1.503      ;
; 48.813 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.246      ; 1.420      ;
; 49.085 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.248      ; 1.150      ;
; 49.346 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.248      ; 0.889      ;
; 49.866 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.249      ; 0.370      ;
; 95.273 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 4.685      ;
; 95.276 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 4.682      ;
; 95.334 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 4.623      ;
; 95.337 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 4.620      ;
; 95.352 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 4.600      ;
; 95.355 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 4.597      ;
; 95.427 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 4.529      ;
; 95.430 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 4.526      ;
; 95.433 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 4.525      ;
; 95.494 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 4.463      ;
; 95.512 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 4.440      ;
; 95.587 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 4.369      ;
; 96.130 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.820      ;
; 96.133 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.817      ;
; 96.149 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                      ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 3.809      ;
; 96.152 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                      ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 3.806      ;
; 96.290 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.660      ;
; 96.309 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                      ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 3.649      ;
; 96.653 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                      ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.297      ;
; 96.656 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                      ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.294      ;
; 96.658 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                   ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.285      ;
; 96.661 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                   ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.282      ;
; 96.687 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.265      ;
; 96.687 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.265      ;
; 96.687 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.265      ;
; 96.687 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.265      ;
; 96.687 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.265      ;
; 96.687 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.265      ;
; 96.687 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.265      ;
; 96.687 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.265      ;
; 96.687 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.265      ;
; 96.687 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.265      ;
; 96.687 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.265      ;
; 96.687 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.265      ;
; 96.687 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.265      ;
; 96.687 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.265      ;
; 96.687 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.265      ;
; 96.687 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.265      ;
; 96.689 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.262      ;
; 96.689 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.262      ;
; 96.689 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.262      ;
; 96.689 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.262      ;
; 96.689 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.262      ;
; 96.689 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.262      ;
; 96.689 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.262      ;
; 96.689 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.262      ;
; 96.689 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.262      ;
; 96.689 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.262      ;
; 96.689 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.262      ;
; 96.689 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.262      ;
; 96.689 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.262      ;
; 96.689 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.262      ;
; 96.689 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.262      ;
; 96.689 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.262      ;
; 96.770 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                     ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.178      ;
; 96.773 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                     ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.175      ;
; 96.796 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                      ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.154      ;
; 96.799 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                      ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.151      ;
; 96.809 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.135      ;
; 96.812 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                        ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.136      ;
; 96.812 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.132      ;
; 96.813 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                      ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.137      ;
; 96.815 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                        ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.133      ;
; 96.818 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                   ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.125      ;
; 96.839 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                                                                ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.113      ;
; 96.839 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                                                                ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.113      ;
; 96.839 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                                                                ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.113      ;
; 96.839 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                                                                ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.113      ;
; 96.839 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                                                                ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.113      ;
; 96.839 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                                                                ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.113      ;
; 96.839 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                                                                ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.113      ;
; 96.839 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                                                                ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.113      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'sys_clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                              ; To Node                                                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.102 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                   ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ju14:auto_generated|ram_block1a0~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.219      ; 0.425      ;
; 0.104 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][30]                                                                                  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ju14:auto_generated|ram_block1a0~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.218      ; 0.426      ;
; 0.110 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][32]                                                                                  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ju14:auto_generated|ram_block1a0~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.218      ; 0.432      ;
; 0.135 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][50]                                                                                  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ju14:auto_generated|ram_block1a36~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.226      ; 0.465      ;
; 0.141 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][22]                                                                                  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ju14:auto_generated|ram_block1a0~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.227      ; 0.472      ;
; 0.143 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][17]                                                                                  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ju14:auto_generated|ram_block1a0~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.227      ; 0.474      ;
; 0.144 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][20]                                                                                  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ju14:auto_generated|ram_block1a0~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.227      ; 0.475      ;
; 0.145 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                   ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ju14:auto_generated|ram_block1a0~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.221      ; 0.470      ;
; 0.149 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][43]                                                                                  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ju14:auto_generated|ram_block1a36~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.224      ; 0.477      ;
; 0.149 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][55]                                                                                  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ju14:auto_generated|ram_block1a36~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.220      ; 0.473      ;
; 0.152 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][56]                                                                                  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ju14:auto_generated|ram_block1a36~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.220      ; 0.476      ;
; 0.152 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][58]                                                                                  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ju14:auto_generated|ram_block1a36~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.220      ; 0.476      ;
; 0.152 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][23]                                                                                  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ju14:auto_generated|ram_block1a0~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.219      ; 0.475      ;
; 0.153 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][8]                                                                                   ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ju14:auto_generated|ram_block1a0~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.219      ; 0.476      ;
; 0.164 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                   ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ju14:auto_generated|ram_block1a0~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.220      ; 0.488      ;
; 0.166 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][15]                                                                                  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ju14:auto_generated|ram_block1a0~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.222      ; 0.492      ;
; 0.167 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][13]                                                                                  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ju14:auto_generated|ram_block1a0~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.222      ; 0.493      ;
; 0.170 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                   ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ju14:auto_generated|ram_block1a0~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.220      ; 0.494      ;
; 0.186 ; seg_led_pcf8591:u_seg_led_pcf8591|clk_cnt[3]                                                                                                                                                                           ; seg_led_pcf8591:u_seg_led_pcf8591|clk_cnt[3]                                                                                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; seg_led_pcf8591:u_seg_led_pcf8591|clk_cnt[2]                                                                                                                                                                           ; seg_led_pcf8591:u_seg_led_pcf8591|clk_cnt[2]                                                                                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; seg_led_pcf8591:u_seg_led_pcf8591|clk_cnt[1]                                                                                                                                                                           ; seg_led_pcf8591:u_seg_led_pcf8591|clk_cnt[1]                                                                                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_IGBT:u_uart_IGBT|rx_data_cnt[4]                                                                                                                                                                                   ; uart_IGBT:u_uart_IGBT|rx_data_cnt[4]                                                                                                                                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_IGBT:u_uart_IGBT|rx_buff_flag                                                                                                                                                                                     ; uart_IGBT:u_uart_IGBT|rx_buff_flag                                                                                                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_IGBT:u_uart_IGBT|rx_buff_1_flag                                                                                                                                                                                   ; uart_IGBT:u_uart_IGBT|rx_buff_1_flag                                                                                                                                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_recv:u_uart_recv|rx_flag                                                                                                                                                                                          ; uart_recv:u_uart_recv|rx_flag                                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                               ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed   ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|trig_mod_match_out                                                               ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|trig_mod_match_out                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Pulse_logic_gen:Pulse_logic_gen_u|IGBT_on_EN[0]                                                                                                                                                                        ; Pulse_logic_gen:Pulse_logic_gen_u|IGBT_on_EN[0]                                                                                                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; key_led_association:key_led_association_u|led_control[1]                                                                                                                                                               ; key_led_association:key_led_association_u|led_control[1]                                                                                                                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; key_led_association:key_led_association_u|led_control[0]                                                                                                                                                               ; key_led_association:key_led_association_u|led_control[0]                                                                                                                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_IGBT:u_uart_IGBT|tx_ready                                                                                                                                                                                         ; uart_IGBT:u_uart_IGBT|tx_ready                                                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_IGBT:u_uart_IGBT|tx_data_cnt[0]                                                                                                                                                                                   ; uart_IGBT:u_uart_IGBT|tx_data_cnt[0]                                                                                                                                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_IGBT:u_uart_IGBT|tx_data_cnt[3]                                                                                                                                                                                   ; uart_IGBT:u_uart_IGBT|tx_data_cnt[3]                                                                                                                                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_send:u_uart_send|tx_cnt[3]                                                                                                                                                                                        ; uart_send:u_uart_send|tx_cnt[3]                                                                                                                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_send:u_uart_send|tx_cnt[2]                                                                                                                                                                                        ; uart_send:u_uart_send|tx_cnt[2]                                                                                                                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_send:u_uart_send|tx_cnt[1]                                                                                                                                                                                        ; uart_send:u_uart_send|tx_cnt[1]                                                                                                                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_send:u_uart_send|tx_flag                                                                                                                                                                                          ; uart_send:u_uart_send|tx_flag                                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; uart_recv:u_uart_recv|rxdata[6]                                                                                                                                                                                        ; uart_recv:u_uart_recv|rxdata[6]                                                                                                                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_recv:u_uart_recv|rxdata[2]                                                                                                                                                                                        ; uart_recv:u_uart_recv|rxdata[2]                                                                                                                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_recv:u_uart_recv|rxdata[7]                                                                                                                                                                                        ; uart_recv:u_uart_recv|rxdata[7]                                                                                                                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_recv:u_uart_recv|rxdata[3]                                                                                                                                                                                        ; uart_recv:u_uart_recv|rxdata[3]                                                                                                                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_recv:u_uart_recv|rx_cnt[2]                                                                                                                                                                                        ; uart_recv:u_uart_recv|rx_cnt[2]                                                                                                                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_recv:u_uart_recv|rx_cnt[1]                                                                                                                                                                                        ; uart_recv:u_uart_recv|rx_cnt[1]                                                                                                                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                        ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                   ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                              ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_IGBT:u_uart_IGBT|send_en                                                                                                                                                                                          ; uart_IGBT:u_uart_IGBT|send_en                                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.192 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][31]                                                                                  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][31]                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][24]                                                                                  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][24]                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.313      ;
; 0.193 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                   ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][12]                                                                                  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][12]                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:uart_send_recv|acq_data_in_reg[12]                                                                                                                                                                       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][12]                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:uart_send_recv|acq_data_in_reg[27]                                                                                                                                                                       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][27]                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][29]                                                                                  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][29]                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][29]                                                                                  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][29]                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][34]                                                                                  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][34]                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; seg_led_pcf8591:u_seg_led_pcf8591|clk_cnt[0]                                                                                                                                                                           ; seg_led_pcf8591:u_seg_led_pcf8591|clk_cnt[0]                                                                                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:uart_send_recv|acq_data_in_reg[37]                                                                                                                                                                       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][37]                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][42]                                                                                  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][42]                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][43]                                                                                  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][43]                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][44]                                                                                  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][44]                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][46]                                                                                  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][46]                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][46]                                                                                  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][46]                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][46]                                                                                  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][46]                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][48]                                                                                  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][48]                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][53]                                                                                  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][53]                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:uart_send_recv|acq_data_in_reg[53]                                                                                                                                                                       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][53]                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][55]                                                                                  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][55]                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][55]                                                                                  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][55]                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:uart_send_recv|acq_data_in_reg[55]                                                                                                                                                                       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][55]                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                   ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                   ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                   ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:uart_send_recv|acq_data_in_reg[2]                                                                                                                                                                        ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][4]                                                                                   ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][4]                                                                                   ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][5]                                                                                   ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][5]                                                                                   ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][5]                                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:uart_send_recv|acq_data_in_reg[5]                                                                                                                                                                        ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][5]                                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][8]                                                                                   ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][8]                                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][10]                                                                                  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][10]                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][10]                                                                                  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][10]                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:uart_send_recv|acq_data_in_reg[10]                                                                                                                                                                       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][10]                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][11]                                                                                  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][11]                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][11]                                                                                  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][11]                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][13]                                                                                  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][13]                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][14]                                                                                  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][14]                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][17]                                                                                  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][17]                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][19]                                                                                  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][19]                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][21]                                                                                  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][21]                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][25]                                                                                  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][25]                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:uart_send_recv|acq_data_in_reg[25]                                                                                                                                                                       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][25]                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][33]                                                                                  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][33]                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; key_led_association:key_led_association_u|led_state[2]                                                                                                                                                                 ; led_key:led_key_u|led[2]                                                                                                                                                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; key_led_association:key_led_association_u|led_state[1]                                                                                                                                                                 ; led_key:led_key_u|led[1]                                                                                                                                                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; uart_send:u_uart_send|tx_cnt[0]                                                                                                                                                                                        ; uart_send:u_uart_send|tx_cnt[0]                                                                                                                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; sld_signaltap:uart_send_recv|acq_data_in_reg[3]                                                                                                                                                                        ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][7]                                                                                   ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][7]                                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.314      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.186 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                     ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                     ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                     ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                            ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                           ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.192 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_100|dffs[1] ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_100|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]                                                                                                                                                                      ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]                                                                                                                 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_74|dffs[1]  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_74|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.313      ;
; 0.193 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_103|dffs[1] ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_103|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_94|dffs[1]  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_94|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_82|dffs[1]  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_82|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_22|dffs[1]  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_22|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                     ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                                                                               ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]                                                                                                                                                                      ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                                                                                                 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_45|dffs[1]  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_45|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.194 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_65|dffs[1]  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_65|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_56|dffs[1]  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_56|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_10|dffs[1]  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_10|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                                               ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                                                              ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                                 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                                                                                                 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                                                                                                 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                                                                 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_119|dffs[1] ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_119|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_48|dffs[1]  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_48|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_39|dffs[1]  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_39|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_33|dffs[1]  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_33|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                                                                                                  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                                                                                                                  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[11]                                                                                                                                                                                                                 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[10]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_91|dffs[1]  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_91|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_88|dffs[1]  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_88|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                               ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_68|dffs[1]  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_68|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                                                                                                  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.196 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_63|dffs[0]  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_65|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_42|dffs[1]  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_42|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_36|dffs[1]  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_36|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                                                                                  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.197 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_11|dffs[0]  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_13|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_7|dffs[1]   ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_7|dffs[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                                                                                    ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                                                                                                  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.198 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_17|dffs[0]  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_19|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_72|dffs[0]  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_74|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_34|dffs[0]  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_36|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.199 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_101|dffs[0] ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_103|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.320      ;
; 0.199 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_57|dffs[0]  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_59|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.200 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_110|dffs[1] ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_110|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.320      ;
; 0.200 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_78|dffs[0]  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_79|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.321      ;
; 0.200 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.320      ;
; 0.200 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.320      ;
; 0.200 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.320      ;
; 0.202 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_116|dffs[0] ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_117|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.323      ;
; 0.202 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.322      ;
; 0.204 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.324      ;
; 0.205 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.206 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                                                                                    ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_79|dffs[1]  ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_79|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.327      ;
; 0.206 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.326      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.364 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.248      ; 0.871      ;
; 98.390 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_82|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.555      ;
; 98.390 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_4|dffs[2]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.557      ;
; 98.390 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_4|dffs[1]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.557      ;
; 98.390 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_4|dffs[0]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.557      ;
; 98.390 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_5|dffs[0]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.557      ;
; 98.390 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_13|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.557      ;
; 98.390 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_13|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.557      ;
; 98.390 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_14|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.557      ;
; 98.390 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_22|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.559      ;
; 98.390 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_22|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.559      ;
; 98.390 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_22|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.559      ;
; 98.390 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_23|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.559      ;
; 98.390 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_25|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.559      ;
; 98.390 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_25|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.559      ;
; 98.390 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_25|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.559      ;
; 98.390 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_26|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.559      ;
; 98.390 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_27|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.559      ;
; 98.390 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_27|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.559      ;
; 98.390 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_27|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.559      ;
; 98.390 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_62|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.558      ;
; 98.390 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_62|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.558      ;
; 98.390 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_63|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.558      ;
; 98.390 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_65|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.558      ;
; 98.390 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_65|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.558      ;
; 98.390 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_65|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.558      ;
; 98.390 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_66|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.558      ;
; 98.390 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_82|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.555      ;
; 98.390 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_82|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.555      ;
; 98.390 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_83|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.555      ;
; 98.390 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_85|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.555      ;
; 98.390 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_85|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.555      ;
; 98.390 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_85|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.555      ;
; 98.390 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_86|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.555      ;
; 98.390 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_94|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.557      ;
; 98.390 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_94|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.557      ;
; 98.390 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_94|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.557      ;
; 98.390 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_95|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.557      ;
; 98.390 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_97|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.557      ;
; 98.390 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_97|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.556      ;
; 98.390 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_97|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.556      ;
; 98.390 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_98|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.557      ;
; 98.390 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_100|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.557      ;
; 98.390 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_100|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.557      ;
; 98.390 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_100|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.557      ;
; 98.390 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_101|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.557      ;
; 98.390 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_103|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.557      ;
; 98.390 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_103|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.556      ;
; 98.390 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_103|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.556      ;
; 98.390 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_104|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.556      ;
; 98.390 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_105|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.556      ;
; 98.390 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_105|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.556      ;
; 98.390 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_105|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.556      ;
; 98.391 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_56|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.557      ;
; 98.391 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_7|dffs[2]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.557      ;
; 98.391 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_7|dffs[1]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.557      ;
; 98.391 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_7|dffs[0]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.557      ;
; 98.391 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_8|dffs[0]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.557      ;
; 98.391 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_10|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.557      ;
; 98.391 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_10|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.557      ;
; 98.391 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_10|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.557      ;
; 98.391 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_11|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.557      ;
; 98.391 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_13|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.557      ;
; 98.391 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_16|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.558      ;
; 98.391 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_16|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.558      ;
; 98.391 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_16|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.558      ;
; 98.391 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_17|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.558      ;
; 98.391 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_19|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.558      ;
; 98.391 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_19|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.558      ;
; 98.391 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_19|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.558      ;
; 98.391 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_20|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.558      ;
; 98.391 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_56|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.557      ;
; 98.391 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_56|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.557      ;
; 98.391 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_57|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.557      ;
; 98.391 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_59|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.557      ;
; 98.391 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_59|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.557      ;
; 98.391 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_59|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.557      ;
; 98.391 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_60|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.557      ;
; 98.391 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_62|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.557      ;
; 98.391 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_88|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.555      ;
; 98.391 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_88|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.555      ;
; 98.391 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_88|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.555      ;
; 98.391 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_89|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.555      ;
; 98.391 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_91|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.555      ;
; 98.391 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_91|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.555      ;
; 98.391 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_91|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.555      ;
; 98.391 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_92|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.555      ;
; 98.394 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.551      ;
; 98.394 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.556      ;
; 98.394 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.556      ;
; 98.394 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.556      ;
; 98.394 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.556      ;
; 98.394 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.556      ;
; 98.394 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.556      ;
; 98.394 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.556      ;
; 98.394 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.556      ;
; 98.394 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.556      ;
; 98.394 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.556      ;
; 98.394 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.556      ;
; 98.394 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.556      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.660 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.782      ;
; 0.660 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.782      ;
; 0.660 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.782      ;
; 0.660 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.782      ;
; 0.660 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.782      ;
; 0.660 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.782      ;
; 0.660 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.782      ;
; 0.660 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.782      ;
; 0.660 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.782      ;
; 0.660 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.782      ;
; 0.660 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.782      ;
; 0.660 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.782      ;
; 0.816 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.938      ;
; 0.816 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.938      ;
; 0.816 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.938      ;
; 0.816 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.938      ;
; 0.816 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.938      ;
; 0.816 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.938      ;
; 0.816 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.938      ;
; 0.816 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.938      ;
; 0.816 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.938      ;
; 0.816 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.938      ;
; 0.827 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.949      ;
; 0.827 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.949      ;
; 0.827 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.949      ;
; 0.827 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.949      ;
; 0.827 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.949      ;
; 0.827 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.949      ;
; 0.827 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.949      ;
; 0.827 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.949      ;
; 0.827 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.949      ;
; 0.827 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.949      ;
; 0.827 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.949      ;
; 0.836 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.960      ;
; 0.996 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 1.110      ;
; 0.996 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 1.110      ;
; 0.996 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 1.110      ;
; 1.292 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_49|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.408      ;
; 1.292 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_48|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.408      ;
; 1.292 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_48|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.408      ;
; 1.292 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_48|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.408      ;
; 1.292 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_46|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.408      ;
; 1.292 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_45|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.408      ;
; 1.292 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_45|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.408      ;
; 1.292 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_45|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.408      ;
; 1.294 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_4|dffs[2]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.420      ;
; 1.294 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_4|dffs[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.420      ;
; 1.294 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_4|dffs[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.420      ;
; 1.294 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_5|dffs[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.420      ;
; 1.294 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_13|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.420      ;
; 1.294 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_13|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.420      ;
; 1.294 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_14|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.420      ;
; 1.294 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_22|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.422      ;
; 1.294 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_22|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.422      ;
; 1.294 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_22|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.422      ;
; 1.294 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_23|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.422      ;
; 1.294 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_25|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.422      ;
; 1.294 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_25|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.422      ;
; 1.294 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_25|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.422      ;
; 1.294 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_26|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.422      ;
; 1.294 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_27|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.422      ;
; 1.294 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_27|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.422      ;
; 1.294 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_27|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.422      ;
; 1.294 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_62|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.421      ;
; 1.294 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_62|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.421      ;
; 1.294 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_63|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.421      ;
; 1.294 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_65|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.421      ;
; 1.294 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_65|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.421      ;
; 1.294 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_65|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.421      ;
; 1.294 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_66|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.421      ;
; 1.294 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_94|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.420      ;
; 1.294 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_94|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.420      ;
; 1.294 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_94|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.420      ;
; 1.294 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_95|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.420      ;
; 1.294 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_97|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.420      ;
; 1.294 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_98|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.420      ;
; 1.294 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_100|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.420      ;
; 1.294 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_100|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.420      ;
; 1.294 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_100|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.420      ;
; 1.294 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_101|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.420      ;
; 1.294 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_103|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.420      ;
; 1.295 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_82|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.418      ;
; 1.295 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_56|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.421      ;
; 1.295 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_7|dffs[2]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.421      ;
; 1.295 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_7|dffs[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.421      ;
; 1.295 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_7|dffs[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.421      ;
; 1.295 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_8|dffs[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.421      ;
; 1.295 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_10|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.421      ;
; 1.295 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_10|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.421      ;
; 1.295 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_10|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.421      ;
; 1.295 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_11|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.421      ;
; 1.295 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_13|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.421      ;
; 1.295 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_16|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.422      ;
; 1.295 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_16|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.422      ;
; 1.295 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_16|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.422      ;
; 1.295 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_17|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.422      ;
; 1.295 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_19|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.422      ;
; 1.295 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_19|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.422      ;
; 1.295 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_19|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.422      ;
; 1.295 ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                          ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_20|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.422      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'sys_clk'                                                                                                                                                                                                                                                        ;
+-------+--------------+----------------+-----------------+---------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock   ; Clock Edge ; Target                                                                                                                                                                                                                    ;
+-------+--------------+----------------+-----------------+---------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.372 ; 9.602        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ju14:auto_generated|ram_block1a0~porta_address_reg0  ;
; 9.372 ; 9.602        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ju14:auto_generated|ram_block1a0~porta_we_reg        ;
; 9.372 ; 9.602        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ju14:auto_generated|ram_block1a36~porta_address_reg0 ;
; 9.372 ; 9.602        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ju14:auto_generated|ram_block1a36~porta_we_reg       ;
; 9.374 ; 9.604        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ju14:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 9.374 ; 9.604        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ju14:auto_generated|ram_block1a36~porta_datain_reg0  ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[0]                                                                                                                                                                                              ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[1]                                                                                                                                                                                              ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[2]                                                                                                                                                                                              ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[3]                                                                                                                                                                                              ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[4]                                                                                                                                                                                              ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[5]                                                                                                                                                                                              ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[6]                                                                                                                                                                                              ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[7]                                                                                                                                                                                              ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[8]                                                                                                                                                                                              ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[9]                                                                                                                                                                                              ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; key_led_association:key_led_association_u|cnt_led[24]                                                                                                                                                                     ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; key_led_association:key_led_association_u|cnt_led[25]                                                                                                                                                                     ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; key_led_association:key_led_association_u|cnt_led[26]                                                                                                                                                                     ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; key_led_association:key_led_association_u|cnt_led[27]                                                                                                                                                                     ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; key_led_association:key_led_association_u|cnt_led[28]                                                                                                                                                                     ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; key_led_association:key_led_association_u|cnt_led[29]                                                                                                                                                                     ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; key_led_association:key_led_association_u|cnt_led[30]                                                                                                                                                                     ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; key_led_association:key_led_association_u|cnt_led[31]                                                                                                                                                                     ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; key_led_association:key_led_association_u|cnt_led[32]                                                                                                                                                                     ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:uart_send_recv|acq_data_in_reg[31]                                                                                                                                                                          ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:uart_send_recv|acq_data_in_reg[35]                                                                                                                                                                          ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:uart_send_recv|acq_data_in_reg[36]                                                                                                                                                                          ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:uart_send_recv|acq_data_in_reg[37]                                                                                                                                                                          ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:uart_send_recv|acq_data_in_reg[38]                                                                                                                                                                          ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:uart_send_recv|acq_data_in_reg[3]                                                                                                                                                                           ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:uart_send_recv|acq_data_in_reg[40]                                                                                                                                                                          ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:uart_send_recv|acq_data_in_reg[45]                                                                                                                                                                          ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:uart_send_recv|acq_data_in_reg[47]                                                                                                                                                                          ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:uart_send_recv|acq_data_in_reg[50]                                                                                                                                                                          ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:uart_send_recv|acq_data_in_reg[51]                                                                                                                                                                          ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:uart_send_recv|acq_data_in_reg[57]                                                                                                                                                                          ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:uart_send_recv|acq_data_in_reg[59]                                                                                                                                                                          ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:uart_send_recv|acq_data_in_reg[7]                                                                                                                                                                           ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:uart_send_recv|acq_trigger_in_reg[14]                                                                                                                                                                       ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:uart_send_recv|acq_trigger_in_reg[15]                                                                                                                                                                       ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:uart_send_recv|acq_trigger_in_reg[30]                                                                                                                                                                       ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:uart_send_recv|acq_trigger_in_reg[4]                                                                                                                                                                        ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:uart_send_recv|acq_trigger_in_reg[5]                                                                                                                                                                        ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][31]                                                                                     ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][35]                                                                                     ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][36]                                                                                     ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][37]                                                                                     ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][38]                                                                                     ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                      ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][40]                                                                                     ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][45]                                                                                     ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][47]                                                                                     ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][51]                                                                                     ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][57]                                                                                     ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][59]                                                                                     ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][7]                                                                                      ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][31]                                                                                     ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][35]                                                                                     ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][36]                                                                                     ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][37]                                                                                     ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][38]                                                                                     ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                      ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][40]                                                                                     ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][45]                                                                                     ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][47]                                                                                     ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][51]                                                                                     ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][57]                                                                                     ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][59]                                                                                     ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][7]                                                                                      ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][31]                                                                                     ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][35]                                                                                     ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][36]                                                                                     ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][37]                                                                                     ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][38]                                                                                     ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                      ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][40]                                                                                     ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][45]                                                                                     ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][47]                                                                                     ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][51]                                                                                     ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][57]                                                                                     ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][59]                                                                                     ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][7]                                                                                      ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][35]                                                                                     ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][36]                                                                                     ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][37]                                                                                     ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][38]                                                                                     ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                      ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][40]                                                                                     ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][45]                                                                                     ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][47]                                                                                     ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][51]                                                                                     ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][57]                                                                                     ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][59]                                                                                     ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][7]                                                                                      ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]                                     ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]                                     ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]                                     ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]                                      ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]                                      ;
+-------+--------------+----------------+-----------------+---------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.485 ; 49.715       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ju14:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                            ;
; 49.485 ; 49.715       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ju14:auto_generated|ram_block1a36~portb_address_reg0                                                                                                                           ;
; 49.500 ; 49.716       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                       ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                          ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                                                                                                                                                                                                          ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]                                                                                                                                                                                                          ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                                                                                          ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                     ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                     ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                     ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                     ;
; 49.544 ; 49.728       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                        ;
; 49.544 ; 49.728       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                        ;
; 49.544 ; 49.728       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                        ;
; 49.544 ; 49.728       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                        ;
; 49.544 ; 49.728       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                           ;
; 49.544 ; 49.728       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                           ;
; 49.544 ; 49.728       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                             ;
; 49.544 ; 49.728       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                                             ;
; 49.544 ; 49.728       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                                                                                             ;
; 49.544 ; 49.728       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                                                                                             ;
; 49.544 ; 49.728       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                                                                             ;
; 49.544 ; 49.728       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                                                                                             ;
; 49.544 ; 49.728       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                                                                                             ;
; 49.544 ; 49.728       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                                                                                             ;
; 49.544 ; 49.728       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]                                                                                             ;
; 49.544 ; 49.728       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]                                                                                             ;
; 49.544 ; 49.728       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                               ;
; 49.544 ; 49.728       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                                                              ;
; 49.544 ; 49.728       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                               ;
; 49.544 ; 49.728       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                               ;
; 49.544 ; 49.728       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                               ;
; 49.544 ; 49.728       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                               ;
; 49.544 ; 49.728       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                               ;
; 49.544 ; 49.728       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                               ;
; 49.544 ; 49.728       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                                                                                               ;
; 49.544 ; 49.728       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                                                                                               ;
; 49.544 ; 49.728       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                                                                                               ;
; 49.544 ; 49.728       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                        ;
; 49.544 ; 49.728       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                       ;
; 49.544 ; 49.728       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                        ;
; 49.544 ; 49.728       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                      ;
; 49.544 ; 49.728       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                      ;
; 49.544 ; 49.728       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                      ;
; 49.544 ; 49.728       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                        ;
; 49.544 ; 49.728       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]                                                                                                                                                                      ;
; 49.544 ; 49.728       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]                                                                                                                                                                     ;
; 49.544 ; 49.728       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]                                                                                                                                                                     ;
; 49.544 ; 49.728       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]                                                                                                                                                                     ;
; 49.544 ; 49.728       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]                                                                                                                                                                      ;
; 49.544 ; 49.728       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2]                                                                                                                                                                      ;
; 49.544 ; 49.728       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]                                                                                                                                                                      ;
; 49.544 ; 49.728       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4]                                                                                                                                                                      ;
; 49.544 ; 49.728       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]                                                                                                                                                                      ;
; 49.544 ; 49.728       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]                                                                                                                                                                      ;
; 49.544 ; 49.728       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]                                                                                                                                                                      ;
; 49.544 ; 49.728       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]                                                                                                                                                                      ;
; 49.544 ; 49.728       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]                                                                                                                                                                      ;
; 49.544 ; 49.728       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]                                                                                                                                                                  ;
; 49.544 ; 49.728       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                            ;
; 49.544 ; 49.728       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                    ;
; 49.544 ; 49.728       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                                                                                    ;
; 49.544 ; 49.728       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                                                                                    ;
; 49.544 ; 49.728       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                                                                                    ;
; 49.544 ; 49.728       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                                                                                    ;
; 49.544 ; 49.728       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                                                                                    ;
; 49.544 ; 49.728       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                      ;
; 49.544 ; 49.728       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                                                                                     ;
; 49.544 ; 49.728       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                                                                                     ;
; 49.544 ; 49.728       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                                                                                     ;
; 49.544 ; 49.728       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                                                                     ;
; 49.544 ; 49.728       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                                                                     ;
; 49.544 ; 49.728       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                                                                                     ;
; 49.544 ; 49.728       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                                                                                                                                     ;
; 49.544 ; 49.728       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                                                                                      ;
; 49.544 ; 49.728       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[2]                                                                                                                                                                                                      ;
; 49.544 ; 49.728       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                                                                                      ;
; 49.544 ; 49.728       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                                                                                      ;
; 49.544 ; 49.728       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                                                                                      ;
; 49.544 ; 49.728       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                                                                                      ;
; 49.544 ; 49.728       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                                                                                      ;
; 49.544 ; 49.728       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                                                                                      ;
; 49.544 ; 49.728       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                                                                                      ;
; 49.544 ; 49.728       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ;
; 49.544 ; 49.728       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                           ;
; 49.544 ; 49.728       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                                                          ;
; 49.544 ; 49.728       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[1]                                                                                                                                                                                           ;
; 49.544 ; 49.728       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[2]                                                                                                                                                                                           ;
; 49.544 ; 49.728       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[3]                                                                                                                                                                                           ;
; 49.544 ; 49.728       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[4]                                                                                                                                                                                           ;
; 49.544 ; 49.728       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                           ;
; 49.544 ; 49.728       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                                               ;
; 49.544 ; 49.728       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                               ;
; 49.544 ; 49.728       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                               ;
; 49.544 ; 49.728       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_100|dffs[0] ;
; 49.544 ; 49.728       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_100|dffs[1] ;
; 49.544 ; 49.728       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_100|dffs[2] ;
; 49.544 ; 49.728       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_101|dffs[0] ;
; 49.544 ; 49.728       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_103|dffs[0] ;
; 49.544 ; 49.728       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_103|dffs[1] ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.644 ; 1.923 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 2.963 ; 3.233 ; Rise       ; altera_reserved_tck ;
; key[*]              ; sys_clk             ; 0.229 ; 0.571 ; Rise       ; sys_clk             ;
;  key[0]             ; sys_clk             ; 0.179 ; 0.523 ; Rise       ; sys_clk             ;
;  key[1]             ; sys_clk             ; 0.093 ; 0.440 ; Rise       ; sys_clk             ;
;  key[2]             ; sys_clk             ; 0.229 ; 0.571 ; Rise       ; sys_clk             ;
;  key[3]             ; sys_clk             ; 0.055 ; 0.405 ; Rise       ; sys_clk             ;
; sys_rst_n           ; sys_clk             ; 1.950 ; 2.562 ; Rise       ; sys_clk             ;
; uart_rxd            ; sys_clk             ; 1.140 ; 1.764 ; Rise       ; sys_clk             ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.999  ; 0.688  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -0.456 ; -0.719 ; Rise       ; altera_reserved_tck ;
; key[*]              ; sys_clk             ; 0.483  ; 0.135  ; Rise       ; sys_clk             ;
;  key[0]             ; sys_clk             ; -0.053 ; -0.386 ; Rise       ; sys_clk             ;
;  key[1]             ; sys_clk             ; 0.446  ; 0.112  ; Rise       ; sys_clk             ;
;  key[2]             ; sys_clk             ; 0.337  ; 0.002  ; Rise       ; sys_clk             ;
;  key[3]             ; sys_clk             ; 0.483  ; 0.135  ; Rise       ; sys_clk             ;
; sys_rst_n           ; sys_clk             ; 0.098  ; -0.226 ; Rise       ; sys_clk             ;
; uart_rxd            ; sys_clk             ; -0.935 ; -1.549 ; Rise       ; sys_clk             ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                        ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------+
; Adc_Clk_A           ; sys_clk             ; 1.733 ;       ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[1] ;
; Adc_Clk_B           ; sys_clk             ;       ; 1.709 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[1] ;
; Adc_Clk_A           ; sys_clk             ;       ; 1.800 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[1] ;
; Adc_Clk_B           ; sys_clk             ; 1.757 ;       ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[1] ;
; clk_test            ; sys_clk             ; 1.523 ;       ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ;
; clk_test            ; sys_clk             ;       ; 1.571 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ;
; altera_reserved_tdo ; altera_reserved_tck ; 6.785 ; 7.275 ; Fall       ; altera_reserved_tck                                 ;
; IGBT[*]             ; sys_clk             ; 4.342 ; 4.498 ; Rise       ; sys_clk                                             ;
;  IGBT[0]            ; sys_clk             ; 4.342 ; 4.498 ; Rise       ; sys_clk                                             ;
;  IGBT[1]            ; sys_clk             ; 3.435 ; 3.523 ; Rise       ; sys_clk                                             ;
; led[*]              ; sys_clk             ; 4.510 ; 5.082 ; Rise       ; sys_clk                                             ;
;  led[0]             ; sys_clk             ; 3.447 ; 3.569 ; Rise       ; sys_clk                                             ;
;  led[1]             ; sys_clk             ; 4.510 ; 5.082 ; Rise       ; sys_clk                                             ;
;  led[2]             ; sys_clk             ; 3.566 ; 3.699 ; Rise       ; sys_clk                                             ;
;  led[3]             ; sys_clk             ; 3.729 ; 3.883 ; Rise       ; sys_clk                                             ;
; uart_txd            ; sys_clk             ; 3.841 ; 3.686 ; Rise       ; sys_clk                                             ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------+
; Adc_Clk_A           ; sys_clk             ; 1.502 ;       ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[1] ;
; Adc_Clk_B           ; sys_clk             ;       ; 1.475 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[1] ;
; Adc_Clk_A           ; sys_clk             ;       ; 1.567 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[1] ;
; Adc_Clk_B           ; sys_clk             ; 1.521 ;       ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[1] ;
; clk_test            ; sys_clk             ; 1.289 ;       ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ;
; clk_test            ; sys_clk             ;       ; 1.335 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ;
; altera_reserved_tdo ; altera_reserved_tck ; 5.589 ; 6.078 ; Fall       ; altera_reserved_tck                                 ;
; IGBT[*]             ; sys_clk             ; 3.325 ; 3.410 ; Rise       ; sys_clk                                             ;
;  IGBT[0]            ; sys_clk             ; 4.232 ; 4.385 ; Rise       ; sys_clk                                             ;
;  IGBT[1]            ; sys_clk             ; 3.325 ; 3.410 ; Rise       ; sys_clk                                             ;
; led[*]              ; sys_clk             ; 3.333 ; 3.452 ; Rise       ; sys_clk                                             ;
;  led[0]             ; sys_clk             ; 3.333 ; 3.452 ; Rise       ; sys_clk                                             ;
;  led[1]             ; sys_clk             ; 4.388 ; 4.956 ; Rise       ; sys_clk                                             ;
;  led[2]             ; sys_clk             ; 3.448 ; 3.578 ; Rise       ; sys_clk                                             ;
;  led[3]             ; sys_clk             ; 3.605 ; 3.755 ; Rise       ; sys_clk                                             ;
; uart_txd            ; sys_clk             ; 3.715 ; 3.564 ; Rise       ; sys_clk                                             ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+----------------------+--------+-------+----------+---------+---------------------+
; Clock                ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack     ; 7.506  ; 0.102 ; 48.103   ; 0.660   ; 9.372               ;
;  altera_reserved_tck ; 38.117 ; 0.186 ; 48.103   ; 0.660   ; 49.485              ;
;  sys_clk             ; 7.506  ; 0.102 ; N/A      ; N/A     ; 9.372               ;
; Design-wide TNS      ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  altera_reserved_tck ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  sys_clk             ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+----------------------+--------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 4.236 ; 4.396 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 7.543 ; 7.721 ; Rise       ; altera_reserved_tck ;
; key[*]              ; sys_clk             ; 0.593 ; 0.728 ; Rise       ; sys_clk             ;
;  key[0]             ; sys_clk             ; 0.514 ; 0.645 ; Rise       ; sys_clk             ;
;  key[1]             ; sys_clk             ; 0.345 ; 0.459 ; Rise       ; sys_clk             ;
;  key[2]             ; sys_clk             ; 0.593 ; 0.728 ; Rise       ; sys_clk             ;
;  key[3]             ; sys_clk             ; 0.240 ; 0.405 ; Rise       ; sys_clk             ;
; sys_rst_n           ; sys_clk             ; 4.754 ; 4.687 ; Rise       ; sys_clk             ;
; uart_rxd            ; sys_clk             ; 2.423 ; 2.731 ; Rise       ; sys_clk             ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.589  ; 1.519  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -0.456 ; -0.719 ; Rise       ; altera_reserved_tck ;
; key[*]              ; sys_clk             ; 1.069  ; 0.978  ; Rise       ; sys_clk             ;
;  key[0]             ; sys_clk             ; -0.053 ; -0.301 ; Rise       ; sys_clk             ;
;  key[1]             ; sys_clk             ; 0.962  ; 0.871  ; Rise       ; sys_clk             ;
;  key[2]             ; sys_clk             ; 0.756  ; 0.654  ; Rise       ; sys_clk             ;
;  key[3]             ; sys_clk             ; 1.069  ; 0.978  ; Rise       ; sys_clk             ;
; sys_rst_n           ; sys_clk             ; 0.181  ; 0.060  ; Rise       ; sys_clk             ;
; uart_rxd            ; sys_clk             ; -0.935 ; -1.549 ; Rise       ; sys_clk             ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                          ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                     ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------+
; Adc_Clk_A           ; sys_clk             ; 3.435  ;        ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[1] ;
; Adc_Clk_B           ; sys_clk             ;        ; 3.474  ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[1] ;
; Adc_Clk_A           ; sys_clk             ;        ; 3.391  ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[1] ;
; Adc_Clk_B           ; sys_clk             ; 3.364  ;        ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[1] ;
; clk_test            ; sys_clk             ; 3.289  ;        ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ;
; clk_test            ; sys_clk             ;        ; 3.179  ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ;
; altera_reserved_tdo ; altera_reserved_tck ; 14.021 ; 14.639 ; Fall       ; altera_reserved_tck                                 ;
; IGBT[*]             ; sys_clk             ; 8.855  ; 8.848  ; Rise       ; sys_clk                                             ;
;  IGBT[0]            ; sys_clk             ; 8.855  ; 8.848  ; Rise       ; sys_clk                                             ;
;  IGBT[1]            ; sys_clk             ; 7.320  ; 7.226  ; Rise       ; sys_clk                                             ;
; led[*]              ; sys_clk             ; 9.290  ; 9.873  ; Rise       ; sys_clk                                             ;
;  led[0]             ; sys_clk             ; 7.440  ; 7.362  ; Rise       ; sys_clk                                             ;
;  led[1]             ; sys_clk             ; 9.290  ; 9.873  ; Rise       ; sys_clk                                             ;
;  led[2]             ; sys_clk             ; 7.737  ; 7.607  ; Rise       ; sys_clk                                             ;
;  led[3]             ; sys_clk             ; 8.087  ; 7.939  ; Rise       ; sys_clk                                             ;
; uart_txd            ; sys_clk             ; 7.869  ; 7.949  ; Rise       ; sys_clk                                             ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------+
; Adc_Clk_A           ; sys_clk             ; 1.502 ;       ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[1] ;
; Adc_Clk_B           ; sys_clk             ;       ; 1.475 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[1] ;
; Adc_Clk_A           ; sys_clk             ;       ; 1.567 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[1] ;
; Adc_Clk_B           ; sys_clk             ; 1.521 ;       ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[1] ;
; clk_test            ; sys_clk             ; 1.289 ;       ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ;
; clk_test            ; sys_clk             ;       ; 1.335 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ;
; altera_reserved_tdo ; altera_reserved_tck ; 5.589 ; 6.078 ; Fall       ; altera_reserved_tck                                 ;
; IGBT[*]             ; sys_clk             ; 3.325 ; 3.410 ; Rise       ; sys_clk                                             ;
;  IGBT[0]            ; sys_clk             ; 4.232 ; 4.385 ; Rise       ; sys_clk                                             ;
;  IGBT[1]            ; sys_clk             ; 3.325 ; 3.410 ; Rise       ; sys_clk                                             ;
; led[*]              ; sys_clk             ; 3.333 ; 3.452 ; Rise       ; sys_clk                                             ;
;  led[0]             ; sys_clk             ; 3.333 ; 3.452 ; Rise       ; sys_clk                                             ;
;  led[1]             ; sys_clk             ; 4.388 ; 4.956 ; Rise       ; sys_clk                                             ;
;  led[2]             ; sys_clk             ; 3.448 ; 3.578 ; Rise       ; sys_clk                                             ;
;  led[3]             ; sys_clk             ; 3.605 ; 3.755 ; Rise       ; sys_clk                                             ;
; uart_txd            ; sys_clk             ; 3.715 ; 3.564 ; Rise       ; sys_clk                                             ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; uart_txd            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[0]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[1]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[2]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[3]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_sel[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_sel[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_sel[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_sel[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_sel[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_sel[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_led[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_led[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_led[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_led[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_led[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_led[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_led[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_led[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; iic_scl             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IGBT[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IGBT[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IGBT[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IGBT[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IGBT[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; scl_pcf8591         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Adc_Clk_A           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Adc_Clk_B           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; clk_test            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; iic_sda             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sda_pcf8591         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; Otr_A                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Otr_B                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Adc_In[0]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Adc_In[1]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Adc_In[2]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Adc_In[3]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Adc_In[4]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Adc_In[5]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Adc_In[6]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Adc_In[7]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Adc_In[8]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Adc_In[9]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Adc_In[10]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Adc_In[11]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Adc_In[12]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Adc_In[13]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iic_sda                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sda_pcf8591             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sys_clk                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sys_rst_n               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; key[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; key[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; key[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; key[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; uart_rxd                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tms     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tck     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tdi     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; uart_txd            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.62e-09 V                   ; 2.37 V              ; -0.0218 V           ; 0.088 V                              ; 0.057 V                              ; 4.06e-10 s                  ; 5e-10 s                     ; No                         ; Yes                        ; 2.32 V                      ; 3.62e-09 V                  ; 2.37 V             ; -0.0218 V          ; 0.088 V                             ; 0.057 V                             ; 4.06e-10 s                 ; 5e-10 s                    ; No                        ; Yes                       ;
; led[0]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.62e-09 V                   ; 2.37 V              ; -0.0218 V           ; 0.088 V                              ; 0.057 V                              ; 4.06e-10 s                  ; 5e-10 s                     ; No                         ; Yes                        ; 2.32 V                      ; 3.62e-09 V                  ; 2.37 V             ; -0.0218 V          ; 0.088 V                             ; 0.057 V                             ; 4.06e-10 s                 ; 5e-10 s                    ; No                        ; Yes                       ;
; led[1]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.62e-09 V                   ; 2.33 V              ; -0.00153 V          ; 0.162 V                              ; 0.037 V                              ; 2.87e-09 s                  ; 3.62e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.62e-09 V                  ; 2.33 V             ; -0.00153 V         ; 0.162 V                             ; 0.037 V                             ; 2.87e-09 s                 ; 3.62e-09 s                 ; Yes                       ; Yes                       ;
; led[2]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.62e-09 V                   ; 2.37 V              ; -0.0218 V           ; 0.088 V                              ; 0.057 V                              ; 4.06e-10 s                  ; 5e-10 s                     ; No                         ; Yes                        ; 2.32 V                      ; 3.62e-09 V                  ; 2.37 V             ; -0.0218 V          ; 0.088 V                             ; 0.057 V                             ; 4.06e-10 s                 ; 5e-10 s                    ; No                        ; Yes                       ;
; led[3]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.62e-09 V                   ; 2.37 V              ; -0.0218 V           ; 0.088 V                              ; 0.057 V                              ; 4.06e-10 s                  ; 5e-10 s                     ; No                         ; Yes                        ; 2.32 V                      ; 3.62e-09 V                  ; 2.37 V             ; -0.0218 V          ; 0.088 V                             ; 0.057 V                             ; 4.06e-10 s                 ; 5e-10 s                    ; No                        ; Yes                       ;
; seg_sel[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; seg_sel[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; seg_sel[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; seg_sel[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; seg_sel[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; seg_sel[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; seg_led[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; seg_led[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; iic_scl             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; IGBT[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; IGBT[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; IGBT[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; IGBT[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; IGBT[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; scl_pcf8591         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; Adc_Clk_A           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; Adc_Clk_B           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; clk_test            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; iic_sda             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sda_pcf8591         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.3e-08 V                    ; 2.33 V              ; -0.0041 V           ; 0.049 V                              ; 0.077 V                              ; 9.24e-10 s                  ; 2.03e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.3e-08 V                   ; 2.33 V             ; -0.0041 V          ; 0.049 V                             ; 0.077 V                             ; 9.24e-10 s                 ; 2.03e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; uart_txd            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0153 V           ; 0.115 V                              ; 0.05 V                               ; 4.63e-10 s                  ; 5.95e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0153 V          ; 0.115 V                             ; 0.05 V                              ; 4.63e-10 s                 ; 5.95e-10 s                 ; Yes                       ; Yes                       ;
; led[0]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0153 V           ; 0.115 V                              ; 0.05 V                               ; 4.63e-10 s                  ; 5.95e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0153 V          ; 0.115 V                             ; 0.05 V                              ; 4.63e-10 s                 ; 5.95e-10 s                 ; Yes                       ; Yes                       ;
; led[1]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.33 V              ; -0.000496 V         ; 0.1 V                                ; 0.03 V                               ; 3.49e-09 s                  ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.33 V             ; -0.000496 V        ; 0.1 V                               ; 0.03 V                              ; 3.49e-09 s                 ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; led[2]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0153 V           ; 0.115 V                              ; 0.05 V                               ; 4.63e-10 s                  ; 5.95e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0153 V          ; 0.115 V                             ; 0.05 V                              ; 4.63e-10 s                 ; 5.95e-10 s                 ; Yes                       ; Yes                       ;
; led[3]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0153 V           ; 0.115 V                              ; 0.05 V                               ; 4.63e-10 s                  ; 5.95e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0153 V          ; 0.115 V                             ; 0.05 V                              ; 4.63e-10 s                 ; 5.95e-10 s                 ; Yes                       ; Yes                       ;
; seg_sel[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; seg_sel[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; seg_sel[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; seg_sel[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; seg_sel[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; seg_sel[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; seg_led[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; iic_scl             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; IGBT[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; IGBT[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; IGBT[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; IGBT[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; IGBT[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; scl_pcf8591         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; Adc_Clk_A           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; Adc_Clk_B           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; clk_test            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; iic_sda             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sda_pcf8591         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.29e-06 V                   ; 2.33 V              ; 1.29e-06 V          ; 0.018 V                              ; 0.046 V                              ; 1.15e-09 s                  ; 2.62e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.29e-06 V                  ; 2.33 V             ; 1.29e-06 V         ; 0.018 V                             ; 0.046 V                             ; 1.15e-09 s                 ; 2.62e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; uart_txd            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 5.25e-08 V                   ; 2.71 V              ; -0.00384 V          ; 0.138 V                              ; 0.006 V                              ; 2.68e-10 s                  ; 3.59e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 5.25e-08 V                  ; 2.71 V             ; -0.00384 V         ; 0.138 V                             ; 0.006 V                             ; 2.68e-10 s                 ; 3.59e-10 s                 ; Yes                       ; Yes                       ;
; led[0]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 5.25e-08 V                   ; 2.71 V              ; -0.00384 V          ; 0.138 V                              ; 0.006 V                              ; 2.68e-10 s                  ; 3.59e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 5.25e-08 V                  ; 2.71 V             ; -0.00384 V         ; 0.138 V                             ; 0.006 V                             ; 2.68e-10 s                 ; 3.59e-10 s                 ; Yes                       ; Yes                       ;
; led[1]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 5.25e-08 V                   ; 2.64 V              ; -0.00715 V          ; 0.215 V                              ; 0.119 V                              ; 2.17e-09 s                  ; 2.79e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 5.25e-08 V                  ; 2.64 V             ; -0.00715 V         ; 0.215 V                             ; 0.119 V                             ; 2.17e-09 s                 ; 2.79e-09 s                 ; No                        ; Yes                       ;
; led[2]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 5.25e-08 V                   ; 2.71 V              ; -0.00384 V          ; 0.138 V                              ; 0.006 V                              ; 2.68e-10 s                  ; 3.59e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 5.25e-08 V                  ; 2.71 V             ; -0.00384 V         ; 0.138 V                             ; 0.006 V                             ; 2.68e-10 s                 ; 3.59e-10 s                 ; Yes                       ; Yes                       ;
; led[3]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 5.25e-08 V                   ; 2.71 V              ; -0.00384 V          ; 0.138 V                              ; 0.006 V                              ; 2.68e-10 s                  ; 3.59e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 5.25e-08 V                  ; 2.71 V             ; -0.00384 V         ; 0.138 V                             ; 0.006 V                             ; 2.68e-10 s                 ; 3.59e-10 s                 ; Yes                       ; Yes                       ;
; seg_sel[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; seg_sel[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; seg_sel[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; seg_sel[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; seg_sel[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; seg_sel[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; seg_led[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; iic_scl             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; IGBT[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; IGBT[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; IGBT[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; IGBT[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; IGBT[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; scl_pcf8591         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Adc_Clk_A           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Adc_Clk_B           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; clk_test            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; iic_sda             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sda_pcf8591         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.77e-07 V                   ; 2.65 V              ; -0.0108 V           ; 0.18 V                               ; 0.17 V                               ; 6.63e-10 s                  ; 1.56e-09 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 1.77e-07 V                  ; 2.65 V             ; -0.0108 V          ; 0.18 V                              ; 0.17 V                              ; 6.63e-10 s                 ; 1.56e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------+
; Setup Transfers                                                                         ;
+---------------------+---------------------+------------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 6053       ; 0        ; 72       ; 0        ;
; sys_clk             ; altera_reserved_tck ; false path ; 0        ; 0        ; 0        ;
; altera_reserved_tck ; sys_clk             ; false path ; 0        ; 0        ; 0        ;
; sys_clk             ; sys_clk             ; 13056      ; 0        ; 0        ; 0        ;
+---------------------+---------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------+
; Hold Transfers                                                                          ;
+---------------------+---------------------+------------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 6053       ; 0        ; 72       ; 0        ;
; sys_clk             ; altera_reserved_tck ; false path ; 0        ; 0        ; 0        ;
; altera_reserved_tck ; sys_clk             ; false path ; 0        ; 0        ; 0        ;
; sys_clk             ; sys_clk             ; 13056      ; 0        ; 0        ; 0        ;
+---------------------+---------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------+
; Recovery Transfers                                                                      ;
+---------------------+---------------------+------------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 307        ; 0        ; 1        ; 0        ;
; altera_reserved_tck ; sys_clk             ; false path ; 0        ; 0        ; 0        ;
+---------------------+---------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------+
; Removal Transfers                                                                       ;
+---------------------+---------------------+------------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 307        ; 0        ; 1        ; 0        ;
; altera_reserved_tck ; sys_clk             ; false path ; 0        ; 0        ; 0        ;
+---------------------+---------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 3     ; 3    ;
; Unconstrained Input Ports       ; 9     ; 9    ;
; Unconstrained Input Port Paths  ; 665   ; 665  ;
; Unconstrained Output Ports      ; 29    ; 29   ;
; Unconstrained Output Port Paths ; 31    ; 31   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Full Version
    Info: Processing started: Tue Apr 09 14:21:57 2024
Info: Command: quartus_sta dev_board -c dev_board
Info: qsta_default_script.tcl version: #11
Info (11104): Parallel Compilation has detected 20 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 12 of the 12 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_pte1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_1v8:dffpipe15|dffe16a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_0v8:dffpipe12|dffe13a* 
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Warning (332174): Ignored filter at qsta_default_script.tcl(1194): *rdptr_g* could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332174): Ignored filter at qsta_default_script.tcl(1194): *ws_dgrp|dffpipe_1v8:dffpipe15|dffe16a* could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332049): Ignored set_false_path at qsta_default_script.tcl(1194): Argument <from> is not an object ID
    Info (332050): read_sdc
Warning (332049): Ignored set_false_path at qsta_default_script.tcl(1194): Argument <to> is not an object ID
Warning (332174): Ignored filter at qsta_default_script.tcl(1194): *delayed_wrptr_g* could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332174): Ignored filter at qsta_default_script.tcl(1194): *rs_dgwp|dffpipe_0v8:dffpipe12|dffe13a* could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332049): Ignored set_false_path at qsta_default_script.tcl(1194): Argument <from> is not an object ID
    Info (332050): read_sdc
Warning (332049): Ignored set_false_path at qsta_default_script.tcl(1194): Argument <to> is not an object ID
Info (332104): Reading SDC File: '../rtl/SDC1.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {PLL_CLK|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 10 -multiply_by 13 -phase 4.50 -duty_cycle 55.00 -name {PLL_CLK|altpll_component|auto_generated|pll1|clk[1]} {PLL_CLK|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {PLL_CLK|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {PLL_CLK|altpll_component|auto_generated|pll1|clk[2]} {PLL_CLK|altpll_component|auto_generated|pll1|clk[2]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: i2c_dri:u_i2c_dri|dri_clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register i2c_dri:u_i2c_dri|cnt[0] is being clocked by i2c_dri:u_i2c_dri|dri_clk
Warning (332060): Node: i2c_dri_pcf8591:u_i2c_dri_pcf8591|dri_clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register i2c_dri_pcf8591:u_i2c_dri_pcf8591|cnt[0] is being clocked by i2c_dri_pcf8591:u_i2c_dri_pcf8591|dri_clk
Warning (332060): Node: seg_led_pcf8591:u_seg_led_pcf8591|dri_clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register seg_led_pcf8591:u_seg_led_pcf8591|cnt0[0] is being clocked by seg_led_pcf8591:u_seg_led_pcf8591|dri_clk
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 7.506
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.506               0.000 sys_clk 
    Info (332119):    38.117               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.326
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.326               0.000 sys_clk 
    Info (332119):     0.453               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 48.103
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    48.103               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.581
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.581               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 9.661
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.661               0.000 sys_clk 
    Info (332119):    49.593               0.000 altera_reserved_tck 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: i2c_dri:u_i2c_dri|dri_clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register i2c_dri:u_i2c_dri|cnt[0] is being clocked by i2c_dri:u_i2c_dri|dri_clk
Warning (332060): Node: i2c_dri_pcf8591:u_i2c_dri_pcf8591|dri_clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register i2c_dri_pcf8591:u_i2c_dri_pcf8591|cnt[0] is being clocked by i2c_dri_pcf8591:u_i2c_dri_pcf8591|dri_clk
Warning (332060): Node: seg_led_pcf8591:u_seg_led_pcf8591|dri_clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register seg_led_pcf8591:u_seg_led_pcf8591|cnt0[0] is being clocked by seg_led_pcf8591:u_seg_led_pcf8591|dri_clk
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Info (332146): Worst-case setup slack is 8.128
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     8.128               0.000 sys_clk 
    Info (332119):    38.741               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.318
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.318               0.000 sys_clk 
    Info (332119):     0.401               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 48.327
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    48.327               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.410
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.410               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 9.669
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.669               0.000 sys_clk 
    Info (332119):    49.486               0.000 altera_reserved_tck 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: i2c_dri:u_i2c_dri|dri_clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register i2c_dri:u_i2c_dri|cnt[0] is being clocked by i2c_dri:u_i2c_dri|dri_clk
Warning (332060): Node: i2c_dri_pcf8591:u_i2c_dri_pcf8591|dri_clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register i2c_dri_pcf8591:u_i2c_dri_pcf8591|cnt[0] is being clocked by i2c_dri_pcf8591:u_i2c_dri_pcf8591|dri_clk
Warning (332060): Node: seg_led_pcf8591:u_seg_led_pcf8591|dri_clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register seg_led_pcf8591:u_seg_led_pcf8591|cnt0[0] is being clocked by seg_led_pcf8591:u_seg_led_pcf8591|dri_clk
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Info (332146): Worst-case setup slack is 14.446
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    14.446               0.000 sys_clk 
    Info (332119):    44.933               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.102
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.102               0.000 sys_clk 
    Info (332119):     0.186               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 49.364
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    49.364               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.660
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.660               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 9.372
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.372               0.000 sys_clk 
    Info (332119):    49.485               0.000 altera_reserved_tck 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 17 warnings
    Info: Peak virtual memory: 4992 megabytes
    Info: Processing ended: Tue Apr 09 14:21:59 2024
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


