

================================================================
== Vitis HLS Report for 'pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_416_5'
================================================================
* Date:           Fri Mar 10 17:23:25 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        crypto_sign
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  50.00 ns|  6.352 ns|    13.50 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       26|       26|  1.300 us|  1.300 us|   26|   26|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_416_5  |       24|       24|         5|          4|          1|     6|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|     247|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|       -|       -|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|     117|    -|
|Register         |        -|    -|     129|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    0|     129|     364|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      730|  740|  269200|  134600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln31_10_fu_247_p2  |         +|   0|  0|  15|           8|           8|
    |add_ln31_11_fu_267_p2  |         +|   0|  0|  15|           8|           8|
    |add_ln31_12_fu_287_p2  |         +|   0|  0|  15|           8|           8|
    |add_ln31_13_fu_307_p2  |         +|   0|  0|  15|           8|           8|
    |add_ln31_14_fu_327_p2  |         +|   0|  0|  15|           8|           8|
    |add_ln31_8_fu_202_p2   |         +|   0|  0|  15|           8|           8|
    |add_ln31_9_fu_227_p2   |         +|   0|  0|  15|           8|           8|
    |add_ln31_fu_181_p2     |         +|   0|  0|  15|           8|           8|
    |i_33_fu_158_p2         |         +|   0|  0|  11|           3|           1|
    |icmp_ln416_fu_152_p2   |      icmp|   0|  0|   8|           3|           3|
    |or_ln31_10_fu_278_p2   |        or|   0|  0|   6|           6|           3|
    |or_ln31_11_fu_298_p2   |        or|   0|  0|   6|           6|           3|
    |or_ln31_12_fu_318_p2   |        or|   0|  0|   6|           6|           3|
    |or_ln31_7_fu_218_p2    |        or|   0|  0|   6|           6|           2|
    |or_ln31_8_fu_238_p2    |        or|   0|  0|   6|           6|           2|
    |or_ln31_9_fu_258_p2    |        or|   0|  0|   6|           6|           3|
    |or_ln31_fu_192_p2      |        or|   0|  0|   6|           6|           1|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    |state_s_d0             |       xor|   0|  0|  64|          64|          64|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 247|         177|         151|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  21|          5|    1|          5|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_32        |   9|          2|    3|          6|
    |i_fu_50                      |   9|          2|    3|          6|
    |seed_address0                |  21|          5|    8|         40|
    |seed_address1                |  21|          5|    8|         40|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 117|         27|   27|        105|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   4|   0|    4|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |i_fu_50                      |   3|   0|    3|          0|
    |icmp_ln416_reg_365           |   1|   0|    1|          0|
    |seed_load_1_reg_400          |   8|   0|    8|          0|
    |seed_load_2_reg_420          |   8|   0|    8|          0|
    |seed_load_3_reg_425          |   8|   0|    8|          0|
    |seed_load_4_reg_440          |   8|   0|    8|          0|
    |seed_load_5_reg_445          |   8|   0|    8|          0|
    |seed_load_reg_395            |   8|   0|    8|          0|
    |shl_ln_reg_369               |   3|   0|    6|          3|
    |state_s_addr_reg_389         |   3|   0|    5|          2|
    |state_s_load_reg_415         |  64|   0|   64|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 129|   0|  134|          5|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |                              Source Object                              |    C Type    |
+------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_416_5|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_416_5|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_416_5|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_416_5|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_416_5|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_416_5|  return value|
|seed_address0     |  out|    8|   ap_memory|                                                                     seed|         array|
|seed_ce0          |  out|    1|   ap_memory|                                                                     seed|         array|
|seed_q0           |   in|    8|   ap_memory|                                                                     seed|         array|
|seed_address1     |  out|    8|   ap_memory|                                                                     seed|         array|
|seed_ce1          |  out|    1|   ap_memory|                                                                     seed|         array|
|seed_q1           |   in|    8|   ap_memory|                                                                     seed|         array|
|state_s_address0  |  out|    5|   ap_memory|                                                                  state_s|         array|
|state_s_ce0       |  out|    1|   ap_memory|                                                                  state_s|         array|
|state_s_we0       |  out|    1|   ap_memory|                                                                  state_s|         array|
|state_s_d0        |  out|   64|   ap_memory|                                                                  state_s|         array|
|state_s_address1  |  out|    5|   ap_memory|                                                                  state_s|         array|
|state_s_ce1       |  out|    1|   ap_memory|                                                                  state_s|         array|
|state_s_q1        |   in|   64|   ap_memory|                                                                  state_s|         array|
+------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+

