$date
	Wed Apr  9 10:22:55 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module spi_rx_tb $end
$var wire 8 ! command_byte [7:0] $end
$var wire 1 " byte_ready $end
$var reg 1 # cs $end
$var reg 1 $ mosi $end
$var reg 1 % sclk $end
$scope module uut $end
$var wire 1 # cs $end
$var wire 1 $ mosi $end
$var wire 1 % sclk $end
$var reg 3 & bit_count [2:0] $end
$var reg 1 " byte_ready $end
$var reg 8 ' command_byte [7:0] $end
$upscope $end
$scope task send_spi_byte $end
$var reg 8 ( data [7:0] $end
$var integer 32 ) i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx )
bx (
bx0 '
bx &
0%
0$
1#
0"
bx0 !
$end
#40000
b0 &
b10100101 (
0#
#45000
b111 )
#55000
1%
1$
#65000
b1 &
bx01 !
bx01 '
0%
b110 )
#75000
1%
0$
#85000
b10 &
bx010 !
bx010 '
0%
b101 )
#95000
1%
1$
#105000
b11 &
bx0101 !
bx0101 '
0%
b100 )
#115000
1%
0$
#125000
b100 &
bx01010 !
bx01010 '
0%
b11 )
#135000
1%
#145000
b101 &
bx010100 !
bx010100 '
0%
b10 )
#155000
1%
1$
#165000
b110 &
bx0101001 !
bx0101001 '
0%
b1 )
#175000
1%
0$
#185000
b111 &
b1010010 !
b1010010 '
0%
b0 )
#195000
1%
1$
#205000
1"
b0 &
b10100101 !
b10100101 '
0%
b11111111111111111111111111111111 )
#265000
b10110011 (
#270000
b111 )
#280000
1%
#290000
0"
b1 &
b1001011 !
b1001011 '
0%
b110 )
#300000
1%
0$
#310000
b10 &
b10010110 !
b10010110 '
0%
b101 )
#320000
1%
1$
#330000
b11 &
b101101 !
b101101 '
0%
b100 )
#340000
1%
#350000
b100 &
b1011011 !
b1011011 '
0%
b11 )
#360000
1%
0$
#370000
b101 &
b10110110 !
b10110110 '
0%
b10 )
#380000
1%
#390000
b110 &
b1101100 !
b1101100 '
0%
b1 )
#400000
1%
1$
#410000
b111 &
b11011001 !
b11011001 '
0%
b0 )
#420000
1%
#430000
1"
b0 &
b10110011 !
b10110011 '
0%
b11111111111111111111111111111111 )
#490000
1#
#530000
