$date
	Sun Feb 19 23:17:34 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module dut_wrap $end
$var wire 1 ! a $end
$var wire 1 " b $end
$var wire 1 # y $end
$scope module dut $end
$var wire 1 ! a $end
$var wire 1 " b $end
$var wire 1 # y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
0"
0!
$end
#5000
1#
1"
#10000
0"
1!
#15000
0#
1"
#20001
