// Seed: 1551991474
module module_0 (
    output uwire id_0,
    input wire id_1,
    output tri id_2,
    output wor id_3,
    input wor id_4,
    input tri id_5,
    input uwire id_6,
    input tri0 id_7
    , id_26,
    output tri id_8,
    input wand id_9
    , id_27,
    output wire id_10,
    input tri1 id_11,
    input tri0 id_12,
    input wire id_13,
    input tri id_14,
    input tri0 id_15,
    output tri id_16,
    input uwire id_17,
    input wor id_18,
    output tri1 id_19,
    input supply1 id_20,
    output uwire id_21,
    input wor id_22,
    input wor id_23,
    output wand id_24
);
  wire id_28;
  wire id_29;
  wire id_30;
  wire id_31;
endmodule
module module_1 (
    input supply1 id_0,
    input supply0 id_1,
    input supply1 id_2,
    input wand id_3,
    input supply1 id_4,
    input supply0 id_5,
    input wor id_6,
    input tri id_7,
    output wor id_8,
    input tri1 id_9,
    output tri id_10,
    input wand id_11,
    output supply1 id_12
);
  id_14(
      "" == 1, id_0, id_3, 1, id_7, 1'd0
  );
  assign id_10 = 1;
  module_0(
      id_8,
      id_4,
      id_12,
      id_12,
      id_5,
      id_9,
      id_6,
      id_5,
      id_10,
      id_2,
      id_10,
      id_3,
      id_4,
      id_3,
      id_11,
      id_4,
      id_8,
      id_3,
      id_4,
      id_12,
      id_0,
      id_12,
      id_6,
      id_7,
      id_12
  );
endmodule
