Classic Timing Analyzer report for AA2380-MAXV_TSTQ9
Mon Apr 21 12:04:35 2025
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'FSo'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                     ;
+------------------------------+-------+---------------+----------------------------------+------------+---------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From       ; To            ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+------------+---------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 1.469 ns                         ; clear      ; CLK_1kHz~reg0 ; --         ; FSo      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 10.508 ns                        ; READY~reg0 ; READY         ; FSo        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 3.918 ns                         ; clear      ; READY~reg0    ; --         ; FSo      ; 0            ;
; Clock Setup: 'FSo'           ; N/A   ; None          ; 224.22 MHz ( period = 4.460 ns ) ; counter[3] ; counter[5]    ; FSo        ; FSo      ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;            ;               ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+------------+---------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EPM2210F324C3      ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; FSo             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'FSo'                                                                                                                                                                                 ;
+-------+------------------------------------------------+---------------+---------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From          ; To            ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------+---------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 224.22 MHz ( period = 4.460 ns )               ; counter[3]    ; counter[2]    ; FSo        ; FSo      ; None                        ; None                      ; 4.017 ns                ;
; N/A   ; 224.22 MHz ( period = 4.460 ns )               ; counter[3]    ; counter[6]    ; FSo        ; FSo      ; None                        ; None                      ; 4.017 ns                ;
; N/A   ; 224.22 MHz ( period = 4.460 ns )               ; counter[3]    ; counter[8]    ; FSo        ; FSo      ; None                        ; None                      ; 4.017 ns                ;
; N/A   ; 224.22 MHz ( period = 4.460 ns )               ; counter[3]    ; counter[7]    ; FSo        ; FSo      ; None                        ; None                      ; 4.017 ns                ;
; N/A   ; 224.22 MHz ( period = 4.460 ns )               ; counter[3]    ; counter[1]    ; FSo        ; FSo      ; None                        ; None                      ; 4.017 ns                ;
; N/A   ; 224.22 MHz ( period = 4.460 ns )               ; counter[3]    ; counter[3]    ; FSo        ; FSo      ; None                        ; None                      ; 4.017 ns                ;
; N/A   ; 224.22 MHz ( period = 4.460 ns )               ; counter[3]    ; counter[4]    ; FSo        ; FSo      ; None                        ; None                      ; 4.017 ns                ;
; N/A   ; 224.22 MHz ( period = 4.460 ns )               ; counter[3]    ; counter[5]    ; FSo        ; FSo      ; None                        ; None                      ; 4.017 ns                ;
; N/A   ; 228.68 MHz ( period = 4.373 ns )               ; counter[3]    ; counter[0]    ; FSo        ; FSo      ; None                        ; None                      ; 3.930 ns                ;
; N/A   ; 243.07 MHz ( period = 4.114 ns )               ; counter[2]    ; counter[2]    ; FSo        ; FSo      ; None                        ; None                      ; 3.671 ns                ;
; N/A   ; 243.07 MHz ( period = 4.114 ns )               ; counter[2]    ; counter[6]    ; FSo        ; FSo      ; None                        ; None                      ; 3.671 ns                ;
; N/A   ; 243.07 MHz ( period = 4.114 ns )               ; counter[2]    ; counter[8]    ; FSo        ; FSo      ; None                        ; None                      ; 3.671 ns                ;
; N/A   ; 243.07 MHz ( period = 4.114 ns )               ; counter[2]    ; counter[7]    ; FSo        ; FSo      ; None                        ; None                      ; 3.671 ns                ;
; N/A   ; 243.07 MHz ( period = 4.114 ns )               ; counter[2]    ; counter[1]    ; FSo        ; FSo      ; None                        ; None                      ; 3.671 ns                ;
; N/A   ; 243.07 MHz ( period = 4.114 ns )               ; counter[2]    ; counter[3]    ; FSo        ; FSo      ; None                        ; None                      ; 3.671 ns                ;
; N/A   ; 243.07 MHz ( period = 4.114 ns )               ; counter[2]    ; counter[4]    ; FSo        ; FSo      ; None                        ; None                      ; 3.671 ns                ;
; N/A   ; 243.07 MHz ( period = 4.114 ns )               ; counter[2]    ; counter[5]    ; FSo        ; FSo      ; None                        ; None                      ; 3.671 ns                ;
; N/A   ; 245.22 MHz ( period = 4.078 ns )               ; slowcnt[0]    ; slowcnt[5]    ; FSo        ; FSo      ; None                        ; None                      ; 3.635 ns                ;
; N/A   ; 248.32 MHz ( period = 4.027 ns )               ; counter[2]    ; counter[0]    ; FSo        ; FSo      ; None                        ; None                      ; 3.584 ns                ;
; N/A   ; 248.82 MHz ( period = 4.019 ns )               ; counter[5]    ; counter[2]    ; FSo        ; FSo      ; None                        ; None                      ; 3.576 ns                ;
; N/A   ; 248.82 MHz ( period = 4.019 ns )               ; counter[5]    ; counter[6]    ; FSo        ; FSo      ; None                        ; None                      ; 3.576 ns                ;
; N/A   ; 248.82 MHz ( period = 4.019 ns )               ; counter[5]    ; counter[8]    ; FSo        ; FSo      ; None                        ; None                      ; 3.576 ns                ;
; N/A   ; 248.82 MHz ( period = 4.019 ns )               ; counter[5]    ; counter[7]    ; FSo        ; FSo      ; None                        ; None                      ; 3.576 ns                ;
; N/A   ; 248.82 MHz ( period = 4.019 ns )               ; counter[5]    ; counter[1]    ; FSo        ; FSo      ; None                        ; None                      ; 3.576 ns                ;
; N/A   ; 248.82 MHz ( period = 4.019 ns )               ; counter[5]    ; counter[3]    ; FSo        ; FSo      ; None                        ; None                      ; 3.576 ns                ;
; N/A   ; 248.82 MHz ( period = 4.019 ns )               ; counter[5]    ; counter[4]    ; FSo        ; FSo      ; None                        ; None                      ; 3.576 ns                ;
; N/A   ; 248.82 MHz ( period = 4.019 ns )               ; counter[5]    ; counter[5]    ; FSo        ; FSo      ; None                        ; None                      ; 3.576 ns                ;
; N/A   ; 249.63 MHz ( period = 4.006 ns )               ; slowcnt[0]    ; slowcnt[7]    ; FSo        ; FSo      ; None                        ; None                      ; 3.563 ns                ;
; N/A   ; 250.13 MHz ( period = 3.998 ns )               ; slowcnt[1]    ; slowcnt[5]    ; FSo        ; FSo      ; None                        ; None                      ; 3.555 ns                ;
; N/A   ; 251.64 MHz ( period = 3.974 ns )               ; slowcnt[3]    ; slowcnt[5]    ; FSo        ; FSo      ; None                        ; None                      ; 3.531 ns                ;
; N/A   ; 252.08 MHz ( period = 3.967 ns )               ; slowcnt[0]    ; slowcnt[9]    ; FSo        ; FSo      ; None                        ; None                      ; 3.524 ns                ;
; N/A   ; 254.32 MHz ( period = 3.932 ns )               ; counter[5]    ; counter[0]    ; FSo        ; FSo      ; None                        ; None                      ; 3.489 ns                ;
; N/A   ; 254.71 MHz ( period = 3.926 ns )               ; slowcnt[1]    ; slowcnt[7]    ; FSo        ; FSo      ; None                        ; None                      ; 3.483 ns                ;
; N/A   ; 254.71 MHz ( period = 3.926 ns )               ; slowcnt[2]    ; slowcnt[5]    ; FSo        ; FSo      ; None                        ; None                      ; 3.483 ns                ;
; N/A   ; 256.28 MHz ( period = 3.902 ns )               ; slowcnt[3]    ; slowcnt[7]    ; FSo        ; FSo      ; None                        ; None                      ; 3.459 ns                ;
; N/A   ; 256.87 MHz ( period = 3.893 ns )               ; slowcnt[7]    ; slowcnt[9]    ; FSo        ; FSo      ; None                        ; None                      ; 3.450 ns                ;
; N/A   ; 257.27 MHz ( period = 3.887 ns )               ; slowcnt[1]    ; slowcnt[9]    ; FSo        ; FSo      ; None                        ; None                      ; 3.444 ns                ;
; N/A   ; 258.33 MHz ( period = 3.871 ns )               ; slowcnt[4]    ; slowcnt[5]    ; FSo        ; FSo      ; None                        ; None                      ; 3.428 ns                ;
; N/A   ; 258.87 MHz ( period = 3.863 ns )               ; slowcnt[3]    ; slowcnt[9]    ; FSo        ; FSo      ; None                        ; None                      ; 3.420 ns                ;
; N/A   ; 259.47 MHz ( period = 3.854 ns )               ; slowcnt[2]    ; slowcnt[7]    ; FSo        ; FSo      ; None                        ; None                      ; 3.411 ns                ;
; N/A   ; 261.16 MHz ( period = 3.829 ns )               ; slowcnt[5]    ; slowcnt[9]    ; FSo        ; FSo      ; None                        ; None                      ; 3.386 ns                ;
; N/A   ; 262.12 MHz ( period = 3.815 ns )               ; slowcnt[2]    ; slowcnt[9]    ; FSo        ; FSo      ; None                        ; None                      ; 3.372 ns                ;
; N/A   ; 263.23 MHz ( period = 3.799 ns )               ; slowcnt[4]    ; slowcnt[7]    ; FSo        ; FSo      ; None                        ; None                      ; 3.356 ns                ;
; N/A   ; 264.06 MHz ( period = 3.787 ns )               ; slowcnt[0]    ; slowcnt[8]    ; FSo        ; FSo      ; None                        ; None                      ; 3.344 ns                ;
; N/A   ; 264.34 MHz ( period = 3.783 ns )               ; counter[4]    ; counter[2]    ; FSo        ; FSo      ; None                        ; None                      ; 3.340 ns                ;
; N/A   ; 264.34 MHz ( period = 3.783 ns )               ; counter[4]    ; counter[6]    ; FSo        ; FSo      ; None                        ; None                      ; 3.340 ns                ;
; N/A   ; 264.34 MHz ( period = 3.783 ns )               ; counter[4]    ; counter[8]    ; FSo        ; FSo      ; None                        ; None                      ; 3.340 ns                ;
; N/A   ; 264.34 MHz ( period = 3.783 ns )               ; counter[4]    ; counter[7]    ; FSo        ; FSo      ; None                        ; None                      ; 3.340 ns                ;
; N/A   ; 264.34 MHz ( period = 3.783 ns )               ; counter[4]    ; counter[1]    ; FSo        ; FSo      ; None                        ; None                      ; 3.340 ns                ;
; N/A   ; 264.34 MHz ( period = 3.783 ns )               ; counter[4]    ; counter[3]    ; FSo        ; FSo      ; None                        ; None                      ; 3.340 ns                ;
; N/A   ; 264.34 MHz ( period = 3.783 ns )               ; counter[4]    ; counter[4]    ; FSo        ; FSo      ; None                        ; None                      ; 3.340 ns                ;
; N/A   ; 264.34 MHz ( period = 3.783 ns )               ; counter[4]    ; counter[5]    ; FSo        ; FSo      ; None                        ; None                      ; 3.340 ns                ;
; N/A   ; 265.96 MHz ( period = 3.760 ns )               ; slowcnt[4]    ; slowcnt[9]    ; FSo        ; FSo      ; None                        ; None                      ; 3.317 ns                ;
; N/A   ; 269.25 MHz ( period = 3.714 ns )               ; slowcnt[5]    ; slowcnt[7]    ; FSo        ; FSo      ; None                        ; None                      ; 3.271 ns                ;
; N/A   ; 269.76 MHz ( period = 3.707 ns )               ; slowcnt[1]    ; slowcnt[8]    ; FSo        ; FSo      ; None                        ; None                      ; 3.264 ns                ;
; N/A   ; 270.12 MHz ( period = 3.702 ns )               ; slowcnt[6]    ; slowcnt[9]    ; FSo        ; FSo      ; None                        ; None                      ; 3.259 ns                ;
; N/A   ; 270.56 MHz ( period = 3.696 ns )               ; counter[4]    ; counter[0]    ; FSo        ; FSo      ; None                        ; None                      ; 3.253 ns                ;
; N/A   ; 271.52 MHz ( period = 3.683 ns )               ; slowcnt[3]    ; slowcnt[8]    ; FSo        ; FSo      ; None                        ; None                      ; 3.240 ns                ;
; N/A   ; 275.03 MHz ( period = 3.636 ns )               ; slowcnt[7]    ; slowcnt[8]    ; FSo        ; FSo      ; None                        ; None                      ; 3.193 ns                ;
; N/A   ; 275.10 MHz ( period = 3.635 ns )               ; slowcnt[2]    ; slowcnt[8]    ; FSo        ; FSo      ; None                        ; None                      ; 3.192 ns                ;
; N/A   ; 276.17 MHz ( period = 3.621 ns )               ; slowcnt[0]    ; slowcnt[6]    ; FSo        ; FSo      ; None                        ; None                      ; 3.178 ns                ;
; N/A   ; 277.78 MHz ( period = 3.600 ns )               ; slowcnt[9]    ; slowcnt[9]    ; FSo        ; FSo      ; None                        ; None                      ; 3.157 ns                ;
; N/A   ; 279.33 MHz ( period = 3.580 ns )               ; slowcnt[4]    ; slowcnt[8]    ; FSo        ; FSo      ; None                        ; None                      ; 3.137 ns                ;
; N/A   ; 279.96 MHz ( period = 3.572 ns )               ; slowcnt[5]    ; slowcnt[8]    ; FSo        ; FSo      ; None                        ; None                      ; 3.129 ns                ;
; N/A   ; 282.41 MHz ( period = 3.541 ns )               ; counter[3]    ; READY~reg0    ; FSo        ; FSo      ; None                        ; None                      ; 3.098 ns                ;
; N/A   ; 282.41 MHz ( period = 3.541 ns )               ; slowcnt[1]    ; slowcnt[6]    ; FSo        ; FSo      ; None                        ; None                      ; 3.098 ns                ;
; N/A   ; 283.29 MHz ( period = 3.530 ns )               ; slowcnt[0]    ; slowcnt[4]    ; FSo        ; FSo      ; None                        ; None                      ; 3.087 ns                ;
; N/A   ; 283.45 MHz ( period = 3.528 ns )               ; slowcnt[0]    ; slowcnt[1]    ; FSo        ; FSo      ; None                        ; None                      ; 3.085 ns                ;
; N/A   ; 284.33 MHz ( period = 3.517 ns )               ; slowcnt[3]    ; slowcnt[6]    ; FSo        ; FSo      ; None                        ; None                      ; 3.074 ns                ;
; N/A   ; 285.31 MHz ( period = 3.505 ns )               ; slowcnt[6]    ; slowcnt[8]    ; FSo        ; FSo      ; None                        ; None                      ; 3.062 ns                ;
; N/A   ; 285.39 MHz ( period = 3.504 ns )               ; slowcnt[6]    ; CLK_1kHz~reg0 ; FSo        ; FSo      ; None                        ; None                      ; 3.061 ns                ;
; N/A   ; 285.80 MHz ( period = 3.499 ns )               ; slowcnt[6]    ; slowcnt[7]    ; FSo        ; FSo      ; None                        ; None                      ; 3.056 ns                ;
; N/A   ; 288.27 MHz ( period = 3.469 ns )               ; slowcnt[2]    ; slowcnt[6]    ; FSo        ; FSo      ; None                        ; None                      ; 3.026 ns                ;
; N/A   ; 288.60 MHz ( period = 3.465 ns )               ; slowcnt[8]    ; slowcnt[9]    ; FSo        ; FSo      ; None                        ; None                      ; 3.022 ns                ;
; N/A   ; 289.86 MHz ( period = 3.450 ns )               ; slowcnt[1]    ; slowcnt[4]    ; FSo        ; FSo      ; None                        ; None                      ; 3.007 ns                ;
; N/A   ; 291.89 MHz ( period = 3.426 ns )               ; slowcnt[3]    ; slowcnt[4]    ; FSo        ; FSo      ; None                        ; None                      ; 2.983 ns                ;
; N/A   ; 292.91 MHz ( period = 3.414 ns )               ; slowcnt[4]    ; slowcnt[6]    ; FSo        ; FSo      ; None                        ; None                      ; 2.971 ns                ;
; N/A   ; 293.86 MHz ( period = 3.403 ns )               ; slowcnt[9]    ; slowcnt[8]    ; FSo        ; FSo      ; None                        ; None                      ; 2.960 ns                ;
; N/A   ; 293.94 MHz ( period = 3.402 ns )               ; slowcnt[9]    ; CLK_1kHz~reg0 ; FSo        ; FSo      ; None                        ; None                      ; 2.959 ns                ;
; N/A   ; 296.03 MHz ( period = 3.378 ns )               ; slowcnt[2]    ; slowcnt[4]    ; FSo        ; FSo      ; None                        ; None                      ; 2.935 ns                ;
; N/A   ; 299.31 MHz ( period = 3.341 ns )               ; slowcnt[7]    ; slowcnt[7]    ; FSo        ; FSo      ; None                        ; None                      ; 2.898 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; counter[6]    ; counter[2]    ; FSo        ; FSo      ; None                        ; None                      ; 2.838 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; counter[6]    ; counter[6]    ; FSo        ; FSo      ; None                        ; None                      ; 2.838 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; counter[6]    ; counter[8]    ; FSo        ; FSo      ; None                        ; None                      ; 2.838 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; counter[6]    ; counter[7]    ; FSo        ; FSo      ; None                        ; None                      ; 2.838 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; counter[6]    ; counter[1]    ; FSo        ; FSo      ; None                        ; None                      ; 2.838 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; counter[6]    ; counter[3]    ; FSo        ; FSo      ; None                        ; None                      ; 2.838 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; counter[6]    ; counter[4]    ; FSo        ; FSo      ; None                        ; None                      ; 2.838 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; counter[6]    ; counter[5]    ; FSo        ; FSo      ; None                        ; None                      ; 2.838 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; slowcnt[0]    ; slowcnt[3]    ; FSo        ; FSo      ; None                        ; None                      ; 2.837 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; slowcnt[0]    ; CLK_1kHz~reg0 ; FSo        ; FSo      ; None                        ; None                      ; 2.809 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; slowcnt[5]    ; slowcnt[6]    ; FSo        ; FSo      ; None                        ; None                      ; 2.809 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; slowcnt[0]    ; slowcnt[2]    ; FSo        ; FSo      ; None                        ; None                      ; 2.782 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; slowcnt[1]    ; slowcnt[3]    ; FSo        ; FSo      ; None                        ; None                      ; 2.757 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; counter[2]    ; READY~reg0    ; FSo        ; FSo      ; None                        ; None                      ; 2.752 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; counter[6]    ; counter[0]    ; FSo        ; FSo      ; None                        ; None                      ; 2.751 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; counter[8]    ; counter[2]    ; FSo        ; FSo      ; None                        ; None                      ; 2.746 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; counter[8]    ; counter[6]    ; FSo        ; FSo      ; None                        ; None                      ; 2.746 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; counter[8]    ; counter[8]    ; FSo        ; FSo      ; None                        ; None                      ; 2.746 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; counter[8]    ; counter[7]    ; FSo        ; FSo      ; None                        ; None                      ; 2.746 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; counter[8]    ; counter[1]    ; FSo        ; FSo      ; None                        ; None                      ; 2.746 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; counter[8]    ; counter[3]    ; FSo        ; FSo      ; None                        ; None                      ; 2.746 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; counter[8]    ; counter[4]    ; FSo        ; FSo      ; None                        ; None                      ; 2.746 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; counter[8]    ; counter[5]    ; FSo        ; FSo      ; None                        ; None                      ; 2.746 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; slowcnt[5]    ; slowcnt[5]    ; FSo        ; FSo      ; None                        ; None                      ; 2.717 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; slowcnt[1]    ; slowcnt[2]    ; FSo        ; FSo      ; None                        ; None                      ; 2.702 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; slowcnt[2]    ; CLK_1kHz~reg0 ; FSo        ; FSo      ; None                        ; None                      ; 2.697 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; slowcnt[2]    ; slowcnt[3]    ; FSo        ; FSo      ; None                        ; None                      ; 2.685 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; counter[8]    ; counter[0]    ; FSo        ; FSo      ; None                        ; None                      ; 2.659 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; counter[5]    ; READY~reg0    ; FSo        ; FSo      ; None                        ; None                      ; 2.657 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; counter[7]    ; counter[2]    ; FSo        ; FSo      ; None                        ; None                      ; 2.628 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; counter[7]    ; counter[6]    ; FSo        ; FSo      ; None                        ; None                      ; 2.628 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; counter[7]    ; counter[8]    ; FSo        ; FSo      ; None                        ; None                      ; 2.628 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; counter[7]    ; counter[7]    ; FSo        ; FSo      ; None                        ; None                      ; 2.628 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; counter[7]    ; counter[1]    ; FSo        ; FSo      ; None                        ; None                      ; 2.628 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; counter[7]    ; counter[3]    ; FSo        ; FSo      ; None                        ; None                      ; 2.628 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; counter[7]    ; counter[4]    ; FSo        ; FSo      ; None                        ; None                      ; 2.628 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; counter[7]    ; counter[5]    ; FSo        ; FSo      ; None                        ; None                      ; 2.628 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; slowcnt[8]    ; slowcnt[8]    ; FSo        ; FSo      ; None                        ; None                      ; 2.624 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; slowcnt[8]    ; CLK_1kHz~reg0 ; FSo        ; FSo      ; None                        ; None                      ; 2.623 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; slowcnt[3]    ; CLK_1kHz~reg0 ; FSo        ; FSo      ; None                        ; None                      ; 2.609 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; slowcnt[1]    ; slowcnt[1]    ; FSo        ; FSo      ; None                        ; None                      ; 2.568 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; counter[7]    ; counter[0]    ; FSo        ; FSo      ; None                        ; None                      ; 2.541 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; slowcnt[4]    ; slowcnt[4]    ; FSo        ; FSo      ; None                        ; None                      ; 2.432 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; counter[0]    ; counter[6]    ; FSo        ; FSo      ; None                        ; None                      ; 2.427 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; counter[0]    ; counter[8]    ; FSo        ; FSo      ; None                        ; None                      ; 2.427 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; counter[0]    ; counter[7]    ; FSo        ; FSo      ; None                        ; None                      ; 2.427 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; counter[4]    ; READY~reg0    ; FSo        ; FSo      ; None                        ; None                      ; 2.421 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; slowcnt[7]    ; CLK_1kHz~reg0 ; FSo        ; FSo      ; None                        ; None                      ; 2.297 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; counter[1]    ; counter[6]    ; FSo        ; FSo      ; None                        ; None                      ; 2.277 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; counter[1]    ; counter[8]    ; FSo        ; FSo      ; None                        ; None                      ; 2.277 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; counter[1]    ; counter[7]    ; FSo        ; FSo      ; None                        ; None                      ; 2.277 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; slowcnt[3]    ; slowcnt[3]    ; FSo        ; FSo      ; None                        ; None                      ; 2.261 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; slowcnt[2]    ; slowcnt[2]    ; FSo        ; FSo      ; None                        ; None                      ; 2.193 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; slowcnt[6]    ; slowcnt[6]    ; FSo        ; FSo      ; None                        ; None                      ; 2.157 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; counter[0]    ; counter[5]    ; FSo        ; FSo      ; None                        ; None                      ; 2.136 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; counter[0]    ; counter[4]    ; FSo        ; FSo      ; None                        ; None                      ; 2.059 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; slowcnt[4]    ; CLK_1kHz~reg0 ; FSo        ; FSo      ; None                        ; None                      ; 2.015 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; counter[1]    ; counter[5]    ; FSo        ; FSo      ; None                        ; None                      ; 1.986 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; counter[0]    ; counter[3]    ; FSo        ; FSo      ; None                        ; None                      ; 1.982 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; counter[6]    ; READY~reg0    ; FSo        ; FSo      ; None                        ; None                      ; 1.919 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; counter[1]    ; counter[4]    ; FSo        ; FSo      ; None                        ; None                      ; 1.909 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; counter[0]    ; counter[2]    ; FSo        ; FSo      ; None                        ; None                      ; 1.905 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; counter[1]    ; counter[3]    ; FSo        ; FSo      ; None                        ; None                      ; 1.832 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; counter[8]    ; READY~reg0    ; FSo        ; FSo      ; None                        ; None                      ; 1.827 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; counter[1]    ; counter[2]    ; FSo        ; FSo      ; None                        ; None                      ; 1.755 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; counter[7]    ; READY~reg0    ; FSo        ; FSo      ; None                        ; None                      ; 1.709 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; slowcnt[5]    ; CLK_1kHz~reg0 ; FSo        ; FSo      ; None                        ; None                      ; 1.697 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; slowcnt[1]    ; CLK_1kHz~reg0 ; FSo        ; FSo      ; None                        ; None                      ; 1.381 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; counter[0]    ; counter[1]    ; FSo        ; FSo      ; None                        ; None                      ; 1.307 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; CLK_1kHz~reg0 ; CLK_1kHz~reg0 ; FSo        ; FSo      ; None                        ; None                      ; 1.291 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; counter[1]    ; counter[1]    ; FSo        ; FSo      ; None                        ; None                      ; 1.225 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; counter[0]    ; counter[0]    ; FSo        ; FSo      ; None                        ; None                      ; 0.946 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; slowcnt[0]    ; slowcnt[0]    ; FSo        ; FSo      ; None                        ; None                      ; 0.927 ns                ;
+-------+------------------------------------------------+---------------+---------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------+
; tsu                                                                  ;
+-------+--------------+------------+-------+---------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To            ; To Clock ;
+-------+--------------+------------+-------+---------------+----------+
; N/A   ; None         ; 1.469 ns   ; clear ; CLK_1kHz~reg0 ; FSo      ;
; N/A   ; None         ; -3.572 ns  ; clear ; READY~reg0    ; FSo      ;
+-------+--------------+------------+-------+---------------+----------+


+---------------------------------------------------------------------------+
; tco                                                                       ;
+-------+--------------+------------+---------------+----------+------------+
; Slack ; Required tco ; Actual tco ; From          ; To       ; From Clock ;
+-------+--------------+------------+---------------+----------+------------+
; N/A   ; None         ; 10.508 ns  ; READY~reg0    ; READY    ; FSo        ;
; N/A   ; None         ; 6.692 ns   ; CLK_1kHz~reg0 ; CLK_1kHz ; FSo        ;
+-------+--------------+------------+---------------+----------+------------+


+----------------------------------------------------------------------------+
; th                                                                         ;
+---------------+-------------+-----------+-------+---------------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To            ; To Clock ;
+---------------+-------------+-----------+-------+---------------+----------+
; N/A           ; None        ; 3.918 ns  ; clear ; READY~reg0    ; FSo      ;
; N/A           ; None        ; -1.123 ns ; clear ; CLK_1kHz~reg0 ; FSo      ;
+---------------+-------------+-----------+-------+---------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Mon Apr 21 12:04:34 2025
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off AA2380_MAXV -c AA2380-MAXV_TSTQ9
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "FSo" is an undefined clock
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "CLK_1kHz~reg0" as buffer
Info: Clock "FSo" has Internal fmax of 224.22 MHz between source register "counter[3]" and destination register "counter[2]" (period= 4.46 ns)
    Info: + Longest register to register delay is 4.017 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X9_Y13_N2; Fanout = 4; REG Node = 'counter[3]'
        Info: 2: + IC(0.803 ns) + CELL(0.571 ns) = 1.374 ns; Loc. = LC_X9_Y13_N9; Fanout = 1; COMB Node = 'LessThan0~0'
        Info: 3: + IC(1.039 ns) + CELL(0.125 ns) = 2.538 ns; Loc. = LC_X10_Y13_N2; Fanout = 10; COMB Node = 'LessThan0~1'
        Info: 4: + IC(0.702 ns) + CELL(0.777 ns) = 4.017 ns; Loc. = LC_X9_Y13_N1; Fanout = 4; REG Node = 'counter[2]'
        Info: Total cell delay = 1.473 ns ( 36.67 % )
        Info: Total interconnect delay = 2.544 ns ( 63.33 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "FSo" to destination register is 6.914 ns
            Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_J6; Fanout = 11; CLK Node = 'FSo'
            Info: 2: + IC(1.171 ns) + CELL(0.809 ns) = 2.707 ns; Loc. = LC_X15_Y12_N3; Fanout = 12; REG Node = 'CLK_1kHz~reg0'
            Info: 3: + IC(3.633 ns) + CELL(0.574 ns) = 6.914 ns; Loc. = LC_X9_Y13_N1; Fanout = 4; REG Node = 'counter[2]'
            Info: Total cell delay = 2.110 ns ( 30.52 % )
            Info: Total interconnect delay = 4.804 ns ( 69.48 % )
        Info: - Longest clock path from clock "FSo" to source register is 6.914 ns
            Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_J6; Fanout = 11; CLK Node = 'FSo'
            Info: 2: + IC(1.171 ns) + CELL(0.809 ns) = 2.707 ns; Loc. = LC_X15_Y12_N3; Fanout = 12; REG Node = 'CLK_1kHz~reg0'
            Info: 3: + IC(3.633 ns) + CELL(0.574 ns) = 6.914 ns; Loc. = LC_X9_Y13_N2; Fanout = 4; REG Node = 'counter[3]'
            Info: Total cell delay = 2.110 ns ( 30.52 % )
            Info: Total interconnect delay = 4.804 ns ( 69.48 % )
    Info: + Micro clock to output delay of source is 0.235 ns
    Info: + Micro setup delay of destination is 0.208 ns
Info: tsu for register "CLK_1kHz~reg0" (data pin = "clear", clock pin = "FSo") is 1.469 ns
    Info: + Longest pin to register delay is 3.733 ns
        Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_K6; Fanout = 21; PIN Node = 'clear'
        Info: 2: + IC(2.637 ns) + CELL(0.369 ns) = 3.733 ns; Loc. = LC_X15_Y12_N3; Fanout = 12; REG Node = 'CLK_1kHz~reg0'
        Info: Total cell delay = 1.096 ns ( 29.36 % )
        Info: Total interconnect delay = 2.637 ns ( 70.64 % )
    Info: + Micro setup delay of destination is 0.208 ns
    Info: - Shortest clock path from clock "FSo" to destination register is 2.472 ns
        Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_J6; Fanout = 11; CLK Node = 'FSo'
        Info: 2: + IC(1.171 ns) + CELL(0.574 ns) = 2.472 ns; Loc. = LC_X15_Y12_N3; Fanout = 12; REG Node = 'CLK_1kHz~reg0'
        Info: Total cell delay = 1.301 ns ( 52.63 % )
        Info: Total interconnect delay = 1.171 ns ( 47.37 % )
Info: tco from clock "FSo" to destination pin "READY" through register "READY~reg0" is 10.508 ns
    Info: + Longest clock path from clock "FSo" to source register is 6.914 ns
        Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_J6; Fanout = 11; CLK Node = 'FSo'
        Info: 2: + IC(1.171 ns) + CELL(0.809 ns) = 2.707 ns; Loc. = LC_X15_Y12_N3; Fanout = 12; REG Node = 'CLK_1kHz~reg0'
        Info: 3: + IC(3.633 ns) + CELL(0.574 ns) = 6.914 ns; Loc. = LC_X10_Y13_N3; Fanout = 1; REG Node = 'READY~reg0'
        Info: Total cell delay = 2.110 ns ( 30.52 % )
        Info: Total interconnect delay = 4.804 ns ( 69.48 % )
    Info: + Micro clock to output delay of source is 0.235 ns
    Info: + Longest register to pin delay is 3.359 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X10_Y13_N3; Fanout = 1; REG Node = 'READY~reg0'
        Info: 2: + IC(1.905 ns) + CELL(1.454 ns) = 3.359 ns; Loc. = PIN_C3; Fanout = 0; PIN Node = 'READY'
        Info: Total cell delay = 1.454 ns ( 43.29 % )
        Info: Total interconnect delay = 1.905 ns ( 56.71 % )
Info: th for register "READY~reg0" (data pin = "clear", clock pin = "FSo") is 3.918 ns
    Info: + Longest clock path from clock "FSo" to destination register is 6.914 ns
        Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_J6; Fanout = 11; CLK Node = 'FSo'
        Info: 2: + IC(1.171 ns) + CELL(0.809 ns) = 2.707 ns; Loc. = LC_X15_Y12_N3; Fanout = 12; REG Node = 'CLK_1kHz~reg0'
        Info: 3: + IC(3.633 ns) + CELL(0.574 ns) = 6.914 ns; Loc. = LC_X10_Y13_N3; Fanout = 1; REG Node = 'READY~reg0'
        Info: Total cell delay = 2.110 ns ( 30.52 % )
        Info: Total interconnect delay = 4.804 ns ( 69.48 % )
    Info: + Micro hold delay of destination is 0.138 ns
    Info: - Shortest pin to register delay is 3.134 ns
        Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_K6; Fanout = 21; PIN Node = 'clear'
        Info: 2: + IC(1.630 ns) + CELL(0.777 ns) = 3.134 ns; Loc. = LC_X10_Y13_N3; Fanout = 1; REG Node = 'READY~reg0'
        Info: Total cell delay = 1.504 ns ( 47.99 % )
        Info: Total interconnect delay = 1.630 ns ( 52.01 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 175 megabytes
    Info: Processing ended: Mon Apr 21 12:04:35 2025
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


