// Generated by CIRCT 42e53322a
module priority_encoder(	// /tmp/tmp.sjzbnGnywN/21974_Verilog-Projects_Project2–CombinationalLogic_priority_encoder_priority_encoder.cleaned.mlir:2:3
  input  [3:0] D,	// /tmp/tmp.sjzbnGnywN/21974_Verilog-Projects_Project2–CombinationalLogic_priority_encoder_priority_encoder.cleaned.mlir:2:34
  output [1:0] ENC,	// /tmp/tmp.sjzbnGnywN/21974_Verilog-Projects_Project2–CombinationalLogic_priority_encoder_priority_encoder.cleaned.mlir:2:47
  output       VLD	// /tmp/tmp.sjzbnGnywN/21974_Verilog-Projects_Project2–CombinationalLogic_priority_encoder_priority_encoder.cleaned.mlir:2:61
);

  assign ENC = {D[2] | D[3], ~(D[2]) & D[1] | D[3]};	// /tmp/tmp.sjzbnGnywN/21974_Verilog-Projects_Project2–CombinationalLogic_priority_encoder_priority_encoder.cleaned.mlir:5:10, :6:10, :7:10, :8:10, :9:10, :10:10, :11:10, :13:10, :14:5
  assign VLD = |D;	// /tmp/tmp.sjzbnGnywN/21974_Verilog-Projects_Project2–CombinationalLogic_priority_encoder_priority_encoder.cleaned.mlir:12:10, :14:5
endmodule

