"""Hardware validation tests.

Phase 3: Placeholder created
Phase 5: Will be implemented with:
  - test_bitfile_build - Generate bitfile (real synthesis)
  - test_hardware_validation - Hardware-in-the-loop testing
  - test_bitfile_programming - FPGA programming validation
  - test_hardware_execution - Run inference on actual hardware

New tests - Hardware validation tier

Marker: @pytest.mark.bitfile, @pytest.mark.hardware
Execution time: hours - days (real FPGA bitfile builds)
Timeout: 86400 seconds (24 hours)

IMPORTANT: Real FPGA synthesis - multi-day builds acceptable!
Requires actual FPGA hardware for validation tests.
"""

# TODO (Phase 5): Implement hardware validation tests
