#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Thu Feb 01 23:33:26 2018
# Process ID: 7324
# Current directory: C:/Users/pangj/OneDrive - California Polytechnic State University/cpe233/rat4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10708 C:\Users\pangj\OneDrive - California Polytechnic State University\cpe233\rat4\rat4.xpr
# Log file: C:/Users/pangj/OneDrive - California Polytechnic State University/cpe233/rat4/vivado.log
# Journal file: C:/Users/pangj/OneDrive - California Polytechnic State University/cpe233/rat4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/pangj/OneDrive - California Polytechnic State University/cpe233/rat4/rat4.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/Russe/OneDrive/Documents/GitHub/cpe233/rat4' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'C:/Users/pangj/OneDrive - California Polytechnic State University/cpe233/rat4/rat4.ip_user_files', nor could it be found using path 'C:/Users/Russe/OneDrive/Documents/GitHub/cpe233/rat4/rat4.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 749.656 ; gain = 100.258
update_compile_order -fileset sources_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'rat_alu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pangj/OneDrive - California Polytechnic State University/cpe233/rat4/rat4.sim/sim_1/behav'
"xvhdl -m64 --relax -prj rat_alu_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/pangj/OneDrive - California Polytechnic State University/cpe233/rat4/rat4.srcs/sources_1/new/rat_alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rat_alu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pangj/OneDrive - California Polytechnic State University/cpe233/rat4/rat4.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 0c1235377e3842e78055c06b679e867a --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot rat_alu_behav xil_defaultlib.rat_alu -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 8 elements ; expected 9 [C:/Users/pangj/OneDrive - California Polytechnic State University/cpe233/rat4/rat4.srcs/sources_1/new/rat_alu.vhd:155]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit rat_alu in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/pangj/OneDrive - California Polytechnic State University/cpe233/rat4/rat4.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/pangj/OneDrive - California Polytechnic State University/cpe233/rat4/rat4.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/pangj/OneDrive - California Polytechnic State University/cpe233/rat4/rat4.srcs/sources_1/new/rat_alu.vhd" into library xil_defaultlib [C:/Users/pangj/OneDrive - California Polytechnic State University/cpe233/rat4/rat4.srcs/sources_1/new/rat_alu.vhd:1]
[Fri Feb 02 00:55:17 2018] Launched synth_1...
Run output will be captured here: C:/Users/pangj/OneDrive - California Polytechnic State University/cpe233/rat4/rat4.runs/synth_1/runme.log
launch_runs impl_1
[Fri Feb 02 00:55:54 2018] Launched impl_1...
Run output will be captured here: C:/Users/pangj/OneDrive - California Polytechnic State University/cpe233/rat4/rat4.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 29 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.077 . Memory (MB): peak = 978.344 ; gain = 0.027
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.077 . Memory (MB): peak = 978.344 ; gain = 0.027
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 1078.043 ; gain = 260.480
ERROR: [Common 17-165] Too many positional options when parsing 'University/cpe233/rat4/rat4.runs/impl_1/rat_alu_power_routed.rpx', please type 'open_report -help' for usage info.
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
close_design
close_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1432.199 ; gain = 342.266
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: rat_alu
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:03:37 ; elapsed = 01:24:40 . Memory (MB): peak = 1432.199 ; gain = 1225.203
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'rat_alu' [C:/Users/pangj/OneDrive - California Polytechnic State University/cpe233/rat4/rat4.srcs/sources_1/new/rat_alu.vhd:29]
INFO: [Synth 8-226] default block is never used [C:/Users/pangj/OneDrive - California Polytechnic State University/cpe233/rat4/rat4.srcs/sources_1/new/rat_alu.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'rat_alu' (1#1) [C:/Users/pangj/OneDrive - California Polytechnic State University/cpe233/rat4/rat4.srcs/sources_1/new/rat_alu.vhd:29]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:03:38 ; elapsed = 01:24:42 . Memory (MB): peak = 1432.199 ; gain = 1225.203
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:03:38 ; elapsed = 01:24:42 . Memory (MB): peak = 1432.199 ; gain = 1225.203
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:03:45 ; elapsed = 01:24:46 . Memory (MB): peak = 1504.875 ; gain = 1297.879
6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1504.875 ; gain = 72.676
exit
INFO: [Common 17-206] Exiting Vivado at Fri Feb 02 01:28:34 2018...
