Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Dec 12 21:00:27 2018
| Host         : DESKTOP-2O2EO7D running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 59 register/latch pins with no clock driven by root clock pin: clk_wiz_0_inst/num_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: clk_wiz_0_inst/num_reg[21]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: mem_addr_gen_inst/state_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: mem_addr_gen_inst/state_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: relay_p_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 555 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.556        0.000                      0                  185        0.155        0.000                      0                  185        4.500        0.000                       0                   140  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.556        0.000                      0                  185        0.155        0.000                      0                  185        4.500        0.000                       0                   140  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.556ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.556ns  (required time - arrival time)
  Source:                 clk_wiz_0_inst/num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/num_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.447ns  (logic 2.016ns (45.333%)  route 2.431ns (54.667%))
  Logic Levels:           7  (BUFG=1 CARRY4=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.565     5.086    clk_wiz_0_inst/clk_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  clk_wiz_0_inst/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clk_wiz_0_inst/num_reg[1]/Q
                         net (fo=1, routed)           0.711     6.253    clk_wiz_0_inst/out[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.349 r  clk_wiz_0_inst/out[0]_BUFG_inst/O
                         net (fo=87, routed)          1.721     8.069    clk_wiz_0_inst/out_BUFG[0]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     8.743 r  clk_wiz_0_inst/num_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.743    clk_wiz_0_inst/num_reg[0]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.857 r  clk_wiz_0_inst/num_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.857    clk_wiz_0_inst/num_reg[4]_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.971 r  clk_wiz_0_inst/num_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.971    clk_wiz_0_inst/num_reg[8]_i_1_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.085 r  clk_wiz_0_inst/num_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.085    clk_wiz_0_inst/num_reg[12]_i_1_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.199 r  clk_wiz_0_inst/num_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.199    clk_wiz_0_inst/num_reg[16]_i_1_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.533 r  clk_wiz_0_inst/num_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.533    clk_wiz_0_inst/num_reg[20]_i_1_n_6
    SLICE_X36Y49         FDRE                                         r  clk_wiz_0_inst/num_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.446    14.787    clk_wiz_0_inst/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  clk_wiz_0_inst/num_reg[21]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X36Y49         FDRE (Setup_fdre_C_D)        0.062    15.089    clk_wiz_0_inst/num_reg[21]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                          -9.533    
  -------------------------------------------------------------------
                         slack                                  5.556    

Slack (MET) :             5.667ns  (required time - arrival time)
  Source:                 clk_wiz_0_inst/num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/num_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.336ns  (logic 1.905ns (43.933%)  route 2.431ns (56.067%))
  Logic Levels:           7  (BUFG=1 CARRY4=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.565     5.086    clk_wiz_0_inst/clk_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  clk_wiz_0_inst/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clk_wiz_0_inst/num_reg[1]/Q
                         net (fo=1, routed)           0.711     6.253    clk_wiz_0_inst/out[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.349 r  clk_wiz_0_inst/out[0]_BUFG_inst/O
                         net (fo=87, routed)          1.721     8.069    clk_wiz_0_inst/out_BUFG[0]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     8.743 r  clk_wiz_0_inst/num_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.743    clk_wiz_0_inst/num_reg[0]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.857 r  clk_wiz_0_inst/num_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.857    clk_wiz_0_inst/num_reg[4]_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.971 r  clk_wiz_0_inst/num_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.971    clk_wiz_0_inst/num_reg[8]_i_1_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.085 r  clk_wiz_0_inst/num_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.085    clk_wiz_0_inst/num_reg[12]_i_1_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.199 r  clk_wiz_0_inst/num_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.199    clk_wiz_0_inst/num_reg[16]_i_1_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.422 r  clk_wiz_0_inst/num_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.422    clk_wiz_0_inst/num_reg[20]_i_1_n_7
    SLICE_X36Y49         FDRE                                         r  clk_wiz_0_inst/num_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.446    14.787    clk_wiz_0_inst/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  clk_wiz_0_inst/num_reg[20]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X36Y49         FDRE (Setup_fdre_C_D)        0.062    15.089    clk_wiz_0_inst/num_reg[20]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                          -9.422    
  -------------------------------------------------------------------
                         slack                                  5.667    

Slack (MET) :             5.670ns  (required time - arrival time)
  Source:                 clk_wiz_0_inst/num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/num_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.333ns  (logic 1.902ns (43.895%)  route 2.431ns (56.105%))
  Logic Levels:           6  (BUFG=1 CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.565     5.086    clk_wiz_0_inst/clk_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  clk_wiz_0_inst/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clk_wiz_0_inst/num_reg[1]/Q
                         net (fo=1, routed)           0.711     6.253    clk_wiz_0_inst/out[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.349 r  clk_wiz_0_inst/out[0]_BUFG_inst/O
                         net (fo=87, routed)          1.721     8.069    clk_wiz_0_inst/out_BUFG[0]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     8.743 r  clk_wiz_0_inst/num_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.743    clk_wiz_0_inst/num_reg[0]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.857 r  clk_wiz_0_inst/num_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.857    clk_wiz_0_inst/num_reg[4]_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.971 r  clk_wiz_0_inst/num_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.971    clk_wiz_0_inst/num_reg[8]_i_1_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.085 r  clk_wiz_0_inst/num_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.085    clk_wiz_0_inst/num_reg[12]_i_1_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.419 r  clk_wiz_0_inst/num_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.419    clk_wiz_0_inst/num_reg[16]_i_1_n_6
    SLICE_X36Y48         FDRE                                         r  clk_wiz_0_inst/num_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.446    14.787    clk_wiz_0_inst/clk_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  clk_wiz_0_inst/num_reg[17]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X36Y48         FDRE (Setup_fdre_C_D)        0.062    15.089    clk_wiz_0_inst/num_reg[17]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                          -9.419    
  -------------------------------------------------------------------
                         slack                                  5.670    

Slack (MET) :             5.691ns  (required time - arrival time)
  Source:                 clk_wiz_0_inst/num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/num_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.312ns  (logic 1.881ns (43.621%)  route 2.431ns (56.379%))
  Logic Levels:           6  (BUFG=1 CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.565     5.086    clk_wiz_0_inst/clk_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  clk_wiz_0_inst/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clk_wiz_0_inst/num_reg[1]/Q
                         net (fo=1, routed)           0.711     6.253    clk_wiz_0_inst/out[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.349 r  clk_wiz_0_inst/out[0]_BUFG_inst/O
                         net (fo=87, routed)          1.721     8.069    clk_wiz_0_inst/out_BUFG[0]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     8.743 r  clk_wiz_0_inst/num_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.743    clk_wiz_0_inst/num_reg[0]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.857 r  clk_wiz_0_inst/num_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.857    clk_wiz_0_inst/num_reg[4]_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.971 r  clk_wiz_0_inst/num_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.971    clk_wiz_0_inst/num_reg[8]_i_1_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.085 r  clk_wiz_0_inst/num_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.085    clk_wiz_0_inst/num_reg[12]_i_1_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.398 r  clk_wiz_0_inst/num_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.398    clk_wiz_0_inst/num_reg[16]_i_1_n_4
    SLICE_X36Y48         FDRE                                         r  clk_wiz_0_inst/num_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.446    14.787    clk_wiz_0_inst/clk_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  clk_wiz_0_inst/num_reg[19]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X36Y48         FDRE (Setup_fdre_C_D)        0.062    15.089    clk_wiz_0_inst/num_reg[19]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                          -9.398    
  -------------------------------------------------------------------
                         slack                                  5.691    

Slack (MET) :             5.765ns  (required time - arrival time)
  Source:                 clk_wiz_0_inst/num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/num_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.238ns  (logic 1.807ns (42.637%)  route 2.431ns (57.363%))
  Logic Levels:           6  (BUFG=1 CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.565     5.086    clk_wiz_0_inst/clk_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  clk_wiz_0_inst/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clk_wiz_0_inst/num_reg[1]/Q
                         net (fo=1, routed)           0.711     6.253    clk_wiz_0_inst/out[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.349 r  clk_wiz_0_inst/out[0]_BUFG_inst/O
                         net (fo=87, routed)          1.721     8.069    clk_wiz_0_inst/out_BUFG[0]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     8.743 r  clk_wiz_0_inst/num_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.743    clk_wiz_0_inst/num_reg[0]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.857 r  clk_wiz_0_inst/num_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.857    clk_wiz_0_inst/num_reg[4]_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.971 r  clk_wiz_0_inst/num_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.971    clk_wiz_0_inst/num_reg[8]_i_1_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.085 r  clk_wiz_0_inst/num_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.085    clk_wiz_0_inst/num_reg[12]_i_1_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.324 r  clk_wiz_0_inst/num_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.324    clk_wiz_0_inst/num_reg[16]_i_1_n_5
    SLICE_X36Y48         FDRE                                         r  clk_wiz_0_inst/num_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.446    14.787    clk_wiz_0_inst/clk_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  clk_wiz_0_inst/num_reg[18]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X36Y48         FDRE (Setup_fdre_C_D)        0.062    15.089    clk_wiz_0_inst/num_reg[18]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                          -9.324    
  -------------------------------------------------------------------
                         slack                                  5.765    

Slack (MET) :             5.765ns  (required time - arrival time)
  Source:                 key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.176ns  (logic 0.828ns (19.826%)  route 3.348ns (80.174%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.635     5.156    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X4Y4           FDPE                                         r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y4           FDPE (Prop_fdpe_C_Q)         0.456     5.612 r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[1]/Q
                         net (fo=23, routed)          1.722     7.335    key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg_n_0_[1]
    SLICE_X8Y1           LUT4 (Prop_lut4_I3_O)        0.124     7.459 r  key_de/inst/inst/Ps2Interface_i/tx_valid_i_1/O
                         net (fo=2, routed)           0.987     8.446    key_de/inst/inst/Ps2Interface_i/tx_valid
    SLICE_X9Y1           LUT6 (Prop_lut6_I0_O)        0.124     8.570 r  key_de/inst/inst/Ps2Interface_i/FSM_sequential_state[1]_i_3/O
                         net (fo=1, routed)           0.639     9.209    key_de/inst/inst/Ps2Interface_i/FSM_sequential_state[1]_i_3_n_0
    SLICE_X8Y1           LUT6 (Prop_lut6_I5_O)        0.124     9.333 r  key_de/inst/inst/Ps2Interface_i/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     9.333    key_de/inst/inst/Ps2Interface_i_n_13
    SLICE_X8Y1           FDCE                                         r  key_de/inst/inst/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.451    14.792    key_de/inst/inst/clk
    SLICE_X8Y1           FDCE                                         r  key_de/inst/inst/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X8Y1           FDCE (Setup_fdce_C_D)        0.081    15.098    key_de/inst/inst/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                          -9.333    
  -------------------------------------------------------------------
                         slack                                  5.765    

Slack (MET) :             5.781ns  (required time - arrival time)
  Source:                 clk_wiz_0_inst/num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/num_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.222ns  (logic 1.791ns (42.420%)  route 2.431ns (57.580%))
  Logic Levels:           6  (BUFG=1 CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.565     5.086    clk_wiz_0_inst/clk_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  clk_wiz_0_inst/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clk_wiz_0_inst/num_reg[1]/Q
                         net (fo=1, routed)           0.711     6.253    clk_wiz_0_inst/out[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.349 r  clk_wiz_0_inst/out[0]_BUFG_inst/O
                         net (fo=87, routed)          1.721     8.069    clk_wiz_0_inst/out_BUFG[0]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     8.743 r  clk_wiz_0_inst/num_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.743    clk_wiz_0_inst/num_reg[0]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.857 r  clk_wiz_0_inst/num_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.857    clk_wiz_0_inst/num_reg[4]_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.971 r  clk_wiz_0_inst/num_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.971    clk_wiz_0_inst/num_reg[8]_i_1_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.085 r  clk_wiz_0_inst/num_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.085    clk_wiz_0_inst/num_reg[12]_i_1_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.308 r  clk_wiz_0_inst/num_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.308    clk_wiz_0_inst/num_reg[16]_i_1_n_7
    SLICE_X36Y48         FDRE                                         r  clk_wiz_0_inst/num_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.446    14.787    clk_wiz_0_inst/clk_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  clk_wiz_0_inst/num_reg[16]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X36Y48         FDRE (Setup_fdre_C_D)        0.062    15.089    clk_wiz_0_inst/num_reg[16]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                          -9.308    
  -------------------------------------------------------------------
                         slack                                  5.781    

Slack (MET) :             5.784ns  (required time - arrival time)
  Source:                 clk_wiz_0_inst/num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/num_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.219ns  (logic 1.788ns (42.379%)  route 2.431ns (57.621%))
  Logic Levels:           5  (BUFG=1 CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.565     5.086    clk_wiz_0_inst/clk_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  clk_wiz_0_inst/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clk_wiz_0_inst/num_reg[1]/Q
                         net (fo=1, routed)           0.711     6.253    clk_wiz_0_inst/out[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.349 r  clk_wiz_0_inst/out[0]_BUFG_inst/O
                         net (fo=87, routed)          1.721     8.069    clk_wiz_0_inst/out_BUFG[0]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     8.743 r  clk_wiz_0_inst/num_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.743    clk_wiz_0_inst/num_reg[0]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.857 r  clk_wiz_0_inst/num_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.857    clk_wiz_0_inst/num_reg[4]_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.971 r  clk_wiz_0_inst/num_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.971    clk_wiz_0_inst/num_reg[8]_i_1_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.305 r  clk_wiz_0_inst/num_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.305    clk_wiz_0_inst/num_reg[12]_i_1_n_6
    SLICE_X36Y47         FDRE                                         r  clk_wiz_0_inst/num_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.446    14.787    clk_wiz_0_inst/clk_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  clk_wiz_0_inst/num_reg[13]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X36Y47         FDRE (Setup_fdre_C_D)        0.062    15.089    clk_wiz_0_inst/num_reg[13]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                          -9.305    
  -------------------------------------------------------------------
                         slack                                  5.784    

Slack (MET) :             5.805ns  (required time - arrival time)
  Source:                 clk_wiz_0_inst/num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/num_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.198ns  (logic 1.767ns (42.090%)  route 2.431ns (57.910%))
  Logic Levels:           5  (BUFG=1 CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.565     5.086    clk_wiz_0_inst/clk_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  clk_wiz_0_inst/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clk_wiz_0_inst/num_reg[1]/Q
                         net (fo=1, routed)           0.711     6.253    clk_wiz_0_inst/out[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.349 r  clk_wiz_0_inst/out[0]_BUFG_inst/O
                         net (fo=87, routed)          1.721     8.069    clk_wiz_0_inst/out_BUFG[0]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     8.743 r  clk_wiz_0_inst/num_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.743    clk_wiz_0_inst/num_reg[0]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.857 r  clk_wiz_0_inst/num_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.857    clk_wiz_0_inst/num_reg[4]_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.971 r  clk_wiz_0_inst/num_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.971    clk_wiz_0_inst/num_reg[8]_i_1_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.284 r  clk_wiz_0_inst/num_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.284    clk_wiz_0_inst/num_reg[12]_i_1_n_4
    SLICE_X36Y47         FDRE                                         r  clk_wiz_0_inst/num_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.446    14.787    clk_wiz_0_inst/clk_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  clk_wiz_0_inst/num_reg[15]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X36Y47         FDRE (Setup_fdre_C_D)        0.062    15.089    clk_wiz_0_inst/num_reg[15]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                          -9.284    
  -------------------------------------------------------------------
                         slack                                  5.805    

Slack (MET) :             5.879ns  (required time - arrival time)
  Source:                 clk_wiz_0_inst/num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/num_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.124ns  (logic 1.693ns (41.051%)  route 2.431ns (58.949%))
  Logic Levels:           5  (BUFG=1 CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.565     5.086    clk_wiz_0_inst/clk_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  clk_wiz_0_inst/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clk_wiz_0_inst/num_reg[1]/Q
                         net (fo=1, routed)           0.711     6.253    clk_wiz_0_inst/out[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.349 r  clk_wiz_0_inst/out[0]_BUFG_inst/O
                         net (fo=87, routed)          1.721     8.069    clk_wiz_0_inst/out_BUFG[0]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     8.743 r  clk_wiz_0_inst/num_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.743    clk_wiz_0_inst/num_reg[0]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.857 r  clk_wiz_0_inst/num_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.857    clk_wiz_0_inst/num_reg[4]_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.971 r  clk_wiz_0_inst/num_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.971    clk_wiz_0_inst/num_reg[8]_i_1_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.210 r  clk_wiz_0_inst/num_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.210    clk_wiz_0_inst/num_reg[12]_i_1_n_5
    SLICE_X36Y47         FDRE                                         r  clk_wiz_0_inst/num_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.446    14.787    clk_wiz_0_inst/clk_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  clk_wiz_0_inst/num_reg[14]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X36Y47         FDRE (Setup_fdre_C_D)        0.062    15.089    clk_wiz_0_inst/num_reg[14]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                          -9.210    
  -------------------------------------------------------------------
                         slack                                  5.879    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 key_de/inst/inst/is_extend_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/been_extend_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.591%)  route 0.126ns (40.409%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.567     1.450    key_de/inst/inst/clk
    SLICE_X9Y0           FDCE                                         r  key_de/inst/inst/is_extend_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y0           FDCE (Prop_fdce_C_Q)         0.141     1.591 r  key_de/inst/inst/is_extend_reg/Q
                         net (fo=2, routed)           0.126     1.717    key_de/is_extend
    SLICE_X10Y0          LUT6 (Prop_lut6_I4_O)        0.045     1.762 r  key_de/been_extend_i_1/O
                         net (fo=1, routed)           0.000     1.762    key_de/been_extend_i_1_n_0
    SLICE_X10Y0          FDCE                                         r  key_de/been_extend_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.837     1.964    key_de/clk
    SLICE_X10Y0          FDCE                                         r  key_de/been_extend_reg/C
                         clock pessimism             -0.478     1.486    
    SLICE_X10Y0          FDCE (Hold_fdce_C_D)         0.121     1.607    key_de/been_extend_reg
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/bits_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.322%)  route 0.112ns (37.678%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.595     1.478    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X3Y3           FDCE                                         r  key_de/inst/inst/Ps2Interface_i/bits_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDCE (Prop_fdce_C_Q)         0.141     1.619 r  key_de/inst/inst/Ps2Interface_i/bits_count_reg[2]/Q
                         net (fo=7, routed)           0.112     1.732    key_de/inst/inst/Ps2Interface_i/bits_count_reg_n_0_[2]
    SLICE_X2Y3           LUT6 (Prop_lut6_I2_O)        0.045     1.777 r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.777    key_de/inst/inst/Ps2Interface_i/FSM_onehot_state[0]_i_1_n_0
    SLICE_X2Y3           FDCE                                         r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.866     1.993    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X2Y3           FDCE                                         r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.502     1.491    
    SLICE_X2Y3           FDCE (Hold_fdce_C_D)         0.120     1.611    key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/rx_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/key_in_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.222%)  route 0.119ns (45.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.567     1.450    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X9Y2           FDCE                                         r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y2           FDCE (Prop_fdce_C_Q)         0.141     1.591 r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[2]/Q
                         net (fo=3, routed)           0.119     1.710    key_de/inst/inst/rx_data[2]
    SLICE_X9Y1           FDCE                                         r  key_de/inst/inst/key_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.837     1.964    key_de/inst/inst/clk
    SLICE_X9Y1           FDCE                                         r  key_de/inst/inst/key_in_reg[2]/C
                         clock pessimism             -0.498     1.466    
    SLICE_X9Y1           FDCE (Hold_fdce_C_D)         0.066     1.532    key_de/inst/inst/key_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 pulse5/signal_delay_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse5/signal_single_pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.567     1.450    pulse5/clk
    SLICE_X14Y1          FDRE                                         r  pulse5/signal_delay_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y1          FDRE (Prop_fdre_C_Q)         0.148     1.598 f  pulse5/signal_delay_reg/Q
                         net (fo=1, routed)           0.059     1.657    key_de/signal_delay
    SLICE_X14Y1          LUT2 (Prop_lut2_I1_O)        0.098     1.755 r  key_de/signal_single_pulse_i_1/O
                         net (fo=1, routed)           0.000     1.755    pulse5/key_down_reg[77]
    SLICE_X14Y1          FDRE                                         r  pulse5/signal_single_pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.837     1.964    pulse5/clk
    SLICE_X14Y1          FDRE                                         r  pulse5/signal_single_pulse_reg/C
                         clock pessimism             -0.514     1.450    
    SLICE_X14Y1          FDRE (Hold_fdre_C_D)         0.120     1.570    pulse5/signal_single_pulse_reg
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 key_de/op/signal_delay_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/op/signal_single_pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.567     1.450    key_de/op/clk
    SLICE_X13Y0          FDRE                                         r  key_de/op/signal_delay_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y0          FDRE (Prop_fdre_C_Q)         0.128     1.578 f  key_de/op/signal_delay_reg/Q
                         net (fo=1, routed)           0.054     1.633    key_de/op/signal_delay
    SLICE_X13Y0          LUT2 (Prop_lut2_I1_O)        0.099     1.732 r  key_de/op/signal_single_pulse_i_1__2/O
                         net (fo=1, routed)           0.000     1.732    key_de/op/signal_single_pulse_i_1__2_n_0
    SLICE_X13Y0          FDRE                                         r  key_de/op/signal_single_pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.837     1.964    key_de/op/clk
    SLICE_X13Y0          FDRE                                         r  key_de/op/signal_single_pulse_reg/C
                         clock pessimism             -0.514     1.450    
    SLICE_X13Y0          FDRE (Hold_fdre_C_D)         0.091     1.541    key_de/op/signal_single_pulse_reg
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 pulse10/signal_delay_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse10/signal_single_pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.567     1.450    pulse10/clk
    SLICE_X13Y1          FDRE                                         r  pulse10/signal_delay_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y1          FDRE (Prop_fdre_C_Q)         0.128     1.578 f  pulse10/signal_delay_reg/Q
                         net (fo=1, routed)           0.054     1.633    key_de/signal_delay_0
    SLICE_X13Y1          LUT2 (Prop_lut2_I1_O)        0.099     1.732 r  key_de/signal_single_pulse_i_1__0/O
                         net (fo=1, routed)           0.000     1.732    pulse10/key_down_reg[42]
    SLICE_X13Y1          FDRE                                         r  pulse10/signal_single_pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.837     1.964    pulse10/clk
    SLICE_X13Y1          FDRE                                         r  pulse10/signal_single_pulse_reg/C
                         clock pessimism             -0.514     1.450    
    SLICE_X13Y1          FDRE (Hold_fdre_C_D)         0.091     1.541    pulse10/signal_single_pulse_reg
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 pulse11/signal_delay_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse11/signal_single_pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.567     1.450    pulse11/clk
    SLICE_X15Y2          FDRE                                         r  pulse11/signal_delay_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y2          FDRE (Prop_fdre_C_Q)         0.128     1.578 f  pulse11/signal_delay_reg/Q
                         net (fo=1, routed)           0.054     1.633    key_de/signal_delay_1
    SLICE_X15Y2          LUT2 (Prop_lut2_I1_O)        0.099     1.732 r  key_de/signal_single_pulse_i_1__1/O
                         net (fo=1, routed)           0.000     1.732    pulse11/key_down_reg[51]
    SLICE_X15Y2          FDRE                                         r  pulse11/signal_single_pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.837     1.964    pulse11/clk
    SLICE_X15Y2          FDRE                                         r  pulse11/signal_single_pulse_reg/C
                         clock pessimism             -0.514     1.450    
    SLICE_X15Y2          FDRE (Hold_fdre_C_D)         0.091     1.541    pulse11/signal_single_pulse_reg
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/data_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/data_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.068%)  route 0.109ns (36.932%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.595     1.478    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X0Y3           FDCE                                         r  key_de/inst/inst/Ps2Interface_i/data_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDCE (Prop_fdce_C_Q)         0.141     1.619 r  key_de/inst/inst/Ps2Interface_i/data_count_reg[0]/Q
                         net (fo=5, routed)           0.109     1.728    key_de/inst/inst/Ps2Interface_i/data_count[0]
    SLICE_X1Y3           LUT6 (Prop_lut6_I2_O)        0.045     1.773 r  key_de/inst/inst/Ps2Interface_i/data_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.773    key_de/inst/inst/Ps2Interface_i/data_count[1]_i_1_n_0
    SLICE_X1Y3           FDCE                                         r  key_de/inst/inst/Ps2Interface_i/data_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.866     1.993    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X1Y3           FDCE                                         r  key_de/inst/inst/Ps2Interface_i/data_count_reg[1]/C
                         clock pessimism             -0.502     1.491    
    SLICE_X1Y3           FDCE (Hold_fdce_C_D)         0.091     1.582    key_de/inst/inst/Ps2Interface_i/data_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/rx_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/key_in_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.861%)  route 0.148ns (51.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.567     1.450    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X9Y2           FDCE                                         r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y2           FDCE (Prop_fdce_C_Q)         0.141     1.591 r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[1]/Q
                         net (fo=6, routed)           0.148     1.739    key_de/inst/inst/rx_data[1]
    SLICE_X10Y1          FDCE                                         r  key_de/inst/inst/key_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.837     1.964    key_de/inst/inst/clk
    SLICE_X10Y1          FDCE                                         r  key_de/inst/inst/key_in_reg[1]/C
                         clock pessimism             -0.478     1.486    
    SLICE_X10Y1          FDCE (Hold_fdce_C_D)         0.059     1.545    key_de/inst/inst/key_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 key_de/inst/inst/key_in_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.209ns (69.158%)  route 0.093ns (30.842%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.567     1.450    key_de/inst/inst/clk
    SLICE_X10Y1          FDCE                                         r  key_de/inst/inst/key_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y1          FDCE (Prop_fdce_C_Q)         0.164     1.614 r  key_de/inst/inst/key_in_reg[1]/Q
                         net (fo=2, routed)           0.093     1.707    key_de/key_in[1]
    SLICE_X11Y1          LUT2 (Prop_lut2_I1_O)        0.045     1.752 r  key_de/key[1]_i_1/O
                         net (fo=1, routed)           0.000     1.752    key_de/key0_in[1]
    SLICE_X11Y1          FDCE                                         r  key_de/key_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.837     1.964    key_de/clk
    SLICE_X11Y1          FDCE                                         r  key_de/key_reg[1]/C
                         clock pessimism             -0.501     1.463    
    SLICE_X11Y1          FDCE (Hold_fdce_C_D)         0.091     1.554    key_de/key_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.198    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X9Y2     key_de/inst/inst/Ps2Interface_i/rx_data_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X9Y2     key_de/inst/inst/Ps2Interface_i/rx_data_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X9Y2     key_de/inst/inst/Ps2Interface_i/rx_data_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y1     key_de/inst/inst/Ps2Interface_i/rx_data_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X9Y2     key_de/inst/inst/Ps2Interface_i/rx_data_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X9Y2     key_de/inst/inst/Ps2Interface_i/rx_data_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y1     key_de/inst/inst/Ps2Interface_i/rx_valid_reg/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X8Y0     key_de/inst/inst/is_break_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X9Y0     key_de/inst/inst/is_extend_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   clk_wiz_0_inst/num_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_wiz_0_inst/num_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_wiz_0_inst/num_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   clk_wiz_0_inst/num_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   clk_wiz_0_inst/num_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   clk_wiz_0_inst/num_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   clk_wiz_0_inst/num_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y48   clk_wiz_0_inst/num_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y48   clk_wiz_0_inst/num_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y48   clk_wiz_0_inst/num_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y3    key_de/key_down_reg[107]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y3    key_de/key_down_reg[114]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y3    key_de/key_down_reg[116]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y3    key_de/key_down_reg[117]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y3    key_de/key_down_reg[77]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y3     key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y4     key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y2     key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y2     key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y4     key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[13]/C



