v 20130925 2
C 40000 40000 0 0 0 title-B.sym
C 50900 43300 1 0 0 W65C02.sym
{
T 50908 48993 5 10 0 0 0 0 1
device=W65C02
T 50908 48193 5 10 0 0 0 0 1
footprint=DIP40
T 51808 43293 5 10 1 1 0 0 1
refdes=U1
}
C 54200 47900 1 90 0 resistor-2.sym
{
T 53850 48300 5 10 0 0 90 0 1
device=RESISTOR
T 54300 48400 5 10 1 1 0 0 1
refdes=R1
T 54300 48200 5 10 1 1 0 0 1
value=33k
T 54200 47900 5 10 0 1 0 0 1
footprint=RESISTOR-14
}
C 52600 48200 1 90 0 capacitor-1.sym
{
T 51900 48400 5 10 0 0 90 0 1
device=CAPACITOR
T 52500 48800 5 10 1 1 0 0 1
refdes=C1
T 51700 48400 5 10 0 0 90 0 1
symversion=0.1
T 52500 48400 5 10 1 1 0 0 1
value=100n
T 52400 48700 5 10 0 1 0 0 1
footprint=CAP_SMALL-100
}
C 53900 48800 1 0 0 vdd-1.sym
C 52200 49100 1 0 0 vdd-1.sym
C 52300 47900 1 0 0 gnd-1.sym
C 52900 47200 1 0 0 nc-right-1.sym
{
T 53000 47700 5 10 0 0 0 0 1
value=NoConnection
T 53000 47900 5 10 0 0 0 0 1
device=DRC_Directive
}
C 53600 47500 1 0 0 vdd-1.sym
N 53800 47200 53800 47500 4
N 53800 47200 53700 47100 4
N 52900 47100 53700 47100 4
N 52900 47500 53100 47500 4
{
T 53200 47500 4 8 1 1 0 1 1
netname=\_RES
}
C 52900 46400 1 0 0 nc-right-1.sym
{
T 53000 46900 5 10 0 0 0 0 1
value=NoConnection
T 53000 47100 5 10 0 0 0 0 1
device=DRC_Directive
}
C 50400 47400 1 0 0 nc-left-1.sym
{
T 50400 47800 5 10 0 0 0 0 1
value=NoConnection
T 50400 48200 5 10 0 0 0 0 1
device=DRC_Directive
}
C 50400 47000 1 0 0 nc-left-1.sym
{
T 50400 47400 5 10 0 0 0 0 1
value=NoConnection
T 50400 47800 5 10 0 0 0 0 1
device=DRC_Directive
}
T 50100 49900 9 10 1 0 0 0 1
weak high in case PHI2 left floating for spurious clocks and bus contention
N 52900 46900 54000 46900 4
{
T 53800 46800 4 8 1 1 0 1 1
netname=PHI2
}
N 54100 47000 54000 46900 4
N 54100 47000 54100 47900 4
N 54600 46100 54800 46100 4
{
T 54900 46100 4 8 1 1 0 1 1
netname=D0
}
N 54600 45900 54800 45900 4
{
T 54900 45900 4 8 1 1 0 1 1
netname=D1
}
N 54600 45700 54800 45700 4
{
T 54900 45700 4 8 1 1 0 1 1
netname=D2
}
N 54600 45500 54800 45500 4
{
T 54900 45500 4 8 1 1 0 1 1
netname=D3
}
N 54600 45300 54800 45300 4
{
T 54900 45300 4 8 1 1 0 1 1
netname=D4
}
N 54600 45100 54800 45100 4
{
T 54900 45100 4 8 1 1 0 1 1
netname=D5
}
N 54600 44900 54800 44900 4
{
T 54900 44900 4 8 1 1 0 1 1
netname=D6
}
N 54600 44700 54800 44700 4
{
T 54900 44700 4 8 1 1 0 1 1
netname=D7
}
N 52900 46700 53100 46700 4
{
T 53200 46700 4 8 1 1 0 1 1
netname=BE
}
N 52900 46300 53100 46300 4
{
T 53200 46300 4 8 1 1 0 1 1
netname=R\_W
}
N 50700 45900 50900 45900 4
{
T 50600 45900 4 8 1 1 0 7 1
netname=A0
}
N 50700 45700 50900 45700 4
{
T 50600 45700 4 8 1 1 0 7 1
netname=A1
}
N 50700 45500 50900 45500 4
{
T 50600 45500 4 8 1 1 0 7 1
netname=A2
}
N 50700 45300 50900 45300 4
{
T 50600 45300 4 8 1 1 0 7 1
netname=A3
}
N 50700 45100 50900 45100 4
{
T 50600 45100 4 8 1 1 0 7 1
netname=A4
}
N 50700 44900 50900 44900 4
{
T 50600 44900 4 8 1 1 0 7 1
netname=A5
}
N 50700 44700 50900 44700 4
{
T 50600 44700 4 8 1 1 0 7 1
netname=A6
}
N 50700 44500 50900 44500 4
{
T 50600 44500 4 8 1 1 0 7 1
netname=A7
}
N 50700 44300 50900 44300 4
{
T 50600 44300 4 8 1 1 0 7 1
netname=A8
}
N 50700 44100 50900 44100 4
{
T 50600 44100 4 8 1 1 0 7 1
netname=A9
}
N 50700 43900 50900 43900 4
{
T 50600 43900 4 8 1 1 0 7 1
netname=A10
}
N 50700 43700 50900 43700 4
{
T 50600 43700 4 8 1 1 0 7 1
netname=A11
}
N 52900 44500 53100 44500 4
{
T 53200 44500 4 8 1 1 0 1 1
netname=A15
}
N 52900 44300 53100 44300 4
{
T 53200 44300 4 8 1 1 0 1 1
netname=A14
}
N 52900 44100 53100 44100 4
{
T 53200 44100 4 8 1 1 0 1 1
netname=A13
}
N 52900 43900 53100 43900 4
{
T 53200 43900 4 8 1 1 0 1 1
netname=A12
}
N 53700 46100 52900 46100 4
N 53700 45900 52900 45900 4
N 53700 45700 52900 45700 4
N 53700 45500 52900 45500 4
N 53700 45300 52900 45300 4
N 53700 45100 52900 45100 4
N 53700 44900 52900 44900 4
N 53700 44700 52900 44700 4
T 54000 40400 9 10 1 0 0 0 1
3
T 54000 40100 9 10 1 0 0 0 1
Neil Stockbridge
T 50100 40700 9 10 1 0 0 0 1
6502 module
T 50100 40100 9 10 1 0 0 0 1
1
T 51600 40100 9 10 1 0 0 0 1
1
C 53000 44300 1 0 0 resistor-array-2.sym
{
T 53000 46800 5 10 0 0 0 0 1
device=resistor-array-2
T 53000 46400 5 10 0 0 0 0 1
footprint=SOIC-16
T 53800 44300 5 10 1 1 0 0 1
refdes=RSARY1
}
N 46200 44000 46000 44000 4
{
T 46300 44000 4 8 1 1 0 1 1
netname=BE
}
N 45400 46600 45200 46600 4
{
T 45100 46600 4 8 1 1 0 7 1
netname=A1
}
C 45400 43500 1 0 0 connector20x2-1.sym
{
T 45395 48358 5 10 0 0 0 0 1
device=40-way connector
T 45395 48158 5 10 0 0 0 0 1
footprint=HEADER40_2
T 45700 43600 5 10 1 1 0 5 1
refdes=BUS
}
N 46200 44800 46000 44800 4
{
T 46300 44800 4 8 1 1 0 1 1
netname=D0
}
N 46200 44600 46000 44600 4
{
T 46300 44600 4 8 1 1 0 1 1
netname=D2
}
N 46200 44400 46000 44400 4
{
T 46300 44400 4 8 1 1 0 1 1
netname=D4
}
N 46200 44200 46000 44200 4
{
T 46300 44200 4 8 1 1 0 1 1
netname=D6
}
N 45400 44600 45200 44600 4
{
T 45100 44600 4 8 1 1 0 7 1
netname=D1
}
N 45400 44400 45200 44400 4
{
T 45100 44400 4 8 1 1 0 7 1
netname=D3
}
N 45400 44200 45200 44200 4
{
T 45100 44200 4 8 1 1 0 7 1
netname=D5
}
N 45400 44000 45200 44000 4
{
T 45100 44000 4 8 1 1 0 7 1
netname=D7
}
C 44600 47100 1 0 1 gnd-1.sym
N 45400 47600 44600 47600 4
N 44500 47500 44500 47400 4
N 44600 47600 44500 47500 4
N 45200 47800 45200 47500 4
N 45300 47400 45400 47400 4
N 45200 47500 45300 47400 4
N 46200 47400 46000 47400 4
{
T 46300 47400 4 8 1 1 0 1 1
netname=\_RES
}
N 46200 47200 46000 47200 4
{
T 46300 47200 4 8 1 1 0 1 1
netname=\_STOP
}
N 45400 47200 45200 47200 4
{
T 45100 47200 4 8 1 1 0 7 1
netname=R\_W
}
N 45400 47000 45200 47000 4
{
T 45100 47000 4 8 1 1 0 7 1
netname=\_GO
}
N 45400 46400 45200 46400 4
{
T 45100 46400 4 8 1 1 0 7 1
netname=A3
}
N 45400 46200 45200 46200 4
{
T 45100 46200 4 8 1 1 0 7 1
netname=A5
}
N 45400 46000 45200 46000 4
{
T 45100 46000 4 8 1 1 0 7 1
netname=A7
}
N 45400 45800 45200 45800 4
{
T 45100 45800 4 8 1 1 0 7 1
netname=A9
}
N 45400 45600 45200 45600 4
{
T 45100 45600 4 8 1 1 0 7 1
netname=A11
}
N 45400 45400 45200 45400 4
{
T 45100 45400 4 8 1 1 0 7 1
netname=A13
}
N 45400 45200 45200 45200 4
{
T 45100 45200 4 8 1 1 0 7 1
netname=A15
}
N 46200 46800 46000 46800 4
{
T 46300 46800 4 8 1 1 0 1 1
netname=A0
}
N 46200 46600 46000 46600 4
{
T 46300 46600 4 8 1 1 0 1 1
netname=A2
}
N 46200 46400 46000 46400 4
{
T 46300 46400 4 8 1 1 0 1 1
netname=A4
}
N 46200 46200 46000 46200 4
{
T 46300 46200 4 8 1 1 0 1 1
netname=A6
}
N 46200 46000 46000 46000 4
{
T 46300 46000 4 8 1 1 0 1 1
netname=A8
}
N 46200 45800 46000 45800 4
{
T 46300 45800 4 8 1 1 0 1 1
netname=A10
}
N 46200 45600 46000 45600 4
{
T 46300 45600 4 8 1 1 0 1 1
netname=A12
}
N 46200 45400 46000 45400 4
{
T 46300 45400 4 8 1 1 0 1 1
netname=A14
}
N 46200 43800 46000 43800 4
{
T 46300 43800 4 8 1 1 0 1 1
netname=\_NMI
}
N 45400 43800 45200 43800 4
{
T 45100 43800 4 8 1 1 0 7 1
netname=\_IRQ
}
N 46200 45200 46000 45200 4
{
T 46300 45200 4 8 1 1 0 1 1
netname=UA0
}
N 45400 45000 45200 45000 4
{
T 45100 45000 4 8 1 1 0 7 1
netname=UA1
}
N 45400 44800 45200 44800 4
{
T 45100 44800 4 8 1 1 0 7 1
netname=\_CE1
}
N 46200 45000 46000 45000 4
{
T 46300 45000 4 8 1 1 0 1 1
netname=\_CE0
}
N 46200 47600 46000 47600 4
{
T 46300 47600 4 8 1 1 0 1 1
netname=PHI2
}
N 46200 47000 46000 47000 4
{
T 46300 47000 4 8 1 1 0 1 1
netname=RDY
}
N 45400 46800 45200 46800 4
{
T 45100 46800 4 8 1 1 0 7 1
netname=SYNC
}
C 45000 47800 1 0 0 vdd-1.sym
N 50700 46300 50900 46300 4
{
T 50600 46300 4 8 1 1 0 7 1
netname=SYNC
}
N 50700 46900 50900 46900 4
{
T 50600 46900 4 8 1 1 0 7 1
netname=\_IRQ
}
N 50700 46500 50900 46500 4
{
T 50600 46500 4 8 1 1 0 7 1
netname=\_NMI
}
C 49700 47700 1 90 0 resistor-2.sym
{
T 49350 48100 5 10 0 0 90 0 1
device=RESISTOR
T 49700 47700 5 10 0 1 0 0 1
footprint=RESISTOR-14
T 49800 48200 5 10 1 1 0 0 1
refdes=R2
T 49800 48000 5 10 1 1 0 0 1
value=3k3
}
C 49400 48600 1 0 0 vdd-1.sym
N 49700 47300 49600 47400 4
N 49700 47300 50900 47300 4
{
T 50500 47300 4 8 1 1 0 0 1
netname=RDY
}
N 49600 47400 49600 47700 4
C 50400 46600 1 0 0 nc-left-1.sym
{
T 50400 47000 5 10 0 0 0 0 1
value=NoConnection
T 50400 47400 5 10 0 0 0 0 1
device=DRC_Directive
}
