Analysis & Synthesis report for mp0
Sun Jan 22 12:57:45 2017
Quartus II 32-bit Version 13.1.4 Build 182 03/12/2014 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. Removed Registers Triggering Further Register Optimizations
 10. General Register Statistics
 11. Parameter Settings for User Entity Instance: register:pc
 12. Parameter Settings for User Entity Instance: mux2:pcmux
 13. Parameter Settings for User Entity Instance: plus2:pcPlus2
 14. Parameter Settings for User Entity Instance: adder:br_adder
 15. Parameter Settings for User Entity Instance: adj:offset9_adjuster
 16. Parameter Settings for User Entity Instance: mux2:storemux
 17. Parameter Settings for User Entity Instance: adj:offset6_adjuster
 18. Parameter Settings for User Entity Instance: mux2:regfilemux
 19. Parameter Settings for User Entity Instance: mux2:alumux
 20. Parameter Settings for User Entity Instance: register:cc
 21. Parameter Settings for User Entity Instance: mux2:marmux
 22. Parameter Settings for User Entity Instance: register:MAR
 23. Parameter Settings for User Entity Instance: mux2:mdrmux
 24. Parameter Settings for User Entity Instance: register:MDR
 25. Port Connectivity Checks: "register:MDR"
 26. Port Connectivity Checks: "register:MAR"
 27. Elapsed Time Per Partition
 28. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                ;
+-------------------------------+---------------------------------------------+
; Analysis & Synthesis Status   ; Successful - Sun Jan 22 12:57:45 2017       ;
; Quartus II 32-bit Version     ; 13.1.4 Build 182 03/12/2014 SJ Full Version ;
; Revision Name                 ; mp0                                         ;
; Top-level Entity Name         ; datapath                                    ;
; Family                        ; Stratix III                                 ;
; Logic utilization             ; N/A                                         ;
;     Combinational ALUTs       ; 0                                           ;
;     Memory ALUTs              ; 0                                           ;
;     Dedicated logic registers ; 0                                           ;
; Total registers               ; 0                                           ;
; Total pins                    ; 67                                          ;
; Total virtual pins            ; 0                                           ;
; Total block memory bits       ; 0                                           ;
; DSP block 18-bit elements     ; 0                                           ;
; Total PLLs                    ; 0                                           ;
; Total DLLs                    ; 0                                           ;
+-------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; EP3SE50F780C2      ;                    ;
; Top-level entity name                                                           ; datapath           ; mp0                ;
; Family name                                                                     ; Stratix III        ; Cyclone IV GX      ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto RAM Block Balancing                                                        ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                               ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                                    ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                 ;
+----------------------------------+-----------------+------------------------------+------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path             ; Library ;
+----------------------------------+-----------------+------------------------------+------------------------------------------+---------+
; lc3b_types.sv                    ; yes             ; User SystemVerilog HDL File  ; /home/rrthakk2/ECE-411/mp0/lc3b_types.sv ;         ;
; adj.sv                           ; yes             ; User SystemVerilog HDL File  ; /home/rrthakk2/ECE-411/mp0/adj.sv        ;         ;
; alu.sv                           ; yes             ; User SystemVerilog HDL File  ; /home/rrthakk2/ECE-411/mp0/alu.sv        ;         ;
; datapath.sv                      ; yes             ; User SystemVerilog HDL File  ; /home/rrthakk2/ECE-411/mp0/datapath.sv   ;         ;
; gencc.sv                         ; yes             ; User SystemVerilog HDL File  ; /home/rrthakk2/ECE-411/mp0/gencc.sv      ;         ;
; ir.sv                            ; yes             ; User SystemVerilog HDL File  ; /home/rrthakk2/ECE-411/mp0/ir.sv         ;         ;
; plus2.sv                         ; yes             ; User SystemVerilog HDL File  ; /home/rrthakk2/ECE-411/mp0/plus2.sv      ;         ;
; regfile.sv                       ; yes             ; User SystemVerilog HDL File  ; /home/rrthakk2/ECE-411/mp0/regfile.sv    ;         ;
; register.sv                      ; yes             ; User SystemVerilog HDL File  ; /home/rrthakk2/ECE-411/mp0/register.sv   ;         ;
; mux2.sv                          ; yes             ; User SystemVerilog HDL File  ; /home/rrthakk2/ECE-411/mp0/mux2.sv       ;         ;
; adder.sv                         ; yes             ; User SystemVerilog HDL File  ; /home/rrthakk2/ECE-411/mp0/adder.sv      ;         ;
; cccomp.sv                        ; yes             ; User SystemVerilog HDL File  ; /home/rrthakk2/ECE-411/mp0/cccomp.sv     ;         ;
+----------------------------------+-----------------+------------------------------+------------------------------------------+---------+


+-------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary           ;
+-----------------------------------------------+-------+
; Resource                                      ; Usage ;
+-----------------------------------------------+-------+
; Estimated ALUTs Used                          ; 0     ;
;     -- Combinational ALUTs                    ; 0     ;
;     -- Memory ALUTs                           ; 0     ;
;     -- LUT_REGs                               ; 0     ;
; Dedicated logic registers                     ; 0     ;
;                                               ;       ;
; Estimated ALUTs Unavailable                   ; 0     ;
;     -- Due to unpartnered combinational logic ; 0     ;
;     -- Due to Memory ALUTs                    ; 0     ;
;                                               ;       ;
; Total combinational functions                 ; 0     ;
; Combinational ALUT usage by number of inputs  ;       ;
;     -- 7 input functions                      ; 0     ;
;     -- 6 input functions                      ; 0     ;
;     -- 5 input functions                      ; 0     ;
;     -- 4 input functions                      ; 0     ;
;     -- <=3 input functions                    ; 0     ;
;                                               ;       ;
; Combinational ALUTs by mode                   ;       ;
;     -- normal mode                            ; 0     ;
;     -- extended LUT mode                      ; 0     ;
;     -- arithmetic mode                        ; 0     ;
;     -- shared arithmetic mode                 ; 0     ;
;                                               ;       ;
; Estimated ALUT/register pairs used            ; 0     ;
;                                               ;       ;
; Total registers                               ; 0     ;
;     -- Dedicated logic registers              ; 0     ;
;     -- I/O registers                          ; 0     ;
;     -- LUT_REGs                               ; 0     ;
;                                               ;       ;
;                                               ;       ;
; I/O pins                                      ; 67    ;
; DSP block 18-bit elements                     ; 0     ;
; Maximum fan-out node                          ; clk   ;
; Maximum fan-out                               ; 1     ;
; Total fan-out                                 ; 67    ;
; Average fan-out                               ; 0.50  ;
+-----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                       ;
+----------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+-----------+------+--------------+---------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 12x12 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Library Name ;
+----------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+-----------+------+--------------+---------------------+--------------+
; |datapath                  ; 0 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 67   ; 0            ; |datapath           ; work         ;
+----------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+-----------+------+--------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                   ;
+----------------------------------------+---------------------------------------------+
; Register name                          ; Reason for Removal                          ;
+----------------------------------------+---------------------------------------------+
; register:MDR|data[0..15]               ; Stuck at GND due to stuck port clock_enable ;
; register:MAR|data[4]                   ; Stuck at GND due to stuck port clock_enable ;
; register:pc|data[4]                    ; Lost fanout                                 ;
; register:MAR|data[3]                   ; Stuck at GND due to stuck port clock_enable ;
; register:pc|data[3]                    ; Lost fanout                                 ;
; register:MAR|data[2]                   ; Stuck at GND due to stuck port clock_enable ;
; register:pc|data[2]                    ; Lost fanout                                 ;
; register:MAR|data[1]                   ; Stuck at GND due to stuck port clock_enable ;
; register:pc|data[1]                    ; Lost fanout                                 ;
; register:MAR|data[0]                   ; Stuck at GND due to stuck port clock_enable ;
; register:pc|data[0]                    ; Lost fanout                                 ;
; register:MAR|data[5]                   ; Stuck at GND due to stuck port clock_enable ;
; register:pc|data[5]                    ; Lost fanout                                 ;
; register:MAR|data[6]                   ; Stuck at GND due to stuck port clock_enable ;
; register:pc|data[6]                    ; Lost fanout                                 ;
; register:MAR|data[7]                   ; Stuck at GND due to stuck port clock_enable ;
; register:pc|data[7]                    ; Lost fanout                                 ;
; register:MAR|data[8]                   ; Stuck at GND due to stuck port clock_enable ;
; register:pc|data[8]                    ; Lost fanout                                 ;
; register:MAR|data[9]                   ; Stuck at GND due to stuck port clock_enable ;
; register:pc|data[9]                    ; Lost fanout                                 ;
; register:MAR|data[10]                  ; Stuck at GND due to stuck port clock_enable ;
; register:pc|data[10]                   ; Lost fanout                                 ;
; register:MAR|data[11]                  ; Stuck at GND due to stuck port clock_enable ;
; register:pc|data[11]                   ; Lost fanout                                 ;
; register:MAR|data[12]                  ; Stuck at GND due to stuck port clock_enable ;
; register:pc|data[12]                   ; Lost fanout                                 ;
; register:MAR|data[13]                  ; Stuck at GND due to stuck port clock_enable ;
; register:pc|data[13]                   ; Lost fanout                                 ;
; register:MAR|data[14]                  ; Stuck at GND due to stuck port clock_enable ;
; register:pc|data[14]                   ; Lost fanout                                 ;
; register:MAR|data[15]                  ; Stuck at GND due to stuck port clock_enable ;
; register:pc|data[15]                   ; Lost fanout                                 ;
; ir:IR|data[0..15]                      ; Stuck at GND due to stuck port data_in      ;
; register:cc|data[0..2]                 ; Lost fanout                                 ;
; Total Number of Removed Registers = 67 ;                                             ;
+----------------------------------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                     ;
+-----------------------+--------------------------------+----------------------------------------+
; Register name         ; Reason for Removal             ; Registers Removed due to This Register ;
+-----------------------+--------------------------------+----------------------------------------+
; register:MDR|data[4]  ; Stuck at GND                   ; ir:IR|data[4]                          ;
;                       ; due to stuck port clock_enable ;                                        ;
; register:MDR|data[3]  ; Stuck at GND                   ; ir:IR|data[3]                          ;
;                       ; due to stuck port clock_enable ;                                        ;
; register:MDR|data[2]  ; Stuck at GND                   ; ir:IR|data[2]                          ;
;                       ; due to stuck port clock_enable ;                                        ;
; register:MDR|data[1]  ; Stuck at GND                   ; ir:IR|data[1]                          ;
;                       ; due to stuck port clock_enable ;                                        ;
; register:MDR|data[0]  ; Stuck at GND                   ; ir:IR|data[0]                          ;
;                       ; due to stuck port clock_enable ;                                        ;
; register:MDR|data[5]  ; Stuck at GND                   ; ir:IR|data[5]                          ;
;                       ; due to stuck port clock_enable ;                                        ;
; register:MDR|data[6]  ; Stuck at GND                   ; ir:IR|data[6]                          ;
;                       ; due to stuck port clock_enable ;                                        ;
; register:MDR|data[7]  ; Stuck at GND                   ; ir:IR|data[7]                          ;
;                       ; due to stuck port clock_enable ;                                        ;
; register:MDR|data[8]  ; Stuck at GND                   ; ir:IR|data[8]                          ;
;                       ; due to stuck port clock_enable ;                                        ;
; register:MDR|data[9]  ; Stuck at GND                   ; ir:IR|data[9]                          ;
;                       ; due to stuck port clock_enable ;                                        ;
; register:MDR|data[10] ; Stuck at GND                   ; ir:IR|data[10]                         ;
;                       ; due to stuck port clock_enable ;                                        ;
; register:MDR|data[11] ; Stuck at GND                   ; ir:IR|data[11]                         ;
;                       ; due to stuck port clock_enable ;                                        ;
; register:MDR|data[12] ; Stuck at GND                   ; ir:IR|data[12]                         ;
;                       ; due to stuck port clock_enable ;                                        ;
; register:MDR|data[13] ; Stuck at GND                   ; ir:IR|data[13]                         ;
;                       ; due to stuck port clock_enable ;                                        ;
; register:MDR|data[14] ; Stuck at GND                   ; ir:IR|data[14]                         ;
;                       ; due to stuck port clock_enable ;                                        ;
; register:MDR|data[15] ; Stuck at GND                   ; ir:IR|data[15]                         ;
;                       ; due to stuck port clock_enable ;                                        ;
; register:MAR|data[4]  ; Stuck at GND                   ; register:pc|data[4]                    ;
;                       ; due to stuck port clock_enable ;                                        ;
; register:MAR|data[3]  ; Stuck at GND                   ; register:pc|data[3]                    ;
;                       ; due to stuck port clock_enable ;                                        ;
; register:MAR|data[2]  ; Stuck at GND                   ; register:pc|data[2]                    ;
;                       ; due to stuck port clock_enable ;                                        ;
; register:MAR|data[1]  ; Stuck at GND                   ; register:pc|data[1]                    ;
;                       ; due to stuck port clock_enable ;                                        ;
; register:MAR|data[0]  ; Stuck at GND                   ; register:pc|data[0]                    ;
;                       ; due to stuck port clock_enable ;                                        ;
; register:MAR|data[5]  ; Stuck at GND                   ; register:pc|data[5]                    ;
;                       ; due to stuck port clock_enable ;                                        ;
; register:MAR|data[6]  ; Stuck at GND                   ; register:pc|data[6]                    ;
;                       ; due to stuck port clock_enable ;                                        ;
; register:MAR|data[7]  ; Stuck at GND                   ; register:pc|data[7]                    ;
;                       ; due to stuck port clock_enable ;                                        ;
; register:MAR|data[8]  ; Stuck at GND                   ; register:pc|data[8]                    ;
;                       ; due to stuck port clock_enable ;                                        ;
; register:MAR|data[9]  ; Stuck at GND                   ; register:pc|data[9]                    ;
;                       ; due to stuck port clock_enable ;                                        ;
; register:MAR|data[10] ; Stuck at GND                   ; register:pc|data[10]                   ;
;                       ; due to stuck port clock_enable ;                                        ;
; register:MAR|data[11] ; Stuck at GND                   ; register:pc|data[11]                   ;
;                       ; due to stuck port clock_enable ;                                        ;
; register:MAR|data[12] ; Stuck at GND                   ; register:pc|data[12]                   ;
;                       ; due to stuck port clock_enable ;                                        ;
; register:MAR|data[13] ; Stuck at GND                   ; register:pc|data[13]                   ;
;                       ; due to stuck port clock_enable ;                                        ;
; register:MAR|data[14] ; Stuck at GND                   ; register:pc|data[14]                   ;
;                       ; due to stuck port clock_enable ;                                        ;
; register:MAR|data[15] ; Stuck at GND                   ; register:pc|data[15]                   ;
;                       ; due to stuck port clock_enable ;                                        ;
+-----------------------+--------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:pc ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; width          ; 16    ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2:pcmux ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; width          ; 16    ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plus2:pcPlus2 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; width          ; 16    ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adder:br_adder ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; width          ; 16    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adj:offset9_adjuster ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; width          ; 9     ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2:storemux ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; width          ; 3     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adj:offset6_adjuster ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; width          ; 6     ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2:regfilemux ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; width          ; 16    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2:alumux ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; width          ; 16    ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:cc ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; width          ; 3     ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2:marmux ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; width          ; 16    ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:MAR ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; width          ; 16    ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2:mdrmux ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; width          ; 16    ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:MDR ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; width          ; 16    ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------+
; Port Connectivity Checks: "register:MDR" ;
+------+-------+----------+----------------+
; Port ; Type  ; Severity ; Details        ;
+------+-------+----------+----------------+
; load ; Input ; Info     ; Stuck at GND   ;
+------+-------+----------+----------------+


+------------------------------------------+
; Port Connectivity Checks: "register:MAR" ;
+------+-------+----------+----------------+
; Port ; Type  ; Severity ; Details        ;
+------+-------+----------+----------------+
; load ; Input ; Info     ; Stuck at GND   ;
+------+-------+----------+----------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 13.1.4 Build 182 03/12/2014 SJ Full Version
    Info: Processing started: Sun Jan 22 12:57:42 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off mp0 -c mp0
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 1 design units, including 0 entities, in source file lc3b_types.sv
    Info (12022): Found design unit 1: lc3b_types (SystemVerilog)
Info (12021): Found 1 design units, including 1 entities, in source file adj.sv
    Info (12023): Found entity 1: adj
Info (12021): Found 1 design units, including 1 entities, in source file alu.sv
    Info (12023): Found entity 1: alu
Info (12021): Found 1 design units, including 1 entities, in source file control.sv
    Info (12023): Found entity 1: control
Info (12021): Found 1 design units, including 1 entities, in source file datapath.sv
    Info (12023): Found entity 1: datapath
Info (12021): Found 1 design units, including 1 entities, in source file gencc.sv
    Info (12023): Found entity 1: gencc
Info (12021): Found 1 design units, including 1 entities, in source file ir.sv
    Info (12023): Found entity 1: ir
Info (12021): Found 1 design units, including 1 entities, in source file mp0.sv
    Info (12023): Found entity 1: mp0
Info (12021): Found 1 design units, including 1 entities, in source file plus2.sv
    Info (12023): Found entity 1: plus2
Info (12021): Found 1 design units, including 1 entities, in source file regfile.sv
    Info (12023): Found entity 1: regfile
Info (12021): Found 1 design units, including 1 entities, in source file register.sv
    Info (12023): Found entity 1: register
Info (12021): Found 1 design units, including 1 entities, in source file mux2.sv
    Info (12023): Found entity 1: mux2
Info (12021): Found 1 design units, including 1 entities, in source file adder.sv
    Info (12023): Found entity 1: adder
Info (12021): Found 1 design units, including 1 entities, in source file cccomp.sv
    Info (12023): Found entity 1: cccomp
Warning (10236): Verilog HDL Implicit Net warning at datapath.sv(141): created implicit net for "regfilemux_sel"
Warning (10236): Verilog HDL Implicit Net warning at datapath.sv(198): created implicit net for "load_mar"
Warning (10236): Verilog HDL Implicit Net warning at datapath.sv(215): created implicit net for "load_mdr"
Info (12127): Elaborating entity "datapath" for the top level hierarchy
Warning (10030): Net "load_mar" at datapath.sv(198) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "load_mdr" at datapath.sv(215) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "register" for hierarchy "register:pc"
Info (12128): Elaborating entity "mux2" for hierarchy "mux2:pcmux"
Info (12128): Elaborating entity "plus2" for hierarchy "plus2:pcPlus2"
Info (12128): Elaborating entity "adder" for hierarchy "adder:br_adder"
Info (12128): Elaborating entity "adj" for hierarchy "adj:offset9_adjuster"
Info (12128): Elaborating entity "ir" for hierarchy "ir:IR"
Info (12128): Elaborating entity "mux2" for hierarchy "mux2:storemux"
Info (12128): Elaborating entity "adj" for hierarchy "adj:offset6_adjuster"
Info (12128): Elaborating entity "regfile" for hierarchy "regfile:regfile_inst"
Info (12128): Elaborating entity "alu" for hierarchy "alu:alu_inst"
Info (12128): Elaborating entity "gencc" for hierarchy "gencc:gencc_inst"
Info (12128): Elaborating entity "register" for hierarchy "register:cc"
Info (12128): Elaborating entity "cccomp" for hierarchy "cccomp:cccomp_inst"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "opcode[0]" is stuck at GND
    Warning (13410): Pin "opcode[1]" is stuck at GND
    Warning (13410): Pin "opcode[2]" is stuck at GND
    Warning (13410): Pin "opcode[3]" is stuck at GND
    Warning (13410): Pin "br_enable" is stuck at GND
    Warning (13410): Pin "mem_address[0]" is stuck at GND
    Warning (13410): Pin "mem_address[1]" is stuck at GND
    Warning (13410): Pin "mem_address[2]" is stuck at GND
    Warning (13410): Pin "mem_address[3]" is stuck at GND
    Warning (13410): Pin "mem_address[4]" is stuck at GND
    Warning (13410): Pin "mem_address[5]" is stuck at GND
    Warning (13410): Pin "mem_address[6]" is stuck at GND
    Warning (13410): Pin "mem_address[7]" is stuck at GND
    Warning (13410): Pin "mem_address[8]" is stuck at GND
    Warning (13410): Pin "mem_address[9]" is stuck at GND
    Warning (13410): Pin "mem_address[10]" is stuck at GND
    Warning (13410): Pin "mem_address[11]" is stuck at GND
    Warning (13410): Pin "mem_address[12]" is stuck at GND
    Warning (13410): Pin "mem_address[13]" is stuck at GND
    Warning (13410): Pin "mem_address[14]" is stuck at GND
    Warning (13410): Pin "mem_address[15]" is stuck at GND
    Warning (13410): Pin "mem_wdata[0]" is stuck at GND
    Warning (13410): Pin "mem_wdata[1]" is stuck at GND
    Warning (13410): Pin "mem_wdata[2]" is stuck at GND
    Warning (13410): Pin "mem_wdata[3]" is stuck at GND
    Warning (13410): Pin "mem_wdata[4]" is stuck at GND
    Warning (13410): Pin "mem_wdata[5]" is stuck at GND
    Warning (13410): Pin "mem_wdata[6]" is stuck at GND
    Warning (13410): Pin "mem_wdata[7]" is stuck at GND
    Warning (13410): Pin "mem_wdata[8]" is stuck at GND
    Warning (13410): Pin "mem_wdata[9]" is stuck at GND
    Warning (13410): Pin "mem_wdata[10]" is stuck at GND
    Warning (13410): Pin "mem_wdata[11]" is stuck at GND
    Warning (13410): Pin "mem_wdata[12]" is stuck at GND
    Warning (13410): Pin "mem_wdata[13]" is stuck at GND
    Warning (13410): Pin "mem_wdata[14]" is stuck at GND
    Warning (13410): Pin "mem_wdata[15]" is stuck at GND
Info (17049): 19 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 30 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "clk"
    Warning (15610): No output dependent on input pin "pcmux_sel"
    Warning (15610): No output dependent on input pin "load_pc"
    Warning (15610): No output dependent on input pin "storemux_sel"
    Warning (15610): No output dependent on input pin "load_ir"
    Warning (15610): No output dependent on input pin "load_regfile"
    Warning (15610): No output dependent on input pin "alumux_sel"
    Warning (15610): No output dependent on input pin "aluop[0]"
    Warning (15610): No output dependent on input pin "aluop[1]"
    Warning (15610): No output dependent on input pin "aluop[2]"
    Warning (15610): No output dependent on input pin "aluop[3]"
    Warning (15610): No output dependent on input pin "load_cc"
    Warning (15610): No output dependent on input pin "marmux_sel"
    Warning (15610): No output dependent on input pin "mdrmux_sel"
    Warning (15610): No output dependent on input pin "mem_rdata[0]"
    Warning (15610): No output dependent on input pin "mem_rdata[1]"
    Warning (15610): No output dependent on input pin "mem_rdata[2]"
    Warning (15610): No output dependent on input pin "mem_rdata[3]"
    Warning (15610): No output dependent on input pin "mem_rdata[4]"
    Warning (15610): No output dependent on input pin "mem_rdata[5]"
    Warning (15610): No output dependent on input pin "mem_rdata[6]"
    Warning (15610): No output dependent on input pin "mem_rdata[7]"
    Warning (15610): No output dependent on input pin "mem_rdata[8]"
    Warning (15610): No output dependent on input pin "mem_rdata[9]"
    Warning (15610): No output dependent on input pin "mem_rdata[10]"
    Warning (15610): No output dependent on input pin "mem_rdata[11]"
    Warning (15610): No output dependent on input pin "mem_rdata[12]"
    Warning (15610): No output dependent on input pin "mem_rdata[13]"
    Warning (15610): No output dependent on input pin "mem_rdata[14]"
    Warning (15610): No output dependent on input pin "mem_rdata[15]"
Info (21057): Implemented 67 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 30 input pins
    Info (21059): Implemented 37 output pins
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 74 warnings
    Info: Peak virtual memory: 410 megabytes
    Info: Processing ended: Sun Jan 22 12:57:45 2017
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:01


