$date
	Mon Jun 13 20:52:45 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module shifter_tb $end
$var wire 32 ! out_Op2 [31:0] $end
$var wire 1 " out_Carry $end
$var reg 1 # in_C_flag $end
$var reg 5 $ in_Shift_imm [4:0] $end
$var reg 2 % in_Shift_type [1:0] $end
$var reg 32 & in_Val [31:0] $end
$scope module shifter $end
$var wire 1 # in_C_flag $end
$var wire 5 ' in_Shift_imm [4:0] $end
$var wire 2 ( in_Shift_type [1:0] $end
$var wire 32 ) in_Val [31:0] $end
$var wire 1 " out_Carry $end
$var wire 32 * out_Op2 [31:0] $end
$var reg 1 + r_Carry $end
$var reg 32 , r_Op2 [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx ,
x+
bx *
bx )
bx (
bx '
bx &
bx %
bx $
x#
x"
bx !
$end
#100
0"
0+
b1000 !
b1000 *
b1000 ,
0#
b1 $
b1 '
b0 %
b0 (
b10 &
b10 )
#200
1"
1+
b10 !
b10 *
b10 ,
1#
b0 $
b0 '
#310
b1 !
b1 *
b1 ,
0"
0+
0#
b1 $
b1 '
b1 %
b1 (
#420
b0 !
b0 *
b0 ,
b0 $
b0 '
#530
1"
1+
b1100 !
b1100 *
b1100 ,
1#
b1010 $
b1010 '
b10 %
b10 (
b11001110111100 &
b11001110111100 )
#640
1"
1+
b11111111111111111111111111111111 !
b11111111111111111111111111111111 *
b11111111111111111111111111111111 ,
0#
b0 $
b0 '
b11111111101101000011010010000000 &
b11111111101101000011010010000000 )
#750
1"
1+
b10000000000000000000000000001100 !
b10000000000000000000000000001100 *
b10000000000000000000000000001100 ,
1#
b100 $
b100 '
b11 %
b11 (
b11001000 &
b11001000 )
#860
0"
0+
b110010 !
b110010 *
b110010 ,
0#
b0 $
b0 '
#970
b1000000000000000000000000110010 !
b1000000000000000000000000110010 *
b1000000000000000000000000110010 ,
1#
#1080
