From 89052254faacd2ca18edf6b70657cc9f93ecd1d7 Mon Sep 17 00:00:00 2001
From: Long Luu <long.luu.ur@renesas.com>
Date: Mon, 22 Mar 2021 14:15:06 +0700
Subject: [PATCH 128/135] arm64: dts: rzg2-smarc: Enable SCIF1 and SCIF2

This patch enable SCIF1 and SCIF2 device for r9a07g044l SoC.

Signed-off-by: Long Luu <long.luu.ur@renesas.com>
---
 arch/arm64/boot/dts/renesas/rzg2-smarc.dtsi | 25 +++++++++++++++++++++++++
 1 file changed, 25 insertions(+)

diff --git a/arch/arm64/boot/dts/renesas/rzg2-smarc.dtsi b/arch/arm64/boot/dts/renesas/rzg2-smarc.dtsi
index 05644b2..11c3c06 100644
--- a/arch/arm64/boot/dts/renesas/rzg2-smarc.dtsi
+++ b/arch/arm64/boot/dts/renesas/rzg2-smarc.dtsi
@@ -80,6 +80,8 @@
 / {
 	aliases {
 		serial0 = &scif0;
+		serial1 = &scif1;
+		serial2 = &scif2;
 #if (CAN_SUPPORT)
 		can0 = &can;
 		can1 = &can;
@@ -247,6 +249,16 @@
 		function = "scif0";
 	};
 
+	scif1_pins: scif1 {
+		groups = "scif1_data";
+		function = "scif1";
+	};
+
+	scif2_pins: scif2 {
+		groups = "scif2_data_e", "scif2_ctrl_e" ;
+		function = "scif2";
+	};
+
 	sdhi0_pins: sd0 {
 		sd0_data {
 			pins =  "SD0_DATA0", "SD0_DATA1", "SD0_DATA2",
@@ -421,6 +433,19 @@
 	status = "okay";
 };
 
+&scif1 {
+	pinctrl-0 = <&scif1_pins>;
+	pinctrl-names = "default";
+	status = "okay";
+};
+
+&scif2 {
+	pinctrl-0 = <&scif2_pins>;
+	pinctrl-names = "default";
+	uart-has-rtscts;
+	status = "okay";
+};
+
 &sdhi0 {
 	pinctrl-0 = <&sdhi0_pins>;
 	pinctrl-1 = <&sdhi0_pins>;
-- 
2.7.4

