@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)
@N: MT206 |Auto Constrain mode is enabled
@N: FX1016 :"c:\hdl\icestick\projects\leds_clock\top_module\leds_clock.v":2:15:2:17|SB_GB_IO inserted on the port clk.
@N: FX1017 :"c:\hdl\icestick\projects\leds_clock\mhz_to_1hz\mhz_to_1hz.v":8:2:8:7|SB_GB inserted on the net foo.N_28.
@N: MT611 :|Automatically generated clock Mhz_to_1hz|enable_derived_clock is not used and is being removed
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\HDL\IceStick\Projects\leds_clock\top_module\top_icecube\top_icecube_Implmnt\top_icecube.edf
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.
@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.
