// Seed: 3529666026
module module_0 (
    output tri0 id_0,
    output wire id_1,
    output logic id_2,
    input tri1 id_3
    , id_24,
    output tri0 id_4,
    input wand id_5,
    input tri0 id_6,
    input tri id_7
    , id_25,
    output wand id_8,
    input wire id_9,
    input tri0 id_10,
    input tri0 id_11,
    input supply0 id_12,
    input uwire id_13,
    input wand id_14,
    input wire id_15,
    output wor id_16,
    input wire id_17,
    input tri id_18,
    input tri0 id_19,
    input uwire id_20,
    input tri0 id_21,
    input wire id_22
);
  initial id_2 <= 1;
  assign module_1.id_2 = 0;
  wire [-1 : -1] id_26;
  logic id_27;
endmodule
module module_1 (
    output tri1 id_0,
    input supply0 id_1,
    output tri0 id_2,
    output wor id_3,
    output logic id_4,
    inout tri0 id_5,
    output supply1 id_6,
    output tri id_7,
    input wand id_8
);
  always id_4 <= id_8;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_8,
      id_5,
      id_5,
      id_5,
      id_1,
      id_3,
      id_5,
      id_8,
      id_5,
      id_5,
      id_1,
      id_1,
      id_1,
      id_2,
      id_8,
      id_8,
      id_5,
      id_5,
      id_1,
      id_5
  );
  assign id_4 = id_1;
endmodule
