Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Mon Dec  8 21:42:06 2025
| Host         : eecs-digital-03 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing -file obj/post_route_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.169ns  (required time - arrival time)
  Source:                 full_projector_inst/ddd_inst/pc_pipeline/p1_i_163_psdsp_2/C
                            (rising edge-triggered cell FDRE clocked by clk_controller_clk_wiz_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            full_projector_inst/ddd_inst/pc_pipeline/p0_i_7_psdsp/D
                            (rising edge-triggered cell FDRE clocked by clk_controller_clk_wiz_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_controller_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk_controller_clk_wiz_0 rise@12.000ns - clk_controller_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.577ns  (logic 3.347ns (28.910%)  route 8.230ns (71.090%))
  Logic Levels:           15  (CARRY4=4 LUT1=1 LUT2=1 LUT3=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 10.439 - 12.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_controller_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    lcw/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  lcw/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    lcw/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  lcw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    lcw/clk_controller_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  lcw/clkout1_buf/O
                         net (fo=25056, routed)       1.569    -0.960    full_projector_inst/ddd_inst/pc_pipeline/clk_controller
    SLICE_X12Y4          FDRE                                         r  full_projector_inst/ddd_inst/pc_pipeline/p1_i_163_psdsp_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y4          FDRE (Prop_fdre_C_Q)         0.478    -0.482 f  full_projector_inst/ddd_inst/pc_pipeline/p1_i_163_psdsp_2/Q
                         net (fo=4, routed)           0.215    -0.267    full_projector_inst/ddd_inst/pc_pipeline/D[0]
    SLICE_X12Y4          LUT1 (Prop_lut1_I0_O)        0.295     0.028 r  full_projector_inst/ddd_inst/pc_pipeline/p1_i_227/O
                         net (fo=1, routed)           0.332     0.360    full_projector_inst/ddd_inst/pc_pipeline/zlog/p_0_in[0]
    SLICE_X12Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     0.955 r  full_projector_inst/ddd_inst/pc_pipeline/p1_i_197/CO[3]
                         net (fo=1, routed)           0.000     0.955    full_projector_inst/ddd_inst/pc_pipeline/p1_i_197_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.072 r  full_projector_inst/ddd_inst/pc_pipeline/p1_i_135/CO[3]
                         net (fo=1, routed)           0.000     1.072    full_projector_inst/ddd_inst/pc_pipeline/p1_i_135_n_0
    SLICE_X12Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.189 r  full_projector_inst/ddd_inst/pc_pipeline/p1_i_134/CO[3]
                         net (fo=1, routed)           0.000     1.189    full_projector_inst/ddd_inst/pc_pipeline/p1_i_134_n_0
    SLICE_X12Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.512 f  full_projector_inst/ddd_inst/pc_pipeline/p1_i_90/O[1]
                         net (fo=3, routed)           0.742     2.254    full_projector_inst/ddd_inst/pc_pipeline/zlog/abs_c0[14]
    SLICE_X12Y5          LUT2 (Prop_lut2_I1_O)        0.306     2.560 f  full_projector_inst/ddd_inst/pc_pipeline/p1_i_184/O
                         net (fo=1, routed)           0.663     3.223    full_projector_inst/ddd_inst/pc_pipeline/p1_i_184_n_0
    SLICE_X29Y5          LUT6 (Prop_lut6_I5_O)        0.124     3.347 f  full_projector_inst/ddd_inst/pc_pipeline/p1_i_113/O
                         net (fo=1, routed)           0.777     4.124    full_projector_inst/ddd_inst/pc_pipeline/p1_i_113_n_0
    SLICE_X36Y10         LUT6 (Prop_lut6_I4_O)        0.124     4.248 f  full_projector_inst/ddd_inst/pc_pipeline/p1_i_61/O
                         net (fo=3, routed)           0.838     5.087    full_projector_inst/ddd_inst/pc_pipeline/logcz[1]
    SLICE_X36Y10         LUT6 (Prop_lut6_I3_O)        0.124     5.211 r  full_projector_inst/ddd_inst/pc_pipeline/p1_i_68/O
                         net (fo=1, routed)           0.282     5.493    full_projector_inst/ddd_inst/pc_pipeline/p1_i_68_n_0
    SLICE_X39Y10         LUT5 (Prop_lut5_I4_O)        0.124     5.617 r  full_projector_inst/ddd_inst/pc_pipeline/p1_i_49/O
                         net (fo=4, routed)           0.706     6.323    full_projector_inst/ddd_inst/pc_pipeline/big_log2
    SLICE_X38Y10         LUT6 (Prop_lut6_I0_O)        0.124     6.447 r  full_projector_inst/ddd_inst/pc_pipeline/p1_i_33/O
                         net (fo=6, routed)           0.745     7.193    full_projector_inst/ddd_inst/pc_pipeline/big_log[3]
    SLICE_X43Y10         LUT5 (Prop_lut5_I4_O)        0.124     7.317 r  full_projector_inst/ddd_inst/pc_pipeline/p1_i_32/O
                         net (fo=42, routed)          0.745     8.061    full_projector_inst/ddd_inst/pc_pipeline/cshift[3]
    SLICE_X46Y9          LUT5 (Prop_lut5_I1_O)        0.124     8.185 r  full_projector_inst/ddd_inst/pc_pipeline/p0_i_25/O
                         net (fo=3, routed)           0.753     8.938    full_projector_inst/ddd_inst/pc_pipeline/p0_i_25_n_0
    SLICE_X42Y9          LUT6 (Prop_lut6_I1_O)        0.124     9.062 r  full_projector_inst/ddd_inst/pc_pipeline/p0_i_19/O
                         net (fo=2, routed)           0.950    10.012    full_projector_inst/ddd_inst/pc_pipeline/p0_i_19_n_0
    SLICE_X53Y9          LUT3 (Prop_lut3_I2_O)        0.124    10.136 r  full_projector_inst/ddd_inst/pc_pipeline/p0_i_7/O
                         net (fo=2, routed)           0.482    10.618    full_projector_inst/ddd_inst/pc_pipeline/pc_pipeline_n_6_alias
    SLICE_X53Y9          FDRE                                         r  full_projector_inst/ddd_inst/pc_pipeline/p0_i_7_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_controller_clk_wiz_0 rise edge)
                                                     12.000    12.000 r  
    N15                                               0.000    12.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.000    lcw/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    13.370 r  lcw/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.532    lcw/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.311 r  lcw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     8.898    lcw/clk_controller_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.989 r  lcw/clkout1_buf/O
                         net (fo=25056, routed)       1.450    10.439    full_projector_inst/ddd_inst/pc_pipeline/clk_controller
    SLICE_X53Y9          FDRE                                         r  full_projector_inst/ddd_inst/pc_pipeline/p0_i_7_psdsp/C
                         clock pessimism              0.490    10.929    
                         clock uncertainty           -0.076    10.854    
    SLICE_X53Y9          FDRE (Setup_fdre_C_D)       -0.067    10.787    full_projector_inst/ddd_inst/pc_pipeline/p0_i_7_psdsp
  -------------------------------------------------------------------
                         required time                         10.787    
                         arrival time                         -10.618    
  -------------------------------------------------------------------
                         slack                                  0.169    




