#include <asm/arch/io.h>
#include <asm/arch/uart.h>


//#define PHYS_MEMORY_START 0x80000000
#define RESET_MMC_FOR_DTU_TEST

static unsigned ddr_start_again=1;

#include "ddr_init_hw.c"
#include "ddr_init_pctl.c"

static void wait_pll(unsigned clk,unsigned dest);

void set_ddr_clock(struct ddr_set * timing_reg)
{
	int n_pll_try_times = 0;
 
	#if defined(CONFIG_VLSI_EMULATOR)
	Wr_cbus(AM_ANALOG_TOP_REG1, Rd_cbus(AM_ANALOG_TOP_REG1)|1);
	#endif //
  
	do {
	    //BANDGAP reset for SYS_PLL,MPLL lock fail 
        writel(readl(0xc8000410)& (~(1<<12)),0xc8000410);
        //__udelay(100);
        writel(readl(0xc8000410)|(1<<12),0xc8000410);
        //__udelay(1000);//1ms for bandgap bootup
         
         #if 1
         writel((1<<29),AM_DDR_PLL_CNTL); 
         writel(M8_CFG_DDR_PLL_CNTL_2,AM_DDR_PLL_CNTL1);
         writel(M8_CFG_DDR_PLL_CNTL_3,AM_DDR_PLL_CNTL2);
         writel(M8_CFG_DDR_PLL_CNTL_4,AM_DDR_PLL_CNTL3);
         writel(M8_CFG_DDR_PLL_CNTL_5,AM_DDR_PLL_CNTL4);
         writel(timing_reg->t_ddr_pll_cntl|(1<<29),AM_DDR_PLL_CNTL);         
         writel(readl(AM_DDR_PLL_CNTL) & (~(1<<29)),AM_DDR_PLL_CNTL);
         #else
         //from ucode-261
         writel(1,AM_DDR_PLL_CNTL1);
         writel(3<<29,AM_DDR_PLL_CNTL);
         writel(timing_reg->t_ddr_pll_cntl,AM_DDR_PLL_CNTL);
         #endif
         M8_PLL_LOCK_CHECK(n_pll_try_times,3);
      
  	} while((readl(AM_DDR_PLL_CNTL)&(1<<31))==0);
	serial_puts("DDR Clock initial...\n");
    writel(0, P_DDR0_SOFT_RESET);
    writel(0, P_DDR1_SOFT_RESET);
  	MMC_Wr(AM_DDR_CLK_CNTL, 0x80004040);   // enable DDR PLL CLOCK.
  	MMC_Wr(AM_DDR_CLK_CNTL, 0x90004040);   // come out of reset.
  	MMC_Wr(AM_DDR_CLK_CNTL, 0xb0004040);
  	MMC_Wr(AM_DDR_CLK_CNTL, 0x90004040);
    //M8 still need keep MMC in reset mode for power saving?
	//relese MMC from reset mode
	writel(0xffffffff, P_MMC_SOFT_RST);
	writel(0xffffffff, P_MMC_SOFT_RST1);
	//delay_us(100);//No delay need.
}

#ifdef DDR_ADDRESS_TEST_FOR_DEBUG
static void ddr_addr_test()
{
    unsigned i, j = 0;

addr_start:
    serial_puts("********************\n");
    writel(0x55aaaa55, PHYS_MEMORY_START);
    for(i=2;(((1<<i)&PHYS_MEMORY_SIZE) == 0) ;i++)
    {
        writel((i-1)<<(j*8), PHYS_MEMORY_START+(1<<i));
    }

    serial_put_hex(PHYS_MEMORY_START, 32);
    serial_puts(" = ");
    serial_put_hex(readl(PHYS_MEMORY_START), 32);
    serial_puts("\n");
    for(i=2;(((1<<i)&PHYS_MEMORY_SIZE) == 0) ;i++)
    {
       serial_put_hex(PHYS_MEMORY_START+(1<<i), 32);
       serial_puts(" = ");
       serial_put_hex(readl(PHYS_MEMORY_START+(1<<i)), 32);
       serial_puts("\n");
    }

    if(j < 3){
        ++j;
        goto addr_start;
    }
}
#endif

#define PL310_ST_ADDR     (volatile unsigned *)0xc4200c00
#define PL310_END_ADDR    (volatile unsigned *)0xc4200c04
static inline unsigned lowlevel_ddr(unsigned tag,struct ddr_set * timing_reg)
{
    int result;

    set_ddr_clock(timing_reg);
    
    result = ddr_init_hw(timing_reg);
    
    // assign DDR Memory Space
    if(result == 0) {
        //serial_puts("Assign DDR Memory Space\n");
        *PL310_END_ADDR = 0xc0000000;
        *PL310_ST_ADDR  = 0x00000001;
    }

	//need fine tune!
	//@@@@ Setup PL310 Latency
	//LDR r1, =0xc4200108
	//LDR r0, =0x00000222	  @ set 333 or 444,  if 222 does not work at a higher frequency
	//STR r0, [r1]	
	//LDR r1, =0xc420010c
	//LDR r0, =0x00000222
	//STR r0, [r1]
	writel(0x00000222,0xc4200108);
	writel(0x00000222,0xc420010c);

	
    return(result);
}
static inline unsigned lowlevel_mem_test_device(unsigned tag,struct ddr_set * timing_reg)
{
#ifdef CONFIG_ACS
    return tag&&(unsigned)memTestDevice((volatile datum *)(timing_reg->phy_memory_start),timing_reg->phy_memory_size);
#else
    return tag&&(unsigned)memTestDevice((volatile datum *)PHYS_MEMORY_START,PHYS_MEMORY_SIZE);
#endif
}

static inline unsigned lowlevel_mem_test_data(unsigned tag,struct ddr_set * timing_reg)
{
#ifdef CONFIG_ACS
    return tag&&(unsigned)memTestDataBus((volatile datum *) (timing_reg->phy_memory_start));
#else
    return tag&&(unsigned)memTestDataBus((volatile datum *) PHYS_MEMORY_START);
#endif
}

static inline unsigned lowlevel_mem_test_addr(unsigned tag,struct ddr_set * timing_reg)
{
	//asm volatile ("wfi");
#ifdef DDR_ADDRESS_TEST_FOR_DEBUG
    ddr_addr_test();
    return 0;
#else
#ifdef CONFIG_ACS
    return tag&&(unsigned)memTestAddressBus((volatile datum *)(timing_reg->phy_memory_start), timing_reg->phy_memory_size);
#else
    return tag&&(unsigned)memTestAddressBus((volatile datum *)PHYS_MEMORY_START, PHYS_MEMORY_SIZE);
#endif
#endif
}

static unsigned ( * mem_test[])(unsigned tag,struct ddr_set * timing_reg)={
    lowlevel_ddr,
    lowlevel_mem_test_addr,
    lowlevel_mem_test_data,
#ifdef CONFIG_ENABLE_MEM_DEVICE_TEST
    lowlevel_mem_test_device
#endif
};

#define MEM_DEVICE_TEST_ITEMS_BASE (sizeof(mem_test)/sizeof(mem_test[0]))

unsigned m6_ddr_init_test(int arg)
{
    int i; //,j;
    unsigned por_cfg=1;
    serial_putc('\n');
    por_cfg=0;
    //to protect with watch dog?
    //writel((1<<22) | (3<<24)|1000, P_WATCHDOG_TC);
    for(i=0;i<MEM_DEVICE_TEST_ITEMS_BASE&&por_cfg==0;i++)
	{
        writel(0, P_WATCHDOG_RESET);
        por_cfg=mem_test[i](arg&(1<<i),&__ddr_setting);
        serial_puts("\nStage ");
        serial_put_hex(i,8);
        serial_puts(" Result ");
        serial_put_hex(por_cfg,32);        
	}
	serial_puts("\n");
	//writel(0, P_WATCHDOG_TC);
	ddr_start_again=por_cfg?1:ddr_start_again;
	return por_cfg;
}
SPL_STATIC_FUNC unsigned ddr_init_test(void)
{
#define DDR_INIT_START  (1)
#define DDR_TEST_ADDR   (1<<1)
#define DDR_TEST_DATA   (1<<2)
#define DDR_TEST_DEVICE (1<<3)


//normal DDR init setting
#define DDR_TEST_BASEIC (DDR_INIT_START|DDR_TEST_ADDR|DDR_TEST_DATA)

//complete DDR init setting with a full memory test
#define DDR_TEST_ALL    (DDR_TEST_BASEIC|DDR_TEST_DEVICE)

#ifdef CONFIG_ACS
	if(m6_ddr_init_test(__ddr_setting.ddr_test))
#else
	if(m6_ddr_init_test(DDR_TEST_BASEIC))
#endif
    {
	    serial_puts("\nDDR init test fail! Reset...\n");
		__udelay(10000); 
		writel((1<<22) | (3<<24)|1000, P_WATCHDOG_TC);		
		while(1);
	}

#ifdef CONFIG_ACS
	writel(((__ddr_setting.phy_memory_size)>>20), CONFIG_DDR_SIZE_IND_ADDR);
#endif

	return 0;
}
	
