`timescale 1ns/1ps

module counter_4bit_tb;

reg clk;
reg reset;
wire [3:0] count;

counter_4bit uut (
    .clk(clk),
    .reset(reset),
    .count(count)
);

initial begin
    clk = 0;
    forever #5 clk = ~clk;
end

initial begin
    $dumpfile("counter_4bit.vcd");
    $dumpvars(0, counter_4bit_tb);
end

initial begin
    reset = 1;

    #10;
    reset = 0;

    #100;

    $finish;
end

initial begin
    $monitor("Time=%0t | Reset=%b | Count=%b",
             $time, reset, count);
end

endmodule


