<p /><h2 id="Ncore3.6_NXPSlowSramTimingReportsAnalysis-NXPApril_15th_2022TimingReportSramPathAnalysis">NXP April_15th_2022 Timing Report Sram Path Analysis</h2><ul><li><p>Target frequency: 1.3GHz</p></li><li><p>20% clk uncertainty (150ps)</p></li><li><p>Timing budget is 769ps, useful budget is 619ps.</p></li></ul><div class="table-wrap"><table data-layout="wide" data-local-id="9b415ab3-240c-49ab-a5f5-bc384101cd13" class="confluenceTable"><colgroup><col style="width: 143.0px;"/><col style="width: 184.0px;"/><col style="width: 199.0px;"/><col style="width: 434.0px;"/></colgroup><tbody><tr><td class="confluenceTd"><p><strong>Blocks</strong></p></td><td class="confluenceTd"><p><strong>SRAM Instance</strong></p></td><td class="confluenceTd"><p><strong>Setup Time/Violation</strong></p></td><td class="confluenceTd"><p><strong>Path</strong></p></td></tr><tr><td class="confluenceTd"><p>IOAIU</p></td><td class="confluenceTd"><p>To OTT Buffer</p></td><td class="confluenceTd"><p>107ps/-82ps</p></td><td class="confluenceTd"><p>Ioaiu ctrl domain reg -&gt; ottBuf ADR</p></td></tr><tr><td rowspan="2" class="confluenceTd"><p>DCE</p></td><td class="confluenceTd"><p>To Tag RAM</p></td><td class="confluenceTd"><p>162ps/-80ps</p></td><td class="confluenceTd"><p>RetryFIFO rd_ptr -&gt; Tag ME pin</p></td></tr><tr><td class="confluenceTd"><p>From Tag RAM</p></td><td class="confluenceTd"><p>-</p></td><td class="confluenceTd"><p>-</p></td></tr><tr><td rowspan="4" class="confluenceTd"><p /><p>DMI</p></td><td class="confluenceTd"><p>To Tag RAM</p></td><td class="confluenceTd"><p>169ps/-246ps</p></td><td class="confluenceTd"><p>Prot Ctrl NC Write Buffer-&gt; Tag ME pin </p><p>(To ADR pin is -95ps)</p></td></tr><tr><td class="confluenceTd"><p>From Tag RAM</p></td><td class="confluenceTd"><p>412ps/-26ps</p></td><td class="confluenceTd"><p>Tag MEM out -&gt; reg D</p></td></tr><tr><td class="confluenceTd"><p>To Data RAM</p></td><td class="confluenceTd"><p>250ps/-157ps</p></td><td class="confluenceTd"><p>Dataout_q -&gt; Data ME signal -&gt; Data ADR pin</p></td></tr><tr><td class="confluenceTd"><p>From Data RAM</p></td><td class="confluenceTd"><p>604ps/-180ps</p></td><td class="confluenceTd"><p>Data MEM out -&gt; reg d input</p></td></tr></tbody></table></div><p /><h2 id="Ncore3.6_NXPSlowSramTimingReportsAnalysis-NXPJune_22nd_2022TimingReportSramPathAnalysis">NXP June_22nd_2022 Timing Report Sram Path Analysis</h2><ul><li><p>Target frequency: 1.1GHz</p></li><li><p>20% clk uncertainty (150ps)</p></li><li><p>ME Pin Tie High</p></li><li><p>Timing budget is 909ps, useful budget is 759ps.</p></li></ul><div class="table-wrap"><table data-layout="wide" data-local-id="08d9ce7c-64aa-4820-bf18-e937340f1184" class="confluenceTable"><colgroup><col style="width: 143.0px;"/><col style="width: 185.0px;"/><col style="width: 198.0px;"/><col style="width: 430.0px;"/></colgroup><tbody><tr><td class="confluenceTd"><p><strong>Blocks</strong></p></td><td class="confluenceTd"><p><strong>SRAM Instance</strong></p></td><td class="confluenceTd"><p><strong>Setup Time/Violation</strong></p></td><td class="confluenceTd"><p><strong>Path</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>IOAIU</strong></p></td><td class="confluenceTd"><p><strong>To OTT Buffer</strong></p></td><td class="confluenceTd"><p><strong>97ps/-26ps</strong></p></td><td class="confluenceTd"><p><strong>Ioaiu ctrl q_oc_wfdtp reg -&gt; ottBuf ADR</strong></p></td></tr><tr><td rowspan="2" class="confluenceTd"><p>DCE</p></td><td class="confluenceTd"><p>To Tag RAM</p></td><td class="confluenceTd"><p>138ps/-2ps</p></td><td class="confluenceTd"><p>TM wakeup rrb mask-&gt; Tag ADR pin</p></td></tr><tr><td class="confluenceTd"><p>From Tag RAM</p></td><td class="confluenceTd"><p>-</p></td><td class="confluenceTd"><p>-</p></td></tr><tr><td rowspan="4" class="confluenceTd"><p /><p>DMI</p></td><td class="confluenceTd"><p>To Tag RAM</p></td><td class="confluenceTd"><p>144ps/-6ps</p></td><td class="confluenceTd"><p>Prot Ctrl C Write Buffer-&gt; Tag ADR pin</p></td></tr><tr><td class="confluenceTd"><p>From Tag RAM</p></td><td class="confluenceTd"><p>-</p></td><td class="confluenceTd"><p>-</p></td></tr><tr><td class="confluenceTd"><p>To Data RAM</p></td><td class="confluenceTd"><p>85ps/-101ps</p></td><td class="confluenceTd"><p>Dataout_q -&gt; Data MEM Data pin (ECC related)</p></td></tr><tr><td class="confluenceTd"><p>From Data RAM</p></td><td class="confluenceTd"><p>598ps/-115ps</p></td><td class="confluenceTd"><p>Data MEM out -&gt; reg d input</p></td></tr></tbody></table></div>