
O32controller_FW.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000065a4  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  08006664  08006664  00016664  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800669c  0800669c  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  0800669c  0800669c  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800669c  0800669c  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800669c  0800669c  0001669c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080066a0  080066a0  000166a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  080066a4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000248  2000000c  080066b0  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000254  080066b0  00020254  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00014b84  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002853  00000000  00000000  00034bb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001288  00000000  00000000  00037410  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001180  00000000  00000000  00038698  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001228a  00000000  00000000  00039818  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016f7c  00000000  00000000  0004baa2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0006d85c  00000000  00000000  00062a1e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000d027a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000043e4  00000000  00000000  000d02cc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800664c 	.word	0x0800664c

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	0800664c 	.word	0x0800664c

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f8f0 	bl	80003f0 <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__divsi3>:
 800021c:	4603      	mov	r3, r0
 800021e:	430b      	orrs	r3, r1
 8000220:	d47f      	bmi.n	8000322 <__divsi3+0x106>
 8000222:	2200      	movs	r2, #0
 8000224:	0843      	lsrs	r3, r0, #1
 8000226:	428b      	cmp	r3, r1
 8000228:	d374      	bcc.n	8000314 <__divsi3+0xf8>
 800022a:	0903      	lsrs	r3, r0, #4
 800022c:	428b      	cmp	r3, r1
 800022e:	d35f      	bcc.n	80002f0 <__divsi3+0xd4>
 8000230:	0a03      	lsrs	r3, r0, #8
 8000232:	428b      	cmp	r3, r1
 8000234:	d344      	bcc.n	80002c0 <__divsi3+0xa4>
 8000236:	0b03      	lsrs	r3, r0, #12
 8000238:	428b      	cmp	r3, r1
 800023a:	d328      	bcc.n	800028e <__divsi3+0x72>
 800023c:	0c03      	lsrs	r3, r0, #16
 800023e:	428b      	cmp	r3, r1
 8000240:	d30d      	bcc.n	800025e <__divsi3+0x42>
 8000242:	22ff      	movs	r2, #255	; 0xff
 8000244:	0209      	lsls	r1, r1, #8
 8000246:	ba12      	rev	r2, r2
 8000248:	0c03      	lsrs	r3, r0, #16
 800024a:	428b      	cmp	r3, r1
 800024c:	d302      	bcc.n	8000254 <__divsi3+0x38>
 800024e:	1212      	asrs	r2, r2, #8
 8000250:	0209      	lsls	r1, r1, #8
 8000252:	d065      	beq.n	8000320 <__divsi3+0x104>
 8000254:	0b03      	lsrs	r3, r0, #12
 8000256:	428b      	cmp	r3, r1
 8000258:	d319      	bcc.n	800028e <__divsi3+0x72>
 800025a:	e000      	b.n	800025e <__divsi3+0x42>
 800025c:	0a09      	lsrs	r1, r1, #8
 800025e:	0bc3      	lsrs	r3, r0, #15
 8000260:	428b      	cmp	r3, r1
 8000262:	d301      	bcc.n	8000268 <__divsi3+0x4c>
 8000264:	03cb      	lsls	r3, r1, #15
 8000266:	1ac0      	subs	r0, r0, r3
 8000268:	4152      	adcs	r2, r2
 800026a:	0b83      	lsrs	r3, r0, #14
 800026c:	428b      	cmp	r3, r1
 800026e:	d301      	bcc.n	8000274 <__divsi3+0x58>
 8000270:	038b      	lsls	r3, r1, #14
 8000272:	1ac0      	subs	r0, r0, r3
 8000274:	4152      	adcs	r2, r2
 8000276:	0b43      	lsrs	r3, r0, #13
 8000278:	428b      	cmp	r3, r1
 800027a:	d301      	bcc.n	8000280 <__divsi3+0x64>
 800027c:	034b      	lsls	r3, r1, #13
 800027e:	1ac0      	subs	r0, r0, r3
 8000280:	4152      	adcs	r2, r2
 8000282:	0b03      	lsrs	r3, r0, #12
 8000284:	428b      	cmp	r3, r1
 8000286:	d301      	bcc.n	800028c <__divsi3+0x70>
 8000288:	030b      	lsls	r3, r1, #12
 800028a:	1ac0      	subs	r0, r0, r3
 800028c:	4152      	adcs	r2, r2
 800028e:	0ac3      	lsrs	r3, r0, #11
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0x7c>
 8000294:	02cb      	lsls	r3, r1, #11
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0a83      	lsrs	r3, r0, #10
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__divsi3+0x88>
 80002a0:	028b      	lsls	r3, r1, #10
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0a43      	lsrs	r3, r0, #9
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x94>
 80002ac:	024b      	lsls	r3, r1, #9
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0a03      	lsrs	r3, r0, #8
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0xa0>
 80002b8:	020b      	lsls	r3, r1, #8
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	d2cd      	bcs.n	800025c <__divsi3+0x40>
 80002c0:	09c3      	lsrs	r3, r0, #7
 80002c2:	428b      	cmp	r3, r1
 80002c4:	d301      	bcc.n	80002ca <__divsi3+0xae>
 80002c6:	01cb      	lsls	r3, r1, #7
 80002c8:	1ac0      	subs	r0, r0, r3
 80002ca:	4152      	adcs	r2, r2
 80002cc:	0983      	lsrs	r3, r0, #6
 80002ce:	428b      	cmp	r3, r1
 80002d0:	d301      	bcc.n	80002d6 <__divsi3+0xba>
 80002d2:	018b      	lsls	r3, r1, #6
 80002d4:	1ac0      	subs	r0, r0, r3
 80002d6:	4152      	adcs	r2, r2
 80002d8:	0943      	lsrs	r3, r0, #5
 80002da:	428b      	cmp	r3, r1
 80002dc:	d301      	bcc.n	80002e2 <__divsi3+0xc6>
 80002de:	014b      	lsls	r3, r1, #5
 80002e0:	1ac0      	subs	r0, r0, r3
 80002e2:	4152      	adcs	r2, r2
 80002e4:	0903      	lsrs	r3, r0, #4
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d301      	bcc.n	80002ee <__divsi3+0xd2>
 80002ea:	010b      	lsls	r3, r1, #4
 80002ec:	1ac0      	subs	r0, r0, r3
 80002ee:	4152      	adcs	r2, r2
 80002f0:	08c3      	lsrs	r3, r0, #3
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__divsi3+0xde>
 80002f6:	00cb      	lsls	r3, r1, #3
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	0883      	lsrs	r3, r0, #2
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__divsi3+0xea>
 8000302:	008b      	lsls	r3, r1, #2
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	0843      	lsrs	r3, r0, #1
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xf6>
 800030e:	004b      	lsls	r3, r1, #1
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	1a41      	subs	r1, r0, r1
 8000316:	d200      	bcs.n	800031a <__divsi3+0xfe>
 8000318:	4601      	mov	r1, r0
 800031a:	4152      	adcs	r2, r2
 800031c:	4610      	mov	r0, r2
 800031e:	4770      	bx	lr
 8000320:	e05d      	b.n	80003de <__divsi3+0x1c2>
 8000322:	0fca      	lsrs	r2, r1, #31
 8000324:	d000      	beq.n	8000328 <__divsi3+0x10c>
 8000326:	4249      	negs	r1, r1
 8000328:	1003      	asrs	r3, r0, #32
 800032a:	d300      	bcc.n	800032e <__divsi3+0x112>
 800032c:	4240      	negs	r0, r0
 800032e:	4053      	eors	r3, r2
 8000330:	2200      	movs	r2, #0
 8000332:	469c      	mov	ip, r3
 8000334:	0903      	lsrs	r3, r0, #4
 8000336:	428b      	cmp	r3, r1
 8000338:	d32d      	bcc.n	8000396 <__divsi3+0x17a>
 800033a:	0a03      	lsrs	r3, r0, #8
 800033c:	428b      	cmp	r3, r1
 800033e:	d312      	bcc.n	8000366 <__divsi3+0x14a>
 8000340:	22fc      	movs	r2, #252	; 0xfc
 8000342:	0189      	lsls	r1, r1, #6
 8000344:	ba12      	rev	r2, r2
 8000346:	0a03      	lsrs	r3, r0, #8
 8000348:	428b      	cmp	r3, r1
 800034a:	d30c      	bcc.n	8000366 <__divsi3+0x14a>
 800034c:	0189      	lsls	r1, r1, #6
 800034e:	1192      	asrs	r2, r2, #6
 8000350:	428b      	cmp	r3, r1
 8000352:	d308      	bcc.n	8000366 <__divsi3+0x14a>
 8000354:	0189      	lsls	r1, r1, #6
 8000356:	1192      	asrs	r2, r2, #6
 8000358:	428b      	cmp	r3, r1
 800035a:	d304      	bcc.n	8000366 <__divsi3+0x14a>
 800035c:	0189      	lsls	r1, r1, #6
 800035e:	d03a      	beq.n	80003d6 <__divsi3+0x1ba>
 8000360:	1192      	asrs	r2, r2, #6
 8000362:	e000      	b.n	8000366 <__divsi3+0x14a>
 8000364:	0989      	lsrs	r1, r1, #6
 8000366:	09c3      	lsrs	r3, r0, #7
 8000368:	428b      	cmp	r3, r1
 800036a:	d301      	bcc.n	8000370 <__divsi3+0x154>
 800036c:	01cb      	lsls	r3, r1, #7
 800036e:	1ac0      	subs	r0, r0, r3
 8000370:	4152      	adcs	r2, r2
 8000372:	0983      	lsrs	r3, r0, #6
 8000374:	428b      	cmp	r3, r1
 8000376:	d301      	bcc.n	800037c <__divsi3+0x160>
 8000378:	018b      	lsls	r3, r1, #6
 800037a:	1ac0      	subs	r0, r0, r3
 800037c:	4152      	adcs	r2, r2
 800037e:	0943      	lsrs	r3, r0, #5
 8000380:	428b      	cmp	r3, r1
 8000382:	d301      	bcc.n	8000388 <__divsi3+0x16c>
 8000384:	014b      	lsls	r3, r1, #5
 8000386:	1ac0      	subs	r0, r0, r3
 8000388:	4152      	adcs	r2, r2
 800038a:	0903      	lsrs	r3, r0, #4
 800038c:	428b      	cmp	r3, r1
 800038e:	d301      	bcc.n	8000394 <__divsi3+0x178>
 8000390:	010b      	lsls	r3, r1, #4
 8000392:	1ac0      	subs	r0, r0, r3
 8000394:	4152      	adcs	r2, r2
 8000396:	08c3      	lsrs	r3, r0, #3
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__divsi3+0x184>
 800039c:	00cb      	lsls	r3, r1, #3
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	0883      	lsrs	r3, r0, #2
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x190>
 80003a8:	008b      	lsls	r3, r1, #2
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	d2d9      	bcs.n	8000364 <__divsi3+0x148>
 80003b0:	0843      	lsrs	r3, r0, #1
 80003b2:	428b      	cmp	r3, r1
 80003b4:	d301      	bcc.n	80003ba <__divsi3+0x19e>
 80003b6:	004b      	lsls	r3, r1, #1
 80003b8:	1ac0      	subs	r0, r0, r3
 80003ba:	4152      	adcs	r2, r2
 80003bc:	1a41      	subs	r1, r0, r1
 80003be:	d200      	bcs.n	80003c2 <__divsi3+0x1a6>
 80003c0:	4601      	mov	r1, r0
 80003c2:	4663      	mov	r3, ip
 80003c4:	4152      	adcs	r2, r2
 80003c6:	105b      	asrs	r3, r3, #1
 80003c8:	4610      	mov	r0, r2
 80003ca:	d301      	bcc.n	80003d0 <__divsi3+0x1b4>
 80003cc:	4240      	negs	r0, r0
 80003ce:	2b00      	cmp	r3, #0
 80003d0:	d500      	bpl.n	80003d4 <__divsi3+0x1b8>
 80003d2:	4249      	negs	r1, r1
 80003d4:	4770      	bx	lr
 80003d6:	4663      	mov	r3, ip
 80003d8:	105b      	asrs	r3, r3, #1
 80003da:	d300      	bcc.n	80003de <__divsi3+0x1c2>
 80003dc:	4240      	negs	r0, r0
 80003de:	b501      	push	{r0, lr}
 80003e0:	2000      	movs	r0, #0
 80003e2:	f000 f805 	bl	80003f0 <__aeabi_idiv0>
 80003e6:	bd02      	pop	{r1, pc}

080003e8 <__aeabi_idivmod>:
 80003e8:	2900      	cmp	r1, #0
 80003ea:	d0f8      	beq.n	80003de <__divsi3+0x1c2>
 80003ec:	e716      	b.n	800021c <__divsi3>
 80003ee:	4770      	bx	lr

080003f0 <__aeabi_idiv0>:
 80003f0:	4770      	bx	lr
 80003f2:	46c0      	nop			; (mov r8, r8)

080003f4 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 80003f4:	b580      	push	{r7, lr}
 80003f6:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80003f8:	f3bf 8f4f 	dsb	sy
}
 80003fc:	46c0      	nop			; (mov r8, r8)
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80003fe:	4b04      	ldr	r3, [pc, #16]	; (8000410 <__NVIC_SystemReset+0x1c>)
 8000400:	4a04      	ldr	r2, [pc, #16]	; (8000414 <__NVIC_SystemReset+0x20>)
 8000402:	60da      	str	r2, [r3, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8000404:	f3bf 8f4f 	dsb	sy
}
 8000408:	46c0      	nop			; (mov r8, r8)
                 SCB_AIRCR_SYSRESETREQ_Msk);
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 800040a:	46c0      	nop			; (mov r8, r8)
 800040c:	e7fd      	b.n	800040a <__NVIC_SystemReset+0x16>
 800040e:	46c0      	nop			; (mov r8, r8)
 8000410:	e000ed00 	.word	0xe000ed00
 8000414:	05fa0004 	.word	0x05fa0004

08000418 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000418:	b5b0      	push	{r4, r5, r7, lr}
 800041a:	b084      	sub	sp, #16
 800041c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800041e:	f000 ff93 	bl	8001348 <HAL_Init>

  /* USER CODE BEGIN Init */

	aRxBuffer[0]=0x00;
 8000422:	4b75      	ldr	r3, [pc, #468]	; (80005f8 <main+0x1e0>)
 8000424:	2200      	movs	r2, #0
 8000426:	701a      	strb	r2, [r3, #0]
	aRxBuffer[1]=0x00;
 8000428:	4b73      	ldr	r3, [pc, #460]	; (80005f8 <main+0x1e0>)
 800042a:	2200      	movs	r2, #0
 800042c:	705a      	strb	r2, [r3, #1]
	aRxBuffer[2]=0x00;
 800042e:	4b72      	ldr	r3, [pc, #456]	; (80005f8 <main+0x1e0>)
 8000430:	2200      	movs	r2, #0
 8000432:	709a      	strb	r2, [r3, #2]
	aRxBuffer[3]=0x00;
 8000434:	4b70      	ldr	r3, [pc, #448]	; (80005f8 <main+0x1e0>)
 8000436:	2200      	movs	r2, #0
 8000438:	70da      	strb	r2, [r3, #3]

	aTxBuffer[0]=0xAA;
 800043a:	4b70      	ldr	r3, [pc, #448]	; (80005fc <main+0x1e4>)
 800043c:	22aa      	movs	r2, #170	; 0xaa
 800043e:	701a      	strb	r2, [r3, #0]
	aTxBuffer[1]=0xBB;
 8000440:	4b6e      	ldr	r3, [pc, #440]	; (80005fc <main+0x1e4>)
 8000442:	22bb      	movs	r2, #187	; 0xbb
 8000444:	705a      	strb	r2, [r3, #1]
	aTxBuffer[2]=0xCC;
 8000446:	4b6d      	ldr	r3, [pc, #436]	; (80005fc <main+0x1e4>)
 8000448:	22cc      	movs	r2, #204	; 0xcc
 800044a:	709a      	strb	r2, [r3, #2]
	aTxBuffer[3]=0xDD;
 800044c:	4b6b      	ldr	r3, [pc, #428]	; (80005fc <main+0x1e4>)
 800044e:	22dd      	movs	r2, #221	; 0xdd
 8000450:	70da      	strb	r2, [r3, #3]

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000452:	f000 f8e5 	bl	8000620 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000456:	f000 fba5 	bl	8000ba4 <MX_GPIO_Init>
  MX_DMA_Init();
 800045a:	f000 fb85 	bl	8000b68 <MX_DMA_Init>
  MX_I2C1_Init();
 800045e:	f000 f9e5 	bl	800082c <MX_I2C1_Init>
  MX_ADC_Init();
 8000462:	f000 f947 	bl	80006f4 <MX_ADC_Init>
  MX_SPI1_Init();
 8000466:	f000 fa21 	bl	80008ac <MX_SPI1_Init>
  MX_TIM1_Init();
 800046a:	f000 fa5d 	bl	8000928 <MX_TIM1_Init>
  MX_USART1_UART_Init();
 800046e:	f000 fb49 	bl	8000b04 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */



  HAL_StatusTypeDef status;
  status = HAL_I2C_EnableListen_IT(&hi2c1);
 8000472:	250b      	movs	r5, #11
 8000474:	197c      	adds	r4, r7, r5
 8000476:	4b62      	ldr	r3, [pc, #392]	; (8000600 <main+0x1e8>)
 8000478:	0018      	movs	r0, r3
 800047a:	f002 faeb 	bl	8002a54 <HAL_I2C_EnableListen_IT>
 800047e:	0003      	movs	r3, r0
 8000480:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK){
 8000482:	197b      	adds	r3, r7, r5
 8000484:	781b      	ldrb	r3, [r3, #0]
 8000486:	2b00      	cmp	r3, #0
 8000488:	d001      	beq.n	800048e <main+0x76>
	  /* Transfer error in reception process */
	  Error_Handler();
 800048a:	f000 fc6c 	bl	8000d66 <Error_Handler>
  }


  HAL_ADCEx_Calibration_Start(&hadc);
 800048e:	4b5d      	ldr	r3, [pc, #372]	; (8000604 <main+0x1ec>)
 8000490:	0018      	movs	r0, r3
 8000492:	f001 fbd1 	bl	8001c38 <HAL_ADCEx_Calibration_Start>

  //don't run when not connected to actual power i think
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8000496:	4b5c      	ldr	r3, [pc, #368]	; (8000608 <main+0x1f0>)
 8000498:	2100      	movs	r1, #0
 800049a:	0018      	movs	r0, r3
 800049c:	f004 fd48 	bl	8004f30 <HAL_TIM_PWM_Start>
	HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_1); // turn on complementary channel
 80004a0:	4b59      	ldr	r3, [pc, #356]	; (8000608 <main+0x1f0>)
 80004a2:	2100      	movs	r1, #0
 80004a4:	0018      	movs	r0, r3
 80004a6:	f005 fb75 	bl	8005b94 <HAL_TIMEx_PWMN_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 80004aa:	4b57      	ldr	r3, [pc, #348]	; (8000608 <main+0x1f0>)
 80004ac:	2104      	movs	r1, #4
 80004ae:	0018      	movs	r0, r3
 80004b0:	f004 fd3e 	bl	8004f30 <HAL_TIM_PWM_Start>
	HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2); // turn on complementary channel
 80004b4:	4b54      	ldr	r3, [pc, #336]	; (8000608 <main+0x1f0>)
 80004b6:	2104      	movs	r1, #4
 80004b8:	0018      	movs	r0, r3
 80004ba:	f005 fb6b 	bl	8005b94 <HAL_TIMEx_PWMN_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 80004be:	4b52      	ldr	r3, [pc, #328]	; (8000608 <main+0x1f0>)
 80004c0:	2108      	movs	r1, #8
 80004c2:	0018      	movs	r0, r3
 80004c4:	f004 fd34 	bl	8004f30 <HAL_TIM_PWM_Start>
	HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_3); // turn on complementary channel
 80004c8:	4b4f      	ldr	r3, [pc, #316]	; (8000608 <main+0x1f0>)
 80004ca:	2108      	movs	r1, #8
 80004cc:	0018      	movs	r0, r3
 80004ce:	f005 fb61 	bl	8005b94 <HAL_TIMEx_PWMN_Start>


	TIM1->CCR1 = 0;
 80004d2:	4b4e      	ldr	r3, [pc, #312]	; (800060c <main+0x1f4>)
 80004d4:	2200      	movs	r2, #0
 80004d6:	635a      	str	r2, [r3, #52]	; 0x34
	TIM1->CCR2 = 0;
 80004d8:	4b4c      	ldr	r3, [pc, #304]	; (800060c <main+0x1f4>)
 80004da:	2200      	movs	r2, #0
 80004dc:	639a      	str	r2, [r3, #56]	; 0x38
	TIM1->CCR3 = 0;
 80004de:	4b4b      	ldr	r3, [pc, #300]	; (800060c <main+0x1f4>)
 80004e0:	2200      	movs	r2, #0
 80004e2:	63da      	str	r2, [r3, #60]	; 0x3c


	HAL_GPIO_WritePin(GPIOF, LED_STATUS_Pin, GPIO_PIN_RESET);
 80004e4:	4b4a      	ldr	r3, [pc, #296]	; (8000610 <main+0x1f8>)
 80004e6:	2200      	movs	r2, #0
 80004e8:	2101      	movs	r1, #1
 80004ea:	0018      	movs	r0, r3
 80004ec:	f002 f87c 	bl	80025e8 <HAL_GPIO_WritePin>
	HAL_Delay(3000);
 80004f0:	4b48      	ldr	r3, [pc, #288]	; (8000614 <main+0x1fc>)
 80004f2:	0018      	movs	r0, r3
 80004f4:	f000 ff8c 	bl	8001410 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOF, LED_STATUS_Pin, GPIO_PIN_SET);
 80004f8:	4b45      	ldr	r3, [pc, #276]	; (8000610 <main+0x1f8>)
 80004fa:	2201      	movs	r2, #1
 80004fc:	2101      	movs	r1, #1
 80004fe:	0018      	movs	r0, r3
 8000500:	f002 f872 	bl	80025e8 <HAL_GPIO_WritePin>


  //get out of standby mode to allow gate drive
	HAL_GPIO_WritePin(GPIOF, OC_TH_STBY1_Pin, GPIO_PIN_SET);
 8000504:	4b42      	ldr	r3, [pc, #264]	; (8000610 <main+0x1f8>)
 8000506:	2201      	movs	r2, #1
 8000508:	2180      	movs	r1, #128	; 0x80
 800050a:	0018      	movs	r0, r3
 800050c:	f002 f86c 	bl	80025e8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOF, OC_TH_STBY2_Pin, GPIO_PIN_SET);
 8000510:	4b3f      	ldr	r3, [pc, #252]	; (8000610 <main+0x1f8>)
 8000512:	2201      	movs	r2, #1
 8000514:	2140      	movs	r1, #64	; 0x40
 8000516:	0018      	movs	r0, r3
 8000518:	f002 f866 	bl	80025e8 <HAL_GPIO_WritePin>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

	int step = 0;
 800051c:	2300      	movs	r3, #0
 800051e:	60fb      	str	r3, [r7, #12]
	int mag = 20;
 8000520:	2314      	movs	r3, #20
 8000522:	607b      	str	r3, [r7, #4]

	while (1){

		//restart I2C listener after a transfer
		if (Xfer_Complete ==1){
 8000524:	4b3c      	ldr	r3, [pc, #240]	; (8000618 <main+0x200>)
 8000526:	681b      	ldr	r3, [r3, #0]
 8000528:	2b01      	cmp	r3, #1
 800052a:	d10a      	bne.n	8000542 <main+0x12a>
			/* Put I2C peripheral in listen mode process */
			status = HAL_I2C_EnableListen_IT(&hi2c1);
 800052c:	230b      	movs	r3, #11
 800052e:	18fc      	adds	r4, r7, r3
 8000530:	4b33      	ldr	r3, [pc, #204]	; (8000600 <main+0x1e8>)
 8000532:	0018      	movs	r0, r3
 8000534:	f002 fa8e 	bl	8002a54 <HAL_I2C_EnableListen_IT>
 8000538:	0003      	movs	r3, r0
 800053a:	7023      	strb	r3, [r4, #0]
			Xfer_Complete =0;
 800053c:	4b36      	ldr	r3, [pc, #216]	; (8000618 <main+0x200>)
 800053e:	2200      	movs	r2, #0
 8000540:	601a      	str	r2, [r3, #0]

//		TIM1->CCR1 = 0;
//		TIM1->CCR1 = 0;
//		HAL_Delay(10);

		if(step==0){
 8000542:	68fb      	ldr	r3, [r7, #12]
 8000544:	2b00      	cmp	r3, #0
 8000546:	d108      	bne.n	800055a <main+0x142>
			TIM1->CCR1 = mag;
 8000548:	4b30      	ldr	r3, [pc, #192]	; (800060c <main+0x1f4>)
 800054a:	687a      	ldr	r2, [r7, #4]
 800054c:	635a      	str	r2, [r3, #52]	; 0x34
			TIM1->CCR2 = 0;
 800054e:	4b2f      	ldr	r3, [pc, #188]	; (800060c <main+0x1f4>)
 8000550:	2200      	movs	r2, #0
 8000552:	639a      	str	r2, [r3, #56]	; 0x38
			TIM1->CCR3 = 0;
 8000554:	4b2d      	ldr	r3, [pc, #180]	; (800060c <main+0x1f4>)
 8000556:	2200      	movs	r2, #0
 8000558:	63da      	str	r2, [r3, #60]	; 0x3c
		}
		if(step==1){
 800055a:	68fb      	ldr	r3, [r7, #12]
 800055c:	2b01      	cmp	r3, #1
 800055e:	d108      	bne.n	8000572 <main+0x15a>
			TIM1->CCR1 = mag;
 8000560:	4b2a      	ldr	r3, [pc, #168]	; (800060c <main+0x1f4>)
 8000562:	687a      	ldr	r2, [r7, #4]
 8000564:	635a      	str	r2, [r3, #52]	; 0x34
			TIM1->CCR2 = mag;
 8000566:	4b29      	ldr	r3, [pc, #164]	; (800060c <main+0x1f4>)
 8000568:	687a      	ldr	r2, [r7, #4]
 800056a:	639a      	str	r2, [r3, #56]	; 0x38
			TIM1->CCR3 = 0;
 800056c:	4b27      	ldr	r3, [pc, #156]	; (800060c <main+0x1f4>)
 800056e:	2200      	movs	r2, #0
 8000570:	63da      	str	r2, [r3, #60]	; 0x3c
		}
		if(step==2){
 8000572:	68fb      	ldr	r3, [r7, #12]
 8000574:	2b02      	cmp	r3, #2
 8000576:	d108      	bne.n	800058a <main+0x172>
			TIM1->CCR1 = 0;
 8000578:	4b24      	ldr	r3, [pc, #144]	; (800060c <main+0x1f4>)
 800057a:	2200      	movs	r2, #0
 800057c:	635a      	str	r2, [r3, #52]	; 0x34
			TIM1->CCR2 = mag;
 800057e:	4b23      	ldr	r3, [pc, #140]	; (800060c <main+0x1f4>)
 8000580:	687a      	ldr	r2, [r7, #4]
 8000582:	639a      	str	r2, [r3, #56]	; 0x38
			TIM1->CCR3 = 0;
 8000584:	4b21      	ldr	r3, [pc, #132]	; (800060c <main+0x1f4>)
 8000586:	2200      	movs	r2, #0
 8000588:	63da      	str	r2, [r3, #60]	; 0x3c
		}
		if(step==3){
 800058a:	68fb      	ldr	r3, [r7, #12]
 800058c:	2b03      	cmp	r3, #3
 800058e:	d108      	bne.n	80005a2 <main+0x18a>
			TIM1->CCR1 = 0;
 8000590:	4b1e      	ldr	r3, [pc, #120]	; (800060c <main+0x1f4>)
 8000592:	2200      	movs	r2, #0
 8000594:	635a      	str	r2, [r3, #52]	; 0x34
			TIM1->CCR2 = mag;
 8000596:	4b1d      	ldr	r3, [pc, #116]	; (800060c <main+0x1f4>)
 8000598:	687a      	ldr	r2, [r7, #4]
 800059a:	639a      	str	r2, [r3, #56]	; 0x38
			TIM1->CCR3 = mag;
 800059c:	4b1b      	ldr	r3, [pc, #108]	; (800060c <main+0x1f4>)
 800059e:	687a      	ldr	r2, [r7, #4]
 80005a0:	63da      	str	r2, [r3, #60]	; 0x3c
		}
		if(step==4){
 80005a2:	68fb      	ldr	r3, [r7, #12]
 80005a4:	2b04      	cmp	r3, #4
 80005a6:	d108      	bne.n	80005ba <main+0x1a2>
			TIM1->CCR1 = 0;
 80005a8:	4b18      	ldr	r3, [pc, #96]	; (800060c <main+0x1f4>)
 80005aa:	2200      	movs	r2, #0
 80005ac:	635a      	str	r2, [r3, #52]	; 0x34
			TIM1->CCR2 = 0;
 80005ae:	4b17      	ldr	r3, [pc, #92]	; (800060c <main+0x1f4>)
 80005b0:	2200      	movs	r2, #0
 80005b2:	639a      	str	r2, [r3, #56]	; 0x38
			TIM1->CCR3 = mag;
 80005b4:	4b15      	ldr	r3, [pc, #84]	; (800060c <main+0x1f4>)
 80005b6:	687a      	ldr	r2, [r7, #4]
 80005b8:	63da      	str	r2, [r3, #60]	; 0x3c
		}
		if(step==5){
 80005ba:	68fb      	ldr	r3, [r7, #12]
 80005bc:	2b05      	cmp	r3, #5
 80005be:	d108      	bne.n	80005d2 <main+0x1ba>
			TIM1->CCR1 = mag;
 80005c0:	4b12      	ldr	r3, [pc, #72]	; (800060c <main+0x1f4>)
 80005c2:	687a      	ldr	r2, [r7, #4]
 80005c4:	635a      	str	r2, [r3, #52]	; 0x34
			TIM1->CCR2 = 0;
 80005c6:	4b11      	ldr	r3, [pc, #68]	; (800060c <main+0x1f4>)
 80005c8:	2200      	movs	r2, #0
 80005ca:	639a      	str	r2, [r3, #56]	; 0x38
			TIM1->CCR3 = mag;
 80005cc:	4b0f      	ldr	r3, [pc, #60]	; (800060c <main+0x1f4>)
 80005ce:	687a      	ldr	r2, [r7, #4]
 80005d0:	63da      	str	r2, [r3, #60]	; 0x3c
		}
		step = (step + 1) % 6;
 80005d2:	68fb      	ldr	r3, [r7, #12]
 80005d4:	3301      	adds	r3, #1
 80005d6:	2106      	movs	r1, #6
 80005d8:	0018      	movs	r0, r3
 80005da:	f7ff ff05 	bl	80003e8 <__aeabi_idivmod>
 80005de:	000b      	movs	r3, r1
 80005e0:	60fb      	str	r3, [r7, #12]

		HAL_Delay(3);
 80005e2:	2003      	movs	r0, #3
 80005e4:	f000 ff14 	bl	8001410 <HAL_Delay>
//		HAL_Delay(1);



		//read all ADCs
		HAL_ADC_Start_DMA(&hadc, (uint32_t *)adc_vals, NBR_ADC);  // start the adc in dma mode
 80005e8:	490c      	ldr	r1, [pc, #48]	; (800061c <main+0x204>)
 80005ea:	4b06      	ldr	r3, [pc, #24]	; (8000604 <main+0x1ec>)
 80005ec:	2206      	movs	r2, #6
 80005ee:	0018      	movs	r0, r3
 80005f0:	f001 f872 	bl	80016d8 <HAL_ADC_Start_DMA>
		if (Xfer_Complete ==1){
 80005f4:	e796      	b.n	8000524 <main+0x10c>
 80005f6:	46c0      	nop			; (mov r8, r8)
 80005f8:	20000034 	.word	0x20000034
 80005fc:	20000030 	.word	0x20000030
 8000600:	200000c8 	.word	0x200000c8
 8000604:	20000044 	.word	0x20000044
 8000608:	20000180 	.word	0x20000180
 800060c:	40012c00 	.word	0x40012c00
 8000610:	48001400 	.word	0x48001400
 8000614:	00000bb8 	.word	0x00000bb8
 8000618:	2000002c 	.word	0x2000002c
 800061c:	20000038 	.word	0x20000038

08000620 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000620:	b590      	push	{r4, r7, lr}
 8000622:	b095      	sub	sp, #84	; 0x54
 8000624:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000626:	2420      	movs	r4, #32
 8000628:	193b      	adds	r3, r7, r4
 800062a:	0018      	movs	r0, r3
 800062c:	2330      	movs	r3, #48	; 0x30
 800062e:	001a      	movs	r2, r3
 8000630:	2100      	movs	r1, #0
 8000632:	f006 f803 	bl	800663c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000636:	2310      	movs	r3, #16
 8000638:	18fb      	adds	r3, r7, r3
 800063a:	0018      	movs	r0, r3
 800063c:	2310      	movs	r3, #16
 800063e:	001a      	movs	r2, r3
 8000640:	2100      	movs	r1, #0
 8000642:	f005 fffb 	bl	800663c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000646:	003b      	movs	r3, r7
 8000648:	0018      	movs	r0, r3
 800064a:	2310      	movs	r3, #16
 800064c:	001a      	movs	r2, r3
 800064e:	2100      	movs	r1, #0
 8000650:	f005 fff4 	bl	800663c <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI14;
 8000654:	0021      	movs	r1, r4
 8000656:	187b      	adds	r3, r7, r1
 8000658:	2212      	movs	r2, #18
 800065a:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800065c:	187b      	adds	r3, r7, r1
 800065e:	2201      	movs	r2, #1
 8000660:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
 8000662:	187b      	adds	r3, r7, r1
 8000664:	2201      	movs	r2, #1
 8000666:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000668:	187b      	adds	r3, r7, r1
 800066a:	2210      	movs	r2, #16
 800066c:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSI14CalibrationValue = 16;
 800066e:	187b      	adds	r3, r7, r1
 8000670:	2210      	movs	r2, #16
 8000672:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000674:	187b      	adds	r3, r7, r1
 8000676:	2202      	movs	r2, #2
 8000678:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800067a:	187b      	adds	r3, r7, r1
 800067c:	2200      	movs	r2, #0
 800067e:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 8000680:	187b      	adds	r3, r7, r1
 8000682:	22a0      	movs	r2, #160	; 0xa0
 8000684:	0392      	lsls	r2, r2, #14
 8000686:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8000688:	187b      	adds	r3, r7, r1
 800068a:	2200      	movs	r2, #0
 800068c:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800068e:	187b      	adds	r3, r7, r1
 8000690:	0018      	movs	r0, r3
 8000692:	f003 fdc1 	bl	8004218 <HAL_RCC_OscConfig>
 8000696:	1e03      	subs	r3, r0, #0
 8000698:	d001      	beq.n	800069e <SystemClock_Config+0x7e>
  {
    Error_Handler();
 800069a:	f000 fb64 	bl	8000d66 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800069e:	2110      	movs	r1, #16
 80006a0:	187b      	adds	r3, r7, r1
 80006a2:	2207      	movs	r2, #7
 80006a4:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006a6:	187b      	adds	r3, r7, r1
 80006a8:	2202      	movs	r2, #2
 80006aa:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006ac:	187b      	adds	r3, r7, r1
 80006ae:	2200      	movs	r2, #0
 80006b0:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80006b2:	187b      	adds	r3, r7, r1
 80006b4:	2200      	movs	r2, #0
 80006b6:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80006b8:	187b      	adds	r3, r7, r1
 80006ba:	2101      	movs	r1, #1
 80006bc:	0018      	movs	r0, r3
 80006be:	f004 f8c5 	bl	800484c <HAL_RCC_ClockConfig>
 80006c2:	1e03      	subs	r3, r0, #0
 80006c4:	d001      	beq.n	80006ca <SystemClock_Config+0xaa>
  {
    Error_Handler();
 80006c6:	f000 fb4e 	bl	8000d66 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_I2C1;
 80006ca:	003b      	movs	r3, r7
 80006cc:	2221      	movs	r2, #33	; 0x21
 80006ce:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 80006d0:	003b      	movs	r3, r7
 80006d2:	2200      	movs	r2, #0
 80006d4:	609a      	str	r2, [r3, #8]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 80006d6:	003b      	movs	r3, r7
 80006d8:	2200      	movs	r2, #0
 80006da:	60da      	str	r2, [r3, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80006dc:	003b      	movs	r3, r7
 80006de:	0018      	movs	r0, r3
 80006e0:	f004 f9f8 	bl	8004ad4 <HAL_RCCEx_PeriphCLKConfig>
 80006e4:	1e03      	subs	r3, r0, #0
 80006e6:	d001      	beq.n	80006ec <SystemClock_Config+0xcc>
  {
    Error_Handler();
 80006e8:	f000 fb3d 	bl	8000d66 <Error_Handler>
  }
}
 80006ec:	46c0      	nop			; (mov r8, r8)
 80006ee:	46bd      	mov	sp, r7
 80006f0:	b015      	add	sp, #84	; 0x54
 80006f2:	bd90      	pop	{r4, r7, pc}

080006f4 <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 80006f4:	b580      	push	{r7, lr}
 80006f6:	b084      	sub	sp, #16
 80006f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80006fa:	1d3b      	adds	r3, r7, #4
 80006fc:	0018      	movs	r0, r3
 80006fe:	230c      	movs	r3, #12
 8000700:	001a      	movs	r2, r3
 8000702:	2100      	movs	r1, #0
 8000704:	f005 ff9a 	bl	800663c <memset>

  /* USER CODE END ADC_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 8000708:	4b46      	ldr	r3, [pc, #280]	; (8000824 <MX_ADC_Init+0x130>)
 800070a:	4a47      	ldr	r2, [pc, #284]	; (8000828 <MX_ADC_Init+0x134>)
 800070c:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 800070e:	4b45      	ldr	r3, [pc, #276]	; (8000824 <MX_ADC_Init+0x130>)
 8000710:	2200      	movs	r2, #0
 8000712:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8000714:	4b43      	ldr	r3, [pc, #268]	; (8000824 <MX_ADC_Init+0x130>)
 8000716:	2200      	movs	r2, #0
 8000718:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800071a:	4b42      	ldr	r3, [pc, #264]	; (8000824 <MX_ADC_Init+0x130>)
 800071c:	2200      	movs	r2, #0
 800071e:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8000720:	4b40      	ldr	r3, [pc, #256]	; (8000824 <MX_ADC_Init+0x130>)
 8000722:	2201      	movs	r2, #1
 8000724:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000726:	4b3f      	ldr	r3, [pc, #252]	; (8000824 <MX_ADC_Init+0x130>)
 8000728:	2204      	movs	r2, #4
 800072a:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 800072c:	4b3d      	ldr	r3, [pc, #244]	; (8000824 <MX_ADC_Init+0x130>)
 800072e:	2200      	movs	r2, #0
 8000730:	761a      	strb	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 8000732:	4b3c      	ldr	r3, [pc, #240]	; (8000824 <MX_ADC_Init+0x130>)
 8000734:	2200      	movs	r2, #0
 8000736:	765a      	strb	r2, [r3, #25]
  hadc.Init.ContinuousConvMode = DISABLE;
 8000738:	4b3a      	ldr	r3, [pc, #232]	; (8000824 <MX_ADC_Init+0x130>)
 800073a:	2200      	movs	r2, #0
 800073c:	769a      	strb	r2, [r3, #26]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 800073e:	4b39      	ldr	r3, [pc, #228]	; (8000824 <MX_ADC_Init+0x130>)
 8000740:	2200      	movs	r2, #0
 8000742:	76da      	strb	r2, [r3, #27]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000744:	4b37      	ldr	r3, [pc, #220]	; (8000824 <MX_ADC_Init+0x130>)
 8000746:	22c2      	movs	r2, #194	; 0xc2
 8000748:	32ff      	adds	r2, #255	; 0xff
 800074a:	61da      	str	r2, [r3, #28]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800074c:	4b35      	ldr	r3, [pc, #212]	; (8000824 <MX_ADC_Init+0x130>)
 800074e:	2200      	movs	r2, #0
 8000750:	621a      	str	r2, [r3, #32]
  hadc.Init.DMAContinuousRequests = DISABLE;
 8000752:	4b34      	ldr	r3, [pc, #208]	; (8000824 <MX_ADC_Init+0x130>)
 8000754:	2224      	movs	r2, #36	; 0x24
 8000756:	2100      	movs	r1, #0
 8000758:	5499      	strb	r1, [r3, r2]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800075a:	4b32      	ldr	r3, [pc, #200]	; (8000824 <MX_ADC_Init+0x130>)
 800075c:	2201      	movs	r2, #1
 800075e:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8000760:	4b30      	ldr	r3, [pc, #192]	; (8000824 <MX_ADC_Init+0x130>)
 8000762:	0018      	movs	r0, r3
 8000764:	f000 fe78 	bl	8001458 <HAL_ADC_Init>
 8000768:	1e03      	subs	r3, r0, #0
 800076a:	d001      	beq.n	8000770 <MX_ADC_Init+0x7c>
  {
    Error_Handler();
 800076c:	f000 fafb 	bl	8000d66 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000770:	1d3b      	adds	r3, r7, #4
 8000772:	2200      	movs	r2, #0
 8000774:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8000776:	1d3b      	adds	r3, r7, #4
 8000778:	2280      	movs	r2, #128	; 0x80
 800077a:	0152      	lsls	r2, r2, #5
 800077c:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800077e:	1d3b      	adds	r3, r7, #4
 8000780:	2280      	movs	r2, #128	; 0x80
 8000782:	0552      	lsls	r2, r2, #21
 8000784:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000786:	1d3a      	adds	r2, r7, #4
 8000788:	4b26      	ldr	r3, [pc, #152]	; (8000824 <MX_ADC_Init+0x130>)
 800078a:	0011      	movs	r1, r2
 800078c:	0018      	movs	r0, r3
 800078e:	f001 f83d 	bl	800180c <HAL_ADC_ConfigChannel>
 8000792:	1e03      	subs	r3, r0, #0
 8000794:	d001      	beq.n	800079a <MX_ADC_Init+0xa6>
  {
    Error_Handler();
 8000796:	f000 fae6 	bl	8000d66 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 800079a:	1d3b      	adds	r3, r7, #4
 800079c:	2203      	movs	r2, #3
 800079e:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80007a0:	1d3a      	adds	r2, r7, #4
 80007a2:	4b20      	ldr	r3, [pc, #128]	; (8000824 <MX_ADC_Init+0x130>)
 80007a4:	0011      	movs	r1, r2
 80007a6:	0018      	movs	r0, r3
 80007a8:	f001 f830 	bl	800180c <HAL_ADC_ConfigChannel>
 80007ac:	1e03      	subs	r3, r0, #0
 80007ae:	d001      	beq.n	80007b4 <MX_ADC_Init+0xc0>
  {
    Error_Handler();
 80007b0:	f000 fad9 	bl	8000d66 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 80007b4:	1d3b      	adds	r3, r7, #4
 80007b6:	2204      	movs	r2, #4
 80007b8:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80007ba:	1d3a      	adds	r2, r7, #4
 80007bc:	4b19      	ldr	r3, [pc, #100]	; (8000824 <MX_ADC_Init+0x130>)
 80007be:	0011      	movs	r1, r2
 80007c0:	0018      	movs	r0, r3
 80007c2:	f001 f823 	bl	800180c <HAL_ADC_ConfigChannel>
 80007c6:	1e03      	subs	r3, r0, #0
 80007c8:	d001      	beq.n	80007ce <MX_ADC_Init+0xda>
  {
    Error_Handler();
 80007ca:	f000 facc 	bl	8000d66 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 80007ce:	1d3b      	adds	r3, r7, #4
 80007d0:	2209      	movs	r2, #9
 80007d2:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80007d4:	1d3a      	adds	r2, r7, #4
 80007d6:	4b13      	ldr	r3, [pc, #76]	; (8000824 <MX_ADC_Init+0x130>)
 80007d8:	0011      	movs	r1, r2
 80007da:	0018      	movs	r0, r3
 80007dc:	f001 f816 	bl	800180c <HAL_ADC_ConfigChannel>
 80007e0:	1e03      	subs	r3, r0, #0
 80007e2:	d001      	beq.n	80007e8 <MX_ADC_Init+0xf4>
  {
    Error_Handler();
 80007e4:	f000 fabf 	bl	8000d66 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 80007e8:	1d3b      	adds	r3, r7, #4
 80007ea:	2210      	movs	r2, #16
 80007ec:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80007ee:	1d3a      	adds	r2, r7, #4
 80007f0:	4b0c      	ldr	r3, [pc, #48]	; (8000824 <MX_ADC_Init+0x130>)
 80007f2:	0011      	movs	r1, r2
 80007f4:	0018      	movs	r0, r3
 80007f6:	f001 f809 	bl	800180c <HAL_ADC_ConfigChannel>
 80007fa:	1e03      	subs	r3, r0, #0
 80007fc:	d001      	beq.n	8000802 <MX_ADC_Init+0x10e>
  {
    Error_Handler();
 80007fe:	f000 fab2 	bl	8000d66 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 8000802:	1d3b      	adds	r3, r7, #4
 8000804:	2211      	movs	r2, #17
 8000806:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000808:	1d3a      	adds	r2, r7, #4
 800080a:	4b06      	ldr	r3, [pc, #24]	; (8000824 <MX_ADC_Init+0x130>)
 800080c:	0011      	movs	r1, r2
 800080e:	0018      	movs	r0, r3
 8000810:	f000 fffc 	bl	800180c <HAL_ADC_ConfigChannel>
 8000814:	1e03      	subs	r3, r0, #0
 8000816:	d001      	beq.n	800081c <MX_ADC_Init+0x128>
  {
    Error_Handler();
 8000818:	f000 faa5 	bl	8000d66 <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 800081c:	46c0      	nop			; (mov r8, r8)
 800081e:	46bd      	mov	sp, r7
 8000820:	b004      	add	sp, #16
 8000822:	bd80      	pop	{r7, pc}
 8000824:	20000044 	.word	0x20000044
 8000828:	40012400 	.word	0x40012400

0800082c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800082c:	b580      	push	{r7, lr}
 800082e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000830:	4b1b      	ldr	r3, [pc, #108]	; (80008a0 <MX_I2C1_Init+0x74>)
 8000832:	4a1c      	ldr	r2, [pc, #112]	; (80008a4 <MX_I2C1_Init+0x78>)
 8000834:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x2000090E;
 8000836:	4b1a      	ldr	r3, [pc, #104]	; (80008a0 <MX_I2C1_Init+0x74>)
 8000838:	4a1b      	ldr	r2, [pc, #108]	; (80008a8 <MX_I2C1_Init+0x7c>)
 800083a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 18;
 800083c:	4b18      	ldr	r3, [pc, #96]	; (80008a0 <MX_I2C1_Init+0x74>)
 800083e:	2212      	movs	r2, #18
 8000840:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000842:	4b17      	ldr	r3, [pc, #92]	; (80008a0 <MX_I2C1_Init+0x74>)
 8000844:	2201      	movs	r2, #1
 8000846:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000848:	4b15      	ldr	r3, [pc, #84]	; (80008a0 <MX_I2C1_Init+0x74>)
 800084a:	2200      	movs	r2, #0
 800084c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800084e:	4b14      	ldr	r3, [pc, #80]	; (80008a0 <MX_I2C1_Init+0x74>)
 8000850:	2200      	movs	r2, #0
 8000852:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000854:	4b12      	ldr	r3, [pc, #72]	; (80008a0 <MX_I2C1_Init+0x74>)
 8000856:	2200      	movs	r2, #0
 8000858:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800085a:	4b11      	ldr	r3, [pc, #68]	; (80008a0 <MX_I2C1_Init+0x74>)
 800085c:	2200      	movs	r2, #0
 800085e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000860:	4b0f      	ldr	r3, [pc, #60]	; (80008a0 <MX_I2C1_Init+0x74>)
 8000862:	2200      	movs	r2, #0
 8000864:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000866:	4b0e      	ldr	r3, [pc, #56]	; (80008a0 <MX_I2C1_Init+0x74>)
 8000868:	0018      	movs	r0, r3
 800086a:	f001 fedb 	bl	8002624 <HAL_I2C_Init>
 800086e:	1e03      	subs	r3, r0, #0
 8000870:	d001      	beq.n	8000876 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000872:	f000 fa78 	bl	8000d66 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000876:	4b0a      	ldr	r3, [pc, #40]	; (80008a0 <MX_I2C1_Init+0x74>)
 8000878:	2100      	movs	r1, #0
 800087a:	0018      	movs	r0, r3
 800087c:	f003 fc34 	bl	80040e8 <HAL_I2CEx_ConfigAnalogFilter>
 8000880:	1e03      	subs	r3, r0, #0
 8000882:	d001      	beq.n	8000888 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000884:	f000 fa6f 	bl	8000d66 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000888:	4b05      	ldr	r3, [pc, #20]	; (80008a0 <MX_I2C1_Init+0x74>)
 800088a:	2100      	movs	r1, #0
 800088c:	0018      	movs	r0, r3
 800088e:	f003 fc77 	bl	8004180 <HAL_I2CEx_ConfigDigitalFilter>
 8000892:	1e03      	subs	r3, r0, #0
 8000894:	d001      	beq.n	800089a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000896:	f000 fa66 	bl	8000d66 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800089a:	46c0      	nop			; (mov r8, r8)
 800089c:	46bd      	mov	sp, r7
 800089e:	bd80      	pop	{r7, pc}
 80008a0:	200000c8 	.word	0x200000c8
 80008a4:	40005400 	.word	0x40005400
 80008a8:	2000090e 	.word	0x2000090e

080008ac <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80008ac:	b580      	push	{r7, lr}
 80008ae:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80008b0:	4b1b      	ldr	r3, [pc, #108]	; (8000920 <MX_SPI1_Init+0x74>)
 80008b2:	4a1c      	ldr	r2, [pc, #112]	; (8000924 <MX_SPI1_Init+0x78>)
 80008b4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80008b6:	4b1a      	ldr	r3, [pc, #104]	; (8000920 <MX_SPI1_Init+0x74>)
 80008b8:	2282      	movs	r2, #130	; 0x82
 80008ba:	0052      	lsls	r2, r2, #1
 80008bc:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80008be:	4b18      	ldr	r3, [pc, #96]	; (8000920 <MX_SPI1_Init+0x74>)
 80008c0:	2200      	movs	r2, #0
 80008c2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 80008c4:	4b16      	ldr	r3, [pc, #88]	; (8000920 <MX_SPI1_Init+0x74>)
 80008c6:	22c0      	movs	r2, #192	; 0xc0
 80008c8:	0092      	lsls	r2, r2, #2
 80008ca:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80008cc:	4b14      	ldr	r3, [pc, #80]	; (8000920 <MX_SPI1_Init+0x74>)
 80008ce:	2200      	movs	r2, #0
 80008d0:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80008d2:	4b13      	ldr	r3, [pc, #76]	; (8000920 <MX_SPI1_Init+0x74>)
 80008d4:	2200      	movs	r2, #0
 80008d6:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80008d8:	4b11      	ldr	r3, [pc, #68]	; (8000920 <MX_SPI1_Init+0x74>)
 80008da:	2280      	movs	r2, #128	; 0x80
 80008dc:	0092      	lsls	r2, r2, #2
 80008de:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80008e0:	4b0f      	ldr	r3, [pc, #60]	; (8000920 <MX_SPI1_Init+0x74>)
 80008e2:	2218      	movs	r2, #24
 80008e4:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80008e6:	4b0e      	ldr	r3, [pc, #56]	; (8000920 <MX_SPI1_Init+0x74>)
 80008e8:	2200      	movs	r2, #0
 80008ea:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80008ec:	4b0c      	ldr	r3, [pc, #48]	; (8000920 <MX_SPI1_Init+0x74>)
 80008ee:	2200      	movs	r2, #0
 80008f0:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80008f2:	4b0b      	ldr	r3, [pc, #44]	; (8000920 <MX_SPI1_Init+0x74>)
 80008f4:	2200      	movs	r2, #0
 80008f6:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 80008f8:	4b09      	ldr	r3, [pc, #36]	; (8000920 <MX_SPI1_Init+0x74>)
 80008fa:	2207      	movs	r2, #7
 80008fc:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80008fe:	4b08      	ldr	r3, [pc, #32]	; (8000920 <MX_SPI1_Init+0x74>)
 8000900:	2200      	movs	r2, #0
 8000902:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000904:	4b06      	ldr	r3, [pc, #24]	; (8000920 <MX_SPI1_Init+0x74>)
 8000906:	2208      	movs	r2, #8
 8000908:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800090a:	4b05      	ldr	r3, [pc, #20]	; (8000920 <MX_SPI1_Init+0x74>)
 800090c:	0018      	movs	r0, r3
 800090e:	f004 f9af 	bl	8004c70 <HAL_SPI_Init>
 8000912:	1e03      	subs	r3, r0, #0
 8000914:	d001      	beq.n	800091a <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8000916:	f000 fa26 	bl	8000d66 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800091a:	46c0      	nop			; (mov r8, r8)
 800091c:	46bd      	mov	sp, r7
 800091e:	bd80      	pop	{r7, pc}
 8000920:	2000011c 	.word	0x2000011c
 8000924:	40013000 	.word	0x40013000

08000928 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000928:	b580      	push	{r7, lr}
 800092a:	b09a      	sub	sp, #104	; 0x68
 800092c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800092e:	2358      	movs	r3, #88	; 0x58
 8000930:	18fb      	adds	r3, r7, r3
 8000932:	0018      	movs	r0, r3
 8000934:	2310      	movs	r3, #16
 8000936:	001a      	movs	r2, r3
 8000938:	2100      	movs	r1, #0
 800093a:	f005 fe7f 	bl	800663c <memset>
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 800093e:	2344      	movs	r3, #68	; 0x44
 8000940:	18fb      	adds	r3, r7, r3
 8000942:	0018      	movs	r0, r3
 8000944:	2314      	movs	r3, #20
 8000946:	001a      	movs	r2, r3
 8000948:	2100      	movs	r1, #0
 800094a:	f005 fe77 	bl	800663c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800094e:	233c      	movs	r3, #60	; 0x3c
 8000950:	18fb      	adds	r3, r7, r3
 8000952:	0018      	movs	r0, r3
 8000954:	2308      	movs	r3, #8
 8000956:	001a      	movs	r2, r3
 8000958:	2100      	movs	r1, #0
 800095a:	f005 fe6f 	bl	800663c <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 800095e:	2320      	movs	r3, #32
 8000960:	18fb      	adds	r3, r7, r3
 8000962:	0018      	movs	r0, r3
 8000964:	231c      	movs	r3, #28
 8000966:	001a      	movs	r2, r3
 8000968:	2100      	movs	r1, #0
 800096a:	f005 fe67 	bl	800663c <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800096e:	003b      	movs	r3, r7
 8000970:	0018      	movs	r0, r3
 8000972:	2320      	movs	r3, #32
 8000974:	001a      	movs	r2, r3
 8000976:	2100      	movs	r1, #0
 8000978:	f005 fe60 	bl	800663c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800097c:	4b5f      	ldr	r3, [pc, #380]	; (8000afc <MX_TIM1_Init+0x1d4>)
 800097e:	4a60      	ldr	r2, [pc, #384]	; (8000b00 <MX_TIM1_Init+0x1d8>)
 8000980:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 2;
 8000982:	4b5e      	ldr	r3, [pc, #376]	; (8000afc <MX_TIM1_Init+0x1d4>)
 8000984:	2202      	movs	r2, #2
 8000986:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000988:	4b5c      	ldr	r3, [pc, #368]	; (8000afc <MX_TIM1_Init+0x1d4>)
 800098a:	2200      	movs	r2, #0
 800098c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 512;
 800098e:	4b5b      	ldr	r3, [pc, #364]	; (8000afc <MX_TIM1_Init+0x1d4>)
 8000990:	2280      	movs	r2, #128	; 0x80
 8000992:	0092      	lsls	r2, r2, #2
 8000994:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000996:	4b59      	ldr	r3, [pc, #356]	; (8000afc <MX_TIM1_Init+0x1d4>)
 8000998:	2200      	movs	r2, #0
 800099a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800099c:	4b57      	ldr	r3, [pc, #348]	; (8000afc <MX_TIM1_Init+0x1d4>)
 800099e:	2200      	movs	r2, #0
 80009a0:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80009a2:	4b56      	ldr	r3, [pc, #344]	; (8000afc <MX_TIM1_Init+0x1d4>)
 80009a4:	2200      	movs	r2, #0
 80009a6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80009a8:	4b54      	ldr	r3, [pc, #336]	; (8000afc <MX_TIM1_Init+0x1d4>)
 80009aa:	0018      	movs	r0, r3
 80009ac:	f004 fa18 	bl	8004de0 <HAL_TIM_Base_Init>
 80009b0:	1e03      	subs	r3, r0, #0
 80009b2:	d001      	beq.n	80009b8 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 80009b4:	f000 f9d7 	bl	8000d66 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80009b8:	2158      	movs	r1, #88	; 0x58
 80009ba:	187b      	adds	r3, r7, r1
 80009bc:	2280      	movs	r2, #128	; 0x80
 80009be:	0152      	lsls	r2, r2, #5
 80009c0:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80009c2:	187a      	adds	r2, r7, r1
 80009c4:	4b4d      	ldr	r3, [pc, #308]	; (8000afc <MX_TIM1_Init+0x1d4>)
 80009c6:	0011      	movs	r1, r2
 80009c8:	0018      	movs	r0, r3
 80009ca:	f004 fc23 	bl	8005214 <HAL_TIM_ConfigClockSource>
 80009ce:	1e03      	subs	r3, r0, #0
 80009d0:	d001      	beq.n	80009d6 <MX_TIM1_Init+0xae>
  {
    Error_Handler();
 80009d2:	f000 f9c8 	bl	8000d66 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80009d6:	4b49      	ldr	r3, [pc, #292]	; (8000afc <MX_TIM1_Init+0x1d4>)
 80009d8:	0018      	movs	r0, r3
 80009da:	f004 fa51 	bl	8004e80 <HAL_TIM_PWM_Init>
 80009de:	1e03      	subs	r3, r0, #0
 80009e0:	d001      	beq.n	80009e6 <MX_TIM1_Init+0xbe>
  {
    Error_Handler();
 80009e2:	f000 f9c0 	bl	8000d66 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_GATED;
 80009e6:	2144      	movs	r1, #68	; 0x44
 80009e8:	187b      	adds	r3, r7, r1
 80009ea:	2205      	movs	r2, #5
 80009ec:	601a      	str	r2, [r3, #0]
  sSlaveConfig.InputTrigger = TIM_TS_ETRF;
 80009ee:	187b      	adds	r3, r7, r1
 80009f0:	2270      	movs	r2, #112	; 0x70
 80009f2:	605a      	str	r2, [r3, #4]
  sSlaveConfig.TriggerPolarity = TIM_TRIGGERPOLARITY_INVERTED;
 80009f4:	187b      	adds	r3, r7, r1
 80009f6:	2280      	movs	r2, #128	; 0x80
 80009f8:	0212      	lsls	r2, r2, #8
 80009fa:	609a      	str	r2, [r3, #8]
  sSlaveConfig.TriggerPrescaler = TIM_TRIGGERPRESCALER_DIV1;
 80009fc:	187b      	adds	r3, r7, r1
 80009fe:	2200      	movs	r2, #0
 8000a00:	60da      	str	r2, [r3, #12]
  sSlaveConfig.TriggerFilter = 0;
 8000a02:	187b      	adds	r3, r7, r1
 8000a04:	2200      	movs	r2, #0
 8000a06:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_SlaveConfigSynchro(&htim1, &sSlaveConfig) != HAL_OK)
 8000a08:	187a      	adds	r2, r7, r1
 8000a0a:	4b3c      	ldr	r3, [pc, #240]	; (8000afc <MX_TIM1_Init+0x1d4>)
 8000a0c:	0011      	movs	r1, r2
 8000a0e:	0018      	movs	r0, r3
 8000a10:	f004 fcd4 	bl	80053bc <HAL_TIM_SlaveConfigSynchro>
 8000a14:	1e03      	subs	r3, r0, #0
 8000a16:	d001      	beq.n	8000a1c <MX_TIM1_Init+0xf4>
  {
    Error_Handler();
 8000a18:	f000 f9a5 	bl	8000d66 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000a1c:	213c      	movs	r1, #60	; 0x3c
 8000a1e:	187b      	adds	r3, r7, r1
 8000a20:	2200      	movs	r2, #0
 8000a22:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a24:	187b      	adds	r3, r7, r1
 8000a26:	2200      	movs	r2, #0
 8000a28:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000a2a:	187a      	adds	r2, r7, r1
 8000a2c:	4b33      	ldr	r3, [pc, #204]	; (8000afc <MX_TIM1_Init+0x1d4>)
 8000a2e:	0011      	movs	r1, r2
 8000a30:	0018      	movs	r0, r3
 8000a32:	f005 f943 	bl	8005cbc <HAL_TIMEx_MasterConfigSynchronization>
 8000a36:	1e03      	subs	r3, r0, #0
 8000a38:	d001      	beq.n	8000a3e <MX_TIM1_Init+0x116>
  {
    Error_Handler();
 8000a3a:	f000 f994 	bl	8000d66 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000a3e:	2120      	movs	r1, #32
 8000a40:	187b      	adds	r3, r7, r1
 8000a42:	2260      	movs	r2, #96	; 0x60
 8000a44:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8000a46:	187b      	adds	r3, r7, r1
 8000a48:	2200      	movs	r2, #0
 8000a4a:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000a4c:	187b      	adds	r3, r7, r1
 8000a4e:	2200      	movs	r2, #0
 8000a50:	609a      	str	r2, [r3, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000a52:	187b      	adds	r3, r7, r1
 8000a54:	2200      	movs	r2, #0
 8000a56:	60da      	str	r2, [r3, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000a58:	187b      	adds	r3, r7, r1
 8000a5a:	2200      	movs	r2, #0
 8000a5c:	611a      	str	r2, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000a5e:	187b      	adds	r3, r7, r1
 8000a60:	2200      	movs	r2, #0
 8000a62:	615a      	str	r2, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000a64:	187b      	adds	r3, r7, r1
 8000a66:	2200      	movs	r2, #0
 8000a68:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000a6a:	1879      	adds	r1, r7, r1
 8000a6c:	4b23      	ldr	r3, [pc, #140]	; (8000afc <MX_TIM1_Init+0x1d4>)
 8000a6e:	2200      	movs	r2, #0
 8000a70:	0018      	movs	r0, r3
 8000a72:	f004 fb09 	bl	8005088 <HAL_TIM_PWM_ConfigChannel>
 8000a76:	1e03      	subs	r3, r0, #0
 8000a78:	d001      	beq.n	8000a7e <MX_TIM1_Init+0x156>
  {
    Error_Handler();
 8000a7a:	f000 f974 	bl	8000d66 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000a7e:	2320      	movs	r3, #32
 8000a80:	18f9      	adds	r1, r7, r3
 8000a82:	4b1e      	ldr	r3, [pc, #120]	; (8000afc <MX_TIM1_Init+0x1d4>)
 8000a84:	2204      	movs	r2, #4
 8000a86:	0018      	movs	r0, r3
 8000a88:	f004 fafe 	bl	8005088 <HAL_TIM_PWM_ConfigChannel>
 8000a8c:	1e03      	subs	r3, r0, #0
 8000a8e:	d001      	beq.n	8000a94 <MX_TIM1_Init+0x16c>
  {
    Error_Handler();
 8000a90:	f000 f969 	bl	8000d66 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000a94:	2320      	movs	r3, #32
 8000a96:	18f9      	adds	r1, r7, r3
 8000a98:	4b18      	ldr	r3, [pc, #96]	; (8000afc <MX_TIM1_Init+0x1d4>)
 8000a9a:	2208      	movs	r2, #8
 8000a9c:	0018      	movs	r0, r3
 8000a9e:	f004 faf3 	bl	8005088 <HAL_TIM_PWM_ConfigChannel>
 8000aa2:	1e03      	subs	r3, r0, #0
 8000aa4:	d001      	beq.n	8000aaa <MX_TIM1_Init+0x182>
  {
    Error_Handler();
 8000aa6:	f000 f95e 	bl	8000d66 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000aaa:	003b      	movs	r3, r7
 8000aac:	2200      	movs	r2, #0
 8000aae:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000ab0:	003b      	movs	r3, r7
 8000ab2:	2200      	movs	r2, #0
 8000ab4:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000ab6:	003b      	movs	r3, r7
 8000ab8:	2200      	movs	r2, #0
 8000aba:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 10;
 8000abc:	003b      	movs	r3, r7
 8000abe:	220a      	movs	r2, #10
 8000ac0:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000ac2:	003b      	movs	r3, r7
 8000ac4:	2200      	movs	r2, #0
 8000ac6:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000ac8:	003b      	movs	r3, r7
 8000aca:	2280      	movs	r2, #128	; 0x80
 8000acc:	0192      	lsls	r2, r2, #6
 8000ace:	615a      	str	r2, [r3, #20]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000ad0:	003b      	movs	r3, r7
 8000ad2:	2200      	movs	r2, #0
 8000ad4:	61da      	str	r2, [r3, #28]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000ad6:	003a      	movs	r2, r7
 8000ad8:	4b08      	ldr	r3, [pc, #32]	; (8000afc <MX_TIM1_Init+0x1d4>)
 8000ada:	0011      	movs	r1, r2
 8000adc:	0018      	movs	r0, r3
 8000ade:	f005 f945 	bl	8005d6c <HAL_TIMEx_ConfigBreakDeadTime>
 8000ae2:	1e03      	subs	r3, r0, #0
 8000ae4:	d001      	beq.n	8000aea <MX_TIM1_Init+0x1c2>
  {
    Error_Handler();
 8000ae6:	f000 f93e 	bl	8000d66 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8000aea:	4b04      	ldr	r3, [pc, #16]	; (8000afc <MX_TIM1_Init+0x1d4>)
 8000aec:	0018      	movs	r0, r3
 8000aee:	f000 fb0b 	bl	8001108 <HAL_TIM_MspPostInit>

}
 8000af2:	46c0      	nop			; (mov r8, r8)
 8000af4:	46bd      	mov	sp, r7
 8000af6:	b01a      	add	sp, #104	; 0x68
 8000af8:	bd80      	pop	{r7, pc}
 8000afa:	46c0      	nop			; (mov r8, r8)
 8000afc:	20000180 	.word	0x20000180
 8000b00:	40012c00 	.word	0x40012c00

08000b04 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000b04:	b580      	push	{r7, lr}
 8000b06:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000b08:	4b15      	ldr	r3, [pc, #84]	; (8000b60 <MX_USART1_UART_Init+0x5c>)
 8000b0a:	4a16      	ldr	r2, [pc, #88]	; (8000b64 <MX_USART1_UART_Init+0x60>)
 8000b0c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000b0e:	4b14      	ldr	r3, [pc, #80]	; (8000b60 <MX_USART1_UART_Init+0x5c>)
 8000b10:	22e1      	movs	r2, #225	; 0xe1
 8000b12:	0252      	lsls	r2, r2, #9
 8000b14:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000b16:	4b12      	ldr	r3, [pc, #72]	; (8000b60 <MX_USART1_UART_Init+0x5c>)
 8000b18:	2200      	movs	r2, #0
 8000b1a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000b1c:	4b10      	ldr	r3, [pc, #64]	; (8000b60 <MX_USART1_UART_Init+0x5c>)
 8000b1e:	2200      	movs	r2, #0
 8000b20:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000b22:	4b0f      	ldr	r3, [pc, #60]	; (8000b60 <MX_USART1_UART_Init+0x5c>)
 8000b24:	2200      	movs	r2, #0
 8000b26:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000b28:	4b0d      	ldr	r3, [pc, #52]	; (8000b60 <MX_USART1_UART_Init+0x5c>)
 8000b2a:	220c      	movs	r2, #12
 8000b2c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b2e:	4b0c      	ldr	r3, [pc, #48]	; (8000b60 <MX_USART1_UART_Init+0x5c>)
 8000b30:	2200      	movs	r2, #0
 8000b32:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b34:	4b0a      	ldr	r3, [pc, #40]	; (8000b60 <MX_USART1_UART_Init+0x5c>)
 8000b36:	2200      	movs	r2, #0
 8000b38:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000b3a:	4b09      	ldr	r3, [pc, #36]	; (8000b60 <MX_USART1_UART_Init+0x5c>)
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000b40:	4b07      	ldr	r3, [pc, #28]	; (8000b60 <MX_USART1_UART_Init+0x5c>)
 8000b42:	2200      	movs	r2, #0
 8000b44:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RS485Ex_Init(&huart1, UART_DE_POLARITY_HIGH, 0, 0) != HAL_OK)
 8000b46:	4806      	ldr	r0, [pc, #24]	; (8000b60 <MX_USART1_UART_Init+0x5c>)
 8000b48:	2300      	movs	r3, #0
 8000b4a:	2200      	movs	r2, #0
 8000b4c:	2100      	movs	r1, #0
 8000b4e:	f005 fce1 	bl	8006514 <HAL_RS485Ex_Init>
 8000b52:	1e03      	subs	r3, r0, #0
 8000b54:	d001      	beq.n	8000b5a <MX_USART1_UART_Init+0x56>
  {
    Error_Handler();
 8000b56:	f000 f906 	bl	8000d66 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000b5a:	46c0      	nop			; (mov r8, r8)
 8000b5c:	46bd      	mov	sp, r7
 8000b5e:	bd80      	pop	{r7, pc}
 8000b60:	200001c8 	.word	0x200001c8
 8000b64:	40013800 	.word	0x40013800

08000b68 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000b68:	b580      	push	{r7, lr}
 8000b6a:	b082      	sub	sp, #8
 8000b6c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000b6e:	4b0c      	ldr	r3, [pc, #48]	; (8000ba0 <MX_DMA_Init+0x38>)
 8000b70:	695a      	ldr	r2, [r3, #20]
 8000b72:	4b0b      	ldr	r3, [pc, #44]	; (8000ba0 <MX_DMA_Init+0x38>)
 8000b74:	2101      	movs	r1, #1
 8000b76:	430a      	orrs	r2, r1
 8000b78:	615a      	str	r2, [r3, #20]
 8000b7a:	4b09      	ldr	r3, [pc, #36]	; (8000ba0 <MX_DMA_Init+0x38>)
 8000b7c:	695b      	ldr	r3, [r3, #20]
 8000b7e:	2201      	movs	r2, #1
 8000b80:	4013      	ands	r3, r2
 8000b82:	607b      	str	r3, [r7, #4]
 8000b84:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000b86:	2200      	movs	r2, #0
 8000b88:	2100      	movs	r1, #0
 8000b8a:	2009      	movs	r0, #9
 8000b8c:	f001 f9a8 	bl	8001ee0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000b90:	2009      	movs	r0, #9
 8000b92:	f001 f9ba 	bl	8001f0a <HAL_NVIC_EnableIRQ>

}
 8000b96:	46c0      	nop			; (mov r8, r8)
 8000b98:	46bd      	mov	sp, r7
 8000b9a:	b002      	add	sp, #8
 8000b9c:	bd80      	pop	{r7, pc}
 8000b9e:	46c0      	nop			; (mov r8, r8)
 8000ba0:	40021000 	.word	0x40021000

08000ba4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000ba4:	b590      	push	{r4, r7, lr}
 8000ba6:	b089      	sub	sp, #36	; 0x24
 8000ba8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000baa:	240c      	movs	r4, #12
 8000bac:	193b      	adds	r3, r7, r4
 8000bae:	0018      	movs	r0, r3
 8000bb0:	2314      	movs	r3, #20
 8000bb2:	001a      	movs	r2, r3
 8000bb4:	2100      	movs	r1, #0
 8000bb6:	f005 fd41 	bl	800663c <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000bba:	4b2c      	ldr	r3, [pc, #176]	; (8000c6c <MX_GPIO_Init+0xc8>)
 8000bbc:	695a      	ldr	r2, [r3, #20]
 8000bbe:	4b2b      	ldr	r3, [pc, #172]	; (8000c6c <MX_GPIO_Init+0xc8>)
 8000bc0:	2180      	movs	r1, #128	; 0x80
 8000bc2:	03c9      	lsls	r1, r1, #15
 8000bc4:	430a      	orrs	r2, r1
 8000bc6:	615a      	str	r2, [r3, #20]
 8000bc8:	4b28      	ldr	r3, [pc, #160]	; (8000c6c <MX_GPIO_Init+0xc8>)
 8000bca:	695a      	ldr	r2, [r3, #20]
 8000bcc:	2380      	movs	r3, #128	; 0x80
 8000bce:	03db      	lsls	r3, r3, #15
 8000bd0:	4013      	ands	r3, r2
 8000bd2:	60bb      	str	r3, [r7, #8]
 8000bd4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bd6:	4b25      	ldr	r3, [pc, #148]	; (8000c6c <MX_GPIO_Init+0xc8>)
 8000bd8:	695a      	ldr	r2, [r3, #20]
 8000bda:	4b24      	ldr	r3, [pc, #144]	; (8000c6c <MX_GPIO_Init+0xc8>)
 8000bdc:	2180      	movs	r1, #128	; 0x80
 8000bde:	0289      	lsls	r1, r1, #10
 8000be0:	430a      	orrs	r2, r1
 8000be2:	615a      	str	r2, [r3, #20]
 8000be4:	4b21      	ldr	r3, [pc, #132]	; (8000c6c <MX_GPIO_Init+0xc8>)
 8000be6:	695a      	ldr	r2, [r3, #20]
 8000be8:	2380      	movs	r3, #128	; 0x80
 8000bea:	029b      	lsls	r3, r3, #10
 8000bec:	4013      	ands	r3, r2
 8000bee:	607b      	str	r3, [r7, #4]
 8000bf0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000bf2:	4b1e      	ldr	r3, [pc, #120]	; (8000c6c <MX_GPIO_Init+0xc8>)
 8000bf4:	695a      	ldr	r2, [r3, #20]
 8000bf6:	4b1d      	ldr	r3, [pc, #116]	; (8000c6c <MX_GPIO_Init+0xc8>)
 8000bf8:	2180      	movs	r1, #128	; 0x80
 8000bfa:	02c9      	lsls	r1, r1, #11
 8000bfc:	430a      	orrs	r2, r1
 8000bfe:	615a      	str	r2, [r3, #20]
 8000c00:	4b1a      	ldr	r3, [pc, #104]	; (8000c6c <MX_GPIO_Init+0xc8>)
 8000c02:	695a      	ldr	r2, [r3, #20]
 8000c04:	2380      	movs	r3, #128	; 0x80
 8000c06:	02db      	lsls	r3, r3, #11
 8000c08:	4013      	ands	r3, r2
 8000c0a:	603b      	str	r3, [r7, #0]
 8000c0c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, LED_STATUS_Pin|MAG_NCS_Pin|OC_TH_STBY2_Pin|OC_TH_STBY1_Pin, GPIO_PIN_RESET);
 8000c0e:	4b18      	ldr	r3, [pc, #96]	; (8000c70 <MX_GPIO_Init+0xcc>)
 8000c10:	2200      	movs	r2, #0
 8000c12:	21c3      	movs	r1, #195	; 0xc3
 8000c14:	0018      	movs	r0, r3
 8000c16:	f001 fce7 	bl	80025e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LED_STATUS_Pin MAG_NCS_Pin OC_TH_STBY2_Pin OC_TH_STBY1_Pin */
  GPIO_InitStruct.Pin = LED_STATUS_Pin|MAG_NCS_Pin|OC_TH_STBY2_Pin|OC_TH_STBY1_Pin;
 8000c1a:	193b      	adds	r3, r7, r4
 8000c1c:	22c3      	movs	r2, #195	; 0xc3
 8000c1e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c20:	193b      	adds	r3, r7, r4
 8000c22:	2201      	movs	r2, #1
 8000c24:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c26:	193b      	adds	r3, r7, r4
 8000c28:	2200      	movs	r2, #0
 8000c2a:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c2c:	193b      	adds	r3, r7, r4
 8000c2e:	2200      	movs	r2, #0
 8000c30:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000c32:	193b      	adds	r3, r7, r4
 8000c34:	4a0e      	ldr	r2, [pc, #56]	; (8000c70 <MX_GPIO_Init+0xcc>)
 8000c36:	0019      	movs	r1, r3
 8000c38:	0010      	movs	r0, r2
 8000c3a:	f001 fb6d 	bl	8002318 <HAL_GPIO_Init>

  /*Configure GPIO pin : OC_SEL_Pin */
  GPIO_InitStruct.Pin = OC_SEL_Pin;
 8000c3e:	0021      	movs	r1, r4
 8000c40:	187b      	adds	r3, r7, r1
 8000c42:	2280      	movs	r2, #128	; 0x80
 8000c44:	0112      	lsls	r2, r2, #4
 8000c46:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c48:	187b      	adds	r3, r7, r1
 8000c4a:	2200      	movs	r2, #0
 8000c4c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c4e:	187b      	adds	r3, r7, r1
 8000c50:	2200      	movs	r2, #0
 8000c52:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(OC_SEL_GPIO_Port, &GPIO_InitStruct);
 8000c54:	187a      	adds	r2, r7, r1
 8000c56:	2390      	movs	r3, #144	; 0x90
 8000c58:	05db      	lsls	r3, r3, #23
 8000c5a:	0011      	movs	r1, r2
 8000c5c:	0018      	movs	r0, r3
 8000c5e:	f001 fb5b 	bl	8002318 <HAL_GPIO_Init>

}
 8000c62:	46c0      	nop			; (mov r8, r8)
 8000c64:	46bd      	mov	sp, r7
 8000c66:	b009      	add	sp, #36	; 0x24
 8000c68:	bd90      	pop	{r4, r7, pc}
 8000c6a:	46c0      	nop			; (mov r8, r8)
 8000c6c:	40021000 	.word	0x40021000
 8000c70:	48001400 	.word	0x48001400

08000c74 <HAL_I2C_SlaveTxCpltCallback>:
  * @note   This example shows a simple way to report end of IT Tx transfer, and
  *         you can add your own implementation.
  * @retval None
  */

void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *I2cHandle){
 8000c74:	b580      	push	{r7, lr}
 8000c76:	b082      	sub	sp, #8
 8000c78:	af00      	add	r7, sp, #0
 8000c7a:	6078      	str	r0, [r7, #4]
  Xfer_Complete = 1;
 8000c7c:	4b03      	ldr	r3, [pc, #12]	; (8000c8c <HAL_I2C_SlaveTxCpltCallback+0x18>)
 8000c7e:	2201      	movs	r2, #1
 8000c80:	601a      	str	r2, [r3, #0]
}
 8000c82:	46c0      	nop			; (mov r8, r8)
 8000c84:	46bd      	mov	sp, r7
 8000c86:	b002      	add	sp, #8
 8000c88:	bd80      	pop	{r7, pc}
 8000c8a:	46c0      	nop			; (mov r8, r8)
 8000c8c:	2000002c 	.word	0x2000002c

08000c90 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  I2cHandle: I2C handle
  * @note   This example shows a simple way to report end of IT Rx transfer, and
  *         you can add your own implementation.
  * @retval None
  */
void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *I2cHandle){
 8000c90:	b580      	push	{r7, lr}
 8000c92:	b082      	sub	sp, #8
 8000c94:	af00      	add	r7, sp, #0
 8000c96:	6078      	str	r0, [r7, #4]
}
 8000c98:	46c0      	nop			; (mov r8, r8)
 8000c9a:	46bd      	mov	sp, r7
 8000c9c:	b002      	add	sp, #8
 8000c9e:	bd80      	pop	{r7, pc}

08000ca0 <HAL_I2C_AddrCallback>:
  *                the configuration information for the specified I2C.
  * @param  TransferDirection: Master request Transfer Direction (Write/Read), value of @ref I2C_XferOptions_definition
  * @param  AddrMatchCode: Address Match Code
  * @retval None
  */
void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode){
 8000ca0:	b590      	push	{r4, r7, lr}
 8000ca2:	b085      	sub	sp, #20
 8000ca4:	af00      	add	r7, sp, #0
 8000ca6:	6078      	str	r0, [r7, #4]
 8000ca8:	0008      	movs	r0, r1
 8000caa:	0011      	movs	r1, r2
 8000cac:	1cfb      	adds	r3, r7, #3
 8000cae:	1c02      	adds	r2, r0, #0
 8000cb0:	701a      	strb	r2, [r3, #0]
 8000cb2:	003b      	movs	r3, r7
 8000cb4:	1c0a      	adds	r2, r1, #0
 8000cb6:	801a      	strh	r2, [r3, #0]


  Transfer_Direction = TransferDirection;
 8000cb8:	1cfb      	adds	r3, r7, #3
 8000cba:	781a      	ldrb	r2, [r3, #0]
 8000cbc:	4b19      	ldr	r3, [pc, #100]	; (8000d24 <HAL_I2C_AddrCallback+0x84>)
 8000cbe:	601a      	str	r2, [r3, #0]
  HAL_StatusTypeDef status;
  if (Transfer_Direction != 0){
 8000cc0:	4b18      	ldr	r3, [pc, #96]	; (8000d24 <HAL_I2C_AddrCallback+0x84>)
 8000cc2:	681b      	ldr	r3, [r3, #0]
 8000cc4:	2b00      	cmp	r3, #0
 8000cc6:	d00b      	beq.n	8000ce0 <HAL_I2C_AddrCallback+0x40>
     /*##- Start the transmission process #####################################*/
	  /* While the I2C in reception process, user can transmit data through "aTxBuffer" buffer */
	  status = HAL_I2C_Slave_Seq_Transmit_IT(&hi2c1, (uint8_t *)aTxBuffer, BUFFERSIZE, I2C_FIRST_AND_LAST_FRAME);
 8000cc8:	230f      	movs	r3, #15
 8000cca:	18fc      	adds	r4, r7, r3
 8000ccc:	2380      	movs	r3, #128	; 0x80
 8000cce:	049b      	lsls	r3, r3, #18
 8000cd0:	4915      	ldr	r1, [pc, #84]	; (8000d28 <HAL_I2C_AddrCallback+0x88>)
 8000cd2:	4816      	ldr	r0, [pc, #88]	; (8000d2c <HAL_I2C_AddrCallback+0x8c>)
 8000cd4:	2202      	movs	r2, #2
 8000cd6:	f001 fd3b 	bl	8002750 <HAL_I2C_Slave_Seq_Transmit_IT>
 8000cda:	0003      	movs	r3, r0
 8000cdc:	7023      	strb	r3, [r4, #0]
 8000cde:	e016      	b.n	8000d0e <HAL_I2C_AddrCallback+0x6e>


  }else{
      /*##- Put I2C peripheral in reception process ###########################*/
	  status = HAL_I2C_Slave_Seq_Receive_IT(&hi2c1, (uint8_t *)aRxBuffer, BUFFERSIZE, I2C_FIRST_AND_LAST_FRAME);
 8000ce0:	230f      	movs	r3, #15
 8000ce2:	18fc      	adds	r4, r7, r3
 8000ce4:	2380      	movs	r3, #128	; 0x80
 8000ce6:	049b      	lsls	r3, r3, #18
 8000ce8:	4911      	ldr	r1, [pc, #68]	; (8000d30 <HAL_I2C_AddrCallback+0x90>)
 8000cea:	4810      	ldr	r0, [pc, #64]	; (8000d2c <HAL_I2C_AddrCallback+0x8c>)
 8000cec:	2202      	movs	r2, #2
 8000cee:	f001 fdef 	bl	80028d0 <HAL_I2C_Slave_Seq_Receive_IT>
 8000cf2:	0003      	movs	r3, r0
 8000cf4:	7023      	strb	r3, [r4, #0]

	  aTxBuffer[0] = aRxBuffer[0] + 1;
 8000cf6:	4b0e      	ldr	r3, [pc, #56]	; (8000d30 <HAL_I2C_AddrCallback+0x90>)
 8000cf8:	781b      	ldrb	r3, [r3, #0]
 8000cfa:	3301      	adds	r3, #1
 8000cfc:	b2da      	uxtb	r2, r3
 8000cfe:	4b0a      	ldr	r3, [pc, #40]	; (8000d28 <HAL_I2C_AddrCallback+0x88>)
 8000d00:	701a      	strb	r2, [r3, #0]
	  aTxBuffer[1] = aRxBuffer[1] + 1;
 8000d02:	4b0b      	ldr	r3, [pc, #44]	; (8000d30 <HAL_I2C_AddrCallback+0x90>)
 8000d04:	785b      	ldrb	r3, [r3, #1]
 8000d06:	3301      	adds	r3, #1
 8000d08:	b2da      	uxtb	r2, r3
 8000d0a:	4b07      	ldr	r3, [pc, #28]	; (8000d28 <HAL_I2C_AddrCallback+0x88>)
 8000d0c:	705a      	strb	r2, [r3, #1]
//	  Xfer_Complete = 1;


  }
  if(status != HAL_OK){
 8000d0e:	230f      	movs	r3, #15
 8000d10:	18fb      	adds	r3, r7, r3
 8000d12:	781b      	ldrb	r3, [r3, #0]
 8000d14:	2b00      	cmp	r3, #0
 8000d16:	d001      	beq.n	8000d1c <HAL_I2C_AddrCallback+0x7c>
	  Error_Handler();
 8000d18:	f000 f825 	bl	8000d66 <Error_Handler>
  }

}
 8000d1c:	46c0      	nop			; (mov r8, r8)
 8000d1e:	46bd      	mov	sp, r7
 8000d20:	b005      	add	sp, #20
 8000d22:	bd90      	pop	{r4, r7, pc}
 8000d24:	20000028 	.word	0x20000028
 8000d28:	20000030 	.word	0x20000030
 8000d2c:	200000c8 	.word	0x200000c8
 8000d30:	20000034 	.word	0x20000034

08000d34 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8000d34:	b580      	push	{r7, lr}
 8000d36:	b082      	sub	sp, #8
 8000d38:	af00      	add	r7, sp, #0
 8000d3a:	6078      	str	r0, [r7, #4]
}
 8000d3c:	46c0      	nop			; (mov r8, r8)
 8000d3e:	46bd      	mov	sp, r7
 8000d40:	b002      	add	sp, #8
 8000d42:	bd80      	pop	{r7, pc}

08000d44 <HAL_I2C_ErrorCallback>:
  * @param  I2cHandle: I2C handle
  * @note   This example shows a simple way to report transfer error, and you can
  *         add your own implementation.
  * @retval None
  */
void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *I2cHandle){
 8000d44:	b580      	push	{r7, lr}
 8000d46:	b082      	sub	sp, #8
 8000d48:	af00      	add	r7, sp, #0
 8000d4a:	6078      	str	r0, [r7, #4]
  /** Error_Handler() function is called when error occurs.
    * 1- When Slave doesn't acknowledge its address, Master restarts communication.
    * 2- When Master doesn't acknowledge the last data transferred, Slave doesn't care in this example.
    */
  if (HAL_I2C_GetError(I2cHandle) != HAL_I2C_ERROR_AF){
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	0018      	movs	r0, r3
 8000d50:	f001 ff46 	bl	8002be0 <HAL_I2C_GetError>
 8000d54:	0003      	movs	r3, r0
 8000d56:	2b04      	cmp	r3, #4
 8000d58:	d001      	beq.n	8000d5e <HAL_I2C_ErrorCallback+0x1a>
    Error_Handler();
 8000d5a:	f000 f804 	bl	8000d66 <Error_Handler>
  }
}
 8000d5e:	46c0      	nop			; (mov r8, r8)
 8000d60:	46bd      	mov	sp, r7
 8000d62:	b002      	add	sp, #8
 8000d64:	bd80      	pop	{r7, pc}

08000d66 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d66:	b580      	push	{r7, lr}
 8000d68:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000d6a:	b672      	cpsid	i
}
 8000d6c:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();		//disable interrupts
	NVIC_SystemReset(); //reset microcontroller, clearing any I2C faults. Maybe change to only
 8000d6e:	f7ff fb41 	bl	80003f4 <__NVIC_SystemReset>
	...

08000d74 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d74:	b580      	push	{r7, lr}
 8000d76:	b082      	sub	sp, #8
 8000d78:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d7a:	4b0f      	ldr	r3, [pc, #60]	; (8000db8 <HAL_MspInit+0x44>)
 8000d7c:	699a      	ldr	r2, [r3, #24]
 8000d7e:	4b0e      	ldr	r3, [pc, #56]	; (8000db8 <HAL_MspInit+0x44>)
 8000d80:	2101      	movs	r1, #1
 8000d82:	430a      	orrs	r2, r1
 8000d84:	619a      	str	r2, [r3, #24]
 8000d86:	4b0c      	ldr	r3, [pc, #48]	; (8000db8 <HAL_MspInit+0x44>)
 8000d88:	699b      	ldr	r3, [r3, #24]
 8000d8a:	2201      	movs	r2, #1
 8000d8c:	4013      	ands	r3, r2
 8000d8e:	607b      	str	r3, [r7, #4]
 8000d90:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d92:	4b09      	ldr	r3, [pc, #36]	; (8000db8 <HAL_MspInit+0x44>)
 8000d94:	69da      	ldr	r2, [r3, #28]
 8000d96:	4b08      	ldr	r3, [pc, #32]	; (8000db8 <HAL_MspInit+0x44>)
 8000d98:	2180      	movs	r1, #128	; 0x80
 8000d9a:	0549      	lsls	r1, r1, #21
 8000d9c:	430a      	orrs	r2, r1
 8000d9e:	61da      	str	r2, [r3, #28]
 8000da0:	4b05      	ldr	r3, [pc, #20]	; (8000db8 <HAL_MspInit+0x44>)
 8000da2:	69da      	ldr	r2, [r3, #28]
 8000da4:	2380      	movs	r3, #128	; 0x80
 8000da6:	055b      	lsls	r3, r3, #21
 8000da8:	4013      	ands	r3, r2
 8000daa:	603b      	str	r3, [r7, #0]
 8000dac:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000dae:	46c0      	nop			; (mov r8, r8)
 8000db0:	46bd      	mov	sp, r7
 8000db2:	b002      	add	sp, #8
 8000db4:	bd80      	pop	{r7, pc}
 8000db6:	46c0      	nop			; (mov r8, r8)
 8000db8:	40021000 	.word	0x40021000

08000dbc <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000dbc:	b590      	push	{r4, r7, lr}
 8000dbe:	b08b      	sub	sp, #44	; 0x2c
 8000dc0:	af00      	add	r7, sp, #0
 8000dc2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dc4:	2414      	movs	r4, #20
 8000dc6:	193b      	adds	r3, r7, r4
 8000dc8:	0018      	movs	r0, r3
 8000dca:	2314      	movs	r3, #20
 8000dcc:	001a      	movs	r2, r3
 8000dce:	2100      	movs	r1, #0
 8000dd0:	f005 fc34 	bl	800663c <memset>
  if(hadc->Instance==ADC1)
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	681b      	ldr	r3, [r3, #0]
 8000dd8:	4a3b      	ldr	r2, [pc, #236]	; (8000ec8 <HAL_ADC_MspInit+0x10c>)
 8000dda:	4293      	cmp	r3, r2
 8000ddc:	d170      	bne.n	8000ec0 <HAL_ADC_MspInit+0x104>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000dde:	4b3b      	ldr	r3, [pc, #236]	; (8000ecc <HAL_ADC_MspInit+0x110>)
 8000de0:	699a      	ldr	r2, [r3, #24]
 8000de2:	4b3a      	ldr	r3, [pc, #232]	; (8000ecc <HAL_ADC_MspInit+0x110>)
 8000de4:	2180      	movs	r1, #128	; 0x80
 8000de6:	0089      	lsls	r1, r1, #2
 8000de8:	430a      	orrs	r2, r1
 8000dea:	619a      	str	r2, [r3, #24]
 8000dec:	4b37      	ldr	r3, [pc, #220]	; (8000ecc <HAL_ADC_MspInit+0x110>)
 8000dee:	699a      	ldr	r2, [r3, #24]
 8000df0:	2380      	movs	r3, #128	; 0x80
 8000df2:	009b      	lsls	r3, r3, #2
 8000df4:	4013      	ands	r3, r2
 8000df6:	613b      	str	r3, [r7, #16]
 8000df8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000dfa:	4b34      	ldr	r3, [pc, #208]	; (8000ecc <HAL_ADC_MspInit+0x110>)
 8000dfc:	695a      	ldr	r2, [r3, #20]
 8000dfe:	4b33      	ldr	r3, [pc, #204]	; (8000ecc <HAL_ADC_MspInit+0x110>)
 8000e00:	2180      	movs	r1, #128	; 0x80
 8000e02:	0289      	lsls	r1, r1, #10
 8000e04:	430a      	orrs	r2, r1
 8000e06:	615a      	str	r2, [r3, #20]
 8000e08:	4b30      	ldr	r3, [pc, #192]	; (8000ecc <HAL_ADC_MspInit+0x110>)
 8000e0a:	695a      	ldr	r2, [r3, #20]
 8000e0c:	2380      	movs	r3, #128	; 0x80
 8000e0e:	029b      	lsls	r3, r3, #10
 8000e10:	4013      	ands	r3, r2
 8000e12:	60fb      	str	r3, [r7, #12]
 8000e14:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e16:	4b2d      	ldr	r3, [pc, #180]	; (8000ecc <HAL_ADC_MspInit+0x110>)
 8000e18:	695a      	ldr	r2, [r3, #20]
 8000e1a:	4b2c      	ldr	r3, [pc, #176]	; (8000ecc <HAL_ADC_MspInit+0x110>)
 8000e1c:	2180      	movs	r1, #128	; 0x80
 8000e1e:	02c9      	lsls	r1, r1, #11
 8000e20:	430a      	orrs	r2, r1
 8000e22:	615a      	str	r2, [r3, #20]
 8000e24:	4b29      	ldr	r3, [pc, #164]	; (8000ecc <HAL_ADC_MspInit+0x110>)
 8000e26:	695a      	ldr	r2, [r3, #20]
 8000e28:	2380      	movs	r3, #128	; 0x80
 8000e2a:	02db      	lsls	r3, r3, #11
 8000e2c:	4013      	ands	r3, r2
 8000e2e:	60bb      	str	r3, [r7, #8]
 8000e30:	68bb      	ldr	r3, [r7, #8]
    PA0     ------> ADC_IN0
    PA3     ------> ADC_IN3
    PA4     ------> ADC_IN4
    PB1     ------> ADC_IN9
    */
    GPIO_InitStruct.Pin = OP_V_O_Pin|OP_W_O_Pin|GPIO_PIN_4;
 8000e32:	193b      	adds	r3, r7, r4
 8000e34:	2219      	movs	r2, #25
 8000e36:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000e38:	193b      	adds	r3, r7, r4
 8000e3a:	2203      	movs	r2, #3
 8000e3c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e3e:	193b      	adds	r3, r7, r4
 8000e40:	2200      	movs	r2, #0
 8000e42:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e44:	193a      	adds	r2, r7, r4
 8000e46:	2390      	movs	r3, #144	; 0x90
 8000e48:	05db      	lsls	r3, r3, #23
 8000e4a:	0011      	movs	r1, r2
 8000e4c:	0018      	movs	r0, r3
 8000e4e:	f001 fa63 	bl	8002318 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OP_U_O_Pin;
 8000e52:	193b      	adds	r3, r7, r4
 8000e54:	2202      	movs	r2, #2
 8000e56:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000e58:	193b      	adds	r3, r7, r4
 8000e5a:	2203      	movs	r2, #3
 8000e5c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e5e:	193b      	adds	r3, r7, r4
 8000e60:	2200      	movs	r2, #0
 8000e62:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(OP_U_O_GPIO_Port, &GPIO_InitStruct);
 8000e64:	193b      	adds	r3, r7, r4
 8000e66:	4a1a      	ldr	r2, [pc, #104]	; (8000ed0 <HAL_ADC_MspInit+0x114>)
 8000e68:	0019      	movs	r1, r3
 8000e6a:	0010      	movs	r0, r2
 8000e6c:	f001 fa54 	bl	8002318 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC Init */
    hdma_adc.Instance = DMA1_Channel1;
 8000e70:	4b18      	ldr	r3, [pc, #96]	; (8000ed4 <HAL_ADC_MspInit+0x118>)
 8000e72:	4a19      	ldr	r2, [pc, #100]	; (8000ed8 <HAL_ADC_MspInit+0x11c>)
 8000e74:	601a      	str	r2, [r3, #0]
    hdma_adc.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000e76:	4b17      	ldr	r3, [pc, #92]	; (8000ed4 <HAL_ADC_MspInit+0x118>)
 8000e78:	2200      	movs	r2, #0
 8000e7a:	605a      	str	r2, [r3, #4]
    hdma_adc.Init.PeriphInc = DMA_PINC_DISABLE;
 8000e7c:	4b15      	ldr	r3, [pc, #84]	; (8000ed4 <HAL_ADC_MspInit+0x118>)
 8000e7e:	2200      	movs	r2, #0
 8000e80:	609a      	str	r2, [r3, #8]
    hdma_adc.Init.MemInc = DMA_MINC_ENABLE;
 8000e82:	4b14      	ldr	r3, [pc, #80]	; (8000ed4 <HAL_ADC_MspInit+0x118>)
 8000e84:	2280      	movs	r2, #128	; 0x80
 8000e86:	60da      	str	r2, [r3, #12]
    hdma_adc.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000e88:	4b12      	ldr	r3, [pc, #72]	; (8000ed4 <HAL_ADC_MspInit+0x118>)
 8000e8a:	2280      	movs	r2, #128	; 0x80
 8000e8c:	0052      	lsls	r2, r2, #1
 8000e8e:	611a      	str	r2, [r3, #16]
    hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000e90:	4b10      	ldr	r3, [pc, #64]	; (8000ed4 <HAL_ADC_MspInit+0x118>)
 8000e92:	2280      	movs	r2, #128	; 0x80
 8000e94:	00d2      	lsls	r2, r2, #3
 8000e96:	615a      	str	r2, [r3, #20]
    hdma_adc.Init.Mode = DMA_CIRCULAR;
 8000e98:	4b0e      	ldr	r3, [pc, #56]	; (8000ed4 <HAL_ADC_MspInit+0x118>)
 8000e9a:	2220      	movs	r2, #32
 8000e9c:	619a      	str	r2, [r3, #24]
    hdma_adc.Init.Priority = DMA_PRIORITY_LOW;
 8000e9e:	4b0d      	ldr	r3, [pc, #52]	; (8000ed4 <HAL_ADC_MspInit+0x118>)
 8000ea0:	2200      	movs	r2, #0
 8000ea2:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc) != HAL_OK)
 8000ea4:	4b0b      	ldr	r3, [pc, #44]	; (8000ed4 <HAL_ADC_MspInit+0x118>)
 8000ea6:	0018      	movs	r0, r3
 8000ea8:	f001 f84c 	bl	8001f44 <HAL_DMA_Init>
 8000eac:	1e03      	subs	r3, r0, #0
 8000eae:	d001      	beq.n	8000eb4 <HAL_ADC_MspInit+0xf8>
    {
      Error_Handler();
 8000eb0:	f7ff ff59 	bl	8000d66 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc);
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	4a07      	ldr	r2, [pc, #28]	; (8000ed4 <HAL_ADC_MspInit+0x118>)
 8000eb8:	631a      	str	r2, [r3, #48]	; 0x30
 8000eba:	4b06      	ldr	r3, [pc, #24]	; (8000ed4 <HAL_ADC_MspInit+0x118>)
 8000ebc:	687a      	ldr	r2, [r7, #4]
 8000ebe:	625a      	str	r2, [r3, #36]	; 0x24
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8000ec0:	46c0      	nop			; (mov r8, r8)
 8000ec2:	46bd      	mov	sp, r7
 8000ec4:	b00b      	add	sp, #44	; 0x2c
 8000ec6:	bd90      	pop	{r4, r7, pc}
 8000ec8:	40012400 	.word	0x40012400
 8000ecc:	40021000 	.word	0x40021000
 8000ed0:	48000400 	.word	0x48000400
 8000ed4:	20000084 	.word	0x20000084
 8000ed8:	40020008 	.word	0x40020008

08000edc <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000edc:	b590      	push	{r4, r7, lr}
 8000ede:	b08b      	sub	sp, #44	; 0x2c
 8000ee0:	af00      	add	r7, sp, #0
 8000ee2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ee4:	2414      	movs	r4, #20
 8000ee6:	193b      	adds	r3, r7, r4
 8000ee8:	0018      	movs	r0, r3
 8000eea:	2314      	movs	r3, #20
 8000eec:	001a      	movs	r2, r3
 8000eee:	2100      	movs	r1, #0
 8000ef0:	f005 fba4 	bl	800663c <memset>
  if(hi2c->Instance==I2C1)
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	681b      	ldr	r3, [r3, #0]
 8000ef8:	4a20      	ldr	r2, [pc, #128]	; (8000f7c <HAL_I2C_MspInit+0xa0>)
 8000efa:	4293      	cmp	r3, r2
 8000efc:	d139      	bne.n	8000f72 <HAL_I2C_MspInit+0x96>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000efe:	4b20      	ldr	r3, [pc, #128]	; (8000f80 <HAL_I2C_MspInit+0xa4>)
 8000f00:	695a      	ldr	r2, [r3, #20]
 8000f02:	4b1f      	ldr	r3, [pc, #124]	; (8000f80 <HAL_I2C_MspInit+0xa4>)
 8000f04:	2180      	movs	r1, #128	; 0x80
 8000f06:	02c9      	lsls	r1, r1, #11
 8000f08:	430a      	orrs	r2, r1
 8000f0a:	615a      	str	r2, [r3, #20]
 8000f0c:	4b1c      	ldr	r3, [pc, #112]	; (8000f80 <HAL_I2C_MspInit+0xa4>)
 8000f0e:	695a      	ldr	r2, [r3, #20]
 8000f10:	2380      	movs	r3, #128	; 0x80
 8000f12:	02db      	lsls	r3, r3, #11
 8000f14:	4013      	ands	r3, r2
 8000f16:	613b      	str	r3, [r7, #16]
 8000f18:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000f1a:	0021      	movs	r1, r4
 8000f1c:	187b      	adds	r3, r7, r1
 8000f1e:	22c0      	movs	r2, #192	; 0xc0
 8000f20:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000f22:	187b      	adds	r3, r7, r1
 8000f24:	2212      	movs	r2, #18
 8000f26:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f28:	187b      	adds	r3, r7, r1
 8000f2a:	2200      	movs	r2, #0
 8000f2c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000f2e:	187b      	adds	r3, r7, r1
 8000f30:	2203      	movs	r2, #3
 8000f32:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 8000f34:	187b      	adds	r3, r7, r1
 8000f36:	2201      	movs	r2, #1
 8000f38:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f3a:	187b      	adds	r3, r7, r1
 8000f3c:	4a11      	ldr	r2, [pc, #68]	; (8000f84 <HAL_I2C_MspInit+0xa8>)
 8000f3e:	0019      	movs	r1, r3
 8000f40:	0010      	movs	r0, r2
 8000f42:	f001 f9e9 	bl	8002318 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000f46:	4b0e      	ldr	r3, [pc, #56]	; (8000f80 <HAL_I2C_MspInit+0xa4>)
 8000f48:	69da      	ldr	r2, [r3, #28]
 8000f4a:	4b0d      	ldr	r3, [pc, #52]	; (8000f80 <HAL_I2C_MspInit+0xa4>)
 8000f4c:	2180      	movs	r1, #128	; 0x80
 8000f4e:	0389      	lsls	r1, r1, #14
 8000f50:	430a      	orrs	r2, r1
 8000f52:	61da      	str	r2, [r3, #28]
 8000f54:	4b0a      	ldr	r3, [pc, #40]	; (8000f80 <HAL_I2C_MspInit+0xa4>)
 8000f56:	69da      	ldr	r2, [r3, #28]
 8000f58:	2380      	movs	r3, #128	; 0x80
 8000f5a:	039b      	lsls	r3, r3, #14
 8000f5c:	4013      	ands	r3, r2
 8000f5e:	60fb      	str	r3, [r7, #12]
 8000f60:	68fb      	ldr	r3, [r7, #12]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_IRQn, 0, 0);
 8000f62:	2200      	movs	r2, #0
 8000f64:	2100      	movs	r1, #0
 8000f66:	2017      	movs	r0, #23
 8000f68:	f000 ffba 	bl	8001ee0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_IRQn);
 8000f6c:	2017      	movs	r0, #23
 8000f6e:	f000 ffcc 	bl	8001f0a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8000f72:	46c0      	nop			; (mov r8, r8)
 8000f74:	46bd      	mov	sp, r7
 8000f76:	b00b      	add	sp, #44	; 0x2c
 8000f78:	bd90      	pop	{r4, r7, pc}
 8000f7a:	46c0      	nop			; (mov r8, r8)
 8000f7c:	40005400 	.word	0x40005400
 8000f80:	40021000 	.word	0x40021000
 8000f84:	48000400 	.word	0x48000400

08000f88 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000f88:	b590      	push	{r4, r7, lr}
 8000f8a:	b08b      	sub	sp, #44	; 0x2c
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f90:	2414      	movs	r4, #20
 8000f92:	193b      	adds	r3, r7, r4
 8000f94:	0018      	movs	r0, r3
 8000f96:	2314      	movs	r3, #20
 8000f98:	001a      	movs	r2, r3
 8000f9a:	2100      	movs	r1, #0
 8000f9c:	f005 fb4e 	bl	800663c <memset>
  if(hspi->Instance==SPI1)
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	681b      	ldr	r3, [r3, #0]
 8000fa4:	4a1c      	ldr	r2, [pc, #112]	; (8001018 <HAL_SPI_MspInit+0x90>)
 8000fa6:	4293      	cmp	r3, r2
 8000fa8:	d132      	bne.n	8001010 <HAL_SPI_MspInit+0x88>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000faa:	4b1c      	ldr	r3, [pc, #112]	; (800101c <HAL_SPI_MspInit+0x94>)
 8000fac:	699a      	ldr	r2, [r3, #24]
 8000fae:	4b1b      	ldr	r3, [pc, #108]	; (800101c <HAL_SPI_MspInit+0x94>)
 8000fb0:	2180      	movs	r1, #128	; 0x80
 8000fb2:	0149      	lsls	r1, r1, #5
 8000fb4:	430a      	orrs	r2, r1
 8000fb6:	619a      	str	r2, [r3, #24]
 8000fb8:	4b18      	ldr	r3, [pc, #96]	; (800101c <HAL_SPI_MspInit+0x94>)
 8000fba:	699a      	ldr	r2, [r3, #24]
 8000fbc:	2380      	movs	r3, #128	; 0x80
 8000fbe:	015b      	lsls	r3, r3, #5
 8000fc0:	4013      	ands	r3, r2
 8000fc2:	613b      	str	r3, [r7, #16]
 8000fc4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fc6:	4b15      	ldr	r3, [pc, #84]	; (800101c <HAL_SPI_MspInit+0x94>)
 8000fc8:	695a      	ldr	r2, [r3, #20]
 8000fca:	4b14      	ldr	r3, [pc, #80]	; (800101c <HAL_SPI_MspInit+0x94>)
 8000fcc:	2180      	movs	r1, #128	; 0x80
 8000fce:	0289      	lsls	r1, r1, #10
 8000fd0:	430a      	orrs	r2, r1
 8000fd2:	615a      	str	r2, [r3, #20]
 8000fd4:	4b11      	ldr	r3, [pc, #68]	; (800101c <HAL_SPI_MspInit+0x94>)
 8000fd6:	695a      	ldr	r2, [r3, #20]
 8000fd8:	2380      	movs	r3, #128	; 0x80
 8000fda:	029b      	lsls	r3, r3, #10
 8000fdc:	4013      	ands	r3, r2
 8000fde:	60fb      	str	r3, [r7, #12]
 8000fe0:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8000fe2:	0021      	movs	r1, r4
 8000fe4:	187b      	adds	r3, r7, r1
 8000fe6:	22e0      	movs	r2, #224	; 0xe0
 8000fe8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fea:	187b      	adds	r3, r7, r1
 8000fec:	2202      	movs	r2, #2
 8000fee:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ff0:	187b      	adds	r3, r7, r1
 8000ff2:	2200      	movs	r2, #0
 8000ff4:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000ff6:	187b      	adds	r3, r7, r1
 8000ff8:	2203      	movs	r2, #3
 8000ffa:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8000ffc:	187b      	adds	r3, r7, r1
 8000ffe:	2200      	movs	r2, #0
 8001000:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001002:	187a      	adds	r2, r7, r1
 8001004:	2390      	movs	r3, #144	; 0x90
 8001006:	05db      	lsls	r3, r3, #23
 8001008:	0011      	movs	r1, r2
 800100a:	0018      	movs	r0, r3
 800100c:	f001 f984 	bl	8002318 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001010:	46c0      	nop			; (mov r8, r8)
 8001012:	46bd      	mov	sp, r7
 8001014:	b00b      	add	sp, #44	; 0x2c
 8001016:	bd90      	pop	{r4, r7, pc}
 8001018:	40013000 	.word	0x40013000
 800101c:	40021000 	.word	0x40021000

08001020 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001020:	b590      	push	{r4, r7, lr}
 8001022:	b08b      	sub	sp, #44	; 0x2c
 8001024:	af00      	add	r7, sp, #0
 8001026:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001028:	2414      	movs	r4, #20
 800102a:	193b      	adds	r3, r7, r4
 800102c:	0018      	movs	r0, r3
 800102e:	2314      	movs	r3, #20
 8001030:	001a      	movs	r2, r3
 8001032:	2100      	movs	r1, #0
 8001034:	f005 fb02 	bl	800663c <memset>
  if(htim_base->Instance==TIM1)
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	4a2f      	ldr	r2, [pc, #188]	; (80010fc <HAL_TIM_Base_MspInit+0xdc>)
 800103e:	4293      	cmp	r3, r2
 8001040:	d157      	bne.n	80010f2 <HAL_TIM_Base_MspInit+0xd2>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001042:	4b2f      	ldr	r3, [pc, #188]	; (8001100 <HAL_TIM_Base_MspInit+0xe0>)
 8001044:	699a      	ldr	r2, [r3, #24]
 8001046:	4b2e      	ldr	r3, [pc, #184]	; (8001100 <HAL_TIM_Base_MspInit+0xe0>)
 8001048:	2180      	movs	r1, #128	; 0x80
 800104a:	0109      	lsls	r1, r1, #4
 800104c:	430a      	orrs	r2, r1
 800104e:	619a      	str	r2, [r3, #24]
 8001050:	4b2b      	ldr	r3, [pc, #172]	; (8001100 <HAL_TIM_Base_MspInit+0xe0>)
 8001052:	699a      	ldr	r2, [r3, #24]
 8001054:	2380      	movs	r3, #128	; 0x80
 8001056:	011b      	lsls	r3, r3, #4
 8001058:	4013      	ands	r3, r2
 800105a:	613b      	str	r3, [r7, #16]
 800105c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800105e:	4b28      	ldr	r3, [pc, #160]	; (8001100 <HAL_TIM_Base_MspInit+0xe0>)
 8001060:	695a      	ldr	r2, [r3, #20]
 8001062:	4b27      	ldr	r3, [pc, #156]	; (8001100 <HAL_TIM_Base_MspInit+0xe0>)
 8001064:	2180      	movs	r1, #128	; 0x80
 8001066:	02c9      	lsls	r1, r1, #11
 8001068:	430a      	orrs	r2, r1
 800106a:	615a      	str	r2, [r3, #20]
 800106c:	4b24      	ldr	r3, [pc, #144]	; (8001100 <HAL_TIM_Base_MspInit+0xe0>)
 800106e:	695a      	ldr	r2, [r3, #20]
 8001070:	2380      	movs	r3, #128	; 0x80
 8001072:	02db      	lsls	r3, r3, #11
 8001074:	4013      	ands	r3, r2
 8001076:	60fb      	str	r3, [r7, #12]
 8001078:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800107a:	4b21      	ldr	r3, [pc, #132]	; (8001100 <HAL_TIM_Base_MspInit+0xe0>)
 800107c:	695a      	ldr	r2, [r3, #20]
 800107e:	4b20      	ldr	r3, [pc, #128]	; (8001100 <HAL_TIM_Base_MspInit+0xe0>)
 8001080:	2180      	movs	r1, #128	; 0x80
 8001082:	0289      	lsls	r1, r1, #10
 8001084:	430a      	orrs	r2, r1
 8001086:	615a      	str	r2, [r3, #20]
 8001088:	4b1d      	ldr	r3, [pc, #116]	; (8001100 <HAL_TIM_Base_MspInit+0xe0>)
 800108a:	695a      	ldr	r2, [r3, #20]
 800108c:	2380      	movs	r3, #128	; 0x80
 800108e:	029b      	lsls	r3, r3, #10
 8001090:	4013      	ands	r3, r2
 8001092:	60bb      	str	r3, [r7, #8]
 8001094:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PB12     ------> TIM1_BKIN
    PA12     ------> TIM1_ETR
    */
    GPIO_InitStruct.Pin = OC_COMP_INT_Pin;
 8001096:	193b      	adds	r3, r7, r4
 8001098:	2280      	movs	r2, #128	; 0x80
 800109a:	0152      	lsls	r2, r2, #5
 800109c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800109e:	193b      	adds	r3, r7, r4
 80010a0:	2202      	movs	r2, #2
 80010a2:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010a4:	193b      	adds	r3, r7, r4
 80010a6:	2200      	movs	r2, #0
 80010a8:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010aa:	193b      	adds	r3, r7, r4
 80010ac:	2200      	movs	r2, #0
 80010ae:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 80010b0:	193b      	adds	r3, r7, r4
 80010b2:	2202      	movs	r2, #2
 80010b4:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(OC_COMP_INT_GPIO_Port, &GPIO_InitStruct);
 80010b6:	193b      	adds	r3, r7, r4
 80010b8:	4a12      	ldr	r2, [pc, #72]	; (8001104 <HAL_TIM_Base_MspInit+0xe4>)
 80010ba:	0019      	movs	r1, r3
 80010bc:	0010      	movs	r0, r2
 80010be:	f001 f92b 	bl	8002318 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OC_COMP_INT2_Pin;
 80010c2:	0021      	movs	r1, r4
 80010c4:	187b      	adds	r3, r7, r1
 80010c6:	2280      	movs	r2, #128	; 0x80
 80010c8:	0152      	lsls	r2, r2, #5
 80010ca:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010cc:	187b      	adds	r3, r7, r1
 80010ce:	2202      	movs	r2, #2
 80010d0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010d2:	187b      	adds	r3, r7, r1
 80010d4:	2200      	movs	r2, #0
 80010d6:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010d8:	187b      	adds	r3, r7, r1
 80010da:	2200      	movs	r2, #0
 80010dc:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 80010de:	187b      	adds	r3, r7, r1
 80010e0:	2202      	movs	r2, #2
 80010e2:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(OC_COMP_INT2_GPIO_Port, &GPIO_InitStruct);
 80010e4:	187a      	adds	r2, r7, r1
 80010e6:	2390      	movs	r3, #144	; 0x90
 80010e8:	05db      	lsls	r3, r3, #23
 80010ea:	0011      	movs	r1, r2
 80010ec:	0018      	movs	r0, r3
 80010ee:	f001 f913 	bl	8002318 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 80010f2:	46c0      	nop			; (mov r8, r8)
 80010f4:	46bd      	mov	sp, r7
 80010f6:	b00b      	add	sp, #44	; 0x2c
 80010f8:	bd90      	pop	{r4, r7, pc}
 80010fa:	46c0      	nop			; (mov r8, r8)
 80010fc:	40012c00 	.word	0x40012c00
 8001100:	40021000 	.word	0x40021000
 8001104:	48000400 	.word	0x48000400

08001108 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001108:	b590      	push	{r4, r7, lr}
 800110a:	b08b      	sub	sp, #44	; 0x2c
 800110c:	af00      	add	r7, sp, #0
 800110e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001110:	2414      	movs	r4, #20
 8001112:	193b      	adds	r3, r7, r4
 8001114:	0018      	movs	r0, r3
 8001116:	2314      	movs	r3, #20
 8001118:	001a      	movs	r2, r3
 800111a:	2100      	movs	r1, #0
 800111c:	f005 fa8e 	bl	800663c <memset>
  if(htim->Instance==TIM1)
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	4a28      	ldr	r2, [pc, #160]	; (80011c8 <HAL_TIM_MspPostInit+0xc0>)
 8001126:	4293      	cmp	r3, r2
 8001128:	d149      	bne.n	80011be <HAL_TIM_MspPostInit+0xb6>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800112a:	4b28      	ldr	r3, [pc, #160]	; (80011cc <HAL_TIM_MspPostInit+0xc4>)
 800112c:	695a      	ldr	r2, [r3, #20]
 800112e:	4b27      	ldr	r3, [pc, #156]	; (80011cc <HAL_TIM_MspPostInit+0xc4>)
 8001130:	2180      	movs	r1, #128	; 0x80
 8001132:	02c9      	lsls	r1, r1, #11
 8001134:	430a      	orrs	r2, r1
 8001136:	615a      	str	r2, [r3, #20]
 8001138:	4b24      	ldr	r3, [pc, #144]	; (80011cc <HAL_TIM_MspPostInit+0xc4>)
 800113a:	695a      	ldr	r2, [r3, #20]
 800113c:	2380      	movs	r3, #128	; 0x80
 800113e:	02db      	lsls	r3, r3, #11
 8001140:	4013      	ands	r3, r2
 8001142:	613b      	str	r3, [r7, #16]
 8001144:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001146:	4b21      	ldr	r3, [pc, #132]	; (80011cc <HAL_TIM_MspPostInit+0xc4>)
 8001148:	695a      	ldr	r2, [r3, #20]
 800114a:	4b20      	ldr	r3, [pc, #128]	; (80011cc <HAL_TIM_MspPostInit+0xc4>)
 800114c:	2180      	movs	r1, #128	; 0x80
 800114e:	0289      	lsls	r1, r1, #10
 8001150:	430a      	orrs	r2, r1
 8001152:	615a      	str	r2, [r3, #20]
 8001154:	4b1d      	ldr	r3, [pc, #116]	; (80011cc <HAL_TIM_MspPostInit+0xc4>)
 8001156:	695a      	ldr	r2, [r3, #20]
 8001158:	2380      	movs	r3, #128	; 0x80
 800115a:	029b      	lsls	r3, r3, #10
 800115c:	4013      	ands	r3, r2
 800115e:	60fb      	str	r3, [r7, #12]
 8001160:	68fb      	ldr	r3, [r7, #12]
    PB15     ------> TIM1_CH3N
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = LSU_Pin|LSV_Pin|GPIO_PIN_15;
 8001162:	193b      	adds	r3, r7, r4
 8001164:	22e0      	movs	r2, #224	; 0xe0
 8001166:	0212      	lsls	r2, r2, #8
 8001168:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800116a:	193b      	adds	r3, r7, r4
 800116c:	2202      	movs	r2, #2
 800116e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001170:	193b      	adds	r3, r7, r4
 8001172:	2200      	movs	r2, #0
 8001174:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001176:	193b      	adds	r3, r7, r4
 8001178:	2200      	movs	r2, #0
 800117a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 800117c:	193b      	adds	r3, r7, r4
 800117e:	2202      	movs	r2, #2
 8001180:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001182:	193b      	adds	r3, r7, r4
 8001184:	4a12      	ldr	r2, [pc, #72]	; (80011d0 <HAL_TIM_MspPostInit+0xc8>)
 8001186:	0019      	movs	r1, r3
 8001188:	0010      	movs	r0, r2
 800118a:	f001 f8c5 	bl	8002318 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = HSU_Pin|HSV_Pin|GPIO_PIN_10;
 800118e:	0021      	movs	r1, r4
 8001190:	187b      	adds	r3, r7, r1
 8001192:	22e0      	movs	r2, #224	; 0xe0
 8001194:	00d2      	lsls	r2, r2, #3
 8001196:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001198:	187b      	adds	r3, r7, r1
 800119a:	2202      	movs	r2, #2
 800119c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800119e:	187b      	adds	r3, r7, r1
 80011a0:	2200      	movs	r2, #0
 80011a2:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011a4:	187b      	adds	r3, r7, r1
 80011a6:	2200      	movs	r2, #0
 80011a8:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 80011aa:	187b      	adds	r3, r7, r1
 80011ac:	2202      	movs	r2, #2
 80011ae:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011b0:	187a      	adds	r2, r7, r1
 80011b2:	2390      	movs	r3, #144	; 0x90
 80011b4:	05db      	lsls	r3, r3, #23
 80011b6:	0011      	movs	r1, r2
 80011b8:	0018      	movs	r0, r3
 80011ba:	f001 f8ad 	bl	8002318 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80011be:	46c0      	nop			; (mov r8, r8)
 80011c0:	46bd      	mov	sp, r7
 80011c2:	b00b      	add	sp, #44	; 0x2c
 80011c4:	bd90      	pop	{r4, r7, pc}
 80011c6:	46c0      	nop			; (mov r8, r8)
 80011c8:	40012c00 	.word	0x40012c00
 80011cc:	40021000 	.word	0x40021000
 80011d0:	48000400 	.word	0x48000400

080011d4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80011d4:	b590      	push	{r4, r7, lr}
 80011d6:	b08b      	sub	sp, #44	; 0x2c
 80011d8:	af00      	add	r7, sp, #0
 80011da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011dc:	2414      	movs	r4, #20
 80011de:	193b      	adds	r3, r7, r4
 80011e0:	0018      	movs	r0, r3
 80011e2:	2314      	movs	r3, #20
 80011e4:	001a      	movs	r2, r3
 80011e6:	2100      	movs	r1, #0
 80011e8:	f005 fa28 	bl	800663c <memset>
  if(huart->Instance==USART1)
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	4a1c      	ldr	r2, [pc, #112]	; (8001264 <HAL_UART_MspInit+0x90>)
 80011f2:	4293      	cmp	r3, r2
 80011f4:	d132      	bne.n	800125c <HAL_UART_MspInit+0x88>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80011f6:	4b1c      	ldr	r3, [pc, #112]	; (8001268 <HAL_UART_MspInit+0x94>)
 80011f8:	699a      	ldr	r2, [r3, #24]
 80011fa:	4b1b      	ldr	r3, [pc, #108]	; (8001268 <HAL_UART_MspInit+0x94>)
 80011fc:	2180      	movs	r1, #128	; 0x80
 80011fe:	01c9      	lsls	r1, r1, #7
 8001200:	430a      	orrs	r2, r1
 8001202:	619a      	str	r2, [r3, #24]
 8001204:	4b18      	ldr	r3, [pc, #96]	; (8001268 <HAL_UART_MspInit+0x94>)
 8001206:	699a      	ldr	r2, [r3, #24]
 8001208:	2380      	movs	r3, #128	; 0x80
 800120a:	01db      	lsls	r3, r3, #7
 800120c:	4013      	ands	r3, r2
 800120e:	613b      	str	r3, [r7, #16]
 8001210:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001212:	4b15      	ldr	r3, [pc, #84]	; (8001268 <HAL_UART_MspInit+0x94>)
 8001214:	695a      	ldr	r2, [r3, #20]
 8001216:	4b14      	ldr	r3, [pc, #80]	; (8001268 <HAL_UART_MspInit+0x94>)
 8001218:	2180      	movs	r1, #128	; 0x80
 800121a:	0289      	lsls	r1, r1, #10
 800121c:	430a      	orrs	r2, r1
 800121e:	615a      	str	r2, [r3, #20]
 8001220:	4b11      	ldr	r3, [pc, #68]	; (8001268 <HAL_UART_MspInit+0x94>)
 8001222:	695a      	ldr	r2, [r3, #20]
 8001224:	2380      	movs	r3, #128	; 0x80
 8001226:	029b      	lsls	r3, r3, #10
 8001228:	4013      	ands	r3, r2
 800122a:	60fb      	str	r3, [r7, #12]
 800122c:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA1     ------> USART1_DE
    PA2     ------> USART1_TX
    PA15     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_15;
 800122e:	0021      	movs	r1, r4
 8001230:	187b      	adds	r3, r7, r1
 8001232:	4a0e      	ldr	r2, [pc, #56]	; (800126c <HAL_UART_MspInit+0x98>)
 8001234:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001236:	187b      	adds	r3, r7, r1
 8001238:	2202      	movs	r2, #2
 800123a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800123c:	187b      	adds	r3, r7, r1
 800123e:	2200      	movs	r2, #0
 8001240:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001242:	187b      	adds	r3, r7, r1
 8001244:	2203      	movs	r2, #3
 8001246:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 8001248:	187b      	adds	r3, r7, r1
 800124a:	2201      	movs	r2, #1
 800124c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800124e:	187a      	adds	r2, r7, r1
 8001250:	2390      	movs	r3, #144	; 0x90
 8001252:	05db      	lsls	r3, r3, #23
 8001254:	0011      	movs	r1, r2
 8001256:	0018      	movs	r0, r3
 8001258:	f001 f85e 	bl	8002318 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 800125c:	46c0      	nop			; (mov r8, r8)
 800125e:	46bd      	mov	sp, r7
 8001260:	b00b      	add	sp, #44	; 0x2c
 8001262:	bd90      	pop	{r4, r7, pc}
 8001264:	40013800 	.word	0x40013800
 8001268:	40021000 	.word	0x40021000
 800126c:	00008006 	.word	0x00008006

08001270 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001274:	e7fe      	b.n	8001274 <NMI_Handler+0x4>

08001276 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001276:	b580      	push	{r7, lr}
 8001278:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800127a:	e7fe      	b.n	800127a <HardFault_Handler+0x4>

0800127c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800127c:	b580      	push	{r7, lr}
 800127e:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001280:	46c0      	nop			; (mov r8, r8)
 8001282:	46bd      	mov	sp, r7
 8001284:	bd80      	pop	{r7, pc}

08001286 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001286:	b580      	push	{r7, lr}
 8001288:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800128a:	46c0      	nop			; (mov r8, r8)
 800128c:	46bd      	mov	sp, r7
 800128e:	bd80      	pop	{r7, pc}

08001290 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001290:	b580      	push	{r7, lr}
 8001292:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001294:	f000 f8a0 	bl	80013d8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001298:	46c0      	nop			; (mov r8, r8)
 800129a:	46bd      	mov	sp, r7
 800129c:	bd80      	pop	{r7, pc}
	...

080012a0 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80012a0:	b580      	push	{r7, lr}
 80012a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc);
 80012a4:	4b03      	ldr	r3, [pc, #12]	; (80012b4 <DMA1_Channel1_IRQHandler+0x14>)
 80012a6:	0018      	movs	r0, r3
 80012a8:	f000 ff3f 	bl	800212a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80012ac:	46c0      	nop			; (mov r8, r8)
 80012ae:	46bd      	mov	sp, r7
 80012b0:	bd80      	pop	{r7, pc}
 80012b2:	46c0      	nop			; (mov r8, r8)
 80012b4:	20000084 	.word	0x20000084

080012b8 <I2C1_IRQHandler>:

/**
  * @brief This function handles I2C1 event global interrupt / I2C1 wake-up interrupt through EXTI line 23.
  */
void I2C1_IRQHandler(void)
{
 80012b8:	b580      	push	{r7, lr}
 80012ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_IRQn 0 */

  /* USER CODE END I2C1_IRQn 0 */
  if (hi2c1.Instance->ISR & (I2C_FLAG_BERR | I2C_FLAG_ARLO | I2C_FLAG_OVR)) {
 80012bc:	4b09      	ldr	r3, [pc, #36]	; (80012e4 <I2C1_IRQHandler+0x2c>)
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	699a      	ldr	r2, [r3, #24]
 80012c2:	23e0      	movs	r3, #224	; 0xe0
 80012c4:	00db      	lsls	r3, r3, #3
 80012c6:	4013      	ands	r3, r2
 80012c8:	d004      	beq.n	80012d4 <I2C1_IRQHandler+0x1c>
    HAL_I2C_ER_IRQHandler(&hi2c1);
 80012ca:	4b06      	ldr	r3, [pc, #24]	; (80012e4 <I2C1_IRQHandler+0x2c>)
 80012cc:	0018      	movs	r0, r3
 80012ce:	f001 fbfd 	bl	8002acc <HAL_I2C_ER_IRQHandler>
    HAL_I2C_EV_IRQHandler(&hi2c1);
  }
  /* USER CODE BEGIN I2C1_IRQn 1 */

  /* USER CODE END I2C1_IRQn 1 */
}
 80012d2:	e003      	b.n	80012dc <I2C1_IRQHandler+0x24>
    HAL_I2C_EV_IRQHandler(&hi2c1);
 80012d4:	4b03      	ldr	r3, [pc, #12]	; (80012e4 <I2C1_IRQHandler+0x2c>)
 80012d6:	0018      	movs	r0, r3
 80012d8:	f001 fbde 	bl	8002a98 <HAL_I2C_EV_IRQHandler>
}
 80012dc:	46c0      	nop			; (mov r8, r8)
 80012de:	46bd      	mov	sp, r7
 80012e0:	bd80      	pop	{r7, pc}
 80012e2:	46c0      	nop			; (mov r8, r8)
 80012e4:	200000c8 	.word	0x200000c8

080012e8 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80012e8:	b580      	push	{r7, lr}
 80012ea:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 80012ec:	46c0      	nop			; (mov r8, r8)
 80012ee:	46bd      	mov	sp, r7
 80012f0:	bd80      	pop	{r7, pc}
	...

080012f4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80012f4:	480d      	ldr	r0, [pc, #52]	; (800132c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80012f6:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 80012f8:	f7ff fff6 	bl	80012e8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80012fc:	480c      	ldr	r0, [pc, #48]	; (8001330 <LoopForever+0x6>)
  ldr r1, =_edata
 80012fe:	490d      	ldr	r1, [pc, #52]	; (8001334 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001300:	4a0d      	ldr	r2, [pc, #52]	; (8001338 <LoopForever+0xe>)
  movs r3, #0
 8001302:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001304:	e002      	b.n	800130c <LoopCopyDataInit>

08001306 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001306:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001308:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800130a:	3304      	adds	r3, #4

0800130c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800130c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800130e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001310:	d3f9      	bcc.n	8001306 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001312:	4a0a      	ldr	r2, [pc, #40]	; (800133c <LoopForever+0x12>)
  ldr r4, =_ebss
 8001314:	4c0a      	ldr	r4, [pc, #40]	; (8001340 <LoopForever+0x16>)
  movs r3, #0
 8001316:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001318:	e001      	b.n	800131e <LoopFillZerobss>

0800131a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800131a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800131c:	3204      	adds	r2, #4

0800131e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800131e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001320:	d3fb      	bcc.n	800131a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8001322:	f005 f967 	bl	80065f4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001326:	f7ff f877 	bl	8000418 <main>

0800132a <LoopForever>:

LoopForever:
    b LoopForever
 800132a:	e7fe      	b.n	800132a <LoopForever>
  ldr   r0, =_estack
 800132c:	20001000 	.word	0x20001000
  ldr r0, =_sdata
 8001330:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001334:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8001338:	080066a4 	.word	0x080066a4
  ldr r2, =_sbss
 800133c:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8001340:	20000254 	.word	0x20000254

08001344 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001344:	e7fe      	b.n	8001344 <ADC1_IRQHandler>
	...

08001348 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001348:	b580      	push	{r7, lr}
 800134a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800134c:	4b07      	ldr	r3, [pc, #28]	; (800136c <HAL_Init+0x24>)
 800134e:	681a      	ldr	r2, [r3, #0]
 8001350:	4b06      	ldr	r3, [pc, #24]	; (800136c <HAL_Init+0x24>)
 8001352:	2110      	movs	r1, #16
 8001354:	430a      	orrs	r2, r1
 8001356:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8001358:	2003      	movs	r0, #3
 800135a:	f000 f809 	bl	8001370 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800135e:	f7ff fd09 	bl	8000d74 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001362:	2300      	movs	r3, #0
}
 8001364:	0018      	movs	r0, r3
 8001366:	46bd      	mov	sp, r7
 8001368:	bd80      	pop	{r7, pc}
 800136a:	46c0      	nop			; (mov r8, r8)
 800136c:	40022000 	.word	0x40022000

08001370 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001370:	b590      	push	{r4, r7, lr}
 8001372:	b083      	sub	sp, #12
 8001374:	af00      	add	r7, sp, #0
 8001376:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001378:	4b14      	ldr	r3, [pc, #80]	; (80013cc <HAL_InitTick+0x5c>)
 800137a:	681c      	ldr	r4, [r3, #0]
 800137c:	4b14      	ldr	r3, [pc, #80]	; (80013d0 <HAL_InitTick+0x60>)
 800137e:	781b      	ldrb	r3, [r3, #0]
 8001380:	0019      	movs	r1, r3
 8001382:	23fa      	movs	r3, #250	; 0xfa
 8001384:	0098      	lsls	r0, r3, #2
 8001386:	f7fe febf 	bl	8000108 <__udivsi3>
 800138a:	0003      	movs	r3, r0
 800138c:	0019      	movs	r1, r3
 800138e:	0020      	movs	r0, r4
 8001390:	f7fe feba 	bl	8000108 <__udivsi3>
 8001394:	0003      	movs	r3, r0
 8001396:	0018      	movs	r0, r3
 8001398:	f000 fdc7 	bl	8001f2a <HAL_SYSTICK_Config>
 800139c:	1e03      	subs	r3, r0, #0
 800139e:	d001      	beq.n	80013a4 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 80013a0:	2301      	movs	r3, #1
 80013a2:	e00f      	b.n	80013c4 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	2b03      	cmp	r3, #3
 80013a8:	d80b      	bhi.n	80013c2 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80013aa:	6879      	ldr	r1, [r7, #4]
 80013ac:	2301      	movs	r3, #1
 80013ae:	425b      	negs	r3, r3
 80013b0:	2200      	movs	r2, #0
 80013b2:	0018      	movs	r0, r3
 80013b4:	f000 fd94 	bl	8001ee0 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80013b8:	4b06      	ldr	r3, [pc, #24]	; (80013d4 <HAL_InitTick+0x64>)
 80013ba:	687a      	ldr	r2, [r7, #4]
 80013bc:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 80013be:	2300      	movs	r3, #0
 80013c0:	e000      	b.n	80013c4 <HAL_InitTick+0x54>
    return HAL_ERROR;
 80013c2:	2301      	movs	r3, #1
}
 80013c4:	0018      	movs	r0, r3
 80013c6:	46bd      	mov	sp, r7
 80013c8:	b003      	add	sp, #12
 80013ca:	bd90      	pop	{r4, r7, pc}
 80013cc:	20000000 	.word	0x20000000
 80013d0:	20000008 	.word	0x20000008
 80013d4:	20000004 	.word	0x20000004

080013d8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80013d8:	b580      	push	{r7, lr}
 80013da:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80013dc:	4b05      	ldr	r3, [pc, #20]	; (80013f4 <HAL_IncTick+0x1c>)
 80013de:	781b      	ldrb	r3, [r3, #0]
 80013e0:	001a      	movs	r2, r3
 80013e2:	4b05      	ldr	r3, [pc, #20]	; (80013f8 <HAL_IncTick+0x20>)
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	18d2      	adds	r2, r2, r3
 80013e8:	4b03      	ldr	r3, [pc, #12]	; (80013f8 <HAL_IncTick+0x20>)
 80013ea:	601a      	str	r2, [r3, #0]
}
 80013ec:	46c0      	nop			; (mov r8, r8)
 80013ee:	46bd      	mov	sp, r7
 80013f0:	bd80      	pop	{r7, pc}
 80013f2:	46c0      	nop			; (mov r8, r8)
 80013f4:	20000008 	.word	0x20000008
 80013f8:	20000250 	.word	0x20000250

080013fc <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80013fc:	b580      	push	{r7, lr}
 80013fe:	af00      	add	r7, sp, #0
  return uwTick;
 8001400:	4b02      	ldr	r3, [pc, #8]	; (800140c <HAL_GetTick+0x10>)
 8001402:	681b      	ldr	r3, [r3, #0]
}
 8001404:	0018      	movs	r0, r3
 8001406:	46bd      	mov	sp, r7
 8001408:	bd80      	pop	{r7, pc}
 800140a:	46c0      	nop			; (mov r8, r8)
 800140c:	20000250 	.word	0x20000250

08001410 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001410:	b580      	push	{r7, lr}
 8001412:	b084      	sub	sp, #16
 8001414:	af00      	add	r7, sp, #0
 8001416:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001418:	f7ff fff0 	bl	80013fc <HAL_GetTick>
 800141c:	0003      	movs	r3, r0
 800141e:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001424:	68fb      	ldr	r3, [r7, #12]
 8001426:	3301      	adds	r3, #1
 8001428:	d005      	beq.n	8001436 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800142a:	4b0a      	ldr	r3, [pc, #40]	; (8001454 <HAL_Delay+0x44>)
 800142c:	781b      	ldrb	r3, [r3, #0]
 800142e:	001a      	movs	r2, r3
 8001430:	68fb      	ldr	r3, [r7, #12]
 8001432:	189b      	adds	r3, r3, r2
 8001434:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8001436:	46c0      	nop			; (mov r8, r8)
 8001438:	f7ff ffe0 	bl	80013fc <HAL_GetTick>
 800143c:	0002      	movs	r2, r0
 800143e:	68bb      	ldr	r3, [r7, #8]
 8001440:	1ad3      	subs	r3, r2, r3
 8001442:	68fa      	ldr	r2, [r7, #12]
 8001444:	429a      	cmp	r2, r3
 8001446:	d8f7      	bhi.n	8001438 <HAL_Delay+0x28>
  {
  }
}
 8001448:	46c0      	nop			; (mov r8, r8)
 800144a:	46c0      	nop			; (mov r8, r8)
 800144c:	46bd      	mov	sp, r7
 800144e:	b004      	add	sp, #16
 8001450:	bd80      	pop	{r7, pc}
 8001452:	46c0      	nop			; (mov r8, r8)
 8001454:	20000008 	.word	0x20000008

08001458 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001458:	b580      	push	{r7, lr}
 800145a:	b084      	sub	sp, #16
 800145c:	af00      	add	r7, sp, #0
 800145e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001460:	230f      	movs	r3, #15
 8001462:	18fb      	adds	r3, r7, r3
 8001464:	2200      	movs	r2, #0
 8001466:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0U;
 8001468:	2300      	movs	r3, #0
 800146a:	60bb      	str	r3, [r7, #8]

  /* Check ADC handle */
  if(hadc == NULL)
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	2b00      	cmp	r3, #0
 8001470:	d101      	bne.n	8001476 <HAL_ADC_Init+0x1e>
  {
    return HAL_ERROR;
 8001472:	2301      	movs	r3, #1
 8001474:	e125      	b.n	80016c2 <HAL_ADC_Init+0x26a>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800147a:	2b00      	cmp	r3, #0
 800147c:	d10a      	bne.n	8001494 <HAL_ADC_Init+0x3c>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	2200      	movs	r2, #0
 8001482:	63da      	str	r2, [r3, #60]	; 0x3c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	2234      	movs	r2, #52	; 0x34
 8001488:	2100      	movs	r1, #0
 800148a:	5499      	strb	r1, [r3, r2]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	0018      	movs	r0, r3
 8001490:	f7ff fc94 	bl	8000dbc <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */ 
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001498:	2210      	movs	r2, #16
 800149a:	4013      	ands	r3, r2
 800149c:	d000      	beq.n	80014a0 <HAL_ADC_Init+0x48>
 800149e:	e103      	b.n	80016a8 <HAL_ADC_Init+0x250>
 80014a0:	230f      	movs	r3, #15
 80014a2:	18fb      	adds	r3, r7, r3
 80014a4:	781b      	ldrb	r3, [r3, #0]
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d000      	beq.n	80014ac <HAL_ADC_Init+0x54>
 80014aa:	e0fd      	b.n	80016a8 <HAL_ADC_Init+0x250>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	689b      	ldr	r3, [r3, #8]
 80014b2:	2204      	movs	r2, #4
 80014b4:	4013      	ands	r3, r2
      (tmp_hal_status == HAL_OK)                                &&
 80014b6:	d000      	beq.n	80014ba <HAL_ADC_Init+0x62>
 80014b8:	e0f6      	b.n	80016a8 <HAL_ADC_Init+0x250>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80014be:	4a83      	ldr	r2, [pc, #524]	; (80016cc <HAL_ADC_Init+0x274>)
 80014c0:	4013      	ands	r3, r2
 80014c2:	2202      	movs	r2, #2
 80014c4:	431a      	orrs	r2, r3
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	639a      	str	r2, [r3, #56]	; 0x38
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - ADC clock mode                                                      */
    /*  - ADC clock prescaler                                                 */
    /*  - ADC resolution                                                      */
    if (ADC_IS_ENABLE(hadc) == RESET)
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	689b      	ldr	r3, [r3, #8]
 80014d0:	2203      	movs	r2, #3
 80014d2:	4013      	ands	r3, r2
 80014d4:	2b01      	cmp	r3, #1
 80014d6:	d112      	bne.n	80014fe <HAL_ADC_Init+0xa6>
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	2201      	movs	r2, #1
 80014e0:	4013      	ands	r3, r2
 80014e2:	2b01      	cmp	r3, #1
 80014e4:	d009      	beq.n	80014fa <HAL_ADC_Init+0xa2>
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	68da      	ldr	r2, [r3, #12]
 80014ec:	2380      	movs	r3, #128	; 0x80
 80014ee:	021b      	lsls	r3, r3, #8
 80014f0:	401a      	ands	r2, r3
 80014f2:	2380      	movs	r3, #128	; 0x80
 80014f4:	021b      	lsls	r3, r3, #8
 80014f6:	429a      	cmp	r2, r3
 80014f8:	d101      	bne.n	80014fe <HAL_ADC_Init+0xa6>
 80014fa:	2301      	movs	r3, #1
 80014fc:	e000      	b.n	8001500 <HAL_ADC_Init+0xa8>
 80014fe:	2300      	movs	r3, #0
 8001500:	2b00      	cmp	r3, #0
 8001502:	d116      	bne.n	8001532 <HAL_ADC_Init+0xda>
      /* parameters):                                                         */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() )                              */
     
      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	68db      	ldr	r3, [r3, #12]
 800150a:	2218      	movs	r2, #24
 800150c:	4393      	bics	r3, r2
 800150e:	0019      	movs	r1, r3
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	689a      	ldr	r2, [r3, #8]
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	430a      	orrs	r2, r1
 800151a:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_RES        ,
                 hadc->Init.Resolution );
      
      /* Configuration of ADC clock mode: clock source AHB or HSI with        */
      /* selectable prescaler                                                 */
      MODIFY_REG(hadc->Instance->CFGR2    ,
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	691b      	ldr	r3, [r3, #16]
 8001522:	009b      	lsls	r3, r3, #2
 8001524:	0899      	lsrs	r1, r3, #2
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	685a      	ldr	r2, [r3, #4]
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	430a      	orrs	r2, r1
 8001530:	611a      	str	r2, [r3, #16]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	68da      	ldr	r2, [r3, #12]
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	4964      	ldr	r1, [pc, #400]	; (80016d0 <HAL_ADC_Init+0x278>)
 800153e:	400a      	ands	r2, r1
 8001540:	60da      	str	r2, [r3, #12]
                                ADC_CFGR1_EXTEN   |
                                ADC_CFGR1_ALIGN   |
                                ADC_CFGR1_SCANDIR |
                                ADC_CFGR1_DMACFG   );

    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	7e1b      	ldrb	r3, [r3, #24]
 8001546:	039a      	lsls	r2, r3, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	7e5b      	ldrb	r3, [r3, #25]
 800154c:	03db      	lsls	r3, r3, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800154e:	431a      	orrs	r2, r3
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	7e9b      	ldrb	r3, [r3, #26]
 8001554:	035b      	lsls	r3, r3, #13
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8001556:	431a      	orrs	r2, r3
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800155c:	2b01      	cmp	r3, #1
 800155e:	d002      	beq.n	8001566 <HAL_ADC_Init+0x10e>
 8001560:	2380      	movs	r3, #128	; 0x80
 8001562:	015b      	lsls	r3, r3, #5
 8001564:	e000      	b.n	8001568 <HAL_ADC_Init+0x110>
 8001566:	2300      	movs	r3, #0
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8001568:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                             |
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	68db      	ldr	r3, [r3, #12]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 800156e:	431a      	orrs	r2, r3
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	691b      	ldr	r3, [r3, #16]
 8001574:	2b02      	cmp	r3, #2
 8001576:	d101      	bne.n	800157c <HAL_ADC_Init+0x124>
 8001578:	2304      	movs	r3, #4
 800157a:	e000      	b.n	800157e <HAL_ADC_Init+0x126>
 800157c:	2300      	movs	r3, #0
                 hadc->Init.DataAlign                                             |
 800157e:	431a      	orrs	r2, r3
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	2124      	movs	r1, #36	; 0x24
 8001584:	5c5b      	ldrb	r3, [r3, r1]
 8001586:	005b      	lsls	r3, r3, #1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8001588:	4313      	orrs	r3, r2
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800158a:	68ba      	ldr	r2, [r7, #8]
 800158c:	4313      	orrs	r3, r2
 800158e:	60bb      	str	r3, [r7, #8]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	7edb      	ldrb	r3, [r3, #27]
 8001594:	2b01      	cmp	r3, #1
 8001596:	d115      	bne.n	80015c4 <HAL_ADC_Init+0x16c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	7e9b      	ldrb	r3, [r3, #26]
 800159c:	2b00      	cmp	r3, #0
 800159e:	d105      	bne.n	80015ac <HAL_ADC_Init+0x154>
      {
        /* Enable the selected ADC group regular discontinuous mode */
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 80015a0:	68bb      	ldr	r3, [r7, #8]
 80015a2:	2280      	movs	r2, #128	; 0x80
 80015a4:	0252      	lsls	r2, r2, #9
 80015a6:	4313      	orrs	r3, r2
 80015a8:	60bb      	str	r3, [r7, #8]
 80015aa:	e00b      	b.n	80015c4 <HAL_ADC_Init+0x16c>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80015b0:	2220      	movs	r2, #32
 80015b2:	431a      	orrs	r2, r3
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	639a      	str	r2, [r3, #56]	; 0x38
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80015bc:	2201      	movs	r2, #1
 80015be:	431a      	orrs	r2, r3
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	63da      	str	r2, [r3, #60]	; 0x3c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	69da      	ldr	r2, [r3, #28]
 80015c8:	23c2      	movs	r3, #194	; 0xc2
 80015ca:	33ff      	adds	r3, #255	; 0xff
 80015cc:	429a      	cmp	r2, r3
 80015ce:	d007      	beq.n	80015e0 <HAL_ADC_Init+0x188>
    {
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	69da      	ldr	r2, [r3, #28]
                    hadc->Init.ExternalTrigConvEdge );
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	6a1b      	ldr	r3, [r3, #32]
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 80015d8:	4313      	orrs	r3, r2
 80015da:	68ba      	ldr	r2, [r7, #8]
 80015dc:	4313      	orrs	r3, r2
 80015de:	60bb      	str	r3, [r7, #8]
    }
    
    /* Update ADC configuration register with previous settings */
    hadc->Instance->CFGR1 |= tmpCFGR1;
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	68d9      	ldr	r1, [r3, #12]
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	68ba      	ldr	r2, [r7, #8]
 80015ec:	430a      	orrs	r2, r1
 80015ee:	60da      	str	r2, [r3, #12]
    /* Management of parameters "SamplingTimeCommon" and "SamplingTime"       */
    /* (obsolete): sampling time set in this function if parameter            */
    /*  "SamplingTimeCommon" has been set to a valid sampling time.           */
    /* Otherwise, sampling time is set into ADC channel initialization        */
    /* structure with parameter "SamplingTime" (obsolete).                    */
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80015f4:	2380      	movs	r3, #128	; 0x80
 80015f6:	055b      	lsls	r3, r3, #21
 80015f8:	429a      	cmp	r2, r3
 80015fa:	d01b      	beq.n	8001634 <HAL_ADC_Init+0x1dc>
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001600:	2b01      	cmp	r3, #1
 8001602:	d017      	beq.n	8001634 <HAL_ADC_Init+0x1dc>
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001608:	2b02      	cmp	r3, #2
 800160a:	d013      	beq.n	8001634 <HAL_ADC_Init+0x1dc>
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001610:	2b03      	cmp	r3, #3
 8001612:	d00f      	beq.n	8001634 <HAL_ADC_Init+0x1dc>
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001618:	2b04      	cmp	r3, #4
 800161a:	d00b      	beq.n	8001634 <HAL_ADC_Init+0x1dc>
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001620:	2b05      	cmp	r3, #5
 8001622:	d007      	beq.n	8001634 <HAL_ADC_Init+0x1dc>
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001628:	2b06      	cmp	r3, #6
 800162a:	d003      	beq.n	8001634 <HAL_ADC_Init+0x1dc>
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001630:	2b07      	cmp	r3, #7
 8001632:	d112      	bne.n	800165a <HAL_ADC_Init+0x202>
    {
      /* Channel sampling time configuration */
      /* Clear the old sample time */
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	695a      	ldr	r2, [r3, #20]
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	2107      	movs	r1, #7
 8001640:	438a      	bics	r2, r1
 8001642:	615a      	str	r2, [r3, #20]
      
      /* Set the new sample time */
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	6959      	ldr	r1, [r3, #20]
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800164e:	2207      	movs	r2, #7
 8001650:	401a      	ands	r2, r3
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	430a      	orrs	r2, r1
 8001658:	615a      	str	r2, [r3, #20]
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	68db      	ldr	r3, [r3, #12]
 8001660:	4a1c      	ldr	r2, [pc, #112]	; (80016d4 <HAL_ADC_Init+0x27c>)
 8001662:	4013      	ands	r3, r2
 8001664:	68ba      	ldr	r2, [r7, #8]
 8001666:	429a      	cmp	r2, r3
 8001668:	d10b      	bne.n	8001682 <HAL_ADC_Init+0x22a>
         == tmpCFGR1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	2200      	movs	r2, #0
 800166e:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001674:	2203      	movs	r2, #3
 8001676:	4393      	bics	r3, r2
 8001678:	2201      	movs	r2, #1
 800167a:	431a      	orrs	r2, r3
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	639a      	str	r2, [r3, #56]	; 0x38
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8001680:	e01c      	b.n	80016bc <HAL_ADC_Init+0x264>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001686:	2212      	movs	r2, #18
 8001688:	4393      	bics	r3, r2
 800168a:	2210      	movs	r2, #16
 800168c:	431a      	orrs	r2, r3
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001696:	2201      	movs	r2, #1
 8001698:	431a      	orrs	r2, r3
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	63da      	str	r2, [r3, #60]	; 0x3c
      
      tmp_hal_status = HAL_ERROR;
 800169e:	230f      	movs	r3, #15
 80016a0:	18fb      	adds	r3, r7, r3
 80016a2:	2201      	movs	r2, #1
 80016a4:	701a      	strb	r2, [r3, #0]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 80016a6:	e009      	b.n	80016bc <HAL_ADC_Init+0x264>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80016ac:	2210      	movs	r2, #16
 80016ae:	431a      	orrs	r2, r3
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	639a      	str	r2, [r3, #56]	; 0x38
        
    tmp_hal_status = HAL_ERROR;
 80016b4:	230f      	movs	r3, #15
 80016b6:	18fb      	adds	r3, r7, r3
 80016b8:	2201      	movs	r2, #1
 80016ba:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80016bc:	230f      	movs	r3, #15
 80016be:	18fb      	adds	r3, r7, r3
 80016c0:	781b      	ldrb	r3, [r3, #0]
}
 80016c2:	0018      	movs	r0, r3
 80016c4:	46bd      	mov	sp, r7
 80016c6:	b004      	add	sp, #16
 80016c8:	bd80      	pop	{r7, pc}
 80016ca:	46c0      	nop			; (mov r8, r8)
 80016cc:	fffffefd 	.word	0xfffffefd
 80016d0:	fffe0219 	.word	0xfffe0219
 80016d4:	833fffe7 	.word	0x833fffe7

080016d8 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 80016d8:	b590      	push	{r4, r7, lr}
 80016da:	b087      	sub	sp, #28
 80016dc:	af00      	add	r7, sp, #0
 80016de:	60f8      	str	r0, [r7, #12]
 80016e0:	60b9      	str	r1, [r7, #8]
 80016e2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80016e4:	2317      	movs	r3, #23
 80016e6:	18fb      	adds	r3, r7, r3
 80016e8:	2200      	movs	r2, #0
 80016ea:	701a      	strb	r2, [r3, #0]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80016ec:	68fb      	ldr	r3, [r7, #12]
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	689b      	ldr	r3, [r3, #8]
 80016f2:	2204      	movs	r2, #4
 80016f4:	4013      	ands	r3, r2
 80016f6:	d15e      	bne.n	80017b6 <HAL_ADC_Start_DMA+0xde>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80016f8:	68fb      	ldr	r3, [r7, #12]
 80016fa:	2234      	movs	r2, #52	; 0x34
 80016fc:	5c9b      	ldrb	r3, [r3, r2]
 80016fe:	2b01      	cmp	r3, #1
 8001700:	d101      	bne.n	8001706 <HAL_ADC_Start_DMA+0x2e>
 8001702:	2302      	movs	r3, #2
 8001704:	e05e      	b.n	80017c4 <HAL_ADC_Start_DMA+0xec>
 8001706:	68fb      	ldr	r3, [r7, #12]
 8001708:	2234      	movs	r2, #52	; 0x34
 800170a:	2101      	movs	r1, #1
 800170c:	5499      	strb	r1, [r3, r2]

    /* Enable the ADC peripheral */
    /* If low power mode AutoPowerOff is enabled, power-on/off phases are       */
    /* performed automatically by hardware.                                     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 800170e:	68fb      	ldr	r3, [r7, #12]
 8001710:	7e5b      	ldrb	r3, [r3, #25]
 8001712:	2b01      	cmp	r3, #1
 8001714:	d007      	beq.n	8001726 <HAL_ADC_Start_DMA+0x4e>
    {
      tmp_hal_status = ADC_Enable(hadc);
 8001716:	2317      	movs	r3, #23
 8001718:	18fc      	adds	r4, r7, r3
 800171a:	68fb      	ldr	r3, [r7, #12]
 800171c:	0018      	movs	r0, r3
 800171e:	f000 f983 	bl	8001a28 <ADC_Enable>
 8001722:	0003      	movs	r3, r0
 8001724:	7023      	strb	r3, [r4, #0]
    }
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8001726:	2317      	movs	r3, #23
 8001728:	18fb      	adds	r3, r7, r3
 800172a:	781b      	ldrb	r3, [r3, #0]
 800172c:	2b00      	cmp	r3, #0
 800172e:	d146      	bne.n	80017be <HAL_ADC_Start_DMA+0xe6>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001730:	68fb      	ldr	r3, [r7, #12]
 8001732:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001734:	4a25      	ldr	r2, [pc, #148]	; (80017cc <HAL_ADC_Start_DMA+0xf4>)
 8001736:	4013      	ands	r3, r2
 8001738:	2280      	movs	r2, #128	; 0x80
 800173a:	0052      	lsls	r2, r2, #1
 800173c:	431a      	orrs	r2, r3
 800173e:	68fb      	ldr	r3, [r7, #12]
 8001740:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001742:	68fb      	ldr	r3, [r7, #12]
 8001744:	2200      	movs	r2, #0
 8001746:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001748:	68fb      	ldr	r3, [r7, #12]
 800174a:	2234      	movs	r2, #52	; 0x34
 800174c:	2100      	movs	r1, #0
 800174e:	5499      	strb	r1, [r3, r2]

      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001750:	68fb      	ldr	r3, [r7, #12]
 8001752:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001754:	4a1e      	ldr	r2, [pc, #120]	; (80017d0 <HAL_ADC_Start_DMA+0xf8>)
 8001756:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001758:	68fb      	ldr	r3, [r7, #12]
 800175a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800175c:	4a1d      	ldr	r2, [pc, #116]	; (80017d4 <HAL_ADC_Start_DMA+0xfc>)
 800175e:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001760:	68fb      	ldr	r3, [r7, #12]
 8001762:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001764:	4a1c      	ldr	r2, [pc, #112]	; (80017d8 <HAL_ADC_Start_DMA+0x100>)
 8001766:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001768:	68fb      	ldr	r3, [r7, #12]
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	221c      	movs	r2, #28
 800176e:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC overrun interrupt */
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001770:	68fb      	ldr	r3, [r7, #12]
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	685a      	ldr	r2, [r3, #4]
 8001776:	68fb      	ldr	r3, [r7, #12]
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	2110      	movs	r1, #16
 800177c:	430a      	orrs	r2, r1
 800177e:	605a      	str	r2, [r3, #4]
      
      /* Enable ADC DMA mode */
      hadc->Instance->CFGR1 |= ADC_CFGR1_DMAEN;
 8001780:	68fb      	ldr	r3, [r7, #12]
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	68da      	ldr	r2, [r3, #12]
 8001786:	68fb      	ldr	r3, [r7, #12]
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	2101      	movs	r1, #1
 800178c:	430a      	orrs	r2, r1
 800178e:	60da      	str	r2, [r3, #12]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001790:	68fb      	ldr	r3, [r7, #12]
 8001792:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8001794:	68fb      	ldr	r3, [r7, #12]
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	3340      	adds	r3, #64	; 0x40
 800179a:	0019      	movs	r1, r3
 800179c:	68ba      	ldr	r2, [r7, #8]
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	f000 fc18 	bl	8001fd4 <HAL_DMA_Start_IT>
           
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      hadc->Instance->CR |= ADC_CR_ADSTART;
 80017a4:	68fb      	ldr	r3, [r7, #12]
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	689a      	ldr	r2, [r3, #8]
 80017aa:	68fb      	ldr	r3, [r7, #12]
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	2104      	movs	r1, #4
 80017b0:	430a      	orrs	r2, r1
 80017b2:	609a      	str	r2, [r3, #8]
 80017b4:	e003      	b.n	80017be <HAL_ADC_Start_DMA+0xe6>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80017b6:	2317      	movs	r3, #23
 80017b8:	18fb      	adds	r3, r7, r3
 80017ba:	2202      	movs	r2, #2
 80017bc:	701a      	strb	r2, [r3, #0]
  }
    
  /* Return function status */
  return tmp_hal_status;
 80017be:	2317      	movs	r3, #23
 80017c0:	18fb      	adds	r3, r7, r3
 80017c2:	781b      	ldrb	r3, [r3, #0]
}
 80017c4:	0018      	movs	r0, r3
 80017c6:	46bd      	mov	sp, r7
 80017c8:	b007      	add	sp, #28
 80017ca:	bd90      	pop	{r4, r7, pc}
 80017cc:	fffff0fe 	.word	0xfffff0fe
 80017d0:	08001b31 	.word	0x08001b31
 80017d4:	08001be5 	.word	0x08001be5
 80017d8:	08001c03 	.word	0x08001c03

080017dc <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	b082      	sub	sp, #8
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 80017e4:	46c0      	nop			; (mov r8, r8)
 80017e6:	46bd      	mov	sp, r7
 80017e8:	b002      	add	sp, #8
 80017ea:	bd80      	pop	{r7, pc}

080017ec <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 80017ec:	b580      	push	{r7, lr}
 80017ee:	b082      	sub	sp, #8
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80017f4:	46c0      	nop			; (mov r8, r8)
 80017f6:	46bd      	mov	sp, r7
 80017f8:	b002      	add	sp, #8
 80017fa:	bd80      	pop	{r7, pc}

080017fc <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80017fc:	b580      	push	{r7, lr}
 80017fe:	b082      	sub	sp, #8
 8001800:	af00      	add	r7, sp, #0
 8001802:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8001804:	46c0      	nop			; (mov r8, r8)
 8001806:	46bd      	mov	sp, r7
 8001808:	b002      	add	sp, #8
 800180a:	bd80      	pop	{r7, pc}

0800180c <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 800180c:	b580      	push	{r7, lr}
 800180e:	b084      	sub	sp, #16
 8001810:	af00      	add	r7, sp, #0
 8001812:	6078      	str	r0, [r7, #4]
 8001814:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001816:	230f      	movs	r3, #15
 8001818:	18fb      	adds	r3, r7, r3
 800181a:	2200      	movs	r2, #0
 800181c:	701a      	strb	r2, [r3, #0]
  __IO uint32_t wait_loop_index = 0U;
 800181e:	2300      	movs	r3, #0
 8001820:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));
  
  if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001826:	2380      	movs	r3, #128	; 0x80
 8001828:	055b      	lsls	r3, r3, #21
 800182a:	429a      	cmp	r2, r3
 800182c:	d011      	beq.n	8001852 <HAL_ADC_ConfigChannel+0x46>
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001832:	2b01      	cmp	r3, #1
 8001834:	d00d      	beq.n	8001852 <HAL_ADC_ConfigChannel+0x46>
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800183a:	2b02      	cmp	r3, #2
 800183c:	d009      	beq.n	8001852 <HAL_ADC_ConfigChannel+0x46>
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001842:	2b03      	cmp	r3, #3
 8001844:	d005      	beq.n	8001852 <HAL_ADC_ConfigChannel+0x46>
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800184a:	2b04      	cmp	r3, #4
 800184c:	d001      	beq.n	8001852 <HAL_ADC_ConfigChannel+0x46>
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  {
    assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	2234      	movs	r2, #52	; 0x34
 8001856:	5c9b      	ldrb	r3, [r3, r2]
 8001858:	2b01      	cmp	r3, #1
 800185a:	d101      	bne.n	8001860 <HAL_ADC_ConfigChannel+0x54>
 800185c:	2302      	movs	r3, #2
 800185e:	e0d0      	b.n	8001a02 <HAL_ADC_ConfigChannel+0x1f6>
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	2234      	movs	r2, #52	; 0x34
 8001864:	2101      	movs	r1, #1
 8001866:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	689b      	ldr	r3, [r3, #8]
 800186e:	2204      	movs	r2, #4
 8001870:	4013      	ands	r3, r2
 8001872:	d000      	beq.n	8001876 <HAL_ADC_ConfigChannel+0x6a>
 8001874:	e0b4      	b.n	80019e0 <HAL_ADC_ConfigChannel+0x1d4>
  {
    /* Configure channel: depending on rank setting, add it or remove it from */
    /* ADC conversion sequencer.                                              */
    if (sConfig->Rank != ADC_RANK_NONE)
 8001876:	683b      	ldr	r3, [r7, #0]
 8001878:	685b      	ldr	r3, [r3, #4]
 800187a:	4a64      	ldr	r2, [pc, #400]	; (8001a0c <HAL_ADC_ConfigChannel+0x200>)
 800187c:	4293      	cmp	r3, r2
 800187e:	d100      	bne.n	8001882 <HAL_ADC_ConfigChannel+0x76>
 8001880:	e082      	b.n	8001988 <HAL_ADC_ConfigChannel+0x17c>
    {
      /* Regular sequence configuration */
      /* Set the channel selection register from the selected channel */
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8001888:	683b      	ldr	r3, [r7, #0]
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	2201      	movs	r2, #1
 800188e:	409a      	lsls	r2, r3
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	430a      	orrs	r2, r1
 8001896:	629a      	str	r2, [r3, #40]	; 0x28
      /* Channel sampling time configuration */
      /* Management of parameters "SamplingTimeCommon" and "SamplingTime"     */
      /* (obsolete): sampling time set in this function with                  */
      /* parameter "SamplingTime" (obsolete) only if not already set into     */
      /* ADC initialization structure with parameter "SamplingTimeCommon".    */
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800189c:	2380      	movs	r3, #128	; 0x80
 800189e:	055b      	lsls	r3, r3, #21
 80018a0:	429a      	cmp	r2, r3
 80018a2:	d037      	beq.n	8001914 <HAL_ADC_ConfigChannel+0x108>
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018a8:	2b01      	cmp	r3, #1
 80018aa:	d033      	beq.n	8001914 <HAL_ADC_ConfigChannel+0x108>
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018b0:	2b02      	cmp	r3, #2
 80018b2:	d02f      	beq.n	8001914 <HAL_ADC_ConfigChannel+0x108>
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018b8:	2b03      	cmp	r3, #3
 80018ba:	d02b      	beq.n	8001914 <HAL_ADC_ConfigChannel+0x108>
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018c0:	2b04      	cmp	r3, #4
 80018c2:	d027      	beq.n	8001914 <HAL_ADC_ConfigChannel+0x108>
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018c8:	2b05      	cmp	r3, #5
 80018ca:	d023      	beq.n	8001914 <HAL_ADC_ConfigChannel+0x108>
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018d0:	2b06      	cmp	r3, #6
 80018d2:	d01f      	beq.n	8001914 <HAL_ADC_ConfigChannel+0x108>
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018d8:	2b07      	cmp	r3, #7
 80018da:	d01b      	beq.n	8001914 <HAL_ADC_ConfigChannel+0x108>
      {
        /* Modify sampling time if needed (not needed in case of recurrence */
        /* for several channels programmed consecutively into the sequencer)  */
        if (sConfig->SamplingTime != ADC_GET_SAMPLINGTIME(hadc))
 80018dc:	683b      	ldr	r3, [r7, #0]
 80018de:	689a      	ldr	r2, [r3, #8]
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	695b      	ldr	r3, [r3, #20]
 80018e6:	2107      	movs	r1, #7
 80018e8:	400b      	ands	r3, r1
 80018ea:	429a      	cmp	r2, r3
 80018ec:	d012      	beq.n	8001914 <HAL_ADC_ConfigChannel+0x108>
        {
          /* Channel sampling time configuration */
          /* Clear the old sample time */
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	695a      	ldr	r2, [r3, #20]
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	2107      	movs	r1, #7
 80018fa:	438a      	bics	r2, r1
 80018fc:	615a      	str	r2, [r3, #20]
          
          /* Set the new sample time */
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	6959      	ldr	r1, [r3, #20]
 8001904:	683b      	ldr	r3, [r7, #0]
 8001906:	689b      	ldr	r3, [r3, #8]
 8001908:	2207      	movs	r2, #7
 800190a:	401a      	ands	r2, r3
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	430a      	orrs	r2, r1
 8001912:	615a      	str	r2, [r3, #20]
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8001914:	683b      	ldr	r3, [r7, #0]
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	2b10      	cmp	r3, #16
 800191a:	d007      	beq.n	800192c <HAL_ADC_ConfigChannel+0x120>
 800191c:	683b      	ldr	r3, [r7, #0]
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	2b11      	cmp	r3, #17
 8001922:	d003      	beq.n	800192c <HAL_ADC_ConfigChannel+0x120>
 8001924:	683b      	ldr	r3, [r7, #0]
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	2b12      	cmp	r3, #18
 800192a:	d163      	bne.n	80019f4 <HAL_ADC_ConfigChannel+0x1e8>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path. */
        /* If Channel_17 is selected, enable VREFINT measurement path. */
        /* If Channel_18 is selected, enable VBAT measurement path. */
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 800192c:	4b38      	ldr	r3, [pc, #224]	; (8001a10 <HAL_ADC_ConfigChannel+0x204>)
 800192e:	6819      	ldr	r1, [r3, #0]
 8001930:	683b      	ldr	r3, [r7, #0]
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	2b10      	cmp	r3, #16
 8001936:	d009      	beq.n	800194c <HAL_ADC_ConfigChannel+0x140>
 8001938:	683b      	ldr	r3, [r7, #0]
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	2b11      	cmp	r3, #17
 800193e:	d102      	bne.n	8001946 <HAL_ADC_ConfigChannel+0x13a>
 8001940:	2380      	movs	r3, #128	; 0x80
 8001942:	03db      	lsls	r3, r3, #15
 8001944:	e004      	b.n	8001950 <HAL_ADC_ConfigChannel+0x144>
 8001946:	2380      	movs	r3, #128	; 0x80
 8001948:	045b      	lsls	r3, r3, #17
 800194a:	e001      	b.n	8001950 <HAL_ADC_ConfigChannel+0x144>
 800194c:	2380      	movs	r3, #128	; 0x80
 800194e:	041b      	lsls	r3, r3, #16
 8001950:	4a2f      	ldr	r2, [pc, #188]	; (8001a10 <HAL_ADC_ConfigChannel+0x204>)
 8001952:	430b      	orrs	r3, r1
 8001954:	6013      	str	r3, [r2, #0]
        
        /* If Temp. sensor is selected, wait for stabilization delay */
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001956:	683b      	ldr	r3, [r7, #0]
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	2b10      	cmp	r3, #16
 800195c:	d14a      	bne.n	80019f4 <HAL_ADC_ConfigChannel+0x1e8>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800195e:	4b2d      	ldr	r3, [pc, #180]	; (8001a14 <HAL_ADC_ConfigChannel+0x208>)
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	492d      	ldr	r1, [pc, #180]	; (8001a18 <HAL_ADC_ConfigChannel+0x20c>)
 8001964:	0018      	movs	r0, r3
 8001966:	f7fe fbcf 	bl	8000108 <__udivsi3>
 800196a:	0003      	movs	r3, r0
 800196c:	001a      	movs	r2, r3
 800196e:	0013      	movs	r3, r2
 8001970:	009b      	lsls	r3, r3, #2
 8001972:	189b      	adds	r3, r3, r2
 8001974:	005b      	lsls	r3, r3, #1
 8001976:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001978:	e002      	b.n	8001980 <HAL_ADC_ConfigChannel+0x174>
          {
            wait_loop_index--;
 800197a:	68bb      	ldr	r3, [r7, #8]
 800197c:	3b01      	subs	r3, #1
 800197e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001980:	68bb      	ldr	r3, [r7, #8]
 8001982:	2b00      	cmp	r3, #0
 8001984:	d1f9      	bne.n	800197a <HAL_ADC_ConfigChannel+0x16e>
 8001986:	e035      	b.n	80019f4 <HAL_ADC_ConfigChannel+0x1e8>
    }
    else
    {
      /* Regular sequence configuration */
      /* Reset the channel selection register from the selected channel */
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800198e:	683b      	ldr	r3, [r7, #0]
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	2101      	movs	r1, #1
 8001994:	4099      	lsls	r1, r3
 8001996:	000b      	movs	r3, r1
 8001998:	43d9      	mvns	r1, r3
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	400a      	ands	r2, r1
 80019a0:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
      /* internal measurement paths disable: If internal channel selected,    */
      /* disable dedicated internal buffers and path.                         */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80019a2:	683b      	ldr	r3, [r7, #0]
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	2b10      	cmp	r3, #16
 80019a8:	d007      	beq.n	80019ba <HAL_ADC_ConfigChannel+0x1ae>
 80019aa:	683b      	ldr	r3, [r7, #0]
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	2b11      	cmp	r3, #17
 80019b0:	d003      	beq.n	80019ba <HAL_ADC_ConfigChannel+0x1ae>
 80019b2:	683b      	ldr	r3, [r7, #0]
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	2b12      	cmp	r3, #18
 80019b8:	d11c      	bne.n	80019f4 <HAL_ADC_ConfigChannel+0x1e8>
      {
        /* If Channel_16 is selected, disable Temp. sensor measurement path. */
        /* If Channel_17 is selected, disable VREFINT measurement path. */
        /* If Channel_18 is selected, disable VBAT measurement path. */
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 80019ba:	4b15      	ldr	r3, [pc, #84]	; (8001a10 <HAL_ADC_ConfigChannel+0x204>)
 80019bc:	6819      	ldr	r1, [r3, #0]
 80019be:	683b      	ldr	r3, [r7, #0]
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	2b10      	cmp	r3, #16
 80019c4:	d007      	beq.n	80019d6 <HAL_ADC_ConfigChannel+0x1ca>
 80019c6:	683b      	ldr	r3, [r7, #0]
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	2b11      	cmp	r3, #17
 80019cc:	d101      	bne.n	80019d2 <HAL_ADC_ConfigChannel+0x1c6>
 80019ce:	4b13      	ldr	r3, [pc, #76]	; (8001a1c <HAL_ADC_ConfigChannel+0x210>)
 80019d0:	e002      	b.n	80019d8 <HAL_ADC_ConfigChannel+0x1cc>
 80019d2:	4b13      	ldr	r3, [pc, #76]	; (8001a20 <HAL_ADC_ConfigChannel+0x214>)
 80019d4:	e000      	b.n	80019d8 <HAL_ADC_ConfigChannel+0x1cc>
 80019d6:	4b13      	ldr	r3, [pc, #76]	; (8001a24 <HAL_ADC_ConfigChannel+0x218>)
 80019d8:	4a0d      	ldr	r2, [pc, #52]	; (8001a10 <HAL_ADC_ConfigChannel+0x204>)
 80019da:	400b      	ands	r3, r1
 80019dc:	6013      	str	r3, [r2, #0]
 80019de:	e009      	b.n	80019f4 <HAL_ADC_ConfigChannel+0x1e8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80019e4:	2220      	movs	r2, #32
 80019e6:	431a      	orrs	r2, r3
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	639a      	str	r2, [r3, #56]	; 0x38
    
    tmp_hal_status = HAL_ERROR;
 80019ec:	230f      	movs	r3, #15
 80019ee:	18fb      	adds	r3, r7, r3
 80019f0:	2201      	movs	r2, #1
 80019f2:	701a      	strb	r2, [r3, #0]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	2234      	movs	r2, #52	; 0x34
 80019f8:	2100      	movs	r1, #0
 80019fa:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 80019fc:	230f      	movs	r3, #15
 80019fe:	18fb      	adds	r3, r7, r3
 8001a00:	781b      	ldrb	r3, [r3, #0]
}
 8001a02:	0018      	movs	r0, r3
 8001a04:	46bd      	mov	sp, r7
 8001a06:	b004      	add	sp, #16
 8001a08:	bd80      	pop	{r7, pc}
 8001a0a:	46c0      	nop			; (mov r8, r8)
 8001a0c:	00001001 	.word	0x00001001
 8001a10:	40012708 	.word	0x40012708
 8001a14:	20000000 	.word	0x20000000
 8001a18:	000f4240 	.word	0x000f4240
 8001a1c:	ffbfffff 	.word	0xffbfffff
 8001a20:	feffffff 	.word	0xfeffffff
 8001a24:	ff7fffff 	.word	0xff7fffff

08001a28 <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	b084      	sub	sp, #16
 8001a2c:	af00      	add	r7, sp, #0
 8001a2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001a30:	2300      	movs	r3, #0
 8001a32:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8001a34:	2300      	movs	r3, #0
 8001a36:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	689b      	ldr	r3, [r3, #8]
 8001a3e:	2203      	movs	r2, #3
 8001a40:	4013      	ands	r3, r2
 8001a42:	2b01      	cmp	r3, #1
 8001a44:	d112      	bne.n	8001a6c <ADC_Enable+0x44>
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	2201      	movs	r2, #1
 8001a4e:	4013      	ands	r3, r2
 8001a50:	2b01      	cmp	r3, #1
 8001a52:	d009      	beq.n	8001a68 <ADC_Enable+0x40>
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	68da      	ldr	r2, [r3, #12]
 8001a5a:	2380      	movs	r3, #128	; 0x80
 8001a5c:	021b      	lsls	r3, r3, #8
 8001a5e:	401a      	ands	r2, r3
 8001a60:	2380      	movs	r3, #128	; 0x80
 8001a62:	021b      	lsls	r3, r3, #8
 8001a64:	429a      	cmp	r2, r3
 8001a66:	d101      	bne.n	8001a6c <ADC_Enable+0x44>
 8001a68:	2301      	movs	r3, #1
 8001a6a:	e000      	b.n	8001a6e <ADC_Enable+0x46>
 8001a6c:	2300      	movs	r3, #0
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d152      	bne.n	8001b18 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	689b      	ldr	r3, [r3, #8]
 8001a78:	4a2a      	ldr	r2, [pc, #168]	; (8001b24 <ADC_Enable+0xfc>)
 8001a7a:	4013      	ands	r3, r2
 8001a7c:	d00d      	beq.n	8001a9a <ADC_Enable+0x72>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001a82:	2210      	movs	r2, #16
 8001a84:	431a      	orrs	r2, r3
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	639a      	str	r2, [r3, #56]	; 0x38
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001a8e:	2201      	movs	r2, #1
 8001a90:	431a      	orrs	r2, r3
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	63da      	str	r2, [r3, #60]	; 0x3c
      
      return HAL_ERROR;
 8001a96:	2301      	movs	r3, #1
 8001a98:	e03f      	b.n	8001b1a <ADC_Enable+0xf2>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	689a      	ldr	r2, [r3, #8]
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	2101      	movs	r1, #1
 8001aa6:	430a      	orrs	r2, r1
 8001aa8:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001aaa:	4b1f      	ldr	r3, [pc, #124]	; (8001b28 <ADC_Enable+0x100>)
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	491f      	ldr	r1, [pc, #124]	; (8001b2c <ADC_Enable+0x104>)
 8001ab0:	0018      	movs	r0, r3
 8001ab2:	f7fe fb29 	bl	8000108 <__udivsi3>
 8001ab6:	0003      	movs	r3, r0
 8001ab8:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001aba:	e002      	b.n	8001ac2 <ADC_Enable+0x9a>
    {
      wait_loop_index--;
 8001abc:	68bb      	ldr	r3, [r7, #8]
 8001abe:	3b01      	subs	r3, #1
 8001ac0:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001ac2:	68bb      	ldr	r3, [r7, #8]
 8001ac4:	2b00      	cmp	r3, #0
 8001ac6:	d1f9      	bne.n	8001abc <ADC_Enable+0x94>
    }

    /* Get tick count */
    tickstart = HAL_GetTick();
 8001ac8:	f7ff fc98 	bl	80013fc <HAL_GetTick>
 8001acc:	0003      	movs	r3, r0
 8001ace:	60fb      	str	r3, [r7, #12]
    
    /* Wait for ADC effectively enabled */
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001ad0:	e01b      	b.n	8001b0a <ADC_Enable+0xe2>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001ad2:	f7ff fc93 	bl	80013fc <HAL_GetTick>
 8001ad6:	0002      	movs	r2, r0
 8001ad8:	68fb      	ldr	r3, [r7, #12]
 8001ada:	1ad3      	subs	r3, r2, r3
 8001adc:	2b02      	cmp	r3, #2
 8001ade:	d914      	bls.n	8001b0a <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	2201      	movs	r2, #1
 8001ae8:	4013      	ands	r3, r2
 8001aea:	2b01      	cmp	r3, #1
 8001aec:	d00d      	beq.n	8001b0a <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001af2:	2210      	movs	r2, #16
 8001af4:	431a      	orrs	r2, r3
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	639a      	str	r2, [r3, #56]	; 0x38

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001afe:	2201      	movs	r2, #1
 8001b00:	431a      	orrs	r2, r3
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	63da      	str	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8001b06:	2301      	movs	r3, #1
 8001b08:	e007      	b.n	8001b1a <ADC_Enable+0xf2>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	2201      	movs	r2, #1
 8001b12:	4013      	ands	r3, r2
 8001b14:	2b01      	cmp	r3, #1
 8001b16:	d1dc      	bne.n	8001ad2 <ADC_Enable+0xaa>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8001b18:	2300      	movs	r3, #0
}
 8001b1a:	0018      	movs	r0, r3
 8001b1c:	46bd      	mov	sp, r7
 8001b1e:	b004      	add	sp, #16
 8001b20:	bd80      	pop	{r7, pc}
 8001b22:	46c0      	nop			; (mov r8, r8)
 8001b24:	80000017 	.word	0x80000017
 8001b28:	20000000 	.word	0x20000000
 8001b2c:	000f4240 	.word	0x000f4240

08001b30 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8001b30:	b580      	push	{r7, lr}
 8001b32:	b084      	sub	sp, #16
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b3c:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8001b3e:	68fb      	ldr	r3, [r7, #12]
 8001b40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001b42:	2250      	movs	r2, #80	; 0x50
 8001b44:	4013      	ands	r3, r2
 8001b46:	d140      	bne.n	8001bca <ADC_DMAConvCplt+0x9a>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8001b48:	68fb      	ldr	r3, [r7, #12]
 8001b4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001b4c:	2280      	movs	r2, #128	; 0x80
 8001b4e:	0092      	lsls	r2, r2, #2
 8001b50:	431a      	orrs	r2, r3
 8001b52:	68fb      	ldr	r3, [r7, #12]
 8001b54:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001b56:	68fb      	ldr	r3, [r7, #12]
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	68da      	ldr	r2, [r3, #12]
 8001b5c:	23c0      	movs	r3, #192	; 0xc0
 8001b5e:	011b      	lsls	r3, r3, #4
 8001b60:	4013      	ands	r3, r2
 8001b62:	d12d      	bne.n	8001bc0 <ADC_DMAConvCplt+0x90>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8001b64:	68fb      	ldr	r3, [r7, #12]
 8001b66:	7e9b      	ldrb	r3, [r3, #26]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d129      	bne.n	8001bc0 <ADC_DMAConvCplt+0x90>
    {
      /* If End of Sequence is reached, disable interrupts */
      if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8001b6c:	68fb      	ldr	r3, [r7, #12]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	2208      	movs	r2, #8
 8001b74:	4013      	ands	r3, r2
 8001b76:	2b08      	cmp	r3, #8
 8001b78:	d122      	bne.n	8001bc0 <ADC_DMAConvCplt+0x90>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001b7a:	68fb      	ldr	r3, [r7, #12]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	689b      	ldr	r3, [r3, #8]
 8001b80:	2204      	movs	r2, #4
 8001b82:	4013      	ands	r3, r2
 8001b84:	d110      	bne.n	8001ba8 <ADC_DMAConvCplt+0x78>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8001b86:	68fb      	ldr	r3, [r7, #12]
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	685a      	ldr	r2, [r3, #4]
 8001b8c:	68fb      	ldr	r3, [r7, #12]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	210c      	movs	r1, #12
 8001b92:	438a      	bics	r2, r1
 8001b94:	605a      	str	r2, [r3, #4]
          
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8001b96:	68fb      	ldr	r3, [r7, #12]
 8001b98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001b9a:	4a11      	ldr	r2, [pc, #68]	; (8001be0 <ADC_DMAConvCplt+0xb0>)
 8001b9c:	4013      	ands	r3, r2
 8001b9e:	2201      	movs	r2, #1
 8001ba0:	431a      	orrs	r2, r3
 8001ba2:	68fb      	ldr	r3, [r7, #12]
 8001ba4:	639a      	str	r2, [r3, #56]	; 0x38
 8001ba6:	e00b      	b.n	8001bc0 <ADC_DMAConvCplt+0x90>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001ba8:	68fb      	ldr	r3, [r7, #12]
 8001baa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001bac:	2220      	movs	r2, #32
 8001bae:	431a      	orrs	r2, r3
 8001bb0:	68fb      	ldr	r3, [r7, #12]
 8001bb2:	639a      	str	r2, [r3, #56]	; 0x38
          
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001bb4:	68fb      	ldr	r3, [r7, #12]
 8001bb6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001bb8:	2201      	movs	r2, #1
 8001bba:	431a      	orrs	r2, r3
 8001bbc:	68fb      	ldr	r3, [r7, #12]
 8001bbe:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001bc0:	68fb      	ldr	r3, [r7, #12]
 8001bc2:	0018      	movs	r0, r3
 8001bc4:	f7ff fe0a 	bl	80017dc <HAL_ADC_ConvCpltCallback>
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }

}
 8001bc8:	e005      	b.n	8001bd6 <ADC_DMAConvCplt+0xa6>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8001bca:	68fb      	ldr	r3, [r7, #12]
 8001bcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bd0:	687a      	ldr	r2, [r7, #4]
 8001bd2:	0010      	movs	r0, r2
 8001bd4:	4798      	blx	r3
}
 8001bd6:	46c0      	nop			; (mov r8, r8)
 8001bd8:	46bd      	mov	sp, r7
 8001bda:	b004      	add	sp, #16
 8001bdc:	bd80      	pop	{r7, pc}
 8001bde:	46c0      	nop			; (mov r8, r8)
 8001be0:	fffffefe 	.word	0xfffffefe

08001be4 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8001be4:	b580      	push	{r7, lr}
 8001be6:	b084      	sub	sp, #16
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bf0:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 8001bf2:	68fb      	ldr	r3, [r7, #12]
 8001bf4:	0018      	movs	r0, r3
 8001bf6:	f7ff fdf9 	bl	80017ec <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001bfa:	46c0      	nop			; (mov r8, r8)
 8001bfc:	46bd      	mov	sp, r7
 8001bfe:	b004      	add	sp, #16
 8001c00:	bd80      	pop	{r7, pc}

08001c02 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8001c02:	b580      	push	{r7, lr}
 8001c04:	b084      	sub	sp, #16
 8001c06:	af00      	add	r7, sp, #0
 8001c08:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c0e:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8001c10:	68fb      	ldr	r3, [r7, #12]
 8001c12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001c14:	2240      	movs	r2, #64	; 0x40
 8001c16:	431a      	orrs	r2, r3
 8001c18:	68fb      	ldr	r3, [r7, #12]
 8001c1a:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8001c1c:	68fb      	ldr	r3, [r7, #12]
 8001c1e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001c20:	2204      	movs	r2, #4
 8001c22:	431a      	orrs	r2, r3
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	63da      	str	r2, [r3, #60]	; 0x3c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc); 
 8001c28:	68fb      	ldr	r3, [r7, #12]
 8001c2a:	0018      	movs	r0, r3
 8001c2c:	f7ff fde6 	bl	80017fc <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001c30:	46c0      	nop			; (mov r8, r8)
 8001c32:	46bd      	mov	sp, r7
 8001c34:	b004      	add	sp, #16
 8001c36:	bd80      	pop	{r7, pc}

08001c38 <HAL_ADCEx_Calibration_Start>:
  *         HAL_ADC_GetValue() (value on 7 bits: from DR[6;0]).
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	b086      	sub	sp, #24
 8001c3c:	af00      	add	r7, sp, #0
 8001c3e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001c40:	2317      	movs	r3, #23
 8001c42:	18fb      	adds	r3, r7, r3
 8001c44:	2200      	movs	r2, #0
 8001c46:	701a      	strb	r2, [r3, #0]
  uint32_t tickstart = 0U;
 8001c48:	2300      	movs	r3, #0
 8001c4a:	613b      	str	r3, [r7, #16]
  uint32_t backup_setting_adc_dma_transfer = 0; /* Note: Variable not declared as volatile because register read is already declared as volatile */
 8001c4c:	2300      	movs	r3, #0
 8001c4e:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	2234      	movs	r2, #52	; 0x34
 8001c54:	5c9b      	ldrb	r3, [r3, r2]
 8001c56:	2b01      	cmp	r3, #1
 8001c58:	d101      	bne.n	8001c5e <HAL_ADCEx_Calibration_Start+0x26>
 8001c5a:	2302      	movs	r3, #2
 8001c5c:	e08d      	b.n	8001d7a <HAL_ADCEx_Calibration_Start+0x142>
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	2234      	movs	r2, #52	; 0x34
 8001c62:	2101      	movs	r1, #1
 8001c64:	5499      	strb	r1, [r3, r2]
  
  /* Calibration prerequisite: ADC must be disabled. */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	689b      	ldr	r3, [r3, #8]
 8001c6c:	2203      	movs	r2, #3
 8001c6e:	4013      	ands	r3, r2
 8001c70:	2b01      	cmp	r3, #1
 8001c72:	d112      	bne.n	8001c9a <HAL_ADCEx_Calibration_Start+0x62>
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	2201      	movs	r2, #1
 8001c7c:	4013      	ands	r3, r2
 8001c7e:	2b01      	cmp	r3, #1
 8001c80:	d009      	beq.n	8001c96 <HAL_ADCEx_Calibration_Start+0x5e>
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	68da      	ldr	r2, [r3, #12]
 8001c88:	2380      	movs	r3, #128	; 0x80
 8001c8a:	021b      	lsls	r3, r3, #8
 8001c8c:	401a      	ands	r2, r3
 8001c8e:	2380      	movs	r3, #128	; 0x80
 8001c90:	021b      	lsls	r3, r3, #8
 8001c92:	429a      	cmp	r2, r3
 8001c94:	d101      	bne.n	8001c9a <HAL_ADCEx_Calibration_Start+0x62>
 8001c96:	2301      	movs	r3, #1
 8001c98:	e000      	b.n	8001c9c <HAL_ADCEx_Calibration_Start+0x64>
 8001c9a:	2300      	movs	r3, #0
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d15b      	bne.n	8001d58 <HAL_ADCEx_Calibration_Start+0x120>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State, 
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001ca4:	4a37      	ldr	r2, [pc, #220]	; (8001d84 <HAL_ADCEx_Calibration_Start+0x14c>)
 8001ca6:	4013      	ands	r3, r2
 8001ca8:	2202      	movs	r2, #2
 8001caa:	431a      	orrs	r2, r3
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	639a      	str	r2, [r3, #56]	; 0x38
    /* Note: Specificity of this STM32 series: Calibration factor is           */
    /*       available in data register and also transferred by DMA.           */
    /*       To not insert ADC calibration factor among ADC conversion data   */
    /*       in array variable, DMA transfer must be disabled during          */
    /*       calibration.                                                     */
    backup_setting_adc_dma_transfer = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	68db      	ldr	r3, [r3, #12]
 8001cb6:	2203      	movs	r2, #3
 8001cb8:	4013      	ands	r3, r2
 8001cba:	60fb      	str	r3, [r7, #12]
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	68da      	ldr	r2, [r3, #12]
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	2103      	movs	r1, #3
 8001cc8:	438a      	bics	r2, r1
 8001cca:	60da      	str	r2, [r3, #12]

    /* Start ADC calibration */
    hadc->Instance->CR |= ADC_CR_ADCAL;
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	689a      	ldr	r2, [r3, #8]
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	2180      	movs	r1, #128	; 0x80
 8001cd8:	0609      	lsls	r1, r1, #24
 8001cda:	430a      	orrs	r2, r1
 8001cdc:	609a      	str	r2, [r3, #8]

    tickstart = HAL_GetTick();  
 8001cde:	f7ff fb8d 	bl	80013fc <HAL_GetTick>
 8001ce2:	0003      	movs	r3, r0
 8001ce4:	613b      	str	r3, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8001ce6:	e01d      	b.n	8001d24 <HAL_ADCEx_Calibration_Start+0xec>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8001ce8:	f7ff fb88 	bl	80013fc <HAL_GetTick>
 8001cec:	0002      	movs	r2, r0
 8001cee:	693b      	ldr	r3, [r7, #16]
 8001cf0:	1ad3      	subs	r3, r2, r3
 8001cf2:	2b02      	cmp	r3, #2
 8001cf4:	d916      	bls.n	8001d24 <HAL_ADCEx_Calibration_Start+0xec>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	689b      	ldr	r3, [r3, #8]
 8001cfc:	0fdb      	lsrs	r3, r3, #31
 8001cfe:	07da      	lsls	r2, r3, #31
 8001d00:	2380      	movs	r3, #128	; 0x80
 8001d02:	061b      	lsls	r3, r3, #24
 8001d04:	429a      	cmp	r2, r3
 8001d06:	d10d      	bne.n	8001d24 <HAL_ADCEx_Calibration_Start+0xec>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001d0c:	2212      	movs	r2, #18
 8001d0e:	4393      	bics	r3, r2
 8001d10:	2210      	movs	r2, #16
 8001d12:	431a      	orrs	r2, r3
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	639a      	str	r2, [r3, #56]	; 0x38
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	2234      	movs	r2, #52	; 0x34
 8001d1c:	2100      	movs	r1, #0
 8001d1e:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8001d20:	2301      	movs	r3, #1
 8001d22:	e02a      	b.n	8001d7a <HAL_ADCEx_Calibration_Start+0x142>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	689b      	ldr	r3, [r3, #8]
 8001d2a:	0fdb      	lsrs	r3, r3, #31
 8001d2c:	07da      	lsls	r2, r3, #31
 8001d2e:	2380      	movs	r3, #128	; 0x80
 8001d30:	061b      	lsls	r3, r3, #24
 8001d32:	429a      	cmp	r2, r3
 8001d34:	d0d8      	beq.n	8001ce8 <HAL_ADCEx_Calibration_Start+0xb0>
        }
      }
    }
    
    /* Restore ADC DMA transfer request after calibration */
    SET_BIT(hadc->Instance->CFGR1, backup_setting_adc_dma_transfer);
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	68d9      	ldr	r1, [r3, #12]
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	68fa      	ldr	r2, [r7, #12]
 8001d42:	430a      	orrs	r2, r1
 8001d44:	60da      	str	r2, [r3, #12]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001d4a:	2203      	movs	r2, #3
 8001d4c:	4393      	bics	r3, r2
 8001d4e:	2201      	movs	r2, #1
 8001d50:	431a      	orrs	r2, r3
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	639a      	str	r2, [r3, #56]	; 0x38
 8001d56:	e009      	b.n	8001d6c <HAL_ADCEx_Calibration_Start+0x134>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001d5c:	2220      	movs	r2, #32
 8001d5e:	431a      	orrs	r2, r3
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	639a      	str	r2, [r3, #56]	; 0x38
    
    tmp_hal_status = HAL_ERROR;
 8001d64:	2317      	movs	r3, #23
 8001d66:	18fb      	adds	r3, r7, r3
 8001d68:	2201      	movs	r2, #1
 8001d6a:	701a      	strb	r2, [r3, #0]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	2234      	movs	r2, #52	; 0x34
 8001d70:	2100      	movs	r1, #0
 8001d72:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 8001d74:	2317      	movs	r3, #23
 8001d76:	18fb      	adds	r3, r7, r3
 8001d78:	781b      	ldrb	r3, [r3, #0]
}
 8001d7a:	0018      	movs	r0, r3
 8001d7c:	46bd      	mov	sp, r7
 8001d7e:	b006      	add	sp, #24
 8001d80:	bd80      	pop	{r7, pc}
 8001d82:	46c0      	nop			; (mov r8, r8)
 8001d84:	fffffefd 	.word	0xfffffefd

08001d88 <__NVIC_EnableIRQ>:
{
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	b082      	sub	sp, #8
 8001d8c:	af00      	add	r7, sp, #0
 8001d8e:	0002      	movs	r2, r0
 8001d90:	1dfb      	adds	r3, r7, #7
 8001d92:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001d94:	1dfb      	adds	r3, r7, #7
 8001d96:	781b      	ldrb	r3, [r3, #0]
 8001d98:	2b7f      	cmp	r3, #127	; 0x7f
 8001d9a:	d809      	bhi.n	8001db0 <__NVIC_EnableIRQ+0x28>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001d9c:	1dfb      	adds	r3, r7, #7
 8001d9e:	781b      	ldrb	r3, [r3, #0]
 8001da0:	001a      	movs	r2, r3
 8001da2:	231f      	movs	r3, #31
 8001da4:	401a      	ands	r2, r3
 8001da6:	4b04      	ldr	r3, [pc, #16]	; (8001db8 <__NVIC_EnableIRQ+0x30>)
 8001da8:	2101      	movs	r1, #1
 8001daa:	4091      	lsls	r1, r2
 8001dac:	000a      	movs	r2, r1
 8001dae:	601a      	str	r2, [r3, #0]
}
 8001db0:	46c0      	nop			; (mov r8, r8)
 8001db2:	46bd      	mov	sp, r7
 8001db4:	b002      	add	sp, #8
 8001db6:	bd80      	pop	{r7, pc}
 8001db8:	e000e100 	.word	0xe000e100

08001dbc <__NVIC_SetPriority>:
{
 8001dbc:	b590      	push	{r4, r7, lr}
 8001dbe:	b083      	sub	sp, #12
 8001dc0:	af00      	add	r7, sp, #0
 8001dc2:	0002      	movs	r2, r0
 8001dc4:	6039      	str	r1, [r7, #0]
 8001dc6:	1dfb      	adds	r3, r7, #7
 8001dc8:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001dca:	1dfb      	adds	r3, r7, #7
 8001dcc:	781b      	ldrb	r3, [r3, #0]
 8001dce:	2b7f      	cmp	r3, #127	; 0x7f
 8001dd0:	d828      	bhi.n	8001e24 <__NVIC_SetPriority+0x68>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001dd2:	4a2f      	ldr	r2, [pc, #188]	; (8001e90 <__NVIC_SetPriority+0xd4>)
 8001dd4:	1dfb      	adds	r3, r7, #7
 8001dd6:	781b      	ldrb	r3, [r3, #0]
 8001dd8:	b25b      	sxtb	r3, r3
 8001dda:	089b      	lsrs	r3, r3, #2
 8001ddc:	33c0      	adds	r3, #192	; 0xc0
 8001dde:	009b      	lsls	r3, r3, #2
 8001de0:	589b      	ldr	r3, [r3, r2]
 8001de2:	1dfa      	adds	r2, r7, #7
 8001de4:	7812      	ldrb	r2, [r2, #0]
 8001de6:	0011      	movs	r1, r2
 8001de8:	2203      	movs	r2, #3
 8001dea:	400a      	ands	r2, r1
 8001dec:	00d2      	lsls	r2, r2, #3
 8001dee:	21ff      	movs	r1, #255	; 0xff
 8001df0:	4091      	lsls	r1, r2
 8001df2:	000a      	movs	r2, r1
 8001df4:	43d2      	mvns	r2, r2
 8001df6:	401a      	ands	r2, r3
 8001df8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001dfa:	683b      	ldr	r3, [r7, #0]
 8001dfc:	019b      	lsls	r3, r3, #6
 8001dfe:	22ff      	movs	r2, #255	; 0xff
 8001e00:	401a      	ands	r2, r3
 8001e02:	1dfb      	adds	r3, r7, #7
 8001e04:	781b      	ldrb	r3, [r3, #0]
 8001e06:	0018      	movs	r0, r3
 8001e08:	2303      	movs	r3, #3
 8001e0a:	4003      	ands	r3, r0
 8001e0c:	00db      	lsls	r3, r3, #3
 8001e0e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001e10:	481f      	ldr	r0, [pc, #124]	; (8001e90 <__NVIC_SetPriority+0xd4>)
 8001e12:	1dfb      	adds	r3, r7, #7
 8001e14:	781b      	ldrb	r3, [r3, #0]
 8001e16:	b25b      	sxtb	r3, r3
 8001e18:	089b      	lsrs	r3, r3, #2
 8001e1a:	430a      	orrs	r2, r1
 8001e1c:	33c0      	adds	r3, #192	; 0xc0
 8001e1e:	009b      	lsls	r3, r3, #2
 8001e20:	501a      	str	r2, [r3, r0]
}
 8001e22:	e031      	b.n	8001e88 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001e24:	4a1b      	ldr	r2, [pc, #108]	; (8001e94 <__NVIC_SetPriority+0xd8>)
 8001e26:	1dfb      	adds	r3, r7, #7
 8001e28:	781b      	ldrb	r3, [r3, #0]
 8001e2a:	0019      	movs	r1, r3
 8001e2c:	230f      	movs	r3, #15
 8001e2e:	400b      	ands	r3, r1
 8001e30:	3b08      	subs	r3, #8
 8001e32:	089b      	lsrs	r3, r3, #2
 8001e34:	3306      	adds	r3, #6
 8001e36:	009b      	lsls	r3, r3, #2
 8001e38:	18d3      	adds	r3, r2, r3
 8001e3a:	3304      	adds	r3, #4
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	1dfa      	adds	r2, r7, #7
 8001e40:	7812      	ldrb	r2, [r2, #0]
 8001e42:	0011      	movs	r1, r2
 8001e44:	2203      	movs	r2, #3
 8001e46:	400a      	ands	r2, r1
 8001e48:	00d2      	lsls	r2, r2, #3
 8001e4a:	21ff      	movs	r1, #255	; 0xff
 8001e4c:	4091      	lsls	r1, r2
 8001e4e:	000a      	movs	r2, r1
 8001e50:	43d2      	mvns	r2, r2
 8001e52:	401a      	ands	r2, r3
 8001e54:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001e56:	683b      	ldr	r3, [r7, #0]
 8001e58:	019b      	lsls	r3, r3, #6
 8001e5a:	22ff      	movs	r2, #255	; 0xff
 8001e5c:	401a      	ands	r2, r3
 8001e5e:	1dfb      	adds	r3, r7, #7
 8001e60:	781b      	ldrb	r3, [r3, #0]
 8001e62:	0018      	movs	r0, r3
 8001e64:	2303      	movs	r3, #3
 8001e66:	4003      	ands	r3, r0
 8001e68:	00db      	lsls	r3, r3, #3
 8001e6a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001e6c:	4809      	ldr	r0, [pc, #36]	; (8001e94 <__NVIC_SetPriority+0xd8>)
 8001e6e:	1dfb      	adds	r3, r7, #7
 8001e70:	781b      	ldrb	r3, [r3, #0]
 8001e72:	001c      	movs	r4, r3
 8001e74:	230f      	movs	r3, #15
 8001e76:	4023      	ands	r3, r4
 8001e78:	3b08      	subs	r3, #8
 8001e7a:	089b      	lsrs	r3, r3, #2
 8001e7c:	430a      	orrs	r2, r1
 8001e7e:	3306      	adds	r3, #6
 8001e80:	009b      	lsls	r3, r3, #2
 8001e82:	18c3      	adds	r3, r0, r3
 8001e84:	3304      	adds	r3, #4
 8001e86:	601a      	str	r2, [r3, #0]
}
 8001e88:	46c0      	nop			; (mov r8, r8)
 8001e8a:	46bd      	mov	sp, r7
 8001e8c:	b003      	add	sp, #12
 8001e8e:	bd90      	pop	{r4, r7, pc}
 8001e90:	e000e100 	.word	0xe000e100
 8001e94:	e000ed00 	.word	0xe000ed00

08001e98 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001e98:	b580      	push	{r7, lr}
 8001e9a:	b082      	sub	sp, #8
 8001e9c:	af00      	add	r7, sp, #0
 8001e9e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	1e5a      	subs	r2, r3, #1
 8001ea4:	2380      	movs	r3, #128	; 0x80
 8001ea6:	045b      	lsls	r3, r3, #17
 8001ea8:	429a      	cmp	r2, r3
 8001eaa:	d301      	bcc.n	8001eb0 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001eac:	2301      	movs	r3, #1
 8001eae:	e010      	b.n	8001ed2 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001eb0:	4b0a      	ldr	r3, [pc, #40]	; (8001edc <SysTick_Config+0x44>)
 8001eb2:	687a      	ldr	r2, [r7, #4]
 8001eb4:	3a01      	subs	r2, #1
 8001eb6:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001eb8:	2301      	movs	r3, #1
 8001eba:	425b      	negs	r3, r3
 8001ebc:	2103      	movs	r1, #3
 8001ebe:	0018      	movs	r0, r3
 8001ec0:	f7ff ff7c 	bl	8001dbc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001ec4:	4b05      	ldr	r3, [pc, #20]	; (8001edc <SysTick_Config+0x44>)
 8001ec6:	2200      	movs	r2, #0
 8001ec8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001eca:	4b04      	ldr	r3, [pc, #16]	; (8001edc <SysTick_Config+0x44>)
 8001ecc:	2207      	movs	r2, #7
 8001ece:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001ed0:	2300      	movs	r3, #0
}
 8001ed2:	0018      	movs	r0, r3
 8001ed4:	46bd      	mov	sp, r7
 8001ed6:	b002      	add	sp, #8
 8001ed8:	bd80      	pop	{r7, pc}
 8001eda:	46c0      	nop			; (mov r8, r8)
 8001edc:	e000e010 	.word	0xe000e010

08001ee0 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001ee0:	b580      	push	{r7, lr}
 8001ee2:	b084      	sub	sp, #16
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	60b9      	str	r1, [r7, #8]
 8001ee8:	607a      	str	r2, [r7, #4]
 8001eea:	210f      	movs	r1, #15
 8001eec:	187b      	adds	r3, r7, r1
 8001eee:	1c02      	adds	r2, r0, #0
 8001ef0:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8001ef2:	68ba      	ldr	r2, [r7, #8]
 8001ef4:	187b      	adds	r3, r7, r1
 8001ef6:	781b      	ldrb	r3, [r3, #0]
 8001ef8:	b25b      	sxtb	r3, r3
 8001efa:	0011      	movs	r1, r2
 8001efc:	0018      	movs	r0, r3
 8001efe:	f7ff ff5d 	bl	8001dbc <__NVIC_SetPriority>
}
 8001f02:	46c0      	nop			; (mov r8, r8)
 8001f04:	46bd      	mov	sp, r7
 8001f06:	b004      	add	sp, #16
 8001f08:	bd80      	pop	{r7, pc}

08001f0a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f0a:	b580      	push	{r7, lr}
 8001f0c:	b082      	sub	sp, #8
 8001f0e:	af00      	add	r7, sp, #0
 8001f10:	0002      	movs	r2, r0
 8001f12:	1dfb      	adds	r3, r7, #7
 8001f14:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001f16:	1dfb      	adds	r3, r7, #7
 8001f18:	781b      	ldrb	r3, [r3, #0]
 8001f1a:	b25b      	sxtb	r3, r3
 8001f1c:	0018      	movs	r0, r3
 8001f1e:	f7ff ff33 	bl	8001d88 <__NVIC_EnableIRQ>
}
 8001f22:	46c0      	nop			; (mov r8, r8)
 8001f24:	46bd      	mov	sp, r7
 8001f26:	b002      	add	sp, #8
 8001f28:	bd80      	pop	{r7, pc}

08001f2a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001f2a:	b580      	push	{r7, lr}
 8001f2c:	b082      	sub	sp, #8
 8001f2e:	af00      	add	r7, sp, #0
 8001f30:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	0018      	movs	r0, r3
 8001f36:	f7ff ffaf 	bl	8001e98 <SysTick_Config>
 8001f3a:	0003      	movs	r3, r0
}
 8001f3c:	0018      	movs	r0, r3
 8001f3e:	46bd      	mov	sp, r7
 8001f40:	b002      	add	sp, #8
 8001f42:	bd80      	pop	{r7, pc}

08001f44 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001f44:	b580      	push	{r7, lr}
 8001f46:	b084      	sub	sp, #16
 8001f48:	af00      	add	r7, sp, #0
 8001f4a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001f4c:	2300      	movs	r3, #0
 8001f4e:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if (NULL == hdma)
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d101      	bne.n	8001f5a <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8001f56:	2301      	movs	r3, #1
 8001f58:	e036      	b.n	8001fc8 <HAL_DMA_Init+0x84>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	2221      	movs	r2, #33	; 0x21
 8001f5e:	2102      	movs	r1, #2
 8001f60:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001f6a:	68fb      	ldr	r3, [r7, #12]
 8001f6c:	4a18      	ldr	r2, [pc, #96]	; (8001fd0 <HAL_DMA_Init+0x8c>)
 8001f6e:	4013      	ands	r3, r2
 8001f70:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8001f7a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	68db      	ldr	r3, [r3, #12]
 8001f80:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001f86:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	695b      	ldr	r3, [r3, #20]
 8001f8c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001f92:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	69db      	ldr	r3, [r3, #28]
 8001f98:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001f9a:	68fa      	ldr	r2, [r7, #12]
 8001f9c:	4313      	orrs	r3, r2
 8001f9e:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	68fa      	ldr	r2, [r7, #12]
 8001fa6:	601a      	str	r2, [r3, #0]

  /* Initialize DmaBaseAddress and ChannelIndex parameters used
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	0018      	movs	r0, r3
 8001fac:	f000 f998 	bl	80022e0 <DMA_CalcBaseAndBitshift>

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	2200      	movs	r2, #0
 8001fb4:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	2221      	movs	r2, #33	; 0x21
 8001fba:	2101      	movs	r1, #1
 8001fbc:	5499      	strb	r1, [r3, r2]

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	2220      	movs	r2, #32
 8001fc2:	2100      	movs	r1, #0
 8001fc4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001fc6:	2300      	movs	r3, #0
}
 8001fc8:	0018      	movs	r0, r3
 8001fca:	46bd      	mov	sp, r7
 8001fcc:	b004      	add	sp, #16
 8001fce:	bd80      	pop	{r7, pc}
 8001fd0:	ffffc00f 	.word	0xffffc00f

08001fd4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001fd4:	b580      	push	{r7, lr}
 8001fd6:	b086      	sub	sp, #24
 8001fd8:	af00      	add	r7, sp, #0
 8001fda:	60f8      	str	r0, [r7, #12]
 8001fdc:	60b9      	str	r1, [r7, #8]
 8001fde:	607a      	str	r2, [r7, #4]
 8001fe0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001fe2:	2317      	movs	r3, #23
 8001fe4:	18fb      	adds	r3, r7, r3
 8001fe6:	2200      	movs	r2, #0
 8001fe8:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001fea:	68fb      	ldr	r3, [r7, #12]
 8001fec:	2220      	movs	r2, #32
 8001fee:	5c9b      	ldrb	r3, [r3, r2]
 8001ff0:	2b01      	cmp	r3, #1
 8001ff2:	d101      	bne.n	8001ff8 <HAL_DMA_Start_IT+0x24>
 8001ff4:	2302      	movs	r3, #2
 8001ff6:	e04f      	b.n	8002098 <HAL_DMA_Start_IT+0xc4>
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	2220      	movs	r2, #32
 8001ffc:	2101      	movs	r1, #1
 8001ffe:	5499      	strb	r1, [r3, r2]

  if (HAL_DMA_STATE_READY == hdma->State)
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	2221      	movs	r2, #33	; 0x21
 8002004:	5c9b      	ldrb	r3, [r3, r2]
 8002006:	b2db      	uxtb	r3, r3
 8002008:	2b01      	cmp	r3, #1
 800200a:	d13a      	bne.n	8002082 <HAL_DMA_Start_IT+0xae>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800200c:	68fb      	ldr	r3, [r7, #12]
 800200e:	2221      	movs	r2, #33	; 0x21
 8002010:	2102      	movs	r1, #2
 8002012:	5499      	strb	r1, [r3, r2]

    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	2200      	movs	r2, #0
 8002018:	639a      	str	r2, [r3, #56]	; 0x38

    /* Disable the peripheral */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 800201a:	68fb      	ldr	r3, [r7, #12]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	681a      	ldr	r2, [r3, #0]
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	2101      	movs	r1, #1
 8002026:	438a      	bics	r2, r1
 8002028:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800202a:	683b      	ldr	r3, [r7, #0]
 800202c:	687a      	ldr	r2, [r7, #4]
 800202e:	68b9      	ldr	r1, [r7, #8]
 8002030:	68f8      	ldr	r0, [r7, #12]
 8002032:	f000 f928 	bl	8002286 <DMA_SetConfig>

    /* Enable the transfer complete, & transfer error interrupts */
    /* Half transfer interrupt is optional: enable it only if associated callback is available */
    if (NULL != hdma->XferHalfCpltCallback)
 8002036:	68fb      	ldr	r3, [r7, #12]
 8002038:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800203a:	2b00      	cmp	r3, #0
 800203c:	d008      	beq.n	8002050 <HAL_DMA_Start_IT+0x7c>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800203e:	68fb      	ldr	r3, [r7, #12]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	681a      	ldr	r2, [r3, #0]
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	210e      	movs	r1, #14
 800204a:	430a      	orrs	r2, r1
 800204c:	601a      	str	r2, [r3, #0]
 800204e:	e00f      	b.n	8002070 <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8002050:	68fb      	ldr	r3, [r7, #12]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	681a      	ldr	r2, [r3, #0]
 8002056:	68fb      	ldr	r3, [r7, #12]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	210a      	movs	r1, #10
 800205c:	430a      	orrs	r2, r1
 800205e:	601a      	str	r2, [r3, #0]
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8002060:	68fb      	ldr	r3, [r7, #12]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	681a      	ldr	r2, [r3, #0]
 8002066:	68fb      	ldr	r3, [r7, #12]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	2104      	movs	r1, #4
 800206c:	438a      	bics	r2, r1
 800206e:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    hdma->Instance->CCR |= DMA_CCR_EN;
 8002070:	68fb      	ldr	r3, [r7, #12]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	681a      	ldr	r2, [r3, #0]
 8002076:	68fb      	ldr	r3, [r7, #12]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	2101      	movs	r1, #1
 800207c:	430a      	orrs	r2, r1
 800207e:	601a      	str	r2, [r3, #0]
 8002080:	e007      	b.n	8002092 <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002082:	68fb      	ldr	r3, [r7, #12]
 8002084:	2220      	movs	r2, #32
 8002086:	2100      	movs	r1, #0
 8002088:	5499      	strb	r1, [r3, r2]

    /* Remain BUSY */
    status = HAL_BUSY;
 800208a:	2317      	movs	r3, #23
 800208c:	18fb      	adds	r3, r7, r3
 800208e:	2202      	movs	r2, #2
 8002090:	701a      	strb	r2, [r3, #0]
  }

  return status;
 8002092:	2317      	movs	r3, #23
 8002094:	18fb      	adds	r3, r7, r3
 8002096:	781b      	ldrb	r3, [r3, #0]
}
 8002098:	0018      	movs	r0, r3
 800209a:	46bd      	mov	sp, r7
 800209c:	b006      	add	sp, #24
 800209e:	bd80      	pop	{r7, pc}

080020a0 <HAL_DMA_Abort_IT>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80020a0:	b580      	push	{r7, lr}
 80020a2:	b084      	sub	sp, #16
 80020a4:	af00      	add	r7, sp, #0
 80020a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80020a8:	210f      	movs	r1, #15
 80020aa:	187b      	adds	r3, r7, r1
 80020ac:	2200      	movs	r2, #0
 80020ae:	701a      	strb	r2, [r3, #0]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	2221      	movs	r2, #33	; 0x21
 80020b4:	5c9b      	ldrb	r3, [r3, r2]
 80020b6:	b2db      	uxtb	r3, r3
 80020b8:	2b02      	cmp	r3, #2
 80020ba:	d006      	beq.n	80020ca <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	2204      	movs	r2, #4
 80020c0:	639a      	str	r2, [r3, #56]	; 0x38

    status = HAL_ERROR;
 80020c2:	187b      	adds	r3, r7, r1
 80020c4:	2201      	movs	r2, #1
 80020c6:	701a      	strb	r2, [r3, #0]
 80020c8:	e028      	b.n	800211c <HAL_DMA_Abort_IT+0x7c>
  }
  else
  {

    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	681a      	ldr	r2, [r3, #0]
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	210e      	movs	r1, #14
 80020d6:	438a      	bics	r2, r1
 80020d8:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	681a      	ldr	r2, [r3, #0]
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	2101      	movs	r1, #1
 80020e6:	438a      	bics	r2, r1
 80020e8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80020f2:	2101      	movs	r1, #1
 80020f4:	4091      	lsls	r1, r2
 80020f6:	000a      	movs	r2, r1
 80020f8:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	2221      	movs	r2, #33	; 0x21
 80020fe:	2101      	movs	r1, #1
 8002100:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	2220      	movs	r2, #32
 8002106:	2100      	movs	r1, #0
 8002108:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800210e:	2b00      	cmp	r3, #0
 8002110:	d004      	beq.n	800211c <HAL_DMA_Abort_IT+0x7c>
    {
      hdma->XferAbortCallback(hdma);
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002116:	687a      	ldr	r2, [r7, #4]
 8002118:	0010      	movs	r0, r2
 800211a:	4798      	blx	r3
    }
  }
  return status;
 800211c:	230f      	movs	r3, #15
 800211e:	18fb      	adds	r3, r7, r3
 8002120:	781b      	ldrb	r3, [r3, #0]
}
 8002122:	0018      	movs	r0, r3
 8002124:	46bd      	mov	sp, r7
 8002126:	b004      	add	sp, #16
 8002128:	bd80      	pop	{r7, pc}

0800212a <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800212a:	b580      	push	{r7, lr}
 800212c:	b084      	sub	sp, #16
 800212e:	af00      	add	r7, sp, #0
 8002130:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002146:	2204      	movs	r2, #4
 8002148:	409a      	lsls	r2, r3
 800214a:	0013      	movs	r3, r2
 800214c:	68fa      	ldr	r2, [r7, #12]
 800214e:	4013      	ands	r3, r2
 8002150:	d024      	beq.n	800219c <HAL_DMA_IRQHandler+0x72>
 8002152:	68bb      	ldr	r3, [r7, #8]
 8002154:	2204      	movs	r2, #4
 8002156:	4013      	ands	r3, r2
 8002158:	d020      	beq.n	800219c <HAL_DMA_IRQHandler+0x72>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	2220      	movs	r2, #32
 8002162:	4013      	ands	r3, r2
 8002164:	d107      	bne.n	8002176 <HAL_DMA_IRQHandler+0x4c>
    {
      /* Disable the half transfer interrupt */
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	681a      	ldr	r2, [r3, #0]
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	2104      	movs	r1, #4
 8002172:	438a      	bics	r2, r1
 8002174:	601a      	str	r2, [r3, #0]
    }

    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800217e:	2104      	movs	r1, #4
 8002180:	4091      	lsls	r1, r2
 8002182:	000a      	movs	r2, r1
 8002184:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* State is updated only in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800218a:	2b00      	cmp	r3, #0
 800218c:	d100      	bne.n	8002190 <HAL_DMA_IRQHandler+0x66>
 800218e:	e06a      	b.n	8002266 <HAL_DMA_IRQHandler+0x13c>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002194:	687a      	ldr	r2, [r7, #4]
 8002196:	0010      	movs	r0, r2
 8002198:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800219a:	e064      	b.n	8002266 <HAL_DMA_IRQHandler+0x13c>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021a0:	2202      	movs	r2, #2
 80021a2:	409a      	lsls	r2, r3
 80021a4:	0013      	movs	r3, r2
 80021a6:	68fa      	ldr	r2, [r7, #12]
 80021a8:	4013      	ands	r3, r2
 80021aa:	d02b      	beq.n	8002204 <HAL_DMA_IRQHandler+0xda>
 80021ac:	68bb      	ldr	r3, [r7, #8]
 80021ae:	2202      	movs	r2, #2
 80021b0:	4013      	ands	r3, r2
 80021b2:	d027      	beq.n	8002204 <HAL_DMA_IRQHandler+0xda>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	2220      	movs	r2, #32
 80021bc:	4013      	ands	r3, r2
 80021be:	d10b      	bne.n	80021d8 <HAL_DMA_IRQHandler+0xae>
    {
      /* Disable the transfer complete  & transfer error interrupts */
      /* if the DMA mode is not CIRCULAR */
      hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	681a      	ldr	r2, [r3, #0]
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	210a      	movs	r1, #10
 80021cc:	438a      	bics	r2, r1
 80021ce:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	2221      	movs	r2, #33	; 0x21
 80021d4:	2101      	movs	r1, #1
 80021d6:	5499      	strb	r1, [r3, r2]
    }

    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80021e0:	2102      	movs	r1, #2
 80021e2:	4091      	lsls	r1, r2
 80021e4:	000a      	movs	r2, r1
 80021e6:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	2220      	movs	r2, #32
 80021ec:	2100      	movs	r1, #0
 80021ee:	5499      	strb	r1, [r3, r2]

    if (hdma->XferCpltCallback != NULL)
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d036      	beq.n	8002266 <HAL_DMA_IRQHandler+0x13c>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021fc:	687a      	ldr	r2, [r7, #4]
 80021fe:	0010      	movs	r0, r2
 8002200:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8002202:	e030      	b.n	8002266 <HAL_DMA_IRQHandler+0x13c>
    }
  }

  /* Transfer Error Interrupt management ***************************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002208:	2208      	movs	r2, #8
 800220a:	409a      	lsls	r2, r3
 800220c:	0013      	movs	r3, r2
 800220e:	68fa      	ldr	r2, [r7, #12]
 8002210:	4013      	ands	r3, r2
 8002212:	d028      	beq.n	8002266 <HAL_DMA_IRQHandler+0x13c>
 8002214:	68bb      	ldr	r3, [r7, #8]
 8002216:	2208      	movs	r2, #8
 8002218:	4013      	ands	r3, r2
 800221a:	d024      	beq.n	8002266 <HAL_DMA_IRQHandler+0x13c>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	681a      	ldr	r2, [r3, #0]
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	210e      	movs	r1, #14
 8002228:	438a      	bics	r2, r1
 800222a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002234:	2101      	movs	r1, #1
 8002236:	4091      	lsls	r1, r2
 8002238:	000a      	movs	r2, r1
 800223a:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	2201      	movs	r2, #1
 8002240:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	2221      	movs	r2, #33	; 0x21
 8002246:	2101      	movs	r1, #1
 8002248:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	2220      	movs	r2, #32
 800224e:	2100      	movs	r1, #0
 8002250:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002256:	2b00      	cmp	r3, #0
 8002258:	d005      	beq.n	8002266 <HAL_DMA_IRQHandler+0x13c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800225e:	687a      	ldr	r2, [r7, #4]
 8002260:	0010      	movs	r0, r2
 8002262:	4798      	blx	r3
    }
  }
}
 8002264:	e7ff      	b.n	8002266 <HAL_DMA_IRQHandler+0x13c>
 8002266:	46c0      	nop			; (mov r8, r8)
 8002268:	46bd      	mov	sp, r7
 800226a:	b004      	add	sp, #16
 800226c:	bd80      	pop	{r7, pc}

0800226e <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 800226e:	b580      	push	{r7, lr}
 8002270:	b082      	sub	sp, #8
 8002272:	af00      	add	r7, sp, #0
 8002274:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	2221      	movs	r2, #33	; 0x21
 800227a:	5c9b      	ldrb	r3, [r3, r2]
 800227c:	b2db      	uxtb	r3, r3
}
 800227e:	0018      	movs	r0, r3
 8002280:	46bd      	mov	sp, r7
 8002282:	b002      	add	sp, #8
 8002284:	bd80      	pop	{r7, pc}

08002286 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002286:	b580      	push	{r7, lr}
 8002288:	b084      	sub	sp, #16
 800228a:	af00      	add	r7, sp, #0
 800228c:	60f8      	str	r0, [r7, #12]
 800228e:	60b9      	str	r1, [r7, #8]
 8002290:	607a      	str	r2, [r7, #4]
 8002292:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800229c:	2101      	movs	r1, #1
 800229e:	4091      	lsls	r1, r2
 80022a0:	000a      	movs	r2, r1
 80022a2:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	683a      	ldr	r2, [r7, #0]
 80022aa:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	685b      	ldr	r3, [r3, #4]
 80022b0:	2b10      	cmp	r3, #16
 80022b2:	d108      	bne.n	80022c6 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	687a      	ldr	r2, [r7, #4]
 80022ba:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	68ba      	ldr	r2, [r7, #8]
 80022c2:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80022c4:	e007      	b.n	80022d6 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	68ba      	ldr	r2, [r7, #8]
 80022cc:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80022ce:	68fb      	ldr	r3, [r7, #12]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	687a      	ldr	r2, [r7, #4]
 80022d4:	60da      	str	r2, [r3, #12]
}
 80022d6:	46c0      	nop			; (mov r8, r8)
 80022d8:	46bd      	mov	sp, r7
 80022da:	b004      	add	sp, #16
 80022dc:	bd80      	pop	{r7, pc}
	...

080022e0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80022e0:	b580      	push	{r7, lr}
 80022e2:	b082      	sub	sp, #8
 80022e4:	af00      	add	r7, sp, #0
 80022e6:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	4a08      	ldr	r2, [pc, #32]	; (8002310 <DMA_CalcBaseAndBitshift+0x30>)
 80022ee:	4694      	mov	ip, r2
 80022f0:	4463      	add	r3, ip
 80022f2:	2114      	movs	r1, #20
 80022f4:	0018      	movs	r0, r3
 80022f6:	f7fd ff07 	bl	8000108 <__udivsi3>
 80022fa:	0003      	movs	r3, r0
 80022fc:	009a      	lsls	r2, r3, #2
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	4a03      	ldr	r2, [pc, #12]	; (8002314 <DMA_CalcBaseAndBitshift+0x34>)
 8002306:	63da      	str	r2, [r3, #60]	; 0x3c
#endif
}
 8002308:	46c0      	nop			; (mov r8, r8)
 800230a:	46bd      	mov	sp, r7
 800230c:	b002      	add	sp, #8
 800230e:	bd80      	pop	{r7, pc}
 8002310:	bffdfff8 	.word	0xbffdfff8
 8002314:	40020000 	.word	0x40020000

08002318 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002318:	b580      	push	{r7, lr}
 800231a:	b086      	sub	sp, #24
 800231c:	af00      	add	r7, sp, #0
 800231e:	6078      	str	r0, [r7, #4]
 8002320:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002322:	2300      	movs	r3, #0
 8002324:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002326:	e149      	b.n	80025bc <HAL_GPIO_Init+0x2a4>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002328:	683b      	ldr	r3, [r7, #0]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	2101      	movs	r1, #1
 800232e:	697a      	ldr	r2, [r7, #20]
 8002330:	4091      	lsls	r1, r2
 8002332:	000a      	movs	r2, r1
 8002334:	4013      	ands	r3, r2
 8002336:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	2b00      	cmp	r3, #0
 800233c:	d100      	bne.n	8002340 <HAL_GPIO_Init+0x28>
 800233e:	e13a      	b.n	80025b6 <HAL_GPIO_Init+0x29e>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002340:	683b      	ldr	r3, [r7, #0]
 8002342:	685b      	ldr	r3, [r3, #4]
 8002344:	2203      	movs	r2, #3
 8002346:	4013      	ands	r3, r2
 8002348:	2b01      	cmp	r3, #1
 800234a:	d005      	beq.n	8002358 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800234c:	683b      	ldr	r3, [r7, #0]
 800234e:	685b      	ldr	r3, [r3, #4]
 8002350:	2203      	movs	r2, #3
 8002352:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002354:	2b02      	cmp	r3, #2
 8002356:	d130      	bne.n	80023ba <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	689b      	ldr	r3, [r3, #8]
 800235c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800235e:	697b      	ldr	r3, [r7, #20]
 8002360:	005b      	lsls	r3, r3, #1
 8002362:	2203      	movs	r2, #3
 8002364:	409a      	lsls	r2, r3
 8002366:	0013      	movs	r3, r2
 8002368:	43da      	mvns	r2, r3
 800236a:	693b      	ldr	r3, [r7, #16]
 800236c:	4013      	ands	r3, r2
 800236e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002370:	683b      	ldr	r3, [r7, #0]
 8002372:	68da      	ldr	r2, [r3, #12]
 8002374:	697b      	ldr	r3, [r7, #20]
 8002376:	005b      	lsls	r3, r3, #1
 8002378:	409a      	lsls	r2, r3
 800237a:	0013      	movs	r3, r2
 800237c:	693a      	ldr	r2, [r7, #16]
 800237e:	4313      	orrs	r3, r2
 8002380:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	693a      	ldr	r2, [r7, #16]
 8002386:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	685b      	ldr	r3, [r3, #4]
 800238c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800238e:	2201      	movs	r2, #1
 8002390:	697b      	ldr	r3, [r7, #20]
 8002392:	409a      	lsls	r2, r3
 8002394:	0013      	movs	r3, r2
 8002396:	43da      	mvns	r2, r3
 8002398:	693b      	ldr	r3, [r7, #16]
 800239a:	4013      	ands	r3, r2
 800239c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800239e:	683b      	ldr	r3, [r7, #0]
 80023a0:	685b      	ldr	r3, [r3, #4]
 80023a2:	091b      	lsrs	r3, r3, #4
 80023a4:	2201      	movs	r2, #1
 80023a6:	401a      	ands	r2, r3
 80023a8:	697b      	ldr	r3, [r7, #20]
 80023aa:	409a      	lsls	r2, r3
 80023ac:	0013      	movs	r3, r2
 80023ae:	693a      	ldr	r2, [r7, #16]
 80023b0:	4313      	orrs	r3, r2
 80023b2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	693a      	ldr	r2, [r7, #16]
 80023b8:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80023ba:	683b      	ldr	r3, [r7, #0]
 80023bc:	685b      	ldr	r3, [r3, #4]
 80023be:	2203      	movs	r2, #3
 80023c0:	4013      	ands	r3, r2
 80023c2:	2b03      	cmp	r3, #3
 80023c4:	d017      	beq.n	80023f6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	68db      	ldr	r3, [r3, #12]
 80023ca:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80023cc:	697b      	ldr	r3, [r7, #20]
 80023ce:	005b      	lsls	r3, r3, #1
 80023d0:	2203      	movs	r2, #3
 80023d2:	409a      	lsls	r2, r3
 80023d4:	0013      	movs	r3, r2
 80023d6:	43da      	mvns	r2, r3
 80023d8:	693b      	ldr	r3, [r7, #16]
 80023da:	4013      	ands	r3, r2
 80023dc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80023de:	683b      	ldr	r3, [r7, #0]
 80023e0:	689a      	ldr	r2, [r3, #8]
 80023e2:	697b      	ldr	r3, [r7, #20]
 80023e4:	005b      	lsls	r3, r3, #1
 80023e6:	409a      	lsls	r2, r3
 80023e8:	0013      	movs	r3, r2
 80023ea:	693a      	ldr	r2, [r7, #16]
 80023ec:	4313      	orrs	r3, r2
 80023ee:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	693a      	ldr	r2, [r7, #16]
 80023f4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80023f6:	683b      	ldr	r3, [r7, #0]
 80023f8:	685b      	ldr	r3, [r3, #4]
 80023fa:	2203      	movs	r2, #3
 80023fc:	4013      	ands	r3, r2
 80023fe:	2b02      	cmp	r3, #2
 8002400:	d123      	bne.n	800244a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002402:	697b      	ldr	r3, [r7, #20]
 8002404:	08da      	lsrs	r2, r3, #3
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	3208      	adds	r2, #8
 800240a:	0092      	lsls	r2, r2, #2
 800240c:	58d3      	ldr	r3, [r2, r3]
 800240e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002410:	697b      	ldr	r3, [r7, #20]
 8002412:	2207      	movs	r2, #7
 8002414:	4013      	ands	r3, r2
 8002416:	009b      	lsls	r3, r3, #2
 8002418:	220f      	movs	r2, #15
 800241a:	409a      	lsls	r2, r3
 800241c:	0013      	movs	r3, r2
 800241e:	43da      	mvns	r2, r3
 8002420:	693b      	ldr	r3, [r7, #16]
 8002422:	4013      	ands	r3, r2
 8002424:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002426:	683b      	ldr	r3, [r7, #0]
 8002428:	691a      	ldr	r2, [r3, #16]
 800242a:	697b      	ldr	r3, [r7, #20]
 800242c:	2107      	movs	r1, #7
 800242e:	400b      	ands	r3, r1
 8002430:	009b      	lsls	r3, r3, #2
 8002432:	409a      	lsls	r2, r3
 8002434:	0013      	movs	r3, r2
 8002436:	693a      	ldr	r2, [r7, #16]
 8002438:	4313      	orrs	r3, r2
 800243a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800243c:	697b      	ldr	r3, [r7, #20]
 800243e:	08da      	lsrs	r2, r3, #3
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	3208      	adds	r2, #8
 8002444:	0092      	lsls	r2, r2, #2
 8002446:	6939      	ldr	r1, [r7, #16]
 8002448:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8002450:	697b      	ldr	r3, [r7, #20]
 8002452:	005b      	lsls	r3, r3, #1
 8002454:	2203      	movs	r2, #3
 8002456:	409a      	lsls	r2, r3
 8002458:	0013      	movs	r3, r2
 800245a:	43da      	mvns	r2, r3
 800245c:	693b      	ldr	r3, [r7, #16]
 800245e:	4013      	ands	r3, r2
 8002460:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002462:	683b      	ldr	r3, [r7, #0]
 8002464:	685b      	ldr	r3, [r3, #4]
 8002466:	2203      	movs	r2, #3
 8002468:	401a      	ands	r2, r3
 800246a:	697b      	ldr	r3, [r7, #20]
 800246c:	005b      	lsls	r3, r3, #1
 800246e:	409a      	lsls	r2, r3
 8002470:	0013      	movs	r3, r2
 8002472:	693a      	ldr	r2, [r7, #16]
 8002474:	4313      	orrs	r3, r2
 8002476:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	693a      	ldr	r2, [r7, #16]
 800247c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800247e:	683b      	ldr	r3, [r7, #0]
 8002480:	685a      	ldr	r2, [r3, #4]
 8002482:	23c0      	movs	r3, #192	; 0xc0
 8002484:	029b      	lsls	r3, r3, #10
 8002486:	4013      	ands	r3, r2
 8002488:	d100      	bne.n	800248c <HAL_GPIO_Init+0x174>
 800248a:	e094      	b.n	80025b6 <HAL_GPIO_Init+0x29e>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800248c:	4b51      	ldr	r3, [pc, #324]	; (80025d4 <HAL_GPIO_Init+0x2bc>)
 800248e:	699a      	ldr	r2, [r3, #24]
 8002490:	4b50      	ldr	r3, [pc, #320]	; (80025d4 <HAL_GPIO_Init+0x2bc>)
 8002492:	2101      	movs	r1, #1
 8002494:	430a      	orrs	r2, r1
 8002496:	619a      	str	r2, [r3, #24]
 8002498:	4b4e      	ldr	r3, [pc, #312]	; (80025d4 <HAL_GPIO_Init+0x2bc>)
 800249a:	699b      	ldr	r3, [r3, #24]
 800249c:	2201      	movs	r2, #1
 800249e:	4013      	ands	r3, r2
 80024a0:	60bb      	str	r3, [r7, #8]
 80024a2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80024a4:	4a4c      	ldr	r2, [pc, #304]	; (80025d8 <HAL_GPIO_Init+0x2c0>)
 80024a6:	697b      	ldr	r3, [r7, #20]
 80024a8:	089b      	lsrs	r3, r3, #2
 80024aa:	3302      	adds	r3, #2
 80024ac:	009b      	lsls	r3, r3, #2
 80024ae:	589b      	ldr	r3, [r3, r2]
 80024b0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80024b2:	697b      	ldr	r3, [r7, #20]
 80024b4:	2203      	movs	r2, #3
 80024b6:	4013      	ands	r3, r2
 80024b8:	009b      	lsls	r3, r3, #2
 80024ba:	220f      	movs	r2, #15
 80024bc:	409a      	lsls	r2, r3
 80024be:	0013      	movs	r3, r2
 80024c0:	43da      	mvns	r2, r3
 80024c2:	693b      	ldr	r3, [r7, #16]
 80024c4:	4013      	ands	r3, r2
 80024c6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80024c8:	687a      	ldr	r2, [r7, #4]
 80024ca:	2390      	movs	r3, #144	; 0x90
 80024cc:	05db      	lsls	r3, r3, #23
 80024ce:	429a      	cmp	r2, r3
 80024d0:	d00d      	beq.n	80024ee <HAL_GPIO_Init+0x1d6>
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	4a41      	ldr	r2, [pc, #260]	; (80025dc <HAL_GPIO_Init+0x2c4>)
 80024d6:	4293      	cmp	r3, r2
 80024d8:	d007      	beq.n	80024ea <HAL_GPIO_Init+0x1d2>
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	4a40      	ldr	r2, [pc, #256]	; (80025e0 <HAL_GPIO_Init+0x2c8>)
 80024de:	4293      	cmp	r3, r2
 80024e0:	d101      	bne.n	80024e6 <HAL_GPIO_Init+0x1ce>
 80024e2:	2302      	movs	r3, #2
 80024e4:	e004      	b.n	80024f0 <HAL_GPIO_Init+0x1d8>
 80024e6:	2305      	movs	r3, #5
 80024e8:	e002      	b.n	80024f0 <HAL_GPIO_Init+0x1d8>
 80024ea:	2301      	movs	r3, #1
 80024ec:	e000      	b.n	80024f0 <HAL_GPIO_Init+0x1d8>
 80024ee:	2300      	movs	r3, #0
 80024f0:	697a      	ldr	r2, [r7, #20]
 80024f2:	2103      	movs	r1, #3
 80024f4:	400a      	ands	r2, r1
 80024f6:	0092      	lsls	r2, r2, #2
 80024f8:	4093      	lsls	r3, r2
 80024fa:	693a      	ldr	r2, [r7, #16]
 80024fc:	4313      	orrs	r3, r2
 80024fe:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002500:	4935      	ldr	r1, [pc, #212]	; (80025d8 <HAL_GPIO_Init+0x2c0>)
 8002502:	697b      	ldr	r3, [r7, #20]
 8002504:	089b      	lsrs	r3, r3, #2
 8002506:	3302      	adds	r3, #2
 8002508:	009b      	lsls	r3, r3, #2
 800250a:	693a      	ldr	r2, [r7, #16]
 800250c:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800250e:	4b35      	ldr	r3, [pc, #212]	; (80025e4 <HAL_GPIO_Init+0x2cc>)
 8002510:	689b      	ldr	r3, [r3, #8]
 8002512:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	43da      	mvns	r2, r3
 8002518:	693b      	ldr	r3, [r7, #16]
 800251a:	4013      	ands	r3, r2
 800251c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800251e:	683b      	ldr	r3, [r7, #0]
 8002520:	685a      	ldr	r2, [r3, #4]
 8002522:	2380      	movs	r3, #128	; 0x80
 8002524:	035b      	lsls	r3, r3, #13
 8002526:	4013      	ands	r3, r2
 8002528:	d003      	beq.n	8002532 <HAL_GPIO_Init+0x21a>
        {
          temp |= iocurrent;
 800252a:	693a      	ldr	r2, [r7, #16]
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	4313      	orrs	r3, r2
 8002530:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8002532:	4b2c      	ldr	r3, [pc, #176]	; (80025e4 <HAL_GPIO_Init+0x2cc>)
 8002534:	693a      	ldr	r2, [r7, #16]
 8002536:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8002538:	4b2a      	ldr	r3, [pc, #168]	; (80025e4 <HAL_GPIO_Init+0x2cc>)
 800253a:	68db      	ldr	r3, [r3, #12]
 800253c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	43da      	mvns	r2, r3
 8002542:	693b      	ldr	r3, [r7, #16]
 8002544:	4013      	ands	r3, r2
 8002546:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002548:	683b      	ldr	r3, [r7, #0]
 800254a:	685a      	ldr	r2, [r3, #4]
 800254c:	2380      	movs	r3, #128	; 0x80
 800254e:	039b      	lsls	r3, r3, #14
 8002550:	4013      	ands	r3, r2
 8002552:	d003      	beq.n	800255c <HAL_GPIO_Init+0x244>
        {
          temp |= iocurrent;
 8002554:	693a      	ldr	r2, [r7, #16]
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	4313      	orrs	r3, r2
 800255a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800255c:	4b21      	ldr	r3, [pc, #132]	; (80025e4 <HAL_GPIO_Init+0x2cc>)
 800255e:	693a      	ldr	r2, [r7, #16]
 8002560:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 8002562:	4b20      	ldr	r3, [pc, #128]	; (80025e4 <HAL_GPIO_Init+0x2cc>)
 8002564:	685b      	ldr	r3, [r3, #4]
 8002566:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	43da      	mvns	r2, r3
 800256c:	693b      	ldr	r3, [r7, #16]
 800256e:	4013      	ands	r3, r2
 8002570:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002572:	683b      	ldr	r3, [r7, #0]
 8002574:	685a      	ldr	r2, [r3, #4]
 8002576:	2380      	movs	r3, #128	; 0x80
 8002578:	029b      	lsls	r3, r3, #10
 800257a:	4013      	ands	r3, r2
 800257c:	d003      	beq.n	8002586 <HAL_GPIO_Init+0x26e>
        {
          temp |= iocurrent;
 800257e:	693a      	ldr	r2, [r7, #16]
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	4313      	orrs	r3, r2
 8002584:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8002586:	4b17      	ldr	r3, [pc, #92]	; (80025e4 <HAL_GPIO_Init+0x2cc>)
 8002588:	693a      	ldr	r2, [r7, #16]
 800258a:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 800258c:	4b15      	ldr	r3, [pc, #84]	; (80025e4 <HAL_GPIO_Init+0x2cc>)
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	43da      	mvns	r2, r3
 8002596:	693b      	ldr	r3, [r7, #16]
 8002598:	4013      	ands	r3, r2
 800259a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800259c:	683b      	ldr	r3, [r7, #0]
 800259e:	685a      	ldr	r2, [r3, #4]
 80025a0:	2380      	movs	r3, #128	; 0x80
 80025a2:	025b      	lsls	r3, r3, #9
 80025a4:	4013      	ands	r3, r2
 80025a6:	d003      	beq.n	80025b0 <HAL_GPIO_Init+0x298>
        {
          temp |= iocurrent;
 80025a8:	693a      	ldr	r2, [r7, #16]
 80025aa:	68fb      	ldr	r3, [r7, #12]
 80025ac:	4313      	orrs	r3, r2
 80025ae:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80025b0:	4b0c      	ldr	r3, [pc, #48]	; (80025e4 <HAL_GPIO_Init+0x2cc>)
 80025b2:	693a      	ldr	r2, [r7, #16]
 80025b4:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80025b6:	697b      	ldr	r3, [r7, #20]
 80025b8:	3301      	adds	r3, #1
 80025ba:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80025bc:	683b      	ldr	r3, [r7, #0]
 80025be:	681a      	ldr	r2, [r3, #0]
 80025c0:	697b      	ldr	r3, [r7, #20]
 80025c2:	40da      	lsrs	r2, r3
 80025c4:	1e13      	subs	r3, r2, #0
 80025c6:	d000      	beq.n	80025ca <HAL_GPIO_Init+0x2b2>
 80025c8:	e6ae      	b.n	8002328 <HAL_GPIO_Init+0x10>
  } 
}
 80025ca:	46c0      	nop			; (mov r8, r8)
 80025cc:	46c0      	nop			; (mov r8, r8)
 80025ce:	46bd      	mov	sp, r7
 80025d0:	b006      	add	sp, #24
 80025d2:	bd80      	pop	{r7, pc}
 80025d4:	40021000 	.word	0x40021000
 80025d8:	40010000 	.word	0x40010000
 80025dc:	48000400 	.word	0x48000400
 80025e0:	48000800 	.word	0x48000800
 80025e4:	40010400 	.word	0x40010400

080025e8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80025e8:	b580      	push	{r7, lr}
 80025ea:	b082      	sub	sp, #8
 80025ec:	af00      	add	r7, sp, #0
 80025ee:	6078      	str	r0, [r7, #4]
 80025f0:	0008      	movs	r0, r1
 80025f2:	0011      	movs	r1, r2
 80025f4:	1cbb      	adds	r3, r7, #2
 80025f6:	1c02      	adds	r2, r0, #0
 80025f8:	801a      	strh	r2, [r3, #0]
 80025fa:	1c7b      	adds	r3, r7, #1
 80025fc:	1c0a      	adds	r2, r1, #0
 80025fe:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002600:	1c7b      	adds	r3, r7, #1
 8002602:	781b      	ldrb	r3, [r3, #0]
 8002604:	2b00      	cmp	r3, #0
 8002606:	d004      	beq.n	8002612 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002608:	1cbb      	adds	r3, r7, #2
 800260a:	881a      	ldrh	r2, [r3, #0]
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002610:	e003      	b.n	800261a <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002612:	1cbb      	adds	r3, r7, #2
 8002614:	881a      	ldrh	r2, [r3, #0]
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	629a      	str	r2, [r3, #40]	; 0x28
}
 800261a:	46c0      	nop			; (mov r8, r8)
 800261c:	46bd      	mov	sp, r7
 800261e:	b002      	add	sp, #8
 8002620:	bd80      	pop	{r7, pc}
	...

08002624 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002624:	b580      	push	{r7, lr}
 8002626:	b082      	sub	sp, #8
 8002628:	af00      	add	r7, sp, #0
 800262a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	2b00      	cmp	r3, #0
 8002630:	d101      	bne.n	8002636 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002632:	2301      	movs	r3, #1
 8002634:	e082      	b.n	800273c <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	2241      	movs	r2, #65	; 0x41
 800263a:	5c9b      	ldrb	r3, [r3, r2]
 800263c:	b2db      	uxtb	r3, r3
 800263e:	2b00      	cmp	r3, #0
 8002640:	d107      	bne.n	8002652 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	2240      	movs	r2, #64	; 0x40
 8002646:	2100      	movs	r1, #0
 8002648:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	0018      	movs	r0, r3
 800264e:	f7fe fc45 	bl	8000edc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	2241      	movs	r2, #65	; 0x41
 8002656:	2124      	movs	r1, #36	; 0x24
 8002658:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	681a      	ldr	r2, [r3, #0]
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	2101      	movs	r1, #1
 8002666:	438a      	bics	r2, r1
 8002668:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	685a      	ldr	r2, [r3, #4]
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	4934      	ldr	r1, [pc, #208]	; (8002744 <HAL_I2C_Init+0x120>)
 8002674:	400a      	ands	r2, r1
 8002676:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	689a      	ldr	r2, [r3, #8]
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	4931      	ldr	r1, [pc, #196]	; (8002748 <HAL_I2C_Init+0x124>)
 8002684:	400a      	ands	r2, r1
 8002686:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	68db      	ldr	r3, [r3, #12]
 800268c:	2b01      	cmp	r3, #1
 800268e:	d108      	bne.n	80026a2 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	689a      	ldr	r2, [r3, #8]
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	2180      	movs	r1, #128	; 0x80
 800269a:	0209      	lsls	r1, r1, #8
 800269c:	430a      	orrs	r2, r1
 800269e:	609a      	str	r2, [r3, #8]
 80026a0:	e007      	b.n	80026b2 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	689a      	ldr	r2, [r3, #8]
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	2184      	movs	r1, #132	; 0x84
 80026ac:	0209      	lsls	r1, r1, #8
 80026ae:	430a      	orrs	r2, r1
 80026b0:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	68db      	ldr	r3, [r3, #12]
 80026b6:	2b02      	cmp	r3, #2
 80026b8:	d104      	bne.n	80026c4 <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	2280      	movs	r2, #128	; 0x80
 80026c0:	0112      	lsls	r2, r2, #4
 80026c2:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	685a      	ldr	r2, [r3, #4]
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	491f      	ldr	r1, [pc, #124]	; (800274c <HAL_I2C_Init+0x128>)
 80026d0:	430a      	orrs	r2, r1
 80026d2:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	68da      	ldr	r2, [r3, #12]
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	491a      	ldr	r1, [pc, #104]	; (8002748 <HAL_I2C_Init+0x124>)
 80026e0:	400a      	ands	r2, r1
 80026e2:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	691a      	ldr	r2, [r3, #16]
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	695b      	ldr	r3, [r3, #20]
 80026ec:	431a      	orrs	r2, r3
 80026ee:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	699b      	ldr	r3, [r3, #24]
 80026f4:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	430a      	orrs	r2, r1
 80026fc:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	69d9      	ldr	r1, [r3, #28]
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	6a1a      	ldr	r2, [r3, #32]
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	430a      	orrs	r2, r1
 800270c:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	681a      	ldr	r2, [r3, #0]
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	2101      	movs	r1, #1
 800271a:	430a      	orrs	r2, r1
 800271c:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	2200      	movs	r2, #0
 8002722:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	2241      	movs	r2, #65	; 0x41
 8002728:	2120      	movs	r1, #32
 800272a:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	2200      	movs	r2, #0
 8002730:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	2242      	movs	r2, #66	; 0x42
 8002736:	2100      	movs	r1, #0
 8002738:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800273a:	2300      	movs	r3, #0
}
 800273c:	0018      	movs	r0, r3
 800273e:	46bd      	mov	sp, r7
 8002740:	b002      	add	sp, #8
 8002742:	bd80      	pop	{r7, pc}
 8002744:	f0ffffff 	.word	0xf0ffffff
 8002748:	ffff7fff 	.word	0xffff7fff
 800274c:	02008000 	.word	0x02008000

08002750 <HAL_I2C_Slave_Seq_Transmit_IT>:
  * @param  XferOptions Options of Transfer, value of @ref I2C_XFEROPTIONS
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Slave_Seq_Transmit_IT(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size,
                                                uint32_t XferOptions)
{
 8002750:	b580      	push	{r7, lr}
 8002752:	b086      	sub	sp, #24
 8002754:	af00      	add	r7, sp, #0
 8002756:	60f8      	str	r0, [r7, #12]
 8002758:	60b9      	str	r1, [r7, #8]
 800275a:	603b      	str	r3, [r7, #0]
 800275c:	1dbb      	adds	r3, r7, #6
 800275e:	801a      	strh	r2, [r3, #0]
  FlagStatus tmp;

  /* Check the parameters */
  assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions));

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	2241      	movs	r2, #65	; 0x41
 8002764:	5c9b      	ldrb	r3, [r3, r2]
 8002766:	b2db      	uxtb	r3, r3
 8002768:	001a      	movs	r2, r3
 800276a:	2328      	movs	r3, #40	; 0x28
 800276c:	4013      	ands	r3, r2
 800276e:	2b28      	cmp	r3, #40	; 0x28
 8002770:	d000      	beq.n	8002774 <HAL_I2C_Slave_Seq_Transmit_IT+0x24>
 8002772:	e09f      	b.n	80028b4 <HAL_I2C_Slave_Seq_Transmit_IT+0x164>
  {
    if ((pData == NULL) || (Size == 0U))
 8002774:	68bb      	ldr	r3, [r7, #8]
 8002776:	2b00      	cmp	r3, #0
 8002778:	d003      	beq.n	8002782 <HAL_I2C_Slave_Seq_Transmit_IT+0x32>
 800277a:	1dbb      	adds	r3, r7, #6
 800277c:	881b      	ldrh	r3, [r3, #0]
 800277e:	2b00      	cmp	r3, #0
 8002780:	d105      	bne.n	800278e <HAL_I2C_Slave_Seq_Transmit_IT+0x3e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	2280      	movs	r2, #128	; 0x80
 8002786:	0092      	lsls	r2, r2, #2
 8002788:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 800278a:	2301      	movs	r3, #1
 800278c:	e093      	b.n	80028b6 <HAL_I2C_Slave_Seq_Transmit_IT+0x166>
    }

    /* Disable Interrupts, to prevent preemption during treatment in case of multicall */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 800278e:	4a4c      	ldr	r2, [pc, #304]	; (80028c0 <HAL_I2C_Slave_Seq_Transmit_IT+0x170>)
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	0011      	movs	r1, r2
 8002794:	0018      	movs	r0, r3
 8002796:	f001 fc43 	bl	8004020 <I2C_Disable_IRQ>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	2240      	movs	r2, #64	; 0x40
 800279e:	5c9b      	ldrb	r3, [r3, r2]
 80027a0:	2b01      	cmp	r3, #1
 80027a2:	d101      	bne.n	80027a8 <HAL_I2C_Slave_Seq_Transmit_IT+0x58>
 80027a4:	2302      	movs	r3, #2
 80027a6:	e086      	b.n	80028b6 <HAL_I2C_Slave_Seq_Transmit_IT+0x166>
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	2240      	movs	r2, #64	; 0x40
 80027ac:	2101      	movs	r1, #1
 80027ae:	5499      	strb	r1, [r3, r2]

    /* I2C cannot manage full duplex exchange so disable previous IT enabled if any */
    /* and then toggle the HAL slave RX state to TX state */
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	2241      	movs	r2, #65	; 0x41
 80027b4:	5c9b      	ldrb	r3, [r3, r2]
 80027b6:	b2db      	uxtb	r3, r3
 80027b8:	2b2a      	cmp	r3, #42	; 0x2a
 80027ba:	d12c      	bne.n	8002816 <HAL_I2C_Slave_Seq_Transmit_IT+0xc6>
    {
      /* Disable associated Interrupts */
      I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	2102      	movs	r1, #2
 80027c0:	0018      	movs	r0, r3
 80027c2:	f001 fc2d 	bl	8004020 <I2C_Disable_IRQ>

      /* Abort DMA Xfer if any */
      if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	681a      	ldr	r2, [r3, #0]
 80027cc:	2380      	movs	r3, #128	; 0x80
 80027ce:	021b      	lsls	r3, r3, #8
 80027d0:	401a      	ands	r2, r3
 80027d2:	2380      	movs	r3, #128	; 0x80
 80027d4:	021b      	lsls	r3, r3, #8
 80027d6:	429a      	cmp	r2, r3
 80027d8:	d11d      	bne.n	8002816 <HAL_I2C_Slave_Seq_Transmit_IT+0xc6>
      {
        hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	681a      	ldr	r2, [r3, #0]
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	4937      	ldr	r1, [pc, #220]	; (80028c4 <HAL_I2C_Slave_Seq_Transmit_IT+0x174>)
 80027e6:	400a      	ands	r2, r1
 80027e8:	601a      	str	r2, [r3, #0]

        if (hi2c->hdmarx != NULL)
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d011      	beq.n	8002816 <HAL_I2C_Slave_Seq_Transmit_IT+0xc6>
        {
          /* Set the I2C DMA Abort callback :
           will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
          hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80027f6:	4a34      	ldr	r2, [pc, #208]	; (80028c8 <HAL_I2C_Slave_Seq_Transmit_IT+0x178>)
 80027f8:	635a      	str	r2, [r3, #52]	; 0x34

          /* Abort DMA RX */
          if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80027fe:	0018      	movs	r0, r3
 8002800:	f7ff fc4e 	bl	80020a0 <HAL_DMA_Abort_IT>
 8002804:	1e03      	subs	r3, r0, #0
 8002806:	d006      	beq.n	8002816 <HAL_I2C_Slave_Seq_Transmit_IT+0xc6>
          {
            /* Call Directly XferAbortCallback function in case of error */
            hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800280c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002812:	0018      	movs	r0, r3
 8002814:	4790      	blx	r2
          }
        }
      }
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX_LISTEN;
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	2241      	movs	r2, #65	; 0x41
 800281a:	2129      	movs	r1, #41	; 0x29
 800281c:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_SLAVE;
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	2242      	movs	r2, #66	; 0x42
 8002822:	2120      	movs	r1, #32
 8002824:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	2200      	movs	r2, #0
 800282a:	645a      	str	r2, [r3, #68]	; 0x44

    /* Enable Address Acknowledge */
    hi2c->Instance->CR2 &= ~I2C_CR2_NACK;
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	685a      	ldr	r2, [r3, #4]
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	4923      	ldr	r1, [pc, #140]	; (80028c4 <HAL_I2C_Slave_Seq_Transmit_IT+0x174>)
 8002838:	400a      	ands	r2, r1
 800283a:	605a      	str	r2, [r3, #4]

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	68ba      	ldr	r2, [r7, #8]
 8002840:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	1dba      	adds	r2, r7, #6
 8002846:	8812      	ldrh	r2, [r2, #0]
 8002848:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800284e:	b29a      	uxth	r2, r3
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = XferOptions;
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	683a      	ldr	r2, [r7, #0]
 8002858:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->XferISR     = I2C_Slave_ISR_IT;
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	4a1b      	ldr	r2, [pc, #108]	; (80028cc <HAL_I2C_Slave_Seq_Transmit_IT+0x17c>)
 800285e:	635a      	str	r2, [r3, #52]	; 0x34

    tmp = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	699b      	ldr	r3, [r3, #24]
 8002866:	2208      	movs	r2, #8
 8002868:	4013      	ands	r3, r2
 800286a:	3b08      	subs	r3, #8
 800286c:	425a      	negs	r2, r3
 800286e:	4153      	adcs	r3, r2
 8002870:	b2da      	uxtb	r2, r3
 8002872:	2117      	movs	r1, #23
 8002874:	187b      	adds	r3, r7, r1
 8002876:	701a      	strb	r2, [r3, #0]
    if ((I2C_GET_DIR(hi2c) == I2C_DIRECTION_RECEIVE) && (tmp != RESET))
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	699b      	ldr	r3, [r3, #24]
 800287e:	0c1b      	lsrs	r3, r3, #16
 8002880:	b2db      	uxtb	r3, r3
 8002882:	2201      	movs	r2, #1
 8002884:	4013      	ands	r3, r2
 8002886:	b2db      	uxtb	r3, r3
 8002888:	2b01      	cmp	r3, #1
 800288a:	d107      	bne.n	800289c <HAL_I2C_Slave_Seq_Transmit_IT+0x14c>
 800288c:	187b      	adds	r3, r7, r1
 800288e:	781b      	ldrb	r3, [r3, #0]
 8002890:	2b00      	cmp	r3, #0
 8002892:	d003      	beq.n	800289c <HAL_I2C_Slave_Seq_Transmit_IT+0x14c>
    {
      /* Clear ADDR flag after prepare the transfer parameters */
      /* This action will generate an acknowledge to the Master */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	2208      	movs	r2, #8
 800289a:	61da      	str	r2, [r3, #28]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	2240      	movs	r2, #64	; 0x40
 80028a0:	2100      	movs	r1, #0
 80028a2:	5499      	strb	r1, [r3, r2]

    /* Note : The I2C interrupts must be enabled after unlocking current process
    to avoid the risk of I2C interrupt handle execution before current
    process unlock */
    /* REnable ADDR interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT | I2C_XFER_LISTEN_IT);
 80028a4:	4a06      	ldr	r2, [pc, #24]	; (80028c0 <HAL_I2C_Slave_Seq_Transmit_IT+0x170>)
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	0011      	movs	r1, r2
 80028aa:	0018      	movs	r0, r3
 80028ac:	f001 fb2a 	bl	8003f04 <I2C_Enable_IRQ>

    return HAL_OK;
 80028b0:	2300      	movs	r3, #0
 80028b2:	e000      	b.n	80028b6 <HAL_I2C_Slave_Seq_Transmit_IT+0x166>
  }
  else
  {
    return HAL_ERROR;
 80028b4:	2301      	movs	r3, #1
  }
}
 80028b6:	0018      	movs	r0, r3
 80028b8:	46bd      	mov	sp, r7
 80028ba:	b006      	add	sp, #24
 80028bc:	bd80      	pop	{r7, pc}
 80028be:	46c0      	nop			; (mov r8, r8)
 80028c0:	00008001 	.word	0x00008001
 80028c4:	ffff7fff 	.word	0xffff7fff
 80028c8:	08003e53 	.word	0x08003e53
 80028cc:	08002bf5 	.word	0x08002bf5

080028d0 <HAL_I2C_Slave_Seq_Receive_IT>:
  * @param  XferOptions Options of Transfer, value of @ref I2C_XFEROPTIONS
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Slave_Seq_Receive_IT(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size,
                                               uint32_t XferOptions)
{
 80028d0:	b580      	push	{r7, lr}
 80028d2:	b086      	sub	sp, #24
 80028d4:	af00      	add	r7, sp, #0
 80028d6:	60f8      	str	r0, [r7, #12]
 80028d8:	60b9      	str	r1, [r7, #8]
 80028da:	603b      	str	r3, [r7, #0]
 80028dc:	1dbb      	adds	r3, r7, #6
 80028de:	801a      	strh	r2, [r3, #0]
  FlagStatus tmp;

  /* Check the parameters */
  assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions));

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	2241      	movs	r2, #65	; 0x41
 80028e4:	5c9b      	ldrb	r3, [r3, r2]
 80028e6:	b2db      	uxtb	r3, r3
 80028e8:	001a      	movs	r2, r3
 80028ea:	2328      	movs	r3, #40	; 0x28
 80028ec:	4013      	ands	r3, r2
 80028ee:	2b28      	cmp	r3, #40	; 0x28
 80028f0:	d000      	beq.n	80028f4 <HAL_I2C_Slave_Seq_Receive_IT+0x24>
 80028f2:	e09f      	b.n	8002a34 <HAL_I2C_Slave_Seq_Receive_IT+0x164>
  {
    if ((pData == NULL) || (Size == 0U))
 80028f4:	68bb      	ldr	r3, [r7, #8]
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d003      	beq.n	8002902 <HAL_I2C_Slave_Seq_Receive_IT+0x32>
 80028fa:	1dbb      	adds	r3, r7, #6
 80028fc:	881b      	ldrh	r3, [r3, #0]
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d105      	bne.n	800290e <HAL_I2C_Slave_Seq_Receive_IT+0x3e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	2280      	movs	r2, #128	; 0x80
 8002906:	0092      	lsls	r2, r2, #2
 8002908:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 800290a:	2301      	movs	r3, #1
 800290c:	e093      	b.n	8002a36 <HAL_I2C_Slave_Seq_Receive_IT+0x166>
    }

    /* Disable Interrupts, to prevent preemption during treatment in case of multicall */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 800290e:	4a4c      	ldr	r2, [pc, #304]	; (8002a40 <HAL_I2C_Slave_Seq_Receive_IT+0x170>)
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	0011      	movs	r1, r2
 8002914:	0018      	movs	r0, r3
 8002916:	f001 fb83 	bl	8004020 <I2C_Disable_IRQ>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	2240      	movs	r2, #64	; 0x40
 800291e:	5c9b      	ldrb	r3, [r3, r2]
 8002920:	2b01      	cmp	r3, #1
 8002922:	d101      	bne.n	8002928 <HAL_I2C_Slave_Seq_Receive_IT+0x58>
 8002924:	2302      	movs	r3, #2
 8002926:	e086      	b.n	8002a36 <HAL_I2C_Slave_Seq_Receive_IT+0x166>
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	2240      	movs	r2, #64	; 0x40
 800292c:	2101      	movs	r1, #1
 800292e:	5499      	strb	r1, [r3, r2]

    /* I2C cannot manage full duplex exchange so disable previous IT enabled if any */
    /* and then toggle the HAL slave TX state to RX state */
    if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	2241      	movs	r2, #65	; 0x41
 8002934:	5c9b      	ldrb	r3, [r3, r2]
 8002936:	b2db      	uxtb	r3, r3
 8002938:	2b29      	cmp	r3, #41	; 0x29
 800293a:	d12c      	bne.n	8002996 <HAL_I2C_Slave_Seq_Receive_IT+0xc6>
    {
      /* Disable associated Interrupts */
      I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	2101      	movs	r1, #1
 8002940:	0018      	movs	r0, r3
 8002942:	f001 fb6d 	bl	8004020 <I2C_Disable_IRQ>

      if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	681a      	ldr	r2, [r3, #0]
 800294c:	2380      	movs	r3, #128	; 0x80
 800294e:	01db      	lsls	r3, r3, #7
 8002950:	401a      	ands	r2, r3
 8002952:	2380      	movs	r3, #128	; 0x80
 8002954:	01db      	lsls	r3, r3, #7
 8002956:	429a      	cmp	r2, r3
 8002958:	d11d      	bne.n	8002996 <HAL_I2C_Slave_Seq_Receive_IT+0xc6>
      {
        hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	681a      	ldr	r2, [r3, #0]
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	4937      	ldr	r1, [pc, #220]	; (8002a44 <HAL_I2C_Slave_Seq_Receive_IT+0x174>)
 8002966:	400a      	ands	r2, r1
 8002968:	601a      	str	r2, [r3, #0]

        /* Abort DMA Xfer if any */
        if (hi2c->hdmatx != NULL)
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800296e:	2b00      	cmp	r3, #0
 8002970:	d011      	beq.n	8002996 <HAL_I2C_Slave_Seq_Receive_IT+0xc6>
        {
          /* Set the I2C DMA Abort callback :
           will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
          hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002976:	4a34      	ldr	r2, [pc, #208]	; (8002a48 <HAL_I2C_Slave_Seq_Receive_IT+0x178>)
 8002978:	635a      	str	r2, [r3, #52]	; 0x34

          /* Abort DMA TX */
          if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800297e:	0018      	movs	r0, r3
 8002980:	f7ff fb8e 	bl	80020a0 <HAL_DMA_Abort_IT>
 8002984:	1e03      	subs	r3, r0, #0
 8002986:	d006      	beq.n	8002996 <HAL_I2C_Slave_Seq_Receive_IT+0xc6>
          {
            /* Call Directly XferAbortCallback function in case of error */
            hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800298c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002992:	0018      	movs	r0, r3
 8002994:	4790      	blx	r2
          }
        }
      }
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX_LISTEN;
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	2241      	movs	r2, #65	; 0x41
 800299a:	212a      	movs	r1, #42	; 0x2a
 800299c:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_SLAVE;
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	2242      	movs	r2, #66	; 0x42
 80029a2:	2120      	movs	r1, #32
 80029a4:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	2200      	movs	r2, #0
 80029aa:	645a      	str	r2, [r3, #68]	; 0x44

    /* Enable Address Acknowledge */
    hi2c->Instance->CR2 &= ~I2C_CR2_NACK;
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	685a      	ldr	r2, [r3, #4]
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	4925      	ldr	r1, [pc, #148]	; (8002a4c <HAL_I2C_Slave_Seq_Receive_IT+0x17c>)
 80029b8:	400a      	ands	r2, r1
 80029ba:	605a      	str	r2, [r3, #4]

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	68ba      	ldr	r2, [r7, #8]
 80029c0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	1dba      	adds	r2, r7, #6
 80029c6:	8812      	ldrh	r2, [r2, #0]
 80029c8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80029ce:	b29a      	uxth	r2, r3
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = XferOptions;
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	683a      	ldr	r2, [r7, #0]
 80029d8:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->XferISR     = I2C_Slave_ISR_IT;
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	4a1c      	ldr	r2, [pc, #112]	; (8002a50 <HAL_I2C_Slave_Seq_Receive_IT+0x180>)
 80029de:	635a      	str	r2, [r3, #52]	; 0x34

    tmp = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	699b      	ldr	r3, [r3, #24]
 80029e6:	2208      	movs	r2, #8
 80029e8:	4013      	ands	r3, r2
 80029ea:	3b08      	subs	r3, #8
 80029ec:	425a      	negs	r2, r3
 80029ee:	4153      	adcs	r3, r2
 80029f0:	b2da      	uxtb	r2, r3
 80029f2:	2117      	movs	r1, #23
 80029f4:	187b      	adds	r3, r7, r1
 80029f6:	701a      	strb	r2, [r3, #0]
    if ((I2C_GET_DIR(hi2c) == I2C_DIRECTION_TRANSMIT) && (tmp != RESET))
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	699b      	ldr	r3, [r3, #24]
 80029fe:	0c1b      	lsrs	r3, r3, #16
 8002a00:	b2db      	uxtb	r3, r3
 8002a02:	2201      	movs	r2, #1
 8002a04:	4013      	ands	r3, r2
 8002a06:	b2db      	uxtb	r3, r3
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d107      	bne.n	8002a1c <HAL_I2C_Slave_Seq_Receive_IT+0x14c>
 8002a0c:	187b      	adds	r3, r7, r1
 8002a0e:	781b      	ldrb	r3, [r3, #0]
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d003      	beq.n	8002a1c <HAL_I2C_Slave_Seq_Receive_IT+0x14c>
    {
      /* Clear ADDR flag after prepare the transfer parameters */
      /* This action will generate an acknowledge to the Master */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	2208      	movs	r2, #8
 8002a1a:	61da      	str	r2, [r3, #28]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	2240      	movs	r2, #64	; 0x40
 8002a20:	2100      	movs	r1, #0
 8002a22:	5499      	strb	r1, [r3, r2]

    /* Note : The I2C interrupts must be enabled after unlocking current process
    to avoid the risk of I2C interrupt handle execution before current
    process unlock */
    /* REnable ADDR interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_LISTEN_IT);
 8002a24:	4a06      	ldr	r2, [pc, #24]	; (8002a40 <HAL_I2C_Slave_Seq_Receive_IT+0x170>)
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	0011      	movs	r1, r2
 8002a2a:	0018      	movs	r0, r3
 8002a2c:	f001 fa6a 	bl	8003f04 <I2C_Enable_IRQ>

    return HAL_OK;
 8002a30:	2300      	movs	r3, #0
 8002a32:	e000      	b.n	8002a36 <HAL_I2C_Slave_Seq_Receive_IT+0x166>
  }
  else
  {
    return HAL_ERROR;
 8002a34:	2301      	movs	r3, #1
  }
}
 8002a36:	0018      	movs	r0, r3
 8002a38:	46bd      	mov	sp, r7
 8002a3a:	b006      	add	sp, #24
 8002a3c:	bd80      	pop	{r7, pc}
 8002a3e:	46c0      	nop			; (mov r8, r8)
 8002a40:	00008002 	.word	0x00008002
 8002a44:	ffffbfff 	.word	0xffffbfff
 8002a48:	08003e53 	.word	0x08003e53
 8002a4c:	ffff7fff 	.word	0xffff7fff
 8002a50:	08002bf5 	.word	0x08002bf5

08002a54 <HAL_I2C_EnableListen_IT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_EnableListen_IT(I2C_HandleTypeDef *hi2c)
{
 8002a54:	b580      	push	{r7, lr}
 8002a56:	b082      	sub	sp, #8
 8002a58:	af00      	add	r7, sp, #0
 8002a5a:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_READY)
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	2241      	movs	r2, #65	; 0x41
 8002a60:	5c9b      	ldrb	r3, [r3, r2]
 8002a62:	b2db      	uxtb	r3, r3
 8002a64:	2b20      	cmp	r3, #32
 8002a66:	d10f      	bne.n	8002a88 <HAL_I2C_EnableListen_IT+0x34>
  {
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	2241      	movs	r2, #65	; 0x41
 8002a6c:	2128      	movs	r1, #40	; 0x28
 8002a6e:	5499      	strb	r1, [r3, r2]
    hi2c->XferISR = I2C_Slave_ISR_IT;
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	4a08      	ldr	r2, [pc, #32]	; (8002a94 <HAL_I2C_EnableListen_IT+0x40>)
 8002a74:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the Address Match interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8002a76:	2380      	movs	r3, #128	; 0x80
 8002a78:	021a      	lsls	r2, r3, #8
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	0011      	movs	r1, r2
 8002a7e:	0018      	movs	r0, r3
 8002a80:	f001 fa40 	bl	8003f04 <I2C_Enable_IRQ>

    return HAL_OK;
 8002a84:	2300      	movs	r3, #0
 8002a86:	e000      	b.n	8002a8a <HAL_I2C_EnableListen_IT+0x36>
  }
  else
  {
    return HAL_BUSY;
 8002a88:	2302      	movs	r3, #2
  }
}
 8002a8a:	0018      	movs	r0, r3
 8002a8c:	46bd      	mov	sp, r7
 8002a8e:	b002      	add	sp, #8
 8002a90:	bd80      	pop	{r7, pc}
 8002a92:	46c0      	nop			; (mov r8, r8)
 8002a94:	08002bf5 	.word	0x08002bf5

08002a98 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 8002a98:	b580      	push	{r7, lr}
 8002a9a:	b084      	sub	sp, #16
 8002a9c:	af00      	add	r7, sp, #0
 8002a9e:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	699b      	ldr	r3, [r3, #24]
 8002aa6:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d005      	beq.n	8002ac4 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002abc:	68ba      	ldr	r2, [r7, #8]
 8002abe:	68f9      	ldr	r1, [r7, #12]
 8002ac0:	6878      	ldr	r0, [r7, #4]
 8002ac2:	4798      	blx	r3
  }
}
 8002ac4:	46c0      	nop			; (mov r8, r8)
 8002ac6:	46bd      	mov	sp, r7
 8002ac8:	b004      	add	sp, #16
 8002aca:	bd80      	pop	{r7, pc}

08002acc <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8002acc:	b580      	push	{r7, lr}
 8002ace:	b086      	sub	sp, #24
 8002ad0:	af00      	add	r7, sp, #0
 8002ad2:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	699b      	ldr	r3, [r3, #24]
 8002ada:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8002ae4:	697b      	ldr	r3, [r7, #20]
 8002ae6:	0a1b      	lsrs	r3, r3, #8
 8002ae8:	001a      	movs	r2, r3
 8002aea:	2301      	movs	r3, #1
 8002aec:	4013      	ands	r3, r2
 8002aee:	d010      	beq.n	8002b12 <HAL_I2C_ER_IRQHandler+0x46>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8002af0:	693b      	ldr	r3, [r7, #16]
 8002af2:	09db      	lsrs	r3, r3, #7
 8002af4:	001a      	movs	r2, r3
 8002af6:	2301      	movs	r3, #1
 8002af8:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8002afa:	d00a      	beq.n	8002b12 <HAL_I2C_ER_IRQHandler+0x46>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b00:	2201      	movs	r2, #1
 8002b02:	431a      	orrs	r2, r3
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	2280      	movs	r2, #128	; 0x80
 8002b0e:	0052      	lsls	r2, r2, #1
 8002b10:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8002b12:	697b      	ldr	r3, [r7, #20]
 8002b14:	0a9b      	lsrs	r3, r3, #10
 8002b16:	001a      	movs	r2, r3
 8002b18:	2301      	movs	r3, #1
 8002b1a:	4013      	ands	r3, r2
 8002b1c:	d010      	beq.n	8002b40 <HAL_I2C_ER_IRQHandler+0x74>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8002b1e:	693b      	ldr	r3, [r7, #16]
 8002b20:	09db      	lsrs	r3, r3, #7
 8002b22:	001a      	movs	r2, r3
 8002b24:	2301      	movs	r3, #1
 8002b26:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8002b28:	d00a      	beq.n	8002b40 <HAL_I2C_ER_IRQHandler+0x74>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b2e:	2208      	movs	r2, #8
 8002b30:	431a      	orrs	r2, r3
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	2280      	movs	r2, #128	; 0x80
 8002b3c:	00d2      	lsls	r2, r2, #3
 8002b3e:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8002b40:	697b      	ldr	r3, [r7, #20]
 8002b42:	0a5b      	lsrs	r3, r3, #9
 8002b44:	001a      	movs	r2, r3
 8002b46:	2301      	movs	r3, #1
 8002b48:	4013      	ands	r3, r2
 8002b4a:	d010      	beq.n	8002b6e <HAL_I2C_ER_IRQHandler+0xa2>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8002b4c:	693b      	ldr	r3, [r7, #16]
 8002b4e:	09db      	lsrs	r3, r3, #7
 8002b50:	001a      	movs	r2, r3
 8002b52:	2301      	movs	r3, #1
 8002b54:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8002b56:	d00a      	beq.n	8002b6e <HAL_I2C_ER_IRQHandler+0xa2>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b5c:	2202      	movs	r2, #2
 8002b5e:	431a      	orrs	r2, r3
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	2280      	movs	r2, #128	; 0x80
 8002b6a:	0092      	lsls	r2, r2, #2
 8002b6c:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b72:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	220b      	movs	r2, #11
 8002b78:	4013      	ands	r3, r2
 8002b7a:	d005      	beq.n	8002b88 <HAL_I2C_ER_IRQHandler+0xbc>
  {
    I2C_ITError(hi2c, tmperror);
 8002b7c:	68fa      	ldr	r2, [r7, #12]
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	0011      	movs	r1, r2
 8002b82:	0018      	movs	r0, r3
 8002b84:	f001 f818 	bl	8003bb8 <I2C_ITError>
  }
}
 8002b88:	46c0      	nop			; (mov r8, r8)
 8002b8a:	46bd      	mov	sp, r7
 8002b8c:	b006      	add	sp, #24
 8002b8e:	bd80      	pop	{r7, pc}

08002b90 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002b90:	b580      	push	{r7, lr}
 8002b92:	b082      	sub	sp, #8
 8002b94:	af00      	add	r7, sp, #0
 8002b96:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8002b98:	46c0      	nop			; (mov r8, r8)
 8002b9a:	46bd      	mov	sp, r7
 8002b9c:	b002      	add	sp, #8
 8002b9e:	bd80      	pop	{r7, pc}

08002ba0 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002ba0:	b580      	push	{r7, lr}
 8002ba2:	b082      	sub	sp, #8
 8002ba4:	af00      	add	r7, sp, #0
 8002ba6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8002ba8:	46c0      	nop			; (mov r8, r8)
 8002baa:	46bd      	mov	sp, r7
 8002bac:	b002      	add	sp, #8
 8002bae:	bd80      	pop	{r7, pc}

08002bb0 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002bb0:	b580      	push	{r7, lr}
 8002bb2:	b082      	sub	sp, #8
 8002bb4:	af00      	add	r7, sp, #0
 8002bb6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8002bb8:	46c0      	nop			; (mov r8, r8)
 8002bba:	46bd      	mov	sp, r7
 8002bbc:	b002      	add	sp, #8
 8002bbe:	bd80      	pop	{r7, pc}

08002bc0 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002bc0:	b580      	push	{r7, lr}
 8002bc2:	b082      	sub	sp, #8
 8002bc4:	af00      	add	r7, sp, #0
 8002bc6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8002bc8:	46c0      	nop			; (mov r8, r8)
 8002bca:	46bd      	mov	sp, r7
 8002bcc:	b002      	add	sp, #8
 8002bce:	bd80      	pop	{r7, pc}

08002bd0 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002bd0:	b580      	push	{r7, lr}
 8002bd2:	b082      	sub	sp, #8
 8002bd4:	af00      	add	r7, sp, #0
 8002bd6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8002bd8:	46c0      	nop			; (mov r8, r8)
 8002bda:	46bd      	mov	sp, r7
 8002bdc:	b002      	add	sp, #8
 8002bde:	bd80      	pop	{r7, pc}

08002be0 <HAL_I2C_GetError>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *              the configuration information for the specified I2C.
  * @retval I2C Error Code
  */
uint32_t HAL_I2C_GetError(const I2C_HandleTypeDef *hi2c)
{
 8002be0:	b580      	push	{r7, lr}
 8002be2:	b082      	sub	sp, #8
 8002be4:	af00      	add	r7, sp, #0
 8002be6:	6078      	str	r0, [r7, #4]
  return hi2c->ErrorCode;
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
}
 8002bec:	0018      	movs	r0, r3
 8002bee:	46bd      	mov	sp, r7
 8002bf0:	b002      	add	sp, #8
 8002bf2:	bd80      	pop	{r7, pc}

08002bf4 <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 8002bf4:	b580      	push	{r7, lr}
 8002bf6:	b086      	sub	sp, #24
 8002bf8:	af00      	add	r7, sp, #0
 8002bfa:	60f8      	str	r0, [r7, #12]
 8002bfc:	60b9      	str	r1, [r7, #8]
 8002bfe:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c04:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8002c06:	68bb      	ldr	r3, [r7, #8]
 8002c08:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	2240      	movs	r2, #64	; 0x40
 8002c0e:	5c9b      	ldrb	r3, [r3, r2]
 8002c10:	2b01      	cmp	r3, #1
 8002c12:	d101      	bne.n	8002c18 <I2C_Slave_ISR_IT+0x24>
 8002c14:	2302      	movs	r3, #2
 8002c16:	e0fa      	b.n	8002e0e <I2C_Slave_ISR_IT+0x21a>
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	2240      	movs	r2, #64	; 0x40
 8002c1c:	2101      	movs	r1, #1
 8002c1e:	5499      	strb	r1, [r3, r2]

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8002c20:	693b      	ldr	r3, [r7, #16]
 8002c22:	095b      	lsrs	r3, r3, #5
 8002c24:	001a      	movs	r2, r3
 8002c26:	2301      	movs	r3, #1
 8002c28:	4013      	ands	r3, r2
 8002c2a:	d00b      	beq.n	8002c44 <I2C_Slave_ISR_IT+0x50>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	095b      	lsrs	r3, r3, #5
 8002c30:	001a      	movs	r2, r3
 8002c32:	2301      	movs	r3, #1
 8002c34:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8002c36:	d005      	beq.n	8002c44 <I2C_Slave_ISR_IT+0x50>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8002c38:	693a      	ldr	r2, [r7, #16]
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	0011      	movs	r1, r2
 8002c3e:	0018      	movs	r0, r3
 8002c40:	f000 fe3c 	bl	80038bc <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8002c44:	693b      	ldr	r3, [r7, #16]
 8002c46:	091b      	lsrs	r3, r3, #4
 8002c48:	001a      	movs	r2, r3
 8002c4a:	2301      	movs	r3, #1
 8002c4c:	4013      	ands	r3, r2
 8002c4e:	d054      	beq.n	8002cfa <I2C_Slave_ISR_IT+0x106>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	091b      	lsrs	r3, r3, #4
 8002c54:	001a      	movs	r2, r3
 8002c56:	2301      	movs	r3, #1
 8002c58:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8002c5a:	d04e      	beq.n	8002cfa <I2C_Slave_ISR_IT+0x106>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c60:	b29b      	uxth	r3, r3
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d12d      	bne.n	8002cc2 <I2C_Slave_ISR_IT+0xce>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	2241      	movs	r2, #65	; 0x41
 8002c6a:	5c9b      	ldrb	r3, [r3, r2]
 8002c6c:	b2db      	uxtb	r3, r3
 8002c6e:	2b28      	cmp	r3, #40	; 0x28
 8002c70:	d10b      	bne.n	8002c8a <I2C_Slave_ISR_IT+0x96>
 8002c72:	697a      	ldr	r2, [r7, #20]
 8002c74:	2380      	movs	r3, #128	; 0x80
 8002c76:	049b      	lsls	r3, r3, #18
 8002c78:	429a      	cmp	r2, r3
 8002c7a:	d106      	bne.n	8002c8a <I2C_Slave_ISR_IT+0x96>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8002c7c:	693a      	ldr	r2, [r7, #16]
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	0011      	movs	r1, r2
 8002c82:	0018      	movs	r0, r3
 8002c84:	f000 ff3e 	bl	8003b04 <I2C_ITListenCplt>
 8002c88:	e036      	b.n	8002cf8 <I2C_Slave_ISR_IT+0x104>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	2241      	movs	r2, #65	; 0x41
 8002c8e:	5c9b      	ldrb	r3, [r3, r2]
 8002c90:	b2db      	uxtb	r3, r3
 8002c92:	2b29      	cmp	r3, #41	; 0x29
 8002c94:	d110      	bne.n	8002cb8 <I2C_Slave_ISR_IT+0xc4>
 8002c96:	697b      	ldr	r3, [r7, #20]
 8002c98:	4a5f      	ldr	r2, [pc, #380]	; (8002e18 <I2C_Slave_ISR_IT+0x224>)
 8002c9a:	4293      	cmp	r3, r2
 8002c9c:	d00c      	beq.n	8002cb8 <I2C_Slave_ISR_IT+0xc4>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	2210      	movs	r2, #16
 8002ca4:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	0018      	movs	r0, r3
 8002caa:	f001 f8b0 	bl	8003e0e <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	0018      	movs	r0, r3
 8002cb2:	f000 fccb 	bl	800364c <I2C_ITSlaveSeqCplt>
 8002cb6:	e01f      	b.n	8002cf8 <I2C_Slave_ISR_IT+0x104>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	2210      	movs	r2, #16
 8002cbe:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 8002cc0:	e09d      	b.n	8002dfe <I2C_Slave_ISR_IT+0x20a>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	2210      	movs	r2, #16
 8002cc8:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cce:	2204      	movs	r2, #4
 8002cd0:	431a      	orrs	r2, r3
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	645a      	str	r2, [r3, #68]	; 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8002cd6:	697b      	ldr	r3, [r7, #20]
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d005      	beq.n	8002ce8 <I2C_Slave_ISR_IT+0xf4>
 8002cdc:	697a      	ldr	r2, [r7, #20]
 8002cde:	2380      	movs	r3, #128	; 0x80
 8002ce0:	045b      	lsls	r3, r3, #17
 8002ce2:	429a      	cmp	r2, r3
 8002ce4:	d000      	beq.n	8002ce8 <I2C_Slave_ISR_IT+0xf4>
 8002ce6:	e08a      	b.n	8002dfe <I2C_Slave_ISR_IT+0x20a>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	0011      	movs	r1, r2
 8002cf0:	0018      	movs	r0, r3
 8002cf2:	f000 ff61 	bl	8003bb8 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8002cf6:	e082      	b.n	8002dfe <I2C_Slave_ISR_IT+0x20a>
 8002cf8:	e081      	b.n	8002dfe <I2C_Slave_ISR_IT+0x20a>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8002cfa:	693b      	ldr	r3, [r7, #16]
 8002cfc:	089b      	lsrs	r3, r3, #2
 8002cfe:	001a      	movs	r2, r3
 8002d00:	2301      	movs	r3, #1
 8002d02:	4013      	ands	r3, r2
 8002d04:	d031      	beq.n	8002d6a <I2C_Slave_ISR_IT+0x176>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	089b      	lsrs	r3, r3, #2
 8002d0a:	001a      	movs	r2, r3
 8002d0c:	2301      	movs	r3, #1
 8002d0e:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8002d10:	d02b      	beq.n	8002d6a <I2C_Slave_ISR_IT+0x176>
  {
    if (hi2c->XferCount > 0U)
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002d16:	b29b      	uxth	r3, r3
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d018      	beq.n	8002d4e <I2C_Slave_ISR_IT+0x15a>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d26:	b2d2      	uxtb	r2, r2
 8002d28:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d2e:	1c5a      	adds	r2, r3, #1
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d38:	3b01      	subs	r3, #1
 8002d3a:	b29a      	uxth	r2, r3
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002d44:	b29b      	uxth	r3, r3
 8002d46:	3b01      	subs	r3, #1
 8002d48:	b29a      	uxth	r2, r3
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002d52:	b29b      	uxth	r3, r3
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d154      	bne.n	8002e02 <I2C_Slave_ISR_IT+0x20e>
 8002d58:	697b      	ldr	r3, [r7, #20]
 8002d5a:	4a2f      	ldr	r2, [pc, #188]	; (8002e18 <I2C_Slave_ISR_IT+0x224>)
 8002d5c:	4293      	cmp	r3, r2
 8002d5e:	d050      	beq.n	8002e02 <I2C_Slave_ISR_IT+0x20e>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	0018      	movs	r0, r3
 8002d64:	f000 fc72 	bl	800364c <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 8002d68:	e04b      	b.n	8002e02 <I2C_Slave_ISR_IT+0x20e>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8002d6a:	693b      	ldr	r3, [r7, #16]
 8002d6c:	08db      	lsrs	r3, r3, #3
 8002d6e:	001a      	movs	r2, r3
 8002d70:	2301      	movs	r3, #1
 8002d72:	4013      	ands	r3, r2
 8002d74:	d00c      	beq.n	8002d90 <I2C_Slave_ISR_IT+0x19c>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	08db      	lsrs	r3, r3, #3
 8002d7a:	001a      	movs	r2, r3
 8002d7c:	2301      	movs	r3, #1
 8002d7e:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8002d80:	d006      	beq.n	8002d90 <I2C_Slave_ISR_IT+0x19c>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8002d82:	693a      	ldr	r2, [r7, #16]
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	0011      	movs	r1, r2
 8002d88:	0018      	movs	r0, r3
 8002d8a:	f000 fb79 	bl	8003480 <I2C_ITAddrCplt>
 8002d8e:	e039      	b.n	8002e04 <I2C_Slave_ISR_IT+0x210>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8002d90:	693b      	ldr	r3, [r7, #16]
 8002d92:	085b      	lsrs	r3, r3, #1
 8002d94:	001a      	movs	r2, r3
 8002d96:	2301      	movs	r3, #1
 8002d98:	4013      	ands	r3, r2
 8002d9a:	d033      	beq.n	8002e04 <I2C_Slave_ISR_IT+0x210>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	085b      	lsrs	r3, r3, #1
 8002da0:	001a      	movs	r2, r3
 8002da2:	2301      	movs	r3, #1
 8002da4:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8002da6:	d02d      	beq.n	8002e04 <I2C_Slave_ISR_IT+0x210>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002dac:	b29b      	uxth	r3, r3
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d018      	beq.n	8002de4 <I2C_Slave_ISR_IT+0x1f0>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002db6:	781a      	ldrb	r2, [r3, #0]
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dc2:	1c5a      	adds	r2, r3, #1
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002dcc:	b29b      	uxth	r3, r3
 8002dce:	3b01      	subs	r3, #1
 8002dd0:	b29a      	uxth	r2, r3
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002dda:	3b01      	subs	r3, #1
 8002ddc:	b29a      	uxth	r2, r3
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	851a      	strh	r2, [r3, #40]	; 0x28
 8002de2:	e00f      	b.n	8002e04 <I2C_Slave_ISR_IT+0x210>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8002de4:	697a      	ldr	r2, [r7, #20]
 8002de6:	2380      	movs	r3, #128	; 0x80
 8002de8:	045b      	lsls	r3, r3, #17
 8002dea:	429a      	cmp	r2, r3
 8002dec:	d002      	beq.n	8002df4 <I2C_Slave_ISR_IT+0x200>
 8002dee:	697b      	ldr	r3, [r7, #20]
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d107      	bne.n	8002e04 <I2C_Slave_ISR_IT+0x210>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	0018      	movs	r0, r3
 8002df8:	f000 fc28 	bl	800364c <I2C_ITSlaveSeqCplt>
 8002dfc:	e002      	b.n	8002e04 <I2C_Slave_ISR_IT+0x210>
    if (hi2c->XferCount == 0U)
 8002dfe:	46c0      	nop			; (mov r8, r8)
 8002e00:	e000      	b.n	8002e04 <I2C_Slave_ISR_IT+0x210>
    if ((hi2c->XferCount == 0U) && \
 8002e02:	46c0      	nop			; (mov r8, r8)
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	2240      	movs	r2, #64	; 0x40
 8002e08:	2100      	movs	r1, #0
 8002e0a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002e0c:	2300      	movs	r3, #0
}
 8002e0e:	0018      	movs	r0, r3
 8002e10:	46bd      	mov	sp, r7
 8002e12:	b006      	add	sp, #24
 8002e14:	bd80      	pop	{r7, pc}
 8002e16:	46c0      	nop			; (mov r8, r8)
 8002e18:	ffff0000 	.word	0xffff0000

08002e1c <I2C_Master_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                            uint32_t ITSources)
{
 8002e1c:	b590      	push	{r4, r7, lr}
 8002e1e:	b089      	sub	sp, #36	; 0x24
 8002e20:	af02      	add	r7, sp, #8
 8002e22:	60f8      	str	r0, [r7, #12]
 8002e24:	60b9      	str	r1, [r7, #8]
 8002e26:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t xfermode;

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	2240      	movs	r2, #64	; 0x40
 8002e2c:	5c9b      	ldrb	r3, [r3, r2]
 8002e2e:	2b01      	cmp	r3, #1
 8002e30:	d101      	bne.n	8002e36 <I2C_Master_ISR_DMA+0x1a>
 8002e32:	2302      	movs	r3, #2
 8002e34:	e0f7      	b.n	8003026 <I2C_Master_ISR_DMA+0x20a>
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	2240      	movs	r2, #64	; 0x40
 8002e3a:	2101      	movs	r1, #1
 8002e3c:	5499      	strb	r1, [r3, r2]

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8002e3e:	68bb      	ldr	r3, [r7, #8]
 8002e40:	091b      	lsrs	r3, r3, #4
 8002e42:	001a      	movs	r2, r3
 8002e44:	2301      	movs	r3, #1
 8002e46:	4013      	ands	r3, r2
 8002e48:	d019      	beq.n	8002e7e <I2C_Master_ISR_DMA+0x62>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	091b      	lsrs	r3, r3, #4
 8002e4e:	001a      	movs	r2, r3
 8002e50:	2301      	movs	r3, #1
 8002e52:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8002e54:	d013      	beq.n	8002e7e <I2C_Master_ISR_DMA+0x62>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	2210      	movs	r2, #16
 8002e5c:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e62:	2204      	movs	r2, #4
 8002e64:	431a      	orrs	r2, r3
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	645a      	str	r2, [r3, #68]	; 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	2120      	movs	r1, #32
 8002e6e:	0018      	movs	r0, r3
 8002e70:	f001 f848 	bl	8003f04 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	0018      	movs	r0, r3
 8002e78:	f000 ffc9 	bl	8003e0e <I2C_Flush_TXDR>
 8002e7c:	e0ce      	b.n	800301c <I2C_Master_ISR_DMA+0x200>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8002e7e:	68bb      	ldr	r3, [r7, #8]
 8002e80:	09db      	lsrs	r3, r3, #7
 8002e82:	001a      	movs	r2, r3
 8002e84:	2301      	movs	r3, #1
 8002e86:	4013      	ands	r3, r2
 8002e88:	d100      	bne.n	8002e8c <I2C_Master_ISR_DMA+0x70>
 8002e8a:	e07e      	b.n	8002f8a <I2C_Master_ISR_DMA+0x16e>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	099b      	lsrs	r3, r3, #6
 8002e90:	001a      	movs	r2, r3
 8002e92:	2301      	movs	r3, #1
 8002e94:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8002e96:	d100      	bne.n	8002e9a <I2C_Master_ISR_DMA+0x7e>
 8002e98:	e077      	b.n	8002f8a <I2C_Master_ISR_DMA+0x16e>
  {
    /* Disable TC interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI);
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	681a      	ldr	r2, [r3, #0]
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	2140      	movs	r1, #64	; 0x40
 8002ea6:	438a      	bics	r2, r1
 8002ea8:	601a      	str	r2, [r3, #0]

    if (hi2c->XferCount != 0U)
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002eae:	b29b      	uxth	r3, r3
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d055      	beq.n	8002f60 <I2C_Master_ISR_DMA+0x144>
    {
      /* Recover Slave address */
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	685b      	ldr	r3, [r3, #4]
 8002eba:	b29a      	uxth	r2, r3
 8002ebc:	2312      	movs	r3, #18
 8002ebe:	18fb      	adds	r3, r7, r3
 8002ec0:	0592      	lsls	r2, r2, #22
 8002ec2:	0d92      	lsrs	r2, r2, #22
 8002ec4:	801a      	strh	r2, [r3, #0]

      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002eca:	b29b      	uxth	r3, r3
 8002ecc:	2bff      	cmp	r3, #255	; 0xff
 8002ece:	d906      	bls.n	8002ede <I2C_Master_ISR_DMA+0xc2>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	22ff      	movs	r2, #255	; 0xff
 8002ed4:	851a      	strh	r2, [r3, #40]	; 0x28
        xfermode = I2C_RELOAD_MODE;
 8002ed6:	2380      	movs	r3, #128	; 0x80
 8002ed8:	045b      	lsls	r3, r3, #17
 8002eda:	617b      	str	r3, [r7, #20]
 8002edc:	e010      	b.n	8002f00 <I2C_Master_ISR_DMA+0xe4>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ee2:	b29a      	uxth	r2, r3
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	851a      	strh	r2, [r3, #40]	; 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002eec:	4a50      	ldr	r2, [pc, #320]	; (8003030 <I2C_Master_ISR_DMA+0x214>)
 8002eee:	4293      	cmp	r3, r2
 8002ef0:	d003      	beq.n	8002efa <I2C_Master_ISR_DMA+0xde>
        {
          xfermode = hi2c->XferOptions;
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ef6:	617b      	str	r3, [r7, #20]
 8002ef8:	e002      	b.n	8002f00 <I2C_Master_ISR_DMA+0xe4>
        }
        else
        {
          xfermode = I2C_AUTOEND_MODE;
 8002efa:	2380      	movs	r3, #128	; 0x80
 8002efc:	049b      	lsls	r3, r3, #18
 8002efe:	617b      	str	r3, [r7, #20]
        }
      }

      /* Set the new XferSize in Nbytes register */
      I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f04:	b2da      	uxtb	r2, r3
 8002f06:	697c      	ldr	r4, [r7, #20]
 8002f08:	2312      	movs	r3, #18
 8002f0a:	18fb      	adds	r3, r7, r3
 8002f0c:	8819      	ldrh	r1, [r3, #0]
 8002f0e:	68f8      	ldr	r0, [r7, #12]
 8002f10:	2300      	movs	r3, #0
 8002f12:	9300      	str	r3, [sp, #0]
 8002f14:	0023      	movs	r3, r4
 8002f16:	f000 ffbb 	bl	8003e90 <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f1e:	b29a      	uxth	r2, r3
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f24:	1ad3      	subs	r3, r2, r3
 8002f26:	b29a      	uxth	r2, r3
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	2241      	movs	r2, #65	; 0x41
 8002f30:	5c9b      	ldrb	r3, [r3, r2]
 8002f32:	b2db      	uxtb	r3, r3
 8002f34:	2b22      	cmp	r3, #34	; 0x22
 8002f36:	d109      	bne.n	8002f4c <I2C_Master_ISR_DMA+0x130>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	681a      	ldr	r2, [r3, #0]
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	2180      	movs	r1, #128	; 0x80
 8002f44:	0209      	lsls	r1, r1, #8
 8002f46:	430a      	orrs	r2, r1
 8002f48:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8002f4a:	e067      	b.n	800301c <I2C_Master_ISR_DMA+0x200>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	681a      	ldr	r2, [r3, #0]
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	2180      	movs	r1, #128	; 0x80
 8002f58:	01c9      	lsls	r1, r1, #7
 8002f5a:	430a      	orrs	r2, r1
 8002f5c:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8002f5e:	e05d      	b.n	800301c <I2C_Master_ISR_DMA+0x200>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	685a      	ldr	r2, [r3, #4]
 8002f66:	2380      	movs	r3, #128	; 0x80
 8002f68:	049b      	lsls	r3, r3, #18
 8002f6a:	401a      	ands	r2, r3
 8002f6c:	2380      	movs	r3, #128	; 0x80
 8002f6e:	049b      	lsls	r3, r3, #18
 8002f70:	429a      	cmp	r2, r3
 8002f72:	d004      	beq.n	8002f7e <I2C_Master_ISR_DMA+0x162>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	0018      	movs	r0, r3
 8002f78:	f000 fb26 	bl	80035c8 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount != 0U)
 8002f7c:	e04e      	b.n	800301c <I2C_Master_ISR_DMA+0x200>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	2140      	movs	r1, #64	; 0x40
 8002f82:	0018      	movs	r0, r3
 8002f84:	f000 fe18 	bl	8003bb8 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 8002f88:	e048      	b.n	800301c <I2C_Master_ISR_DMA+0x200>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8002f8a:	68bb      	ldr	r3, [r7, #8]
 8002f8c:	099b      	lsrs	r3, r3, #6
 8002f8e:	001a      	movs	r2, r3
 8002f90:	2301      	movs	r3, #1
 8002f92:	4013      	ands	r3, r2
 8002f94:	d02e      	beq.n	8002ff4 <I2C_Master_ISR_DMA+0x1d8>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	099b      	lsrs	r3, r3, #6
 8002f9a:	001a      	movs	r2, r3
 8002f9c:	2301      	movs	r3, #1
 8002f9e:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8002fa0:	d028      	beq.n	8002ff4 <I2C_Master_ISR_DMA+0x1d8>
  {
    if (hi2c->XferCount == 0U)
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002fa6:	b29b      	uxth	r3, r3
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d11d      	bne.n	8002fe8 <I2C_Master_ISR_DMA+0x1cc>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	685a      	ldr	r2, [r3, #4]
 8002fb2:	2380      	movs	r3, #128	; 0x80
 8002fb4:	049b      	lsls	r3, r3, #18
 8002fb6:	401a      	ands	r2, r3
 8002fb8:	2380      	movs	r3, #128	; 0x80
 8002fba:	049b      	lsls	r3, r3, #18
 8002fbc:	429a      	cmp	r2, r3
 8002fbe:	d02c      	beq.n	800301a <I2C_Master_ISR_DMA+0x1fe>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fc4:	4a1a      	ldr	r2, [pc, #104]	; (8003030 <I2C_Master_ISR_DMA+0x214>)
 8002fc6:	4293      	cmp	r3, r2
 8002fc8:	d109      	bne.n	8002fde <I2C_Master_ISR_DMA+0x1c2>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	685a      	ldr	r2, [r3, #4]
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	2180      	movs	r1, #128	; 0x80
 8002fd6:	01c9      	lsls	r1, r1, #7
 8002fd8:	430a      	orrs	r2, r1
 8002fda:	605a      	str	r2, [r3, #4]
    if (hi2c->XferCount == 0U)
 8002fdc:	e01d      	b.n	800301a <I2C_Master_ISR_DMA+0x1fe>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	0018      	movs	r0, r3
 8002fe2:	f000 faf1 	bl	80035c8 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount == 0U)
 8002fe6:	e018      	b.n	800301a <I2C_Master_ISR_DMA+0x1fe>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	2140      	movs	r1, #64	; 0x40
 8002fec:	0018      	movs	r0, r3
 8002fee:	f000 fde3 	bl	8003bb8 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8002ff2:	e012      	b.n	800301a <I2C_Master_ISR_DMA+0x1fe>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8002ff4:	68bb      	ldr	r3, [r7, #8]
 8002ff6:	095b      	lsrs	r3, r3, #5
 8002ff8:	001a      	movs	r2, r3
 8002ffa:	2301      	movs	r3, #1
 8002ffc:	4013      	ands	r3, r2
 8002ffe:	d00d      	beq.n	800301c <I2C_Master_ISR_DMA+0x200>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	095b      	lsrs	r3, r3, #5
 8003004:	001a      	movs	r2, r3
 8003006:	2301      	movs	r3, #1
 8003008:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800300a:	d007      	beq.n	800301c <I2C_Master_ISR_DMA+0x200>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 800300c:	68ba      	ldr	r2, [r7, #8]
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	0011      	movs	r1, r2
 8003012:	0018      	movs	r0, r3
 8003014:	f000 fb80 	bl	8003718 <I2C_ITMasterCplt>
 8003018:	e000      	b.n	800301c <I2C_Master_ISR_DMA+0x200>
    if (hi2c->XferCount == 0U)
 800301a:	46c0      	nop			; (mov r8, r8)
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	2240      	movs	r2, #64	; 0x40
 8003020:	2100      	movs	r1, #0
 8003022:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003024:	2300      	movs	r3, #0
}
 8003026:	0018      	movs	r0, r3
 8003028:	46bd      	mov	sp, r7
 800302a:	b007      	add	sp, #28
 800302c:	bd90      	pop	{r4, r7, pc}
 800302e:	46c0      	nop			; (mov r8, r8)
 8003030:	ffff0000 	.word	0xffff0000

08003034 <I2C_Mem_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Mem_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                         uint32_t ITSources)
{
 8003034:	b590      	push	{r4, r7, lr}
 8003036:	b089      	sub	sp, #36	; 0x24
 8003038:	af02      	add	r7, sp, #8
 800303a:	60f8      	str	r0, [r7, #12]
 800303c:	60b9      	str	r1, [r7, #8]
 800303e:	607a      	str	r2, [r7, #4]
  uint32_t direction = I2C_GENERATE_START_WRITE;
 8003040:	4b92      	ldr	r3, [pc, #584]	; (800328c <I2C_Mem_ISR_DMA+0x258>)
 8003042:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	2240      	movs	r2, #64	; 0x40
 8003048:	5c9b      	ldrb	r3, [r3, r2]
 800304a:	2b01      	cmp	r3, #1
 800304c:	d101      	bne.n	8003052 <I2C_Mem_ISR_DMA+0x1e>
 800304e:	2302      	movs	r3, #2
 8003050:	e118      	b.n	8003284 <I2C_Mem_ISR_DMA+0x250>
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	2240      	movs	r2, #64	; 0x40
 8003056:	2101      	movs	r1, #1
 8003058:	5499      	strb	r1, [r3, r2]

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800305a:	68bb      	ldr	r3, [r7, #8]
 800305c:	091b      	lsrs	r3, r3, #4
 800305e:	001a      	movs	r2, r3
 8003060:	2301      	movs	r3, #1
 8003062:	4013      	ands	r3, r2
 8003064:	d019      	beq.n	800309a <I2C_Mem_ISR_DMA+0x66>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	091b      	lsrs	r3, r3, #4
 800306a:	001a      	movs	r2, r3
 800306c:	2301      	movs	r3, #1
 800306e:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8003070:	d013      	beq.n	800309a <I2C_Mem_ISR_DMA+0x66>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	2210      	movs	r2, #16
 8003078:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800307e:	2204      	movs	r2, #4
 8003080:	431a      	orrs	r2, r3
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	645a      	str	r2, [r3, #68]	; 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	2120      	movs	r1, #32
 800308a:	0018      	movs	r0, r3
 800308c:	f000 ff3a 	bl	8003f04 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	0018      	movs	r0, r3
 8003094:	f000 febb 	bl	8003e0e <I2C_Flush_TXDR>
 8003098:	e0ef      	b.n	800327a <I2C_Mem_ISR_DMA+0x246>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 800309a:	68bb      	ldr	r3, [r7, #8]
 800309c:	085b      	lsrs	r3, r3, #1
 800309e:	001a      	movs	r2, r3
 80030a0:	2301      	movs	r3, #1
 80030a2:	4013      	ands	r3, r2
 80030a4:	d00f      	beq.n	80030c6 <I2C_Mem_ISR_DMA+0x92>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	085b      	lsrs	r3, r3, #1
 80030aa:	001a      	movs	r2, r3
 80030ac:	2301      	movs	r3, #1
 80030ae:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 80030b0:	d009      	beq.n	80030c6 <I2C_Mem_ISR_DMA+0x92>
  {
    /* Write LSB part of Memory Address */
    hi2c->Instance->TXDR = hi2c->Memaddress;
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	68fa      	ldr	r2, [r7, #12]
 80030b8:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80030ba:	629a      	str	r2, [r3, #40]	; 0x28

    /* Reset Memaddress content */
    hi2c->Memaddress = 0xFFFFFFFFU;
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	2201      	movs	r2, #1
 80030c0:	4252      	negs	r2, r2
 80030c2:	651a      	str	r2, [r3, #80]	; 0x50
 80030c4:	e0d9      	b.n	800327a <I2C_Mem_ISR_DMA+0x246>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 80030c6:	68bb      	ldr	r3, [r7, #8]
 80030c8:	09db      	lsrs	r3, r3, #7
 80030ca:	001a      	movs	r2, r3
 80030cc:	2301      	movs	r3, #1
 80030ce:	4013      	ands	r3, r2
 80030d0:	d060      	beq.n	8003194 <I2C_Mem_ISR_DMA+0x160>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	099b      	lsrs	r3, r3, #6
 80030d6:	001a      	movs	r2, r3
 80030d8:	2301      	movs	r3, #1
 80030da:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 80030dc:	d05a      	beq.n	8003194 <I2C_Mem_ISR_DMA+0x160>
  {
    /* Enable only Error interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	2110      	movs	r1, #16
 80030e2:	0018      	movs	r0, r3
 80030e4:	f000 ff0e 	bl	8003f04 <I2C_Enable_IRQ>

    if (hi2c->XferCount != 0U)
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80030ec:	b29b      	uxth	r3, r3
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d04a      	beq.n	8003188 <I2C_Mem_ISR_DMA+0x154>
    {
      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80030f6:	b29b      	uxth	r3, r3
 80030f8:	2bff      	cmp	r3, #255	; 0xff
 80030fa:	d910      	bls.n	800311e <I2C_Mem_ISR_DMA+0xea>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	22ff      	movs	r2, #255	; 0xff
 8003100:	851a      	strh	r2, [r3, #40]	; 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003106:	b299      	uxth	r1, r3
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800310c:	b2da      	uxtb	r2, r3
 800310e:	2380      	movs	r3, #128	; 0x80
 8003110:	045b      	lsls	r3, r3, #17
 8003112:	68f8      	ldr	r0, [r7, #12]
 8003114:	2400      	movs	r4, #0
 8003116:	9400      	str	r4, [sp, #0]
 8003118:	f000 feba 	bl	8003e90 <I2C_TransferConfig>
 800311c:	e011      	b.n	8003142 <I2C_Mem_ISR_DMA+0x10e>
                           I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003122:	b29a      	uxth	r2, r3
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	851a      	strh	r2, [r3, #40]	; 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800312c:	b299      	uxth	r1, r3
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003132:	b2da      	uxtb	r2, r3
 8003134:	2380      	movs	r3, #128	; 0x80
 8003136:	049b      	lsls	r3, r3, #18
 8003138:	68f8      	ldr	r0, [r7, #12]
 800313a:	2400      	movs	r4, #0
 800313c:	9400      	str	r4, [sp, #0]
 800313e:	f000 fea7 	bl	8003e90 <I2C_TransferConfig>
                           I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
      }

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003146:	b29a      	uxth	r2, r3
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800314c:	1ad3      	subs	r3, r2, r3
 800314e:	b29a      	uxth	r2, r3
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	2241      	movs	r2, #65	; 0x41
 8003158:	5c9b      	ldrb	r3, [r3, r2]
 800315a:	b2db      	uxtb	r3, r3
 800315c:	2b22      	cmp	r3, #34	; 0x22
 800315e:	d109      	bne.n	8003174 <I2C_Mem_ISR_DMA+0x140>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	681a      	ldr	r2, [r3, #0]
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	2180      	movs	r1, #128	; 0x80
 800316c:	0209      	lsls	r1, r1, #8
 800316e:	430a      	orrs	r2, r1
 8003170:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8003172:	e082      	b.n	800327a <I2C_Mem_ISR_DMA+0x246>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	681a      	ldr	r2, [r3, #0]
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	2180      	movs	r1, #128	; 0x80
 8003180:	01c9      	lsls	r1, r1, #7
 8003182:	430a      	orrs	r2, r1
 8003184:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8003186:	e078      	b.n	800327a <I2C_Mem_ISR_DMA+0x246>
    }
    else
    {
      /* Wrong size Status regarding TCR flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	2140      	movs	r1, #64	; 0x40
 800318c:	0018      	movs	r0, r3
 800318e:	f000 fd13 	bl	8003bb8 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 8003192:	e072      	b.n	800327a <I2C_Mem_ISR_DMA+0x246>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8003194:	68bb      	ldr	r3, [r7, #8]
 8003196:	099b      	lsrs	r3, r3, #6
 8003198:	001a      	movs	r2, r3
 800319a:	2301      	movs	r3, #1
 800319c:	4013      	ands	r3, r2
 800319e:	d05a      	beq.n	8003256 <I2C_Mem_ISR_DMA+0x222>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	099b      	lsrs	r3, r3, #6
 80031a4:	001a      	movs	r2, r3
 80031a6:	2301      	movs	r3, #1
 80031a8:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 80031aa:	d054      	beq.n	8003256 <I2C_Mem_ISR_DMA+0x222>
  {
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	2241      	movs	r2, #65	; 0x41
 80031b0:	5c9b      	ldrb	r3, [r3, r2]
 80031b2:	b2db      	uxtb	r3, r3
 80031b4:	2b22      	cmp	r3, #34	; 0x22
 80031b6:	d101      	bne.n	80031bc <I2C_Mem_ISR_DMA+0x188>
    {
      direction = I2C_GENERATE_START_READ;
 80031b8:	4b35      	ldr	r3, [pc, #212]	; (8003290 <I2C_Mem_ISR_DMA+0x25c>)
 80031ba:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80031c0:	b29b      	uxth	r3, r3
 80031c2:	2bff      	cmp	r3, #255	; 0xff
 80031c4:	d911      	bls.n	80031ea <I2C_Mem_ISR_DMA+0x1b6>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	22ff      	movs	r2, #255	; 0xff
 80031ca:	851a      	strh	r2, [r3, #40]	; 0x28

      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80031d0:	b299      	uxth	r1, r3
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80031d6:	b2da      	uxtb	r2, r3
 80031d8:	2380      	movs	r3, #128	; 0x80
 80031da:	045c      	lsls	r4, r3, #17
 80031dc:	68f8      	ldr	r0, [r7, #12]
 80031de:	697b      	ldr	r3, [r7, #20]
 80031e0:	9300      	str	r3, [sp, #0]
 80031e2:	0023      	movs	r3, r4
 80031e4:	f000 fe54 	bl	8003e90 <I2C_TransferConfig>
 80031e8:	e012      	b.n	8003210 <I2C_Mem_ISR_DMA+0x1dc>
                         I2C_RELOAD_MODE, direction);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80031ee:	b29a      	uxth	r2, r3
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	851a      	strh	r2, [r3, #40]	; 0x28

      /* Set NBYTES to write and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80031f8:	b299      	uxth	r1, r3
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80031fe:	b2da      	uxtb	r2, r3
 8003200:	2380      	movs	r3, #128	; 0x80
 8003202:	049c      	lsls	r4, r3, #18
 8003204:	68f8      	ldr	r0, [r7, #12]
 8003206:	697b      	ldr	r3, [r7, #20]
 8003208:	9300      	str	r3, [sp, #0]
 800320a:	0023      	movs	r3, r4
 800320c:	f000 fe40 	bl	8003e90 <I2C_TransferConfig>
                         I2C_AUTOEND_MODE, direction);
    }

    /* Update XferCount value */
    hi2c->XferCount -= hi2c->XferSize;
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003214:	b29a      	uxth	r2, r3
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800321a:	1ad3      	subs	r3, r2, r3
 800321c:	b29a      	uxth	r2, r3
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	855a      	strh	r2, [r3, #42]	; 0x2a

    /* Enable DMA Request */
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	2241      	movs	r2, #65	; 0x41
 8003226:	5c9b      	ldrb	r3, [r3, r2]
 8003228:	b2db      	uxtb	r3, r3
 800322a:	2b22      	cmp	r3, #34	; 0x22
 800322c:	d109      	bne.n	8003242 <I2C_Mem_ISR_DMA+0x20e>
    {
      hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	681a      	ldr	r2, [r3, #0]
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	2180      	movs	r1, #128	; 0x80
 800323a:	0209      	lsls	r1, r1, #8
 800323c:	430a      	orrs	r2, r1
 800323e:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003240:	e01b      	b.n	800327a <I2C_Mem_ISR_DMA+0x246>
    }
    else
    {
      hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	681a      	ldr	r2, [r3, #0]
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	2180      	movs	r1, #128	; 0x80
 800324e:	01c9      	lsls	r1, r1, #7
 8003250:	430a      	orrs	r2, r1
 8003252:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003254:	e011      	b.n	800327a <I2C_Mem_ISR_DMA+0x246>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8003256:	68bb      	ldr	r3, [r7, #8]
 8003258:	095b      	lsrs	r3, r3, #5
 800325a:	001a      	movs	r2, r3
 800325c:	2301      	movs	r3, #1
 800325e:	4013      	ands	r3, r2
 8003260:	d00b      	beq.n	800327a <I2C_Mem_ISR_DMA+0x246>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	095b      	lsrs	r3, r3, #5
 8003266:	001a      	movs	r2, r3
 8003268:	2301      	movs	r3, #1
 800326a:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800326c:	d005      	beq.n	800327a <I2C_Mem_ISR_DMA+0x246>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 800326e:	68ba      	ldr	r2, [r7, #8]
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	0011      	movs	r1, r2
 8003274:	0018      	movs	r0, r3
 8003276:	f000 fa4f 	bl	8003718 <I2C_ITMasterCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	2240      	movs	r2, #64	; 0x40
 800327e:	2100      	movs	r1, #0
 8003280:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003282:	2300      	movs	r3, #0
}
 8003284:	0018      	movs	r0, r3
 8003286:	46bd      	mov	sp, r7
 8003288:	b007      	add	sp, #28
 800328a:	bd90      	pop	{r4, r7, pc}
 800328c:	80002000 	.word	0x80002000
 8003290:	80002400 	.word	0x80002400

08003294 <I2C_Slave_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 8003294:	b580      	push	{r7, lr}
 8003296:	b088      	sub	sp, #32
 8003298:	af00      	add	r7, sp, #0
 800329a:	60f8      	str	r0, [r7, #12]
 800329c:	60b9      	str	r1, [r7, #8]
 800329e:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032a4:	61bb      	str	r3, [r7, #24]
  uint32_t treatdmanack = 0U;
 80032a6:	2300      	movs	r3, #0
 80032a8:	61fb      	str	r3, [r7, #28]
  HAL_I2C_StateTypeDef tmpstate;

  /* Process locked */
  __HAL_LOCK(hi2c);
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	2240      	movs	r2, #64	; 0x40
 80032ae:	5c9b      	ldrb	r3, [r3, r2]
 80032b0:	2b01      	cmp	r3, #1
 80032b2:	d101      	bne.n	80032b8 <I2C_Slave_ISR_DMA+0x24>
 80032b4:	2302      	movs	r3, #2
 80032b6:	e0dd      	b.n	8003474 <I2C_Slave_ISR_DMA+0x1e0>
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	2240      	movs	r2, #64	; 0x40
 80032bc:	2101      	movs	r1, #1
 80032be:	5499      	strb	r1, [r3, r2]

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 80032c0:	68bb      	ldr	r3, [r7, #8]
 80032c2:	095b      	lsrs	r3, r3, #5
 80032c4:	001a      	movs	r2, r3
 80032c6:	2301      	movs	r3, #1
 80032c8:	4013      	ands	r3, r2
 80032ca:	d00b      	beq.n	80032e4 <I2C_Slave_ISR_DMA+0x50>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	095b      	lsrs	r3, r3, #5
 80032d0:	001a      	movs	r2, r3
 80032d2:	2301      	movs	r3, #1
 80032d4:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 80032d6:	d005      	beq.n	80032e4 <I2C_Slave_ISR_DMA+0x50>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, ITFlags);
 80032d8:	68ba      	ldr	r2, [r7, #8]
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	0011      	movs	r1, r2
 80032de:	0018      	movs	r0, r3
 80032e0:	f000 faec 	bl	80038bc <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 80032e4:	68bb      	ldr	r3, [r7, #8]
 80032e6:	091b      	lsrs	r3, r3, #4
 80032e8:	001a      	movs	r2, r3
 80032ea:	2301      	movs	r3, #1
 80032ec:	4013      	ands	r3, r2
 80032ee:	d100      	bne.n	80032f2 <I2C_Slave_ISR_DMA+0x5e>
 80032f0:	e0a9      	b.n	8003446 <I2C_Slave_ISR_DMA+0x1b2>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	091b      	lsrs	r3, r3, #4
 80032f6:	001a      	movs	r2, r3
 80032f8:	2301      	movs	r3, #1
 80032fa:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 80032fc:	d100      	bne.n	8003300 <I2C_Slave_ISR_DMA+0x6c>
 80032fe:	e0a2      	b.n	8003446 <I2C_Slave_ISR_DMA+0x1b2>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0 */
    /* So clear Flag NACKF only */
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	0b9b      	lsrs	r3, r3, #14
 8003304:	001a      	movs	r2, r3
 8003306:	2301      	movs	r3, #1
 8003308:	4013      	ands	r3, r2
 800330a:	d106      	bne.n	800331a <I2C_Slave_ISR_DMA+0x86>
        (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET))
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	0bdb      	lsrs	r3, r3, #15
 8003310:	001a      	movs	r2, r3
 8003312:	2301      	movs	r3, #1
 8003314:	4013      	ands	r3, r2
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8003316:	d100      	bne.n	800331a <I2C_Slave_ISR_DMA+0x86>
 8003318:	e08e      	b.n	8003438 <I2C_Slave_ISR_DMA+0x1a4>
    {
      /* Split check of hdmarx, for MISRA compliance */
      if (hi2c->hdmarx != NULL)
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800331e:	2b00      	cmp	r3, #0
 8003320:	d00d      	beq.n	800333e <I2C_Slave_ISR_DMA+0xaa>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET)
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	0bdb      	lsrs	r3, r3, #15
 8003326:	001a      	movs	r2, r3
 8003328:	2301      	movs	r3, #1
 800332a:	4013      	ands	r3, r2
 800332c:	d007      	beq.n	800333e <I2C_Slave_ISR_DMA+0xaa>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx) == 0U)
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	685b      	ldr	r3, [r3, #4]
 8003336:	2b00      	cmp	r3, #0
 8003338:	d101      	bne.n	800333e <I2C_Slave_ISR_DMA+0xaa>
          {
            treatdmanack = 1U;
 800333a:	2301      	movs	r3, #1
 800333c:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      /* Split check of hdmatx, for MISRA compliance  */
      if (hi2c->hdmatx != NULL)
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003342:	2b00      	cmp	r3, #0
 8003344:	d00d      	beq.n	8003362 <I2C_Slave_ISR_DMA+0xce>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET)
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	0b9b      	lsrs	r3, r3, #14
 800334a:	001a      	movs	r2, r3
 800334c:	2301      	movs	r3, #1
 800334e:	4013      	ands	r3, r2
 8003350:	d007      	beq.n	8003362 <I2C_Slave_ISR_DMA+0xce>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx) == 0U)
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	685b      	ldr	r3, [r3, #4]
 800335a:	2b00      	cmp	r3, #0
 800335c:	d101      	bne.n	8003362 <I2C_Slave_ISR_DMA+0xce>
          {
            treatdmanack = 1U;
 800335e:	2301      	movs	r3, #1
 8003360:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      if (treatdmanack == 1U)
 8003362:	69fb      	ldr	r3, [r7, #28]
 8003364:	2b01      	cmp	r3, #1
 8003366:	d12d      	bne.n	80033c4 <I2C_Slave_ISR_DMA+0x130>
      {
        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	2241      	movs	r2, #65	; 0x41
 800336c:	5c9b      	ldrb	r3, [r3, r2]
 800336e:	b2db      	uxtb	r3, r3
 8003370:	2b28      	cmp	r3, #40	; 0x28
 8003372:	d10b      	bne.n	800338c <I2C_Slave_ISR_DMA+0xf8>
 8003374:	69ba      	ldr	r2, [r7, #24]
 8003376:	2380      	movs	r3, #128	; 0x80
 8003378:	049b      	lsls	r3, r3, #18
 800337a:	429a      	cmp	r2, r3
 800337c:	d106      	bne.n	800338c <I2C_Slave_ISR_DMA+0xf8>
          /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
             Warning[Pa134]: left and right operands are identical */
        {
          /* Call I2C Listen complete process */
          I2C_ITListenCplt(hi2c, ITFlags);
 800337e:	68ba      	ldr	r2, [r7, #8]
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	0011      	movs	r1, r2
 8003384:	0018      	movs	r0, r3
 8003386:	f000 fbbd 	bl	8003b04 <I2C_ITListenCplt>
 800338a:	e054      	b.n	8003436 <I2C_Slave_ISR_DMA+0x1a2>
        }
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	2241      	movs	r2, #65	; 0x41
 8003390:	5c9b      	ldrb	r3, [r3, r2]
 8003392:	b2db      	uxtb	r3, r3
 8003394:	2b29      	cmp	r3, #41	; 0x29
 8003396:	d110      	bne.n	80033ba <I2C_Slave_ISR_DMA+0x126>
 8003398:	69bb      	ldr	r3, [r7, #24]
 800339a:	4a38      	ldr	r2, [pc, #224]	; (800347c <I2C_Slave_ISR_DMA+0x1e8>)
 800339c:	4293      	cmp	r3, r2
 800339e:	d00c      	beq.n	80033ba <I2C_Slave_ISR_DMA+0x126>
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	2210      	movs	r2, #16
 80033a6:	61da      	str	r2, [r3, #28]

          /* Flush TX register */
          I2C_Flush_TXDR(hi2c);
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	0018      	movs	r0, r3
 80033ac:	f000 fd2f 	bl	8003e0e <I2C_Flush_TXDR>

          /* Last Byte is Transmitted */
          /* Call I2C Slave Sequential complete process */
          I2C_ITSlaveSeqCplt(hi2c);
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	0018      	movs	r0, r3
 80033b4:	f000 f94a 	bl	800364c <I2C_ITSlaveSeqCplt>
 80033b8:	e03d      	b.n	8003436 <I2C_Slave_ISR_DMA+0x1a2>
        }
        else
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	2210      	movs	r2, #16
 80033c0:	61da      	str	r2, [r3, #28]
      if (treatdmanack == 1U)
 80033c2:	e03e      	b.n	8003442 <I2C_Slave_ISR_DMA+0x1ae>
      }
      else
      {
        /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	2210      	movs	r2, #16
 80033ca:	61da      	str	r2, [r3, #28]

        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033d0:	2204      	movs	r2, #4
 80033d2:	431a      	orrs	r2, r3
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	645a      	str	r2, [r3, #68]	; 0x44

        /* Store current hi2c->State, solve MISRA2012-Rule-13.5 */
        tmpstate = hi2c->State;
 80033d8:	2317      	movs	r3, #23
 80033da:	18fb      	adds	r3, r7, r3
 80033dc:	68fa      	ldr	r2, [r7, #12]
 80033de:	2141      	movs	r1, #65	; 0x41
 80033e0:	5c52      	ldrb	r2, [r2, r1]
 80033e2:	701a      	strb	r2, [r3, #0]

        if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 80033e4:	69bb      	ldr	r3, [r7, #24]
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d004      	beq.n	80033f4 <I2C_Slave_ISR_DMA+0x160>
 80033ea:	69ba      	ldr	r2, [r7, #24]
 80033ec:	2380      	movs	r3, #128	; 0x80
 80033ee:	045b      	lsls	r3, r3, #17
 80033f0:	429a      	cmp	r2, r3
 80033f2:	d126      	bne.n	8003442 <I2C_Slave_ISR_DMA+0x1ae>
        {
          if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80033f4:	2217      	movs	r2, #23
 80033f6:	18bb      	adds	r3, r7, r2
 80033f8:	781b      	ldrb	r3, [r3, #0]
 80033fa:	2b21      	cmp	r3, #33	; 0x21
 80033fc:	d003      	beq.n	8003406 <I2C_Slave_ISR_DMA+0x172>
 80033fe:	18bb      	adds	r3, r7, r2
 8003400:	781b      	ldrb	r3, [r3, #0]
 8003402:	2b29      	cmp	r3, #41	; 0x29
 8003404:	d103      	bne.n	800340e <I2C_Slave_ISR_DMA+0x17a>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	2221      	movs	r2, #33	; 0x21
 800340a:	631a      	str	r2, [r3, #48]	; 0x30
 800340c:	e00b      	b.n	8003426 <I2C_Slave_ISR_DMA+0x192>
          }
          else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800340e:	2217      	movs	r2, #23
 8003410:	18bb      	adds	r3, r7, r2
 8003412:	781b      	ldrb	r3, [r3, #0]
 8003414:	2b22      	cmp	r3, #34	; 0x22
 8003416:	d003      	beq.n	8003420 <I2C_Slave_ISR_DMA+0x18c>
 8003418:	18bb      	adds	r3, r7, r2
 800341a:	781b      	ldrb	r3, [r3, #0]
 800341c:	2b2a      	cmp	r3, #42	; 0x2a
 800341e:	d102      	bne.n	8003426 <I2C_Slave_ISR_DMA+0x192>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	2222      	movs	r2, #34	; 0x22
 8003424:	631a      	str	r2, [r3, #48]	; 0x30
          {
            /* Do nothing */
          }

          /* Call the corresponding callback to inform upper layer of End of Transfer */
          I2C_ITError(hi2c, hi2c->ErrorCode);
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	0011      	movs	r1, r2
 800342e:	0018      	movs	r0, r3
 8003430:	f000 fbc2 	bl	8003bb8 <I2C_ITError>
      if (treatdmanack == 1U)
 8003434:	e005      	b.n	8003442 <I2C_Slave_ISR_DMA+0x1ae>
 8003436:	e004      	b.n	8003442 <I2C_Slave_ISR_DMA+0x1ae>
      }
    }
    else
    {
      /* Only Clear NACK Flag, no DMA treatment is pending */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	2210      	movs	r2, #16
 800343e:	61da      	str	r2, [r3, #28]
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8003440:	e013      	b.n	800346a <I2C_Slave_ISR_DMA+0x1d6>
      if (treatdmanack == 1U)
 8003442:	46c0      	nop			; (mov r8, r8)
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8003444:	e011      	b.n	800346a <I2C_Slave_ISR_DMA+0x1d6>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 8003446:	68bb      	ldr	r3, [r7, #8]
 8003448:	08db      	lsrs	r3, r3, #3
 800344a:	001a      	movs	r2, r3
 800344c:	2301      	movs	r3, #1
 800344e:	4013      	ands	r3, r2
 8003450:	d00b      	beq.n	800346a <I2C_Slave_ISR_DMA+0x1d6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	08db      	lsrs	r3, r3, #3
 8003456:	001a      	movs	r2, r3
 8003458:	2301      	movs	r3, #1
 800345a:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 800345c:	d005      	beq.n	800346a <I2C_Slave_ISR_DMA+0x1d6>
  {
    I2C_ITAddrCplt(hi2c, ITFlags);
 800345e:	68ba      	ldr	r2, [r7, #8]
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	0011      	movs	r1, r2
 8003464:	0018      	movs	r0, r3
 8003466:	f000 f80b 	bl	8003480 <I2C_ITAddrCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	2240      	movs	r2, #64	; 0x40
 800346e:	2100      	movs	r1, #0
 8003470:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003472:	2300      	movs	r3, #0
}
 8003474:	0018      	movs	r0, r3
 8003476:	46bd      	mov	sp, r7
 8003478:	b008      	add	sp, #32
 800347a:	bd80      	pop	{r7, pc}
 800347c:	ffff0000 	.word	0xffff0000

08003480 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8003480:	b5b0      	push	{r4, r5, r7, lr}
 8003482:	b084      	sub	sp, #16
 8003484:	af00      	add	r7, sp, #0
 8003486:	6078      	str	r0, [r7, #4]
 8003488:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	2241      	movs	r2, #65	; 0x41
 800348e:	5c9b      	ldrb	r3, [r3, r2]
 8003490:	b2db      	uxtb	r3, r3
 8003492:	001a      	movs	r2, r3
 8003494:	2328      	movs	r3, #40	; 0x28
 8003496:	4013      	ands	r3, r2
 8003498:	2b28      	cmp	r3, #40	; 0x28
 800349a:	d000      	beq.n	800349e <I2C_ITAddrCplt+0x1e>
 800349c:	e088      	b.n	80035b0 <I2C_ITAddrCplt+0x130>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	699b      	ldr	r3, [r3, #24]
 80034a4:	0c1b      	lsrs	r3, r3, #16
 80034a6:	b2da      	uxtb	r2, r3
 80034a8:	250f      	movs	r5, #15
 80034aa:	197b      	adds	r3, r7, r5
 80034ac:	2101      	movs	r1, #1
 80034ae:	400a      	ands	r2, r1
 80034b0:	701a      	strb	r2, [r3, #0]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	699b      	ldr	r3, [r3, #24]
 80034b8:	0c1b      	lsrs	r3, r3, #16
 80034ba:	b29a      	uxth	r2, r3
 80034bc:	200c      	movs	r0, #12
 80034be:	183b      	adds	r3, r7, r0
 80034c0:	21fe      	movs	r1, #254	; 0xfe
 80034c2:	400a      	ands	r2, r1
 80034c4:	801a      	strh	r2, [r3, #0]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	689b      	ldr	r3, [r3, #8]
 80034cc:	b29a      	uxth	r2, r3
 80034ce:	240a      	movs	r4, #10
 80034d0:	193b      	adds	r3, r7, r4
 80034d2:	0592      	lsls	r2, r2, #22
 80034d4:	0d92      	lsrs	r2, r2, #22
 80034d6:	801a      	strh	r2, [r3, #0]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	68db      	ldr	r3, [r3, #12]
 80034de:	b29a      	uxth	r2, r3
 80034e0:	2308      	movs	r3, #8
 80034e2:	18fb      	adds	r3, r7, r3
 80034e4:	21fe      	movs	r1, #254	; 0xfe
 80034e6:	400a      	ands	r2, r1
 80034e8:	801a      	strh	r2, [r3, #0]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	68db      	ldr	r3, [r3, #12]
 80034ee:	2b02      	cmp	r3, #2
 80034f0:	d148      	bne.n	8003584 <I2C_ITAddrCplt+0x104>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 80034f2:	0021      	movs	r1, r4
 80034f4:	187b      	adds	r3, r7, r1
 80034f6:	881b      	ldrh	r3, [r3, #0]
 80034f8:	09db      	lsrs	r3, r3, #7
 80034fa:	b29a      	uxth	r2, r3
 80034fc:	183b      	adds	r3, r7, r0
 80034fe:	881b      	ldrh	r3, [r3, #0]
 8003500:	4053      	eors	r3, r2
 8003502:	b29b      	uxth	r3, r3
 8003504:	001a      	movs	r2, r3
 8003506:	2306      	movs	r3, #6
 8003508:	4013      	ands	r3, r2
 800350a:	d120      	bne.n	800354e <I2C_ITAddrCplt+0xce>
      {
        slaveaddrcode = ownadd1code;
 800350c:	183b      	adds	r3, r7, r0
 800350e:	187a      	adds	r2, r7, r1
 8003510:	8812      	ldrh	r2, [r2, #0]
 8003512:	801a      	strh	r2, [r3, #0]
        hi2c->AddrEventCount++;
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003518:	1c5a      	adds	r2, r3, #1
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	649a      	str	r2, [r3, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003522:	2b02      	cmp	r3, #2
 8003524:	d14c      	bne.n	80035c0 <I2C_ITAddrCplt+0x140>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	2200      	movs	r2, #0
 800352a:	649a      	str	r2, [r3, #72]	; 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	2208      	movs	r2, #8
 8003532:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	2240      	movs	r2, #64	; 0x40
 8003538:	2100      	movs	r1, #0
 800353a:	5499      	strb	r1, [r3, r2]

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800353c:	183b      	adds	r3, r7, r0
 800353e:	881a      	ldrh	r2, [r3, #0]
 8003540:	197b      	adds	r3, r7, r5
 8003542:	7819      	ldrb	r1, [r3, #0]
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	0018      	movs	r0, r3
 8003548:	f7fd fbaa 	bl	8000ca0 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 800354c:	e038      	b.n	80035c0 <I2C_ITAddrCplt+0x140>
        slaveaddrcode = ownadd2code;
 800354e:	240c      	movs	r4, #12
 8003550:	193b      	adds	r3, r7, r4
 8003552:	2208      	movs	r2, #8
 8003554:	18ba      	adds	r2, r7, r2
 8003556:	8812      	ldrh	r2, [r2, #0]
 8003558:	801a      	strh	r2, [r3, #0]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 800355a:	2380      	movs	r3, #128	; 0x80
 800355c:	021a      	lsls	r2, r3, #8
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	0011      	movs	r1, r2
 8003562:	0018      	movs	r0, r3
 8003564:	f000 fd5c 	bl	8004020 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	2240      	movs	r2, #64	; 0x40
 800356c:	2100      	movs	r1, #0
 800356e:	5499      	strb	r1, [r3, r2]
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8003570:	193b      	adds	r3, r7, r4
 8003572:	881a      	ldrh	r2, [r3, #0]
 8003574:	230f      	movs	r3, #15
 8003576:	18fb      	adds	r3, r7, r3
 8003578:	7819      	ldrb	r1, [r3, #0]
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	0018      	movs	r0, r3
 800357e:	f7fd fb8f 	bl	8000ca0 <HAL_I2C_AddrCallback>
}
 8003582:	e01d      	b.n	80035c0 <I2C_ITAddrCplt+0x140>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8003584:	2380      	movs	r3, #128	; 0x80
 8003586:	021a      	lsls	r2, r3, #8
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	0011      	movs	r1, r2
 800358c:	0018      	movs	r0, r3
 800358e:	f000 fd47 	bl	8004020 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	2240      	movs	r2, #64	; 0x40
 8003596:	2100      	movs	r1, #0
 8003598:	5499      	strb	r1, [r3, r2]
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800359a:	230c      	movs	r3, #12
 800359c:	18fb      	adds	r3, r7, r3
 800359e:	881a      	ldrh	r2, [r3, #0]
 80035a0:	230f      	movs	r3, #15
 80035a2:	18fb      	adds	r3, r7, r3
 80035a4:	7819      	ldrb	r1, [r3, #0]
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	0018      	movs	r0, r3
 80035aa:	f7fd fb79 	bl	8000ca0 <HAL_I2C_AddrCallback>
}
 80035ae:	e007      	b.n	80035c0 <I2C_ITAddrCplt+0x140>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	2208      	movs	r2, #8
 80035b6:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	2240      	movs	r2, #64	; 0x40
 80035bc:	2100      	movs	r1, #0
 80035be:	5499      	strb	r1, [r3, r2]
}
 80035c0:	46c0      	nop			; (mov r8, r8)
 80035c2:	46bd      	mov	sp, r7
 80035c4:	b004      	add	sp, #16
 80035c6:	bdb0      	pop	{r4, r5, r7, pc}

080035c8 <I2C_ITMasterSeqCplt>:
  * @brief  I2C Master sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITMasterSeqCplt(I2C_HandleTypeDef *hi2c)
{
 80035c8:	b580      	push	{r7, lr}
 80035ca:	b082      	sub	sp, #8
 80035cc:	af00      	add	r7, sp, #0
 80035ce:	6078      	str	r0, [r7, #4]
  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	2242      	movs	r2, #66	; 0x42
 80035d4:	2100      	movs	r1, #0
 80035d6:	5499      	strb	r1, [r3, r2]

  /* No Generate Stop, to permit restart mode */
  /* The stop will be done at the end of transfer, when I2C_AUTOEND_MODE enable */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	2241      	movs	r2, #65	; 0x41
 80035dc:	5c9b      	ldrb	r3, [r3, r2]
 80035de:	b2db      	uxtb	r3, r3
 80035e0:	2b21      	cmp	r3, #33	; 0x21
 80035e2:	d117      	bne.n	8003614 <I2C_ITMasterSeqCplt+0x4c>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	2241      	movs	r2, #65	; 0x41
 80035e8:	2120      	movs	r1, #32
 80035ea:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	2211      	movs	r2, #17
 80035f0:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->XferISR       = NULL;
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	2200      	movs	r2, #0
 80035f6:	635a      	str	r2, [r3, #52]	; 0x34

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	2101      	movs	r1, #1
 80035fc:	0018      	movs	r0, r3
 80035fe:	f000 fd0f 	bl	8004020 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	2240      	movs	r2, #64	; 0x40
 8003606:	2100      	movs	r1, #0
 8003608:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->MasterTxCpltCallback(hi2c);
#else
    HAL_I2C_MasterTxCpltCallback(hi2c);
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	0018      	movs	r0, r3
 800360e:	f7ff fabf 	bl	8002b90 <HAL_I2C_MasterTxCpltCallback>
    hi2c->MasterRxCpltCallback(hi2c);
#else
    HAL_I2C_MasterRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8003612:	e016      	b.n	8003642 <I2C_ITMasterSeqCplt+0x7a>
    hi2c->State         = HAL_I2C_STATE_READY;
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	2241      	movs	r2, #65	; 0x41
 8003618:	2120      	movs	r1, #32
 800361a:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	2212      	movs	r2, #18
 8003620:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->XferISR       = NULL;
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	2200      	movs	r2, #0
 8003626:	635a      	str	r2, [r3, #52]	; 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	2102      	movs	r1, #2
 800362c:	0018      	movs	r0, r3
 800362e:	f000 fcf7 	bl	8004020 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	2240      	movs	r2, #64	; 0x40
 8003636:	2100      	movs	r1, #0
 8003638:	5499      	strb	r1, [r3, r2]
    HAL_I2C_MasterRxCpltCallback(hi2c);
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	0018      	movs	r0, r3
 800363e:	f7ff faaf 	bl	8002ba0 <HAL_I2C_MasterRxCpltCallback>
}
 8003642:	46c0      	nop			; (mov r8, r8)
 8003644:	46bd      	mov	sp, r7
 8003646:	b002      	add	sp, #8
 8003648:	bd80      	pop	{r7, pc}
	...

0800364c <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 800364c:	b580      	push	{r7, lr}
 800364e:	b084      	sub	sp, #16
 8003650:	af00      	add	r7, sp, #0
 8003652:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	2242      	movs	r2, #66	; 0x42
 8003660:	2100      	movs	r1, #0
 8003662:	5499      	strb	r1, [r3, r2]

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	0b9b      	lsrs	r3, r3, #14
 8003668:	001a      	movs	r2, r3
 800366a:	2301      	movs	r3, #1
 800366c:	4013      	ands	r3, r2
 800366e:	d008      	beq.n	8003682 <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	681a      	ldr	r2, [r3, #0]
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	4925      	ldr	r1, [pc, #148]	; (8003710 <I2C_ITSlaveSeqCplt+0xc4>)
 800367c:	400a      	ands	r2, r1
 800367e:	601a      	str	r2, [r3, #0]
 8003680:	e00d      	b.n	800369e <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	0bdb      	lsrs	r3, r3, #15
 8003686:	001a      	movs	r2, r3
 8003688:	2301      	movs	r3, #1
 800368a:	4013      	ands	r3, r2
 800368c:	d007      	beq.n	800369e <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	681a      	ldr	r2, [r3, #0]
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	491e      	ldr	r1, [pc, #120]	; (8003714 <I2C_ITSlaveSeqCplt+0xc8>)
 800369a:	400a      	ands	r2, r1
 800369c:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	2241      	movs	r2, #65	; 0x41
 80036a2:	5c9b      	ldrb	r3, [r3, r2]
 80036a4:	b2db      	uxtb	r3, r3
 80036a6:	2b29      	cmp	r3, #41	; 0x29
 80036a8:	d114      	bne.n	80036d4 <I2C_ITSlaveSeqCplt+0x88>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	2241      	movs	r2, #65	; 0x41
 80036ae:	2128      	movs	r1, #40	; 0x28
 80036b0:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	2221      	movs	r2, #33	; 0x21
 80036b6:	631a      	str	r2, [r3, #48]	; 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	2101      	movs	r1, #1
 80036bc:	0018      	movs	r0, r3
 80036be:	f000 fcaf 	bl	8004020 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	2240      	movs	r2, #64	; 0x40
 80036c6:	2100      	movs	r1, #0
 80036c8:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	0018      	movs	r0, r3
 80036ce:	f7fd fad1 	bl	8000c74 <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 80036d2:	e019      	b.n	8003708 <I2C_ITSlaveSeqCplt+0xbc>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	2241      	movs	r2, #65	; 0x41
 80036d8:	5c9b      	ldrb	r3, [r3, r2]
 80036da:	b2db      	uxtb	r3, r3
 80036dc:	2b2a      	cmp	r3, #42	; 0x2a
 80036de:	d113      	bne.n	8003708 <I2C_ITSlaveSeqCplt+0xbc>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	2241      	movs	r2, #65	; 0x41
 80036e4:	2128      	movs	r1, #40	; 0x28
 80036e6:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	2222      	movs	r2, #34	; 0x22
 80036ec:	631a      	str	r2, [r3, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	2102      	movs	r1, #2
 80036f2:	0018      	movs	r0, r3
 80036f4:	f000 fc94 	bl	8004020 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	2240      	movs	r2, #64	; 0x40
 80036fc:	2100      	movs	r1, #0
 80036fe:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	0018      	movs	r0, r3
 8003704:	f7fd fac4 	bl	8000c90 <HAL_I2C_SlaveRxCpltCallback>
}
 8003708:	46c0      	nop			; (mov r8, r8)
 800370a:	46bd      	mov	sp, r7
 800370c:	b004      	add	sp, #16
 800370e:	bd80      	pop	{r7, pc}
 8003710:	ffffbfff 	.word	0xffffbfff
 8003714:	ffff7fff 	.word	0xffff7fff

08003718 <I2C_ITMasterCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITMasterCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8003718:	b580      	push	{r7, lr}
 800371a:	b086      	sub	sp, #24
 800371c:	af00      	add	r7, sp, #0
 800371e:	6078      	str	r0, [r7, #4]
 8003720:	6039      	str	r1, [r7, #0]
  uint32_t tmperror;
  uint32_t tmpITFlags = ITFlags;
 8003722:	683b      	ldr	r3, [r7, #0]
 8003724:	617b      	str	r3, [r7, #20]
  __IO uint32_t tmpreg;

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	2220      	movs	r2, #32
 800372c:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	2241      	movs	r2, #65	; 0x41
 8003732:	5c9b      	ldrb	r3, [r3, r2]
 8003734:	b2db      	uxtb	r3, r3
 8003736:	2b21      	cmp	r3, #33	; 0x21
 8003738:	d108      	bne.n	800374c <I2C_ITMasterCplt+0x34>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	2101      	movs	r1, #1
 800373e:	0018      	movs	r0, r3
 8003740:	f000 fc6e 	bl	8004020 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	2211      	movs	r2, #17
 8003748:	631a      	str	r2, [r3, #48]	; 0x30
 800374a:	e00d      	b.n	8003768 <I2C_ITMasterCplt+0x50>
  }
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	2241      	movs	r2, #65	; 0x41
 8003750:	5c9b      	ldrb	r3, [r3, r2]
 8003752:	b2db      	uxtb	r3, r3
 8003754:	2b22      	cmp	r3, #34	; 0x22
 8003756:	d107      	bne.n	8003768 <I2C_ITMasterCplt+0x50>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	2102      	movs	r1, #2
 800375c:	0018      	movs	r0, r3
 800375e:	f000 fc5f 	bl	8004020 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	2212      	movs	r2, #18
 8003766:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	685a      	ldr	r2, [r3, #4]
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	4950      	ldr	r1, [pc, #320]	; (80038b4 <I2C_ITMasterCplt+0x19c>)
 8003774:	400a      	ands	r2, r1
 8003776:	605a      	str	r2, [r3, #4]

  /* Reset handle parameters */
  hi2c->XferISR       = NULL;
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	2200      	movs	r2, #0
 800377c:	635a      	str	r2, [r3, #52]	; 0x34
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	4a4d      	ldr	r2, [pc, #308]	; (80038b8 <I2C_ITMasterCplt+0x1a0>)
 8003782:	62da      	str	r2, [r3, #44]	; 0x2c

  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET)
 8003784:	697b      	ldr	r3, [r7, #20]
 8003786:	091b      	lsrs	r3, r3, #4
 8003788:	001a      	movs	r2, r3
 800378a:	2301      	movs	r3, #1
 800378c:	4013      	ands	r3, r2
 800378e:	d009      	beq.n	80037a4 <I2C_ITMasterCplt+0x8c>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	2210      	movs	r2, #16
 8003796:	61da      	str	r2, [r3, #28]

    /* Set acknowledge error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800379c:	2204      	movs	r2, #4
 800379e:	431a      	orrs	r2, r3
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Fetch Last receive data if any */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) && (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET))
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	2241      	movs	r2, #65	; 0x41
 80037a8:	5c9b      	ldrb	r3, [r3, r2]
 80037aa:	b2db      	uxtb	r3, r3
 80037ac:	2b60      	cmp	r3, #96	; 0x60
 80037ae:	d10b      	bne.n	80037c8 <I2C_ITMasterCplt+0xb0>
 80037b0:	697b      	ldr	r3, [r7, #20]
 80037b2:	089b      	lsrs	r3, r3, #2
 80037b4:	001a      	movs	r2, r3
 80037b6:	2301      	movs	r3, #1
 80037b8:	4013      	ands	r3, r2
 80037ba:	d005      	beq.n	80037c8 <I2C_ITMasterCplt+0xb0>
  {
    /* Read data from RXDR */
    tmpreg = (uint8_t)hi2c->Instance->RXDR;
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037c2:	b2db      	uxtb	r3, r3
 80037c4:	60fb      	str	r3, [r7, #12]
    UNUSED(tmpreg);
 80037c6:	68fb      	ldr	r3, [r7, #12]
  }

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	0018      	movs	r0, r3
 80037cc:	f000 fb1f 	bl	8003e0e <I2C_Flush_TXDR>

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80037d4:	613b      	str	r3, [r7, #16]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	2241      	movs	r2, #65	; 0x41
 80037da:	5c9b      	ldrb	r3, [r3, r2]
 80037dc:	b2db      	uxtb	r3, r3
 80037de:	2b60      	cmp	r3, #96	; 0x60
 80037e0:	d002      	beq.n	80037e8 <I2C_ITMasterCplt+0xd0>
 80037e2:	693b      	ldr	r3, [r7, #16]
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d007      	beq.n	80037f8 <I2C_ITMasterCplt+0xe0>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	0011      	movs	r1, r2
 80037f0:	0018      	movs	r0, r3
 80037f2:	f000 f9e1 	bl	8003bb8 <I2C_ITError>
  }
  else
  {
    /* Nothing to do */
  }
}
 80037f6:	e058      	b.n	80038aa <I2C_ITMasterCplt+0x192>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	2241      	movs	r2, #65	; 0x41
 80037fc:	5c9b      	ldrb	r3, [r3, r2]
 80037fe:	b2db      	uxtb	r3, r3
 8003800:	2b21      	cmp	r3, #33	; 0x21
 8003802:	d126      	bne.n	8003852 <I2C_ITMasterCplt+0x13a>
    hi2c->State = HAL_I2C_STATE_READY;
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	2241      	movs	r2, #65	; 0x41
 8003808:	2120      	movs	r1, #32
 800380a:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	2200      	movs	r2, #0
 8003810:	631a      	str	r2, [r3, #48]	; 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	2242      	movs	r2, #66	; 0x42
 8003816:	5c9b      	ldrb	r3, [r3, r2]
 8003818:	b2db      	uxtb	r3, r3
 800381a:	2b40      	cmp	r3, #64	; 0x40
 800381c:	d10c      	bne.n	8003838 <I2C_ITMasterCplt+0x120>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	2242      	movs	r2, #66	; 0x42
 8003822:	2100      	movs	r1, #0
 8003824:	5499      	strb	r1, [r3, r2]
      __HAL_UNLOCK(hi2c);
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	2240      	movs	r2, #64	; 0x40
 800382a:	2100      	movs	r1, #0
 800382c:	5499      	strb	r1, [r3, r2]
      HAL_I2C_MemTxCpltCallback(hi2c);
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	0018      	movs	r0, r3
 8003832:	f7ff f9bd 	bl	8002bb0 <HAL_I2C_MemTxCpltCallback>
}
 8003836:	e038      	b.n	80038aa <I2C_ITMasterCplt+0x192>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	2242      	movs	r2, #66	; 0x42
 800383c:	2100      	movs	r1, #0
 800383e:	5499      	strb	r1, [r3, r2]
      __HAL_UNLOCK(hi2c);
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	2240      	movs	r2, #64	; 0x40
 8003844:	2100      	movs	r1, #0
 8003846:	5499      	strb	r1, [r3, r2]
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	0018      	movs	r0, r3
 800384c:	f7ff f9a0 	bl	8002b90 <HAL_I2C_MasterTxCpltCallback>
}
 8003850:	e02b      	b.n	80038aa <I2C_ITMasterCplt+0x192>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	2241      	movs	r2, #65	; 0x41
 8003856:	5c9b      	ldrb	r3, [r3, r2]
 8003858:	b2db      	uxtb	r3, r3
 800385a:	2b22      	cmp	r3, #34	; 0x22
 800385c:	d125      	bne.n	80038aa <I2C_ITMasterCplt+0x192>
    hi2c->State = HAL_I2C_STATE_READY;
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	2241      	movs	r2, #65	; 0x41
 8003862:	2120      	movs	r1, #32
 8003864:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	2200      	movs	r2, #0
 800386a:	631a      	str	r2, [r3, #48]	; 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	2242      	movs	r2, #66	; 0x42
 8003870:	5c9b      	ldrb	r3, [r3, r2]
 8003872:	b2db      	uxtb	r3, r3
 8003874:	2b40      	cmp	r3, #64	; 0x40
 8003876:	d10c      	bne.n	8003892 <I2C_ITMasterCplt+0x17a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	2242      	movs	r2, #66	; 0x42
 800387c:	2100      	movs	r1, #0
 800387e:	5499      	strb	r1, [r3, r2]
      __HAL_UNLOCK(hi2c);
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	2240      	movs	r2, #64	; 0x40
 8003884:	2100      	movs	r1, #0
 8003886:	5499      	strb	r1, [r3, r2]
      HAL_I2C_MemRxCpltCallback(hi2c);
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	0018      	movs	r0, r3
 800388c:	f7ff f998 	bl	8002bc0 <HAL_I2C_MemRxCpltCallback>
}
 8003890:	e00b      	b.n	80038aa <I2C_ITMasterCplt+0x192>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	2242      	movs	r2, #66	; 0x42
 8003896:	2100      	movs	r1, #0
 8003898:	5499      	strb	r1, [r3, r2]
      __HAL_UNLOCK(hi2c);
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	2240      	movs	r2, #64	; 0x40
 800389e:	2100      	movs	r1, #0
 80038a0:	5499      	strb	r1, [r3, r2]
      HAL_I2C_MasterRxCpltCallback(hi2c);
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	0018      	movs	r0, r3
 80038a6:	f7ff f97b 	bl	8002ba0 <HAL_I2C_MasterRxCpltCallback>
}
 80038aa:	46c0      	nop			; (mov r8, r8)
 80038ac:	46bd      	mov	sp, r7
 80038ae:	b006      	add	sp, #24
 80038b0:	bd80      	pop	{r7, pc}
 80038b2:	46c0      	nop			; (mov r8, r8)
 80038b4:	fe00e800 	.word	0xfe00e800
 80038b8:	ffff0000 	.word	0xffff0000

080038bc <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80038bc:	b580      	push	{r7, lr}
 80038be:	b086      	sub	sp, #24
 80038c0:	af00      	add	r7, sp, #0
 80038c2:	6078      	str	r0, [r7, #4]
 80038c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 80038ce:	683b      	ldr	r3, [r7, #0]
 80038d0:	617b      	str	r3, [r7, #20]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 80038d2:	200f      	movs	r0, #15
 80038d4:	183b      	adds	r3, r7, r0
 80038d6:	687a      	ldr	r2, [r7, #4]
 80038d8:	2141      	movs	r1, #65	; 0x41
 80038da:	5c52      	ldrb	r2, [r2, r1]
 80038dc:	701a      	strb	r2, [r3, #0]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	2220      	movs	r2, #32
 80038e4:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80038e6:	183b      	adds	r3, r7, r0
 80038e8:	781b      	ldrb	r3, [r3, #0]
 80038ea:	2b21      	cmp	r3, #33	; 0x21
 80038ec:	d003      	beq.n	80038f6 <I2C_ITSlaveCplt+0x3a>
 80038ee:	183b      	adds	r3, r7, r0
 80038f0:	781b      	ldrb	r3, [r3, #0]
 80038f2:	2b29      	cmp	r3, #41	; 0x29
 80038f4:	d109      	bne.n	800390a <I2C_ITSlaveCplt+0x4e>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 80038f6:	4a7d      	ldr	r2, [pc, #500]	; (8003aec <I2C_ITSlaveCplt+0x230>)
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	0011      	movs	r1, r2
 80038fc:	0018      	movs	r0, r3
 80038fe:	f000 fb8f 	bl	8004020 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	2221      	movs	r2, #33	; 0x21
 8003906:	631a      	str	r2, [r3, #48]	; 0x30
 8003908:	e011      	b.n	800392e <I2C_ITSlaveCplt+0x72>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800390a:	220f      	movs	r2, #15
 800390c:	18bb      	adds	r3, r7, r2
 800390e:	781b      	ldrb	r3, [r3, #0]
 8003910:	2b22      	cmp	r3, #34	; 0x22
 8003912:	d003      	beq.n	800391c <I2C_ITSlaveCplt+0x60>
 8003914:	18bb      	adds	r3, r7, r2
 8003916:	781b      	ldrb	r3, [r3, #0]
 8003918:	2b2a      	cmp	r3, #42	; 0x2a
 800391a:	d108      	bne.n	800392e <I2C_ITSlaveCplt+0x72>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 800391c:	4a74      	ldr	r2, [pc, #464]	; (8003af0 <I2C_ITSlaveCplt+0x234>)
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	0011      	movs	r1, r2
 8003922:	0018      	movs	r0, r3
 8003924:	f000 fb7c 	bl	8004020 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	2222      	movs	r2, #34	; 0x22
 800392c:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	685a      	ldr	r2, [r3, #4]
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	2180      	movs	r1, #128	; 0x80
 800393a:	0209      	lsls	r1, r1, #8
 800393c:	430a      	orrs	r2, r1
 800393e:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	685a      	ldr	r2, [r3, #4]
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	496a      	ldr	r1, [pc, #424]	; (8003af4 <I2C_ITSlaveCplt+0x238>)
 800394c:	400a      	ands	r2, r1
 800394e:	605a      	str	r2, [r3, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	0018      	movs	r0, r3
 8003954:	f000 fa5b 	bl	8003e0e <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8003958:	693b      	ldr	r3, [r7, #16]
 800395a:	0b9b      	lsrs	r3, r3, #14
 800395c:	001a      	movs	r2, r3
 800395e:	2301      	movs	r3, #1
 8003960:	4013      	ands	r3, r2
 8003962:	d013      	beq.n	800398c <I2C_ITSlaveCplt+0xd0>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	681a      	ldr	r2, [r3, #0]
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	4962      	ldr	r1, [pc, #392]	; (8003af8 <I2C_ITSlaveCplt+0x23c>)
 8003970:	400a      	ands	r2, r1
 8003972:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003978:	2b00      	cmp	r3, #0
 800397a:	d020      	beq.n	80039be <I2C_ITSlaveCplt+0x102>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	685b      	ldr	r3, [r3, #4]
 8003984:	b29a      	uxth	r2, r3
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	855a      	strh	r2, [r3, #42]	; 0x2a
 800398a:	e018      	b.n	80039be <I2C_ITSlaveCplt+0x102>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 800398c:	693b      	ldr	r3, [r7, #16]
 800398e:	0bdb      	lsrs	r3, r3, #15
 8003990:	001a      	movs	r2, r3
 8003992:	2301      	movs	r3, #1
 8003994:	4013      	ands	r3, r2
 8003996:	d012      	beq.n	80039be <I2C_ITSlaveCplt+0x102>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	681a      	ldr	r2, [r3, #0]
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	4956      	ldr	r1, [pc, #344]	; (8003afc <I2C_ITSlaveCplt+0x240>)
 80039a4:	400a      	ands	r2, r1
 80039a6:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d006      	beq.n	80039be <I2C_ITSlaveCplt+0x102>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	685b      	ldr	r3, [r3, #4]
 80039b8:	b29a      	uxth	r2, r3
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	855a      	strh	r2, [r3, #42]	; 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 80039be:	697b      	ldr	r3, [r7, #20]
 80039c0:	089b      	lsrs	r3, r3, #2
 80039c2:	001a      	movs	r2, r3
 80039c4:	2301      	movs	r3, #1
 80039c6:	4013      	ands	r3, r2
 80039c8:	d020      	beq.n	8003a0c <I2C_ITSlaveCplt+0x150>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 80039ca:	697b      	ldr	r3, [r7, #20]
 80039cc:	2204      	movs	r2, #4
 80039ce:	4393      	bics	r3, r2
 80039d0:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039dc:	b2d2      	uxtb	r2, r2
 80039de:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039e4:	1c5a      	adds	r2, r3, #1
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d00c      	beq.n	8003a0c <I2C_ITSlaveCplt+0x150>
    {
      hi2c->XferSize--;
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80039f6:	3b01      	subs	r3, #1
 80039f8:	b29a      	uxth	r2, r3
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a02:	b29b      	uxth	r3, r3
 8003a04:	3b01      	subs	r3, #1
 8003a06:	b29a      	uxth	r2, r3
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a10:	b29b      	uxth	r3, r3
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d005      	beq.n	8003a22 <I2C_ITSlaveCplt+0x166>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a1a:	2204      	movs	r2, #4
 8003a1c:	431a      	orrs	r2, r3
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	645a      	str	r2, [r3, #68]	; 0x44
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	2242      	movs	r2, #66	; 0x42
 8003a26:	2100      	movs	r1, #0
 8003a28:	5499      	strb	r1, [r3, r2]
  hi2c->XferISR = NULL;
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	2200      	movs	r2, #0
 8003a2e:	635a      	str	r2, [r3, #52]	; 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d013      	beq.n	8003a60 <I2C_ITSlaveCplt+0x1a4>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	0011      	movs	r1, r2
 8003a40:	0018      	movs	r0, r3
 8003a42:	f000 f8b9 	bl	8003bb8 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	2241      	movs	r2, #65	; 0x41
 8003a4a:	5c9b      	ldrb	r3, [r3, r2]
 8003a4c:	b2db      	uxtb	r3, r3
 8003a4e:	2b28      	cmp	r3, #40	; 0x28
 8003a50:	d147      	bne.n	8003ae2 <I2C_ITSlaveCplt+0x226>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 8003a52:	697a      	ldr	r2, [r7, #20]
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	0011      	movs	r1, r2
 8003a58:	0018      	movs	r0, r3
 8003a5a:	f000 f853 	bl	8003b04 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8003a5e:	e040      	b.n	8003ae2 <I2C_ITSlaveCplt+0x226>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a64:	4a26      	ldr	r2, [pc, #152]	; (8003b00 <I2C_ITSlaveCplt+0x244>)
 8003a66:	4293      	cmp	r3, r2
 8003a68:	d016      	beq.n	8003a98 <I2C_ITSlaveCplt+0x1dc>
    I2C_ITSlaveSeqCplt(hi2c);
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	0018      	movs	r0, r3
 8003a6e:	f7ff fded 	bl	800364c <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	4a22      	ldr	r2, [pc, #136]	; (8003b00 <I2C_ITSlaveCplt+0x244>)
 8003a76:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	2241      	movs	r2, #65	; 0x41
 8003a7c:	2120      	movs	r1, #32
 8003a7e:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	2200      	movs	r2, #0
 8003a84:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	2240      	movs	r2, #64	; 0x40
 8003a8a:	2100      	movs	r1, #0
 8003a8c:	5499      	strb	r1, [r3, r2]
    HAL_I2C_ListenCpltCallback(hi2c);
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	0018      	movs	r0, r3
 8003a92:	f7fd f94f 	bl	8000d34 <HAL_I2C_ListenCpltCallback>
}
 8003a96:	e024      	b.n	8003ae2 <I2C_ITSlaveCplt+0x226>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	2241      	movs	r2, #65	; 0x41
 8003a9c:	5c9b      	ldrb	r3, [r3, r2]
 8003a9e:	b2db      	uxtb	r3, r3
 8003aa0:	2b22      	cmp	r3, #34	; 0x22
 8003aa2:	d10f      	bne.n	8003ac4 <I2C_ITSlaveCplt+0x208>
    hi2c->State = HAL_I2C_STATE_READY;
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	2241      	movs	r2, #65	; 0x41
 8003aa8:	2120      	movs	r1, #32
 8003aaa:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	2200      	movs	r2, #0
 8003ab0:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	2240      	movs	r2, #64	; 0x40
 8003ab6:	2100      	movs	r1, #0
 8003ab8:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	0018      	movs	r0, r3
 8003abe:	f7fd f8e7 	bl	8000c90 <HAL_I2C_SlaveRxCpltCallback>
}
 8003ac2:	e00e      	b.n	8003ae2 <I2C_ITSlaveCplt+0x226>
    hi2c->State = HAL_I2C_STATE_READY;
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	2241      	movs	r2, #65	; 0x41
 8003ac8:	2120      	movs	r1, #32
 8003aca:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	2200      	movs	r2, #0
 8003ad0:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	2240      	movs	r2, #64	; 0x40
 8003ad6:	2100      	movs	r1, #0
 8003ad8:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	0018      	movs	r0, r3
 8003ade:	f7fd f8c9 	bl	8000c74 <HAL_I2C_SlaveTxCpltCallback>
}
 8003ae2:	46c0      	nop			; (mov r8, r8)
 8003ae4:	46bd      	mov	sp, r7
 8003ae6:	b006      	add	sp, #24
 8003ae8:	bd80      	pop	{r7, pc}
 8003aea:	46c0      	nop			; (mov r8, r8)
 8003aec:	00008001 	.word	0x00008001
 8003af0:	00008002 	.word	0x00008002
 8003af4:	fe00e800 	.word	0xfe00e800
 8003af8:	ffffbfff 	.word	0xffffbfff
 8003afc:	ffff7fff 	.word	0xffff7fff
 8003b00:	ffff0000 	.word	0xffff0000

08003b04 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8003b04:	b580      	push	{r7, lr}
 8003b06:	b082      	sub	sp, #8
 8003b08:	af00      	add	r7, sp, #0
 8003b0a:	6078      	str	r0, [r7, #4]
 8003b0c:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	4a27      	ldr	r2, [pc, #156]	; (8003bb0 <I2C_ITListenCplt+0xac>)
 8003b12:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	2200      	movs	r2, #0
 8003b18:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	2241      	movs	r2, #65	; 0x41
 8003b1e:	2120      	movs	r1, #32
 8003b20:	5499      	strb	r1, [r3, r2]
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	2242      	movs	r2, #66	; 0x42
 8003b26:	2100      	movs	r1, #0
 8003b28:	5499      	strb	r1, [r3, r2]
  hi2c->XferISR = NULL;
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	2200      	movs	r2, #0
 8003b2e:	635a      	str	r2, [r3, #52]	; 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8003b30:	683b      	ldr	r3, [r7, #0]
 8003b32:	089b      	lsrs	r3, r3, #2
 8003b34:	001a      	movs	r2, r3
 8003b36:	2301      	movs	r3, #1
 8003b38:	4013      	ands	r3, r2
 8003b3a:	d022      	beq.n	8003b82 <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b46:	b2d2      	uxtb	r2, r2
 8003b48:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b4e:	1c5a      	adds	r2, r3, #1
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d012      	beq.n	8003b82 <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b60:	3b01      	subs	r3, #1
 8003b62:	b29a      	uxth	r2, r3
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b6c:	b29b      	uxth	r3, r3
 8003b6e:	3b01      	subs	r3, #1
 8003b70:	b29a      	uxth	r2, r3
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b7a:	2204      	movs	r2, #4
 8003b7c:	431a      	orrs	r2, r3
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8003b82:	4a0c      	ldr	r2, [pc, #48]	; (8003bb4 <I2C_ITListenCplt+0xb0>)
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	0011      	movs	r1, r2
 8003b88:	0018      	movs	r0, r3
 8003b8a:	f000 fa49 	bl	8004020 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	2210      	movs	r2, #16
 8003b94:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	2240      	movs	r2, #64	; 0x40
 8003b9a:	2100      	movs	r1, #0
 8003b9c:	5499      	strb	r1, [r3, r2]

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	0018      	movs	r0, r3
 8003ba2:	f7fd f8c7 	bl	8000d34 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 8003ba6:	46c0      	nop			; (mov r8, r8)
 8003ba8:	46bd      	mov	sp, r7
 8003baa:	b002      	add	sp, #8
 8003bac:	bd80      	pop	{r7, pc}
 8003bae:	46c0      	nop			; (mov r8, r8)
 8003bb0:	ffff0000 	.word	0xffff0000
 8003bb4:	00008003 	.word	0x00008003

08003bb8 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 8003bb8:	b580      	push	{r7, lr}
 8003bba:	b084      	sub	sp, #16
 8003bbc:	af00      	add	r7, sp, #0
 8003bbe:	6078      	str	r0, [r7, #4]
 8003bc0:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8003bc2:	200f      	movs	r0, #15
 8003bc4:	183b      	adds	r3, r7, r0
 8003bc6:	687a      	ldr	r2, [r7, #4]
 8003bc8:	2141      	movs	r1, #65	; 0x41
 8003bca:	5c52      	ldrb	r2, [r2, r1]
 8003bcc:	701a      	strb	r2, [r3, #0]

  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	2242      	movs	r2, #66	; 0x42
 8003bd2:	2100      	movs	r1, #0
 8003bd4:	5499      	strb	r1, [r3, r2]
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	4a72      	ldr	r2, [pc, #456]	; (8003da4 <I2C_ITError+0x1ec>)
 8003bda:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	2200      	movs	r2, #0
 8003be0:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003be6:	683b      	ldr	r3, [r7, #0]
 8003be8:	431a      	orrs	r2, r3
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8003bee:	183b      	adds	r3, r7, r0
 8003bf0:	781b      	ldrb	r3, [r3, #0]
 8003bf2:	2b28      	cmp	r3, #40	; 0x28
 8003bf4:	d007      	beq.n	8003c06 <I2C_ITError+0x4e>
 8003bf6:	183b      	adds	r3, r7, r0
 8003bf8:	781b      	ldrb	r3, [r3, #0]
 8003bfa:	2b29      	cmp	r3, #41	; 0x29
 8003bfc:	d003      	beq.n	8003c06 <I2C_ITError+0x4e>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 8003bfe:	183b      	adds	r3, r7, r0
 8003c00:	781b      	ldrb	r3, [r3, #0]
 8003c02:	2b2a      	cmp	r3, #42	; 0x2a
 8003c04:	d10c      	bne.n	8003c20 <I2C_ITError+0x68>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	2103      	movs	r1, #3
 8003c0a:	0018      	movs	r0, r3
 8003c0c:	f000 fa08 	bl	8004020 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	2241      	movs	r2, #65	; 0x41
 8003c14:	2128      	movs	r1, #40	; 0x28
 8003c16:	5499      	strb	r1, [r3, r2]
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	4a63      	ldr	r2, [pc, #396]	; (8003da8 <I2C_ITError+0x1f0>)
 8003c1c:	635a      	str	r2, [r3, #52]	; 0x34
 8003c1e:	e032      	b.n	8003c86 <I2C_ITError+0xce>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8003c20:	4a62      	ldr	r2, [pc, #392]	; (8003dac <I2C_ITError+0x1f4>)
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	0011      	movs	r1, r2
 8003c26:	0018      	movs	r0, r3
 8003c28:	f000 f9fa 	bl	8004020 <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	0018      	movs	r0, r3
 8003c30:	f000 f8ed 	bl	8003e0e <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	2241      	movs	r2, #65	; 0x41
 8003c38:	5c9b      	ldrb	r3, [r3, r2]
 8003c3a:	b2db      	uxtb	r3, r3
 8003c3c:	2b60      	cmp	r3, #96	; 0x60
 8003c3e:	d01f      	beq.n	8003c80 <I2C_ITError+0xc8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	2241      	movs	r2, #65	; 0x41
 8003c44:	2120      	movs	r1, #32
 8003c46:	5499      	strb	r1, [r3, r2]

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	699b      	ldr	r3, [r3, #24]
 8003c4e:	2220      	movs	r2, #32
 8003c50:	4013      	ands	r3, r2
 8003c52:	2b20      	cmp	r3, #32
 8003c54:	d114      	bne.n	8003c80 <I2C_ITError+0xc8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	699b      	ldr	r3, [r3, #24]
 8003c5c:	2210      	movs	r2, #16
 8003c5e:	4013      	ands	r3, r2
 8003c60:	2b10      	cmp	r3, #16
 8003c62:	d109      	bne.n	8003c78 <I2C_ITError+0xc0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	2210      	movs	r2, #16
 8003c6a:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c70:	2204      	movs	r2, #4
 8003c72:	431a      	orrs	r2, r3
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	645a      	str	r2, [r3, #68]	; 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	2220      	movs	r2, #32
 8003c7e:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	2200      	movs	r2, #0
 8003c84:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c8a:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d03b      	beq.n	8003d0c <I2C_ITError+0x154>
 8003c94:	68bb      	ldr	r3, [r7, #8]
 8003c96:	2b11      	cmp	r3, #17
 8003c98:	d002      	beq.n	8003ca0 <I2C_ITError+0xe8>
 8003c9a:	68bb      	ldr	r3, [r7, #8]
 8003c9c:	2b21      	cmp	r3, #33	; 0x21
 8003c9e:	d135      	bne.n	8003d0c <I2C_ITError+0x154>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	681a      	ldr	r2, [r3, #0]
 8003ca6:	2380      	movs	r3, #128	; 0x80
 8003ca8:	01db      	lsls	r3, r3, #7
 8003caa:	401a      	ands	r2, r3
 8003cac:	2380      	movs	r3, #128	; 0x80
 8003cae:	01db      	lsls	r3, r3, #7
 8003cb0:	429a      	cmp	r2, r3
 8003cb2:	d107      	bne.n	8003cc4 <I2C_ITError+0x10c>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	681a      	ldr	r2, [r3, #0]
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	493c      	ldr	r1, [pc, #240]	; (8003db0 <I2C_ITError+0x1f8>)
 8003cc0:	400a      	ands	r2, r1
 8003cc2:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003cc8:	0018      	movs	r0, r3
 8003cca:	f7fe fad0 	bl	800226e <HAL_DMA_GetState>
 8003cce:	0003      	movs	r3, r0
 8003cd0:	2b01      	cmp	r3, #1
 8003cd2:	d016      	beq.n	8003d02 <I2C_ITError+0x14a>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003cd8:	4a36      	ldr	r2, [pc, #216]	; (8003db4 <I2C_ITError+0x1fc>)
 8003cda:	635a      	str	r2, [r3, #52]	; 0x34

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	2240      	movs	r2, #64	; 0x40
 8003ce0:	2100      	movs	r1, #0
 8003ce2:	5499      	strb	r1, [r3, r2]

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ce8:	0018      	movs	r0, r3
 8003cea:	f7fe f9d9 	bl	80020a0 <HAL_DMA_Abort_IT>
 8003cee:	1e03      	subs	r3, r0, #0
 8003cf0:	d051      	beq.n	8003d96 <I2C_ITError+0x1de>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003cf6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003cfc:	0018      	movs	r0, r3
 8003cfe:	4790      	blx	r2
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8003d00:	e049      	b.n	8003d96 <I2C_ITError+0x1de>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	0018      	movs	r0, r3
 8003d06:	f000 f859 	bl	8003dbc <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8003d0a:	e044      	b.n	8003d96 <I2C_ITError+0x1de>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d03b      	beq.n	8003d8c <I2C_ITError+0x1d4>
 8003d14:	68bb      	ldr	r3, [r7, #8]
 8003d16:	2b12      	cmp	r3, #18
 8003d18:	d002      	beq.n	8003d20 <I2C_ITError+0x168>
 8003d1a:	68bb      	ldr	r3, [r7, #8]
 8003d1c:	2b22      	cmp	r3, #34	; 0x22
 8003d1e:	d135      	bne.n	8003d8c <I2C_ITError+0x1d4>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	681a      	ldr	r2, [r3, #0]
 8003d26:	2380      	movs	r3, #128	; 0x80
 8003d28:	021b      	lsls	r3, r3, #8
 8003d2a:	401a      	ands	r2, r3
 8003d2c:	2380      	movs	r3, #128	; 0x80
 8003d2e:	021b      	lsls	r3, r3, #8
 8003d30:	429a      	cmp	r2, r3
 8003d32:	d107      	bne.n	8003d44 <I2C_ITError+0x18c>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	681a      	ldr	r2, [r3, #0]
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	491e      	ldr	r1, [pc, #120]	; (8003db8 <I2C_ITError+0x200>)
 8003d40:	400a      	ands	r2, r1
 8003d42:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d48:	0018      	movs	r0, r3
 8003d4a:	f7fe fa90 	bl	800226e <HAL_DMA_GetState>
 8003d4e:	0003      	movs	r3, r0
 8003d50:	2b01      	cmp	r3, #1
 8003d52:	d016      	beq.n	8003d82 <I2C_ITError+0x1ca>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d58:	4a16      	ldr	r2, [pc, #88]	; (8003db4 <I2C_ITError+0x1fc>)
 8003d5a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	2240      	movs	r2, #64	; 0x40
 8003d60:	2100      	movs	r1, #0
 8003d62:	5499      	strb	r1, [r3, r2]

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d68:	0018      	movs	r0, r3
 8003d6a:	f7fe f999 	bl	80020a0 <HAL_DMA_Abort_IT>
 8003d6e:	1e03      	subs	r3, r0, #0
 8003d70:	d013      	beq.n	8003d9a <I2C_ITError+0x1e2>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d76:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d7c:	0018      	movs	r0, r3
 8003d7e:	4790      	blx	r2
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8003d80:	e00b      	b.n	8003d9a <I2C_ITError+0x1e2>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	0018      	movs	r0, r3
 8003d86:	f000 f819 	bl	8003dbc <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8003d8a:	e006      	b.n	8003d9a <I2C_ITError+0x1e2>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	0018      	movs	r0, r3
 8003d90:	f000 f814 	bl	8003dbc <I2C_TreatErrorCallback>
  }
}
 8003d94:	e002      	b.n	8003d9c <I2C_ITError+0x1e4>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8003d96:	46c0      	nop			; (mov r8, r8)
 8003d98:	e000      	b.n	8003d9c <I2C_ITError+0x1e4>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8003d9a:	46c0      	nop			; (mov r8, r8)
}
 8003d9c:	46c0      	nop			; (mov r8, r8)
 8003d9e:	46bd      	mov	sp, r7
 8003da0:	b004      	add	sp, #16
 8003da2:	bd80      	pop	{r7, pc}
 8003da4:	ffff0000 	.word	0xffff0000
 8003da8:	08002bf5 	.word	0x08002bf5
 8003dac:	00008003 	.word	0x00008003
 8003db0:	ffffbfff 	.word	0xffffbfff
 8003db4:	08003e53 	.word	0x08003e53
 8003db8:	ffff7fff 	.word	0xffff7fff

08003dbc <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8003dbc:	b580      	push	{r7, lr}
 8003dbe:	b082      	sub	sp, #8
 8003dc0:	af00      	add	r7, sp, #0
 8003dc2:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	2241      	movs	r2, #65	; 0x41
 8003dc8:	5c9b      	ldrb	r3, [r3, r2]
 8003dca:	b2db      	uxtb	r3, r3
 8003dcc:	2b60      	cmp	r3, #96	; 0x60
 8003dce:	d10f      	bne.n	8003df0 <I2C_TreatErrorCallback+0x34>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	2241      	movs	r2, #65	; 0x41
 8003dd4:	2120      	movs	r1, #32
 8003dd6:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	2200      	movs	r2, #0
 8003ddc:	631a      	str	r2, [r3, #48]	; 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	2240      	movs	r2, #64	; 0x40
 8003de2:	2100      	movs	r1, #0
 8003de4:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	0018      	movs	r0, r3
 8003dea:	f7fe fef1 	bl	8002bd0 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8003dee:	e00a      	b.n	8003e06 <I2C_TreatErrorCallback+0x4a>
    hi2c->PreviousState = I2C_STATE_NONE;
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	2200      	movs	r2, #0
 8003df4:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	2240      	movs	r2, #64	; 0x40
 8003dfa:	2100      	movs	r1, #0
 8003dfc:	5499      	strb	r1, [r3, r2]
    HAL_I2C_ErrorCallback(hi2c);
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	0018      	movs	r0, r3
 8003e02:	f7fc ff9f 	bl	8000d44 <HAL_I2C_ErrorCallback>
}
 8003e06:	46c0      	nop			; (mov r8, r8)
 8003e08:	46bd      	mov	sp, r7
 8003e0a:	b002      	add	sp, #8
 8003e0c:	bd80      	pop	{r7, pc}

08003e0e <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8003e0e:	b580      	push	{r7, lr}
 8003e10:	b082      	sub	sp, #8
 8003e12:	af00      	add	r7, sp, #0
 8003e14:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	699b      	ldr	r3, [r3, #24]
 8003e1c:	2202      	movs	r2, #2
 8003e1e:	4013      	ands	r3, r2
 8003e20:	2b02      	cmp	r3, #2
 8003e22:	d103      	bne.n	8003e2c <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	2200      	movs	r2, #0
 8003e2a:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	699b      	ldr	r3, [r3, #24]
 8003e32:	2201      	movs	r2, #1
 8003e34:	4013      	ands	r3, r2
 8003e36:	2b01      	cmp	r3, #1
 8003e38:	d007      	beq.n	8003e4a <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	699a      	ldr	r2, [r3, #24]
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	2101      	movs	r1, #1
 8003e46:	430a      	orrs	r2, r1
 8003e48:	619a      	str	r2, [r3, #24]
  }
}
 8003e4a:	46c0      	nop			; (mov r8, r8)
 8003e4c:	46bd      	mov	sp, r7
 8003e4e:	b002      	add	sp, #8
 8003e50:	bd80      	pop	{r7, pc}

08003e52 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8003e52:	b580      	push	{r7, lr}
 8003e54:	b084      	sub	sp, #16
 8003e56:	af00      	add	r7, sp, #0
 8003e58:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e5e:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d003      	beq.n	8003e70 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e6c:	2200      	movs	r2, #0
 8003e6e:	635a      	str	r2, [r3, #52]	; 0x34
  }
  if (hi2c->hdmarx != NULL)
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d003      	beq.n	8003e80 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e7c:	2200      	movs	r2, #0
 8003e7e:	635a      	str	r2, [r3, #52]	; 0x34
  }

  I2C_TreatErrorCallback(hi2c);
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	0018      	movs	r0, r3
 8003e84:	f7ff ff9a 	bl	8003dbc <I2C_TreatErrorCallback>
}
 8003e88:	46c0      	nop			; (mov r8, r8)
 8003e8a:	46bd      	mov	sp, r7
 8003e8c:	b004      	add	sp, #16
 8003e8e:	bd80      	pop	{r7, pc}

08003e90 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003e90:	b590      	push	{r4, r7, lr}
 8003e92:	b087      	sub	sp, #28
 8003e94:	af00      	add	r7, sp, #0
 8003e96:	60f8      	str	r0, [r7, #12]
 8003e98:	0008      	movs	r0, r1
 8003e9a:	0011      	movs	r1, r2
 8003e9c:	607b      	str	r3, [r7, #4]
 8003e9e:	240a      	movs	r4, #10
 8003ea0:	193b      	adds	r3, r7, r4
 8003ea2:	1c02      	adds	r2, r0, #0
 8003ea4:	801a      	strh	r2, [r3, #0]
 8003ea6:	2009      	movs	r0, #9
 8003ea8:	183b      	adds	r3, r7, r0
 8003eaa:	1c0a      	adds	r2, r1, #0
 8003eac:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003eae:	193b      	adds	r3, r7, r4
 8003eb0:	881b      	ldrh	r3, [r3, #0]
 8003eb2:	059b      	lsls	r3, r3, #22
 8003eb4:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003eb6:	183b      	adds	r3, r7, r0
 8003eb8:	781b      	ldrb	r3, [r3, #0]
 8003eba:	0419      	lsls	r1, r3, #16
 8003ebc:	23ff      	movs	r3, #255	; 0xff
 8003ebe:	041b      	lsls	r3, r3, #16
 8003ec0:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003ec2:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003ec8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003eca:	4313      	orrs	r3, r2
 8003ecc:	005b      	lsls	r3, r3, #1
 8003ece:	085b      	lsrs	r3, r3, #1
 8003ed0:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	685b      	ldr	r3, [r3, #4]
 8003ed8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003eda:	0d51      	lsrs	r1, r2, #21
 8003edc:	2280      	movs	r2, #128	; 0x80
 8003ede:	00d2      	lsls	r2, r2, #3
 8003ee0:	400a      	ands	r2, r1
 8003ee2:	4907      	ldr	r1, [pc, #28]	; (8003f00 <I2C_TransferConfig+0x70>)
 8003ee4:	430a      	orrs	r2, r1
 8003ee6:	43d2      	mvns	r2, r2
 8003ee8:	401a      	ands	r2, r3
 8003eea:	0011      	movs	r1, r2
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	697a      	ldr	r2, [r7, #20]
 8003ef2:	430a      	orrs	r2, r1
 8003ef4:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8003ef6:	46c0      	nop			; (mov r8, r8)
 8003ef8:	46bd      	mov	sp, r7
 8003efa:	b007      	add	sp, #28
 8003efc:	bd90      	pop	{r4, r7, pc}
 8003efe:	46c0      	nop			; (mov r8, r8)
 8003f00:	03ff63ff 	.word	0x03ff63ff

08003f04 <I2C_Enable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8003f04:	b580      	push	{r7, lr}
 8003f06:	b084      	sub	sp, #16
 8003f08:	af00      	add	r7, sp, #0
 8003f0a:	6078      	str	r0, [r7, #4]
 8003f0c:	000a      	movs	r2, r1
 8003f0e:	1cbb      	adds	r3, r7, #2
 8003f10:	801a      	strh	r2, [r3, #0]
  uint32_t tmpisr = 0U;
 8003f12:	2300      	movs	r3, #0
 8003f14:	60fb      	str	r3, [r7, #12]

  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003f1a:	4b3e      	ldr	r3, [pc, #248]	; (8004014 <I2C_Enable_IRQ+0x110>)
 8003f1c:	429a      	cmp	r2, r3
 8003f1e:	d035      	beq.n	8003f8c <I2C_Enable_IRQ+0x88>
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	6b5a      	ldr	r2, [r3, #52]	; 0x34
  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 8003f24:	4b3c      	ldr	r3, [pc, #240]	; (8004018 <I2C_Enable_IRQ+0x114>)
 8003f26:	429a      	cmp	r2, r3
 8003f28:	d030      	beq.n	8003f8c <I2C_Enable_IRQ+0x88>
      (hi2c->XferISR != I2C_Mem_ISR_DMA))
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 8003f2e:	4b3b      	ldr	r3, [pc, #236]	; (800401c <I2C_Enable_IRQ+0x118>)
 8003f30:	429a      	cmp	r2, r3
 8003f32:	d02b      	beq.n	8003f8c <I2C_Enable_IRQ+0x88>
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8003f34:	1cbb      	adds	r3, r7, #2
 8003f36:	2200      	movs	r2, #0
 8003f38:	5e9b      	ldrsh	r3, [r3, r2]
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	da03      	bge.n	8003f46 <I2C_Enable_IRQ+0x42>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	22b8      	movs	r2, #184	; 0xb8
 8003f42:	4313      	orrs	r3, r2
 8003f44:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8003f46:	1cbb      	adds	r3, r7, #2
 8003f48:	881b      	ldrh	r3, [r3, #0]
 8003f4a:	2201      	movs	r2, #1
 8003f4c:	4013      	ands	r3, r2
 8003f4e:	d003      	beq.n	8003f58 <I2C_Enable_IRQ+0x54>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	22f2      	movs	r2, #242	; 0xf2
 8003f54:	4313      	orrs	r3, r2
 8003f56:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8003f58:	1cbb      	adds	r3, r7, #2
 8003f5a:	881b      	ldrh	r3, [r3, #0]
 8003f5c:	2202      	movs	r2, #2
 8003f5e:	4013      	ands	r3, r2
 8003f60:	d003      	beq.n	8003f6a <I2C_Enable_IRQ+0x66>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	22f4      	movs	r2, #244	; 0xf4
 8003f66:	4313      	orrs	r3, r2
 8003f68:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 8003f6a:	1cbb      	adds	r3, r7, #2
 8003f6c:	881b      	ldrh	r3, [r3, #0]
 8003f6e:	2b10      	cmp	r3, #16
 8003f70:	d103      	bne.n	8003f7a <I2C_Enable_IRQ+0x76>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	2290      	movs	r2, #144	; 0x90
 8003f76:	4313      	orrs	r3, r2
 8003f78:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8003f7a:	1cbb      	adds	r3, r7, #2
 8003f7c:	881b      	ldrh	r3, [r3, #0]
 8003f7e:	2b20      	cmp	r3, #32
 8003f80:	d13c      	bne.n	8003ffc <I2C_Enable_IRQ+0xf8>
    {
      /* Enable STOP interrupts */
      tmpisr |= I2C_IT_STOPI;
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	2220      	movs	r2, #32
 8003f86:	4313      	orrs	r3, r2
 8003f88:	60fb      	str	r3, [r7, #12]
    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8003f8a:	e037      	b.n	8003ffc <I2C_Enable_IRQ+0xf8>
    }
  }

  else
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8003f8c:	1cbb      	adds	r3, r7, #2
 8003f8e:	2200      	movs	r2, #0
 8003f90:	5e9b      	ldrsh	r3, [r3, r2]
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	da03      	bge.n	8003f9e <I2C_Enable_IRQ+0x9a>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	22b8      	movs	r2, #184	; 0xb8
 8003f9a:	4313      	orrs	r3, r2
 8003f9c:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8003f9e:	1cbb      	adds	r3, r7, #2
 8003fa0:	881b      	ldrh	r3, [r3, #0]
 8003fa2:	2201      	movs	r2, #1
 8003fa4:	4013      	ands	r3, r2
 8003fa6:	d003      	beq.n	8003fb0 <I2C_Enable_IRQ+0xac>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	22f2      	movs	r2, #242	; 0xf2
 8003fac:	4313      	orrs	r3, r2
 8003fae:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8003fb0:	1cbb      	adds	r3, r7, #2
 8003fb2:	881b      	ldrh	r3, [r3, #0]
 8003fb4:	2202      	movs	r2, #2
 8003fb6:	4013      	ands	r3, r2
 8003fb8:	d003      	beq.n	8003fc2 <I2C_Enable_IRQ+0xbe>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	22f4      	movs	r2, #244	; 0xf4
 8003fbe:	4313      	orrs	r3, r2
 8003fc0:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 8003fc2:	1cbb      	adds	r3, r7, #2
 8003fc4:	881b      	ldrh	r3, [r3, #0]
 8003fc6:	2b10      	cmp	r3, #16
 8003fc8:	d103      	bne.n	8003fd2 <I2C_Enable_IRQ+0xce>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	2290      	movs	r2, #144	; 0x90
 8003fce:	4313      	orrs	r3, r2
 8003fd0:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8003fd2:	1cbb      	adds	r3, r7, #2
 8003fd4:	881b      	ldrh	r3, [r3, #0]
 8003fd6:	2b20      	cmp	r3, #32
 8003fd8:	d103      	bne.n	8003fe2 <I2C_Enable_IRQ+0xde>
    {
      /* Enable STOP interrupts */
      tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI);
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	2260      	movs	r2, #96	; 0x60
 8003fde:	4313      	orrs	r3, r2
 8003fe0:	60fb      	str	r3, [r7, #12]
    }

    if ((hi2c->XferISR != I2C_Mem_ISR_DMA) && (InterruptRequest == I2C_XFER_RELOAD_IT))
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003fe6:	4b0d      	ldr	r3, [pc, #52]	; (800401c <I2C_Enable_IRQ+0x118>)
 8003fe8:	429a      	cmp	r2, r3
 8003fea:	d007      	beq.n	8003ffc <I2C_Enable_IRQ+0xf8>
 8003fec:	1cbb      	adds	r3, r7, #2
 8003fee:	881b      	ldrh	r3, [r3, #0]
 8003ff0:	2b40      	cmp	r3, #64	; 0x40
 8003ff2:	d103      	bne.n	8003ffc <I2C_Enable_IRQ+0xf8>
    {
      /* Enable TC interrupts */
      tmpisr |= I2C_IT_TCI;
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	2240      	movs	r2, #64	; 0x40
 8003ff8:	4313      	orrs	r3, r2
 8003ffa:	60fb      	str	r3, [r7, #12]
  }

  /* Enable interrupts only at the end */
  /* to avoid the risk of I2C interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	6819      	ldr	r1, [r3, #0]
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	68fa      	ldr	r2, [r7, #12]
 8004008:	430a      	orrs	r2, r1
 800400a:	601a      	str	r2, [r3, #0]
}
 800400c:	46c0      	nop			; (mov r8, r8)
 800400e:	46bd      	mov	sp, r7
 8004010:	b004      	add	sp, #16
 8004012:	bd80      	pop	{r7, pc}
 8004014:	08002e1d 	.word	0x08002e1d
 8004018:	08003295 	.word	0x08003295
 800401c:	08003035 	.word	0x08003035

08004020 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8004020:	b580      	push	{r7, lr}
 8004022:	b084      	sub	sp, #16
 8004024:	af00      	add	r7, sp, #0
 8004026:	6078      	str	r0, [r7, #4]
 8004028:	000a      	movs	r2, r1
 800402a:	1cbb      	adds	r3, r7, #2
 800402c:	801a      	strh	r2, [r3, #0]
  uint32_t tmpisr = 0U;
 800402e:	2300      	movs	r3, #0
 8004030:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8004032:	1cbb      	adds	r3, r7, #2
 8004034:	881b      	ldrh	r3, [r3, #0]
 8004036:	2201      	movs	r2, #1
 8004038:	4013      	ands	r3, r2
 800403a:	d010      	beq.n	800405e <I2C_Disable_IRQ+0x3e>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	2242      	movs	r2, #66	; 0x42
 8004040:	4313      	orrs	r3, r2
 8004042:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	2241      	movs	r2, #65	; 0x41
 8004048:	5c9b      	ldrb	r3, [r3, r2]
 800404a:	b2db      	uxtb	r3, r3
 800404c:	001a      	movs	r2, r3
 800404e:	2328      	movs	r3, #40	; 0x28
 8004050:	4013      	ands	r3, r2
 8004052:	2b28      	cmp	r3, #40	; 0x28
 8004054:	d003      	beq.n	800405e <I2C_Disable_IRQ+0x3e>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	22b0      	movs	r2, #176	; 0xb0
 800405a:	4313      	orrs	r3, r2
 800405c:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 800405e:	1cbb      	adds	r3, r7, #2
 8004060:	881b      	ldrh	r3, [r3, #0]
 8004062:	2202      	movs	r2, #2
 8004064:	4013      	ands	r3, r2
 8004066:	d010      	beq.n	800408a <I2C_Disable_IRQ+0x6a>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	2244      	movs	r2, #68	; 0x44
 800406c:	4313      	orrs	r3, r2
 800406e:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	2241      	movs	r2, #65	; 0x41
 8004074:	5c9b      	ldrb	r3, [r3, r2]
 8004076:	b2db      	uxtb	r3, r3
 8004078:	001a      	movs	r2, r3
 800407a:	2328      	movs	r3, #40	; 0x28
 800407c:	4013      	ands	r3, r2
 800407e:	2b28      	cmp	r3, #40	; 0x28
 8004080:	d003      	beq.n	800408a <I2C_Disable_IRQ+0x6a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	22b0      	movs	r2, #176	; 0xb0
 8004086:	4313      	orrs	r3, r2
 8004088:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800408a:	1cbb      	adds	r3, r7, #2
 800408c:	2200      	movs	r2, #0
 800408e:	5e9b      	ldrsh	r3, [r3, r2]
 8004090:	2b00      	cmp	r3, #0
 8004092:	da03      	bge.n	800409c <I2C_Disable_IRQ+0x7c>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	22b8      	movs	r2, #184	; 0xb8
 8004098:	4313      	orrs	r3, r2
 800409a:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 800409c:	1cbb      	adds	r3, r7, #2
 800409e:	881b      	ldrh	r3, [r3, #0]
 80040a0:	2b10      	cmp	r3, #16
 80040a2:	d103      	bne.n	80040ac <I2C_Disable_IRQ+0x8c>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	2290      	movs	r2, #144	; 0x90
 80040a8:	4313      	orrs	r3, r2
 80040aa:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 80040ac:	1cbb      	adds	r3, r7, #2
 80040ae:	881b      	ldrh	r3, [r3, #0]
 80040b0:	2b20      	cmp	r3, #32
 80040b2:	d103      	bne.n	80040bc <I2C_Disable_IRQ+0x9c>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	2220      	movs	r2, #32
 80040b8:	4313      	orrs	r3, r2
 80040ba:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 80040bc:	1cbb      	adds	r3, r7, #2
 80040be:	881b      	ldrh	r3, [r3, #0]
 80040c0:	2b40      	cmp	r3, #64	; 0x40
 80040c2:	d103      	bne.n	80040cc <I2C_Disable_IRQ+0xac>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	2240      	movs	r2, #64	; 0x40
 80040c8:	4313      	orrs	r3, r2
 80040ca:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	681a      	ldr	r2, [r3, #0]
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	43d9      	mvns	r1, r3
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	400a      	ands	r2, r1
 80040dc:	601a      	str	r2, [r3, #0]
}
 80040de:	46c0      	nop			; (mov r8, r8)
 80040e0:	46bd      	mov	sp, r7
 80040e2:	b004      	add	sp, #16
 80040e4:	bd80      	pop	{r7, pc}
	...

080040e8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80040e8:	b580      	push	{r7, lr}
 80040ea:	b082      	sub	sp, #8
 80040ec:	af00      	add	r7, sp, #0
 80040ee:	6078      	str	r0, [r7, #4]
 80040f0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	2241      	movs	r2, #65	; 0x41
 80040f6:	5c9b      	ldrb	r3, [r3, r2]
 80040f8:	b2db      	uxtb	r3, r3
 80040fa:	2b20      	cmp	r3, #32
 80040fc:	d138      	bne.n	8004170 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	2240      	movs	r2, #64	; 0x40
 8004102:	5c9b      	ldrb	r3, [r3, r2]
 8004104:	2b01      	cmp	r3, #1
 8004106:	d101      	bne.n	800410c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8004108:	2302      	movs	r3, #2
 800410a:	e032      	b.n	8004172 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	2240      	movs	r2, #64	; 0x40
 8004110:	2101      	movs	r1, #1
 8004112:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	2241      	movs	r2, #65	; 0x41
 8004118:	2124      	movs	r1, #36	; 0x24
 800411a:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	681a      	ldr	r2, [r3, #0]
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	2101      	movs	r1, #1
 8004128:	438a      	bics	r2, r1
 800412a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	681a      	ldr	r2, [r3, #0]
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	4911      	ldr	r1, [pc, #68]	; (800417c <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8004138:	400a      	ands	r2, r1
 800413a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	6819      	ldr	r1, [r3, #0]
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	683a      	ldr	r2, [r7, #0]
 8004148:	430a      	orrs	r2, r1
 800414a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	681a      	ldr	r2, [r3, #0]
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	2101      	movs	r1, #1
 8004158:	430a      	orrs	r2, r1
 800415a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	2241      	movs	r2, #65	; 0x41
 8004160:	2120      	movs	r1, #32
 8004162:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	2240      	movs	r2, #64	; 0x40
 8004168:	2100      	movs	r1, #0
 800416a:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800416c:	2300      	movs	r3, #0
 800416e:	e000      	b.n	8004172 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004170:	2302      	movs	r3, #2
  }
}
 8004172:	0018      	movs	r0, r3
 8004174:	46bd      	mov	sp, r7
 8004176:	b002      	add	sp, #8
 8004178:	bd80      	pop	{r7, pc}
 800417a:	46c0      	nop			; (mov r8, r8)
 800417c:	ffffefff 	.word	0xffffefff

08004180 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004180:	b580      	push	{r7, lr}
 8004182:	b084      	sub	sp, #16
 8004184:	af00      	add	r7, sp, #0
 8004186:	6078      	str	r0, [r7, #4]
 8004188:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	2241      	movs	r2, #65	; 0x41
 800418e:	5c9b      	ldrb	r3, [r3, r2]
 8004190:	b2db      	uxtb	r3, r3
 8004192:	2b20      	cmp	r3, #32
 8004194:	d139      	bne.n	800420a <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	2240      	movs	r2, #64	; 0x40
 800419a:	5c9b      	ldrb	r3, [r3, r2]
 800419c:	2b01      	cmp	r3, #1
 800419e:	d101      	bne.n	80041a4 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80041a0:	2302      	movs	r3, #2
 80041a2:	e033      	b.n	800420c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	2240      	movs	r2, #64	; 0x40
 80041a8:	2101      	movs	r1, #1
 80041aa:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	2241      	movs	r2, #65	; 0x41
 80041b0:	2124      	movs	r1, #36	; 0x24
 80041b2:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	681a      	ldr	r2, [r3, #0]
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	2101      	movs	r1, #1
 80041c0:	438a      	bics	r2, r1
 80041c2:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	4a11      	ldr	r2, [pc, #68]	; (8004214 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 80041d0:	4013      	ands	r3, r2
 80041d2:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80041d4:	683b      	ldr	r3, [r7, #0]
 80041d6:	021b      	lsls	r3, r3, #8
 80041d8:	68fa      	ldr	r2, [r7, #12]
 80041da:	4313      	orrs	r3, r2
 80041dc:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	68fa      	ldr	r2, [r7, #12]
 80041e4:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	681a      	ldr	r2, [r3, #0]
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	2101      	movs	r1, #1
 80041f2:	430a      	orrs	r2, r1
 80041f4:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	2241      	movs	r2, #65	; 0x41
 80041fa:	2120      	movs	r1, #32
 80041fc:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	2240      	movs	r2, #64	; 0x40
 8004202:	2100      	movs	r1, #0
 8004204:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8004206:	2300      	movs	r3, #0
 8004208:	e000      	b.n	800420c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800420a:	2302      	movs	r3, #2
  }
}
 800420c:	0018      	movs	r0, r3
 800420e:	46bd      	mov	sp, r7
 8004210:	b004      	add	sp, #16
 8004212:	bd80      	pop	{r7, pc}
 8004214:	fffff0ff 	.word	0xfffff0ff

08004218 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004218:	b580      	push	{r7, lr}
 800421a:	b088      	sub	sp, #32
 800421c:	af00      	add	r7, sp, #0
 800421e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	2b00      	cmp	r3, #0
 8004224:	d101      	bne.n	800422a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004226:	2301      	movs	r3, #1
 8004228:	e301      	b.n	800482e <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	2201      	movs	r2, #1
 8004230:	4013      	ands	r3, r2
 8004232:	d100      	bne.n	8004236 <HAL_RCC_OscConfig+0x1e>
 8004234:	e08d      	b.n	8004352 <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8004236:	4bc3      	ldr	r3, [pc, #780]	; (8004544 <HAL_RCC_OscConfig+0x32c>)
 8004238:	685b      	ldr	r3, [r3, #4]
 800423a:	220c      	movs	r2, #12
 800423c:	4013      	ands	r3, r2
 800423e:	2b04      	cmp	r3, #4
 8004240:	d00e      	beq.n	8004260 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004242:	4bc0      	ldr	r3, [pc, #768]	; (8004544 <HAL_RCC_OscConfig+0x32c>)
 8004244:	685b      	ldr	r3, [r3, #4]
 8004246:	220c      	movs	r2, #12
 8004248:	4013      	ands	r3, r2
 800424a:	2b08      	cmp	r3, #8
 800424c:	d116      	bne.n	800427c <HAL_RCC_OscConfig+0x64>
 800424e:	4bbd      	ldr	r3, [pc, #756]	; (8004544 <HAL_RCC_OscConfig+0x32c>)
 8004250:	685a      	ldr	r2, [r3, #4]
 8004252:	2380      	movs	r3, #128	; 0x80
 8004254:	025b      	lsls	r3, r3, #9
 8004256:	401a      	ands	r2, r3
 8004258:	2380      	movs	r3, #128	; 0x80
 800425a:	025b      	lsls	r3, r3, #9
 800425c:	429a      	cmp	r2, r3
 800425e:	d10d      	bne.n	800427c <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004260:	4bb8      	ldr	r3, [pc, #736]	; (8004544 <HAL_RCC_OscConfig+0x32c>)
 8004262:	681a      	ldr	r2, [r3, #0]
 8004264:	2380      	movs	r3, #128	; 0x80
 8004266:	029b      	lsls	r3, r3, #10
 8004268:	4013      	ands	r3, r2
 800426a:	d100      	bne.n	800426e <HAL_RCC_OscConfig+0x56>
 800426c:	e070      	b.n	8004350 <HAL_RCC_OscConfig+0x138>
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	685b      	ldr	r3, [r3, #4]
 8004272:	2b00      	cmp	r3, #0
 8004274:	d000      	beq.n	8004278 <HAL_RCC_OscConfig+0x60>
 8004276:	e06b      	b.n	8004350 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8004278:	2301      	movs	r3, #1
 800427a:	e2d8      	b.n	800482e <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	685b      	ldr	r3, [r3, #4]
 8004280:	2b01      	cmp	r3, #1
 8004282:	d107      	bne.n	8004294 <HAL_RCC_OscConfig+0x7c>
 8004284:	4baf      	ldr	r3, [pc, #700]	; (8004544 <HAL_RCC_OscConfig+0x32c>)
 8004286:	681a      	ldr	r2, [r3, #0]
 8004288:	4bae      	ldr	r3, [pc, #696]	; (8004544 <HAL_RCC_OscConfig+0x32c>)
 800428a:	2180      	movs	r1, #128	; 0x80
 800428c:	0249      	lsls	r1, r1, #9
 800428e:	430a      	orrs	r2, r1
 8004290:	601a      	str	r2, [r3, #0]
 8004292:	e02f      	b.n	80042f4 <HAL_RCC_OscConfig+0xdc>
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	685b      	ldr	r3, [r3, #4]
 8004298:	2b00      	cmp	r3, #0
 800429a:	d10c      	bne.n	80042b6 <HAL_RCC_OscConfig+0x9e>
 800429c:	4ba9      	ldr	r3, [pc, #676]	; (8004544 <HAL_RCC_OscConfig+0x32c>)
 800429e:	681a      	ldr	r2, [r3, #0]
 80042a0:	4ba8      	ldr	r3, [pc, #672]	; (8004544 <HAL_RCC_OscConfig+0x32c>)
 80042a2:	49a9      	ldr	r1, [pc, #676]	; (8004548 <HAL_RCC_OscConfig+0x330>)
 80042a4:	400a      	ands	r2, r1
 80042a6:	601a      	str	r2, [r3, #0]
 80042a8:	4ba6      	ldr	r3, [pc, #664]	; (8004544 <HAL_RCC_OscConfig+0x32c>)
 80042aa:	681a      	ldr	r2, [r3, #0]
 80042ac:	4ba5      	ldr	r3, [pc, #660]	; (8004544 <HAL_RCC_OscConfig+0x32c>)
 80042ae:	49a7      	ldr	r1, [pc, #668]	; (800454c <HAL_RCC_OscConfig+0x334>)
 80042b0:	400a      	ands	r2, r1
 80042b2:	601a      	str	r2, [r3, #0]
 80042b4:	e01e      	b.n	80042f4 <HAL_RCC_OscConfig+0xdc>
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	685b      	ldr	r3, [r3, #4]
 80042ba:	2b05      	cmp	r3, #5
 80042bc:	d10e      	bne.n	80042dc <HAL_RCC_OscConfig+0xc4>
 80042be:	4ba1      	ldr	r3, [pc, #644]	; (8004544 <HAL_RCC_OscConfig+0x32c>)
 80042c0:	681a      	ldr	r2, [r3, #0]
 80042c2:	4ba0      	ldr	r3, [pc, #640]	; (8004544 <HAL_RCC_OscConfig+0x32c>)
 80042c4:	2180      	movs	r1, #128	; 0x80
 80042c6:	02c9      	lsls	r1, r1, #11
 80042c8:	430a      	orrs	r2, r1
 80042ca:	601a      	str	r2, [r3, #0]
 80042cc:	4b9d      	ldr	r3, [pc, #628]	; (8004544 <HAL_RCC_OscConfig+0x32c>)
 80042ce:	681a      	ldr	r2, [r3, #0]
 80042d0:	4b9c      	ldr	r3, [pc, #624]	; (8004544 <HAL_RCC_OscConfig+0x32c>)
 80042d2:	2180      	movs	r1, #128	; 0x80
 80042d4:	0249      	lsls	r1, r1, #9
 80042d6:	430a      	orrs	r2, r1
 80042d8:	601a      	str	r2, [r3, #0]
 80042da:	e00b      	b.n	80042f4 <HAL_RCC_OscConfig+0xdc>
 80042dc:	4b99      	ldr	r3, [pc, #612]	; (8004544 <HAL_RCC_OscConfig+0x32c>)
 80042de:	681a      	ldr	r2, [r3, #0]
 80042e0:	4b98      	ldr	r3, [pc, #608]	; (8004544 <HAL_RCC_OscConfig+0x32c>)
 80042e2:	4999      	ldr	r1, [pc, #612]	; (8004548 <HAL_RCC_OscConfig+0x330>)
 80042e4:	400a      	ands	r2, r1
 80042e6:	601a      	str	r2, [r3, #0]
 80042e8:	4b96      	ldr	r3, [pc, #600]	; (8004544 <HAL_RCC_OscConfig+0x32c>)
 80042ea:	681a      	ldr	r2, [r3, #0]
 80042ec:	4b95      	ldr	r3, [pc, #596]	; (8004544 <HAL_RCC_OscConfig+0x32c>)
 80042ee:	4997      	ldr	r1, [pc, #604]	; (800454c <HAL_RCC_OscConfig+0x334>)
 80042f0:	400a      	ands	r2, r1
 80042f2:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	685b      	ldr	r3, [r3, #4]
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d014      	beq.n	8004326 <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80042fc:	f7fd f87e 	bl	80013fc <HAL_GetTick>
 8004300:	0003      	movs	r3, r0
 8004302:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004304:	e008      	b.n	8004318 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004306:	f7fd f879 	bl	80013fc <HAL_GetTick>
 800430a:	0002      	movs	r2, r0
 800430c:	69bb      	ldr	r3, [r7, #24]
 800430e:	1ad3      	subs	r3, r2, r3
 8004310:	2b64      	cmp	r3, #100	; 0x64
 8004312:	d901      	bls.n	8004318 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8004314:	2303      	movs	r3, #3
 8004316:	e28a      	b.n	800482e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004318:	4b8a      	ldr	r3, [pc, #552]	; (8004544 <HAL_RCC_OscConfig+0x32c>)
 800431a:	681a      	ldr	r2, [r3, #0]
 800431c:	2380      	movs	r3, #128	; 0x80
 800431e:	029b      	lsls	r3, r3, #10
 8004320:	4013      	ands	r3, r2
 8004322:	d0f0      	beq.n	8004306 <HAL_RCC_OscConfig+0xee>
 8004324:	e015      	b.n	8004352 <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004326:	f7fd f869 	bl	80013fc <HAL_GetTick>
 800432a:	0003      	movs	r3, r0
 800432c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800432e:	e008      	b.n	8004342 <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004330:	f7fd f864 	bl	80013fc <HAL_GetTick>
 8004334:	0002      	movs	r2, r0
 8004336:	69bb      	ldr	r3, [r7, #24]
 8004338:	1ad3      	subs	r3, r2, r3
 800433a:	2b64      	cmp	r3, #100	; 0x64
 800433c:	d901      	bls.n	8004342 <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 800433e:	2303      	movs	r3, #3
 8004340:	e275      	b.n	800482e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004342:	4b80      	ldr	r3, [pc, #512]	; (8004544 <HAL_RCC_OscConfig+0x32c>)
 8004344:	681a      	ldr	r2, [r3, #0]
 8004346:	2380      	movs	r3, #128	; 0x80
 8004348:	029b      	lsls	r3, r3, #10
 800434a:	4013      	ands	r3, r2
 800434c:	d1f0      	bne.n	8004330 <HAL_RCC_OscConfig+0x118>
 800434e:	e000      	b.n	8004352 <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004350:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	2202      	movs	r2, #2
 8004358:	4013      	ands	r3, r2
 800435a:	d100      	bne.n	800435e <HAL_RCC_OscConfig+0x146>
 800435c:	e069      	b.n	8004432 <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800435e:	4b79      	ldr	r3, [pc, #484]	; (8004544 <HAL_RCC_OscConfig+0x32c>)
 8004360:	685b      	ldr	r3, [r3, #4]
 8004362:	220c      	movs	r2, #12
 8004364:	4013      	ands	r3, r2
 8004366:	d00b      	beq.n	8004380 <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8004368:	4b76      	ldr	r3, [pc, #472]	; (8004544 <HAL_RCC_OscConfig+0x32c>)
 800436a:	685b      	ldr	r3, [r3, #4]
 800436c:	220c      	movs	r2, #12
 800436e:	4013      	ands	r3, r2
 8004370:	2b08      	cmp	r3, #8
 8004372:	d11c      	bne.n	80043ae <HAL_RCC_OscConfig+0x196>
 8004374:	4b73      	ldr	r3, [pc, #460]	; (8004544 <HAL_RCC_OscConfig+0x32c>)
 8004376:	685a      	ldr	r2, [r3, #4]
 8004378:	2380      	movs	r3, #128	; 0x80
 800437a:	025b      	lsls	r3, r3, #9
 800437c:	4013      	ands	r3, r2
 800437e:	d116      	bne.n	80043ae <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004380:	4b70      	ldr	r3, [pc, #448]	; (8004544 <HAL_RCC_OscConfig+0x32c>)
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	2202      	movs	r2, #2
 8004386:	4013      	ands	r3, r2
 8004388:	d005      	beq.n	8004396 <HAL_RCC_OscConfig+0x17e>
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	68db      	ldr	r3, [r3, #12]
 800438e:	2b01      	cmp	r3, #1
 8004390:	d001      	beq.n	8004396 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8004392:	2301      	movs	r3, #1
 8004394:	e24b      	b.n	800482e <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004396:	4b6b      	ldr	r3, [pc, #428]	; (8004544 <HAL_RCC_OscConfig+0x32c>)
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	22f8      	movs	r2, #248	; 0xf8
 800439c:	4393      	bics	r3, r2
 800439e:	0019      	movs	r1, r3
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	691b      	ldr	r3, [r3, #16]
 80043a4:	00da      	lsls	r2, r3, #3
 80043a6:	4b67      	ldr	r3, [pc, #412]	; (8004544 <HAL_RCC_OscConfig+0x32c>)
 80043a8:	430a      	orrs	r2, r1
 80043aa:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80043ac:	e041      	b.n	8004432 <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	68db      	ldr	r3, [r3, #12]
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d024      	beq.n	8004400 <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80043b6:	4b63      	ldr	r3, [pc, #396]	; (8004544 <HAL_RCC_OscConfig+0x32c>)
 80043b8:	681a      	ldr	r2, [r3, #0]
 80043ba:	4b62      	ldr	r3, [pc, #392]	; (8004544 <HAL_RCC_OscConfig+0x32c>)
 80043bc:	2101      	movs	r1, #1
 80043be:	430a      	orrs	r2, r1
 80043c0:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043c2:	f7fd f81b 	bl	80013fc <HAL_GetTick>
 80043c6:	0003      	movs	r3, r0
 80043c8:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80043ca:	e008      	b.n	80043de <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80043cc:	f7fd f816 	bl	80013fc <HAL_GetTick>
 80043d0:	0002      	movs	r2, r0
 80043d2:	69bb      	ldr	r3, [r7, #24]
 80043d4:	1ad3      	subs	r3, r2, r3
 80043d6:	2b02      	cmp	r3, #2
 80043d8:	d901      	bls.n	80043de <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 80043da:	2303      	movs	r3, #3
 80043dc:	e227      	b.n	800482e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80043de:	4b59      	ldr	r3, [pc, #356]	; (8004544 <HAL_RCC_OscConfig+0x32c>)
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	2202      	movs	r2, #2
 80043e4:	4013      	ands	r3, r2
 80043e6:	d0f1      	beq.n	80043cc <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80043e8:	4b56      	ldr	r3, [pc, #344]	; (8004544 <HAL_RCC_OscConfig+0x32c>)
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	22f8      	movs	r2, #248	; 0xf8
 80043ee:	4393      	bics	r3, r2
 80043f0:	0019      	movs	r1, r3
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	691b      	ldr	r3, [r3, #16]
 80043f6:	00da      	lsls	r2, r3, #3
 80043f8:	4b52      	ldr	r3, [pc, #328]	; (8004544 <HAL_RCC_OscConfig+0x32c>)
 80043fa:	430a      	orrs	r2, r1
 80043fc:	601a      	str	r2, [r3, #0]
 80043fe:	e018      	b.n	8004432 <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004400:	4b50      	ldr	r3, [pc, #320]	; (8004544 <HAL_RCC_OscConfig+0x32c>)
 8004402:	681a      	ldr	r2, [r3, #0]
 8004404:	4b4f      	ldr	r3, [pc, #316]	; (8004544 <HAL_RCC_OscConfig+0x32c>)
 8004406:	2101      	movs	r1, #1
 8004408:	438a      	bics	r2, r1
 800440a:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800440c:	f7fc fff6 	bl	80013fc <HAL_GetTick>
 8004410:	0003      	movs	r3, r0
 8004412:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004414:	e008      	b.n	8004428 <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004416:	f7fc fff1 	bl	80013fc <HAL_GetTick>
 800441a:	0002      	movs	r2, r0
 800441c:	69bb      	ldr	r3, [r7, #24]
 800441e:	1ad3      	subs	r3, r2, r3
 8004420:	2b02      	cmp	r3, #2
 8004422:	d901      	bls.n	8004428 <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 8004424:	2303      	movs	r3, #3
 8004426:	e202      	b.n	800482e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004428:	4b46      	ldr	r3, [pc, #280]	; (8004544 <HAL_RCC_OscConfig+0x32c>)
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	2202      	movs	r2, #2
 800442e:	4013      	ands	r3, r2
 8004430:	d1f1      	bne.n	8004416 <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	2208      	movs	r2, #8
 8004438:	4013      	ands	r3, r2
 800443a:	d036      	beq.n	80044aa <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	69db      	ldr	r3, [r3, #28]
 8004440:	2b00      	cmp	r3, #0
 8004442:	d019      	beq.n	8004478 <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004444:	4b3f      	ldr	r3, [pc, #252]	; (8004544 <HAL_RCC_OscConfig+0x32c>)
 8004446:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004448:	4b3e      	ldr	r3, [pc, #248]	; (8004544 <HAL_RCC_OscConfig+0x32c>)
 800444a:	2101      	movs	r1, #1
 800444c:	430a      	orrs	r2, r1
 800444e:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004450:	f7fc ffd4 	bl	80013fc <HAL_GetTick>
 8004454:	0003      	movs	r3, r0
 8004456:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004458:	e008      	b.n	800446c <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800445a:	f7fc ffcf 	bl	80013fc <HAL_GetTick>
 800445e:	0002      	movs	r2, r0
 8004460:	69bb      	ldr	r3, [r7, #24]
 8004462:	1ad3      	subs	r3, r2, r3
 8004464:	2b02      	cmp	r3, #2
 8004466:	d901      	bls.n	800446c <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 8004468:	2303      	movs	r3, #3
 800446a:	e1e0      	b.n	800482e <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800446c:	4b35      	ldr	r3, [pc, #212]	; (8004544 <HAL_RCC_OscConfig+0x32c>)
 800446e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004470:	2202      	movs	r2, #2
 8004472:	4013      	ands	r3, r2
 8004474:	d0f1      	beq.n	800445a <HAL_RCC_OscConfig+0x242>
 8004476:	e018      	b.n	80044aa <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004478:	4b32      	ldr	r3, [pc, #200]	; (8004544 <HAL_RCC_OscConfig+0x32c>)
 800447a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800447c:	4b31      	ldr	r3, [pc, #196]	; (8004544 <HAL_RCC_OscConfig+0x32c>)
 800447e:	2101      	movs	r1, #1
 8004480:	438a      	bics	r2, r1
 8004482:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004484:	f7fc ffba 	bl	80013fc <HAL_GetTick>
 8004488:	0003      	movs	r3, r0
 800448a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800448c:	e008      	b.n	80044a0 <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800448e:	f7fc ffb5 	bl	80013fc <HAL_GetTick>
 8004492:	0002      	movs	r2, r0
 8004494:	69bb      	ldr	r3, [r7, #24]
 8004496:	1ad3      	subs	r3, r2, r3
 8004498:	2b02      	cmp	r3, #2
 800449a:	d901      	bls.n	80044a0 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 800449c:	2303      	movs	r3, #3
 800449e:	e1c6      	b.n	800482e <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80044a0:	4b28      	ldr	r3, [pc, #160]	; (8004544 <HAL_RCC_OscConfig+0x32c>)
 80044a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044a4:	2202      	movs	r2, #2
 80044a6:	4013      	ands	r3, r2
 80044a8:	d1f1      	bne.n	800448e <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	2204      	movs	r2, #4
 80044b0:	4013      	ands	r3, r2
 80044b2:	d100      	bne.n	80044b6 <HAL_RCC_OscConfig+0x29e>
 80044b4:	e0b4      	b.n	8004620 <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 80044b6:	201f      	movs	r0, #31
 80044b8:	183b      	adds	r3, r7, r0
 80044ba:	2200      	movs	r2, #0
 80044bc:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80044be:	4b21      	ldr	r3, [pc, #132]	; (8004544 <HAL_RCC_OscConfig+0x32c>)
 80044c0:	69da      	ldr	r2, [r3, #28]
 80044c2:	2380      	movs	r3, #128	; 0x80
 80044c4:	055b      	lsls	r3, r3, #21
 80044c6:	4013      	ands	r3, r2
 80044c8:	d110      	bne.n	80044ec <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80044ca:	4b1e      	ldr	r3, [pc, #120]	; (8004544 <HAL_RCC_OscConfig+0x32c>)
 80044cc:	69da      	ldr	r2, [r3, #28]
 80044ce:	4b1d      	ldr	r3, [pc, #116]	; (8004544 <HAL_RCC_OscConfig+0x32c>)
 80044d0:	2180      	movs	r1, #128	; 0x80
 80044d2:	0549      	lsls	r1, r1, #21
 80044d4:	430a      	orrs	r2, r1
 80044d6:	61da      	str	r2, [r3, #28]
 80044d8:	4b1a      	ldr	r3, [pc, #104]	; (8004544 <HAL_RCC_OscConfig+0x32c>)
 80044da:	69da      	ldr	r2, [r3, #28]
 80044dc:	2380      	movs	r3, #128	; 0x80
 80044de:	055b      	lsls	r3, r3, #21
 80044e0:	4013      	ands	r3, r2
 80044e2:	60fb      	str	r3, [r7, #12]
 80044e4:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80044e6:	183b      	adds	r3, r7, r0
 80044e8:	2201      	movs	r2, #1
 80044ea:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80044ec:	4b18      	ldr	r3, [pc, #96]	; (8004550 <HAL_RCC_OscConfig+0x338>)
 80044ee:	681a      	ldr	r2, [r3, #0]
 80044f0:	2380      	movs	r3, #128	; 0x80
 80044f2:	005b      	lsls	r3, r3, #1
 80044f4:	4013      	ands	r3, r2
 80044f6:	d11a      	bne.n	800452e <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80044f8:	4b15      	ldr	r3, [pc, #84]	; (8004550 <HAL_RCC_OscConfig+0x338>)
 80044fa:	681a      	ldr	r2, [r3, #0]
 80044fc:	4b14      	ldr	r3, [pc, #80]	; (8004550 <HAL_RCC_OscConfig+0x338>)
 80044fe:	2180      	movs	r1, #128	; 0x80
 8004500:	0049      	lsls	r1, r1, #1
 8004502:	430a      	orrs	r2, r1
 8004504:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004506:	f7fc ff79 	bl	80013fc <HAL_GetTick>
 800450a:	0003      	movs	r3, r0
 800450c:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800450e:	e008      	b.n	8004522 <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004510:	f7fc ff74 	bl	80013fc <HAL_GetTick>
 8004514:	0002      	movs	r2, r0
 8004516:	69bb      	ldr	r3, [r7, #24]
 8004518:	1ad3      	subs	r3, r2, r3
 800451a:	2b64      	cmp	r3, #100	; 0x64
 800451c:	d901      	bls.n	8004522 <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 800451e:	2303      	movs	r3, #3
 8004520:	e185      	b.n	800482e <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004522:	4b0b      	ldr	r3, [pc, #44]	; (8004550 <HAL_RCC_OscConfig+0x338>)
 8004524:	681a      	ldr	r2, [r3, #0]
 8004526:	2380      	movs	r3, #128	; 0x80
 8004528:	005b      	lsls	r3, r3, #1
 800452a:	4013      	ands	r3, r2
 800452c:	d0f0      	beq.n	8004510 <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	689b      	ldr	r3, [r3, #8]
 8004532:	2b01      	cmp	r3, #1
 8004534:	d10e      	bne.n	8004554 <HAL_RCC_OscConfig+0x33c>
 8004536:	4b03      	ldr	r3, [pc, #12]	; (8004544 <HAL_RCC_OscConfig+0x32c>)
 8004538:	6a1a      	ldr	r2, [r3, #32]
 800453a:	4b02      	ldr	r3, [pc, #8]	; (8004544 <HAL_RCC_OscConfig+0x32c>)
 800453c:	2101      	movs	r1, #1
 800453e:	430a      	orrs	r2, r1
 8004540:	621a      	str	r2, [r3, #32]
 8004542:	e035      	b.n	80045b0 <HAL_RCC_OscConfig+0x398>
 8004544:	40021000 	.word	0x40021000
 8004548:	fffeffff 	.word	0xfffeffff
 800454c:	fffbffff 	.word	0xfffbffff
 8004550:	40007000 	.word	0x40007000
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	689b      	ldr	r3, [r3, #8]
 8004558:	2b00      	cmp	r3, #0
 800455a:	d10c      	bne.n	8004576 <HAL_RCC_OscConfig+0x35e>
 800455c:	4bb6      	ldr	r3, [pc, #728]	; (8004838 <HAL_RCC_OscConfig+0x620>)
 800455e:	6a1a      	ldr	r2, [r3, #32]
 8004560:	4bb5      	ldr	r3, [pc, #724]	; (8004838 <HAL_RCC_OscConfig+0x620>)
 8004562:	2101      	movs	r1, #1
 8004564:	438a      	bics	r2, r1
 8004566:	621a      	str	r2, [r3, #32]
 8004568:	4bb3      	ldr	r3, [pc, #716]	; (8004838 <HAL_RCC_OscConfig+0x620>)
 800456a:	6a1a      	ldr	r2, [r3, #32]
 800456c:	4bb2      	ldr	r3, [pc, #712]	; (8004838 <HAL_RCC_OscConfig+0x620>)
 800456e:	2104      	movs	r1, #4
 8004570:	438a      	bics	r2, r1
 8004572:	621a      	str	r2, [r3, #32]
 8004574:	e01c      	b.n	80045b0 <HAL_RCC_OscConfig+0x398>
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	689b      	ldr	r3, [r3, #8]
 800457a:	2b05      	cmp	r3, #5
 800457c:	d10c      	bne.n	8004598 <HAL_RCC_OscConfig+0x380>
 800457e:	4bae      	ldr	r3, [pc, #696]	; (8004838 <HAL_RCC_OscConfig+0x620>)
 8004580:	6a1a      	ldr	r2, [r3, #32]
 8004582:	4bad      	ldr	r3, [pc, #692]	; (8004838 <HAL_RCC_OscConfig+0x620>)
 8004584:	2104      	movs	r1, #4
 8004586:	430a      	orrs	r2, r1
 8004588:	621a      	str	r2, [r3, #32]
 800458a:	4bab      	ldr	r3, [pc, #684]	; (8004838 <HAL_RCC_OscConfig+0x620>)
 800458c:	6a1a      	ldr	r2, [r3, #32]
 800458e:	4baa      	ldr	r3, [pc, #680]	; (8004838 <HAL_RCC_OscConfig+0x620>)
 8004590:	2101      	movs	r1, #1
 8004592:	430a      	orrs	r2, r1
 8004594:	621a      	str	r2, [r3, #32]
 8004596:	e00b      	b.n	80045b0 <HAL_RCC_OscConfig+0x398>
 8004598:	4ba7      	ldr	r3, [pc, #668]	; (8004838 <HAL_RCC_OscConfig+0x620>)
 800459a:	6a1a      	ldr	r2, [r3, #32]
 800459c:	4ba6      	ldr	r3, [pc, #664]	; (8004838 <HAL_RCC_OscConfig+0x620>)
 800459e:	2101      	movs	r1, #1
 80045a0:	438a      	bics	r2, r1
 80045a2:	621a      	str	r2, [r3, #32]
 80045a4:	4ba4      	ldr	r3, [pc, #656]	; (8004838 <HAL_RCC_OscConfig+0x620>)
 80045a6:	6a1a      	ldr	r2, [r3, #32]
 80045a8:	4ba3      	ldr	r3, [pc, #652]	; (8004838 <HAL_RCC_OscConfig+0x620>)
 80045aa:	2104      	movs	r1, #4
 80045ac:	438a      	bics	r2, r1
 80045ae:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	689b      	ldr	r3, [r3, #8]
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	d014      	beq.n	80045e2 <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80045b8:	f7fc ff20 	bl	80013fc <HAL_GetTick>
 80045bc:	0003      	movs	r3, r0
 80045be:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80045c0:	e009      	b.n	80045d6 <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80045c2:	f7fc ff1b 	bl	80013fc <HAL_GetTick>
 80045c6:	0002      	movs	r2, r0
 80045c8:	69bb      	ldr	r3, [r7, #24]
 80045ca:	1ad3      	subs	r3, r2, r3
 80045cc:	4a9b      	ldr	r2, [pc, #620]	; (800483c <HAL_RCC_OscConfig+0x624>)
 80045ce:	4293      	cmp	r3, r2
 80045d0:	d901      	bls.n	80045d6 <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 80045d2:	2303      	movs	r3, #3
 80045d4:	e12b      	b.n	800482e <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80045d6:	4b98      	ldr	r3, [pc, #608]	; (8004838 <HAL_RCC_OscConfig+0x620>)
 80045d8:	6a1b      	ldr	r3, [r3, #32]
 80045da:	2202      	movs	r2, #2
 80045dc:	4013      	ands	r3, r2
 80045de:	d0f0      	beq.n	80045c2 <HAL_RCC_OscConfig+0x3aa>
 80045e0:	e013      	b.n	800460a <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80045e2:	f7fc ff0b 	bl	80013fc <HAL_GetTick>
 80045e6:	0003      	movs	r3, r0
 80045e8:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80045ea:	e009      	b.n	8004600 <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80045ec:	f7fc ff06 	bl	80013fc <HAL_GetTick>
 80045f0:	0002      	movs	r2, r0
 80045f2:	69bb      	ldr	r3, [r7, #24]
 80045f4:	1ad3      	subs	r3, r2, r3
 80045f6:	4a91      	ldr	r2, [pc, #580]	; (800483c <HAL_RCC_OscConfig+0x624>)
 80045f8:	4293      	cmp	r3, r2
 80045fa:	d901      	bls.n	8004600 <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 80045fc:	2303      	movs	r3, #3
 80045fe:	e116      	b.n	800482e <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004600:	4b8d      	ldr	r3, [pc, #564]	; (8004838 <HAL_RCC_OscConfig+0x620>)
 8004602:	6a1b      	ldr	r3, [r3, #32]
 8004604:	2202      	movs	r2, #2
 8004606:	4013      	ands	r3, r2
 8004608:	d1f0      	bne.n	80045ec <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800460a:	231f      	movs	r3, #31
 800460c:	18fb      	adds	r3, r7, r3
 800460e:	781b      	ldrb	r3, [r3, #0]
 8004610:	2b01      	cmp	r3, #1
 8004612:	d105      	bne.n	8004620 <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004614:	4b88      	ldr	r3, [pc, #544]	; (8004838 <HAL_RCC_OscConfig+0x620>)
 8004616:	69da      	ldr	r2, [r3, #28]
 8004618:	4b87      	ldr	r3, [pc, #540]	; (8004838 <HAL_RCC_OscConfig+0x620>)
 800461a:	4989      	ldr	r1, [pc, #548]	; (8004840 <HAL_RCC_OscConfig+0x628>)
 800461c:	400a      	ands	r2, r1
 800461e:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	2210      	movs	r2, #16
 8004626:	4013      	ands	r3, r2
 8004628:	d063      	beq.n	80046f2 <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	695b      	ldr	r3, [r3, #20]
 800462e:	2b01      	cmp	r3, #1
 8004630:	d12a      	bne.n	8004688 <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8004632:	4b81      	ldr	r3, [pc, #516]	; (8004838 <HAL_RCC_OscConfig+0x620>)
 8004634:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004636:	4b80      	ldr	r3, [pc, #512]	; (8004838 <HAL_RCC_OscConfig+0x620>)
 8004638:	2104      	movs	r1, #4
 800463a:	430a      	orrs	r2, r1
 800463c:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 800463e:	4b7e      	ldr	r3, [pc, #504]	; (8004838 <HAL_RCC_OscConfig+0x620>)
 8004640:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004642:	4b7d      	ldr	r3, [pc, #500]	; (8004838 <HAL_RCC_OscConfig+0x620>)
 8004644:	2101      	movs	r1, #1
 8004646:	430a      	orrs	r2, r1
 8004648:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800464a:	f7fc fed7 	bl	80013fc <HAL_GetTick>
 800464e:	0003      	movs	r3, r0
 8004650:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8004652:	e008      	b.n	8004666 <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8004654:	f7fc fed2 	bl	80013fc <HAL_GetTick>
 8004658:	0002      	movs	r2, r0
 800465a:	69bb      	ldr	r3, [r7, #24]
 800465c:	1ad3      	subs	r3, r2, r3
 800465e:	2b02      	cmp	r3, #2
 8004660:	d901      	bls.n	8004666 <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 8004662:	2303      	movs	r3, #3
 8004664:	e0e3      	b.n	800482e <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8004666:	4b74      	ldr	r3, [pc, #464]	; (8004838 <HAL_RCC_OscConfig+0x620>)
 8004668:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800466a:	2202      	movs	r2, #2
 800466c:	4013      	ands	r3, r2
 800466e:	d0f1      	beq.n	8004654 <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8004670:	4b71      	ldr	r3, [pc, #452]	; (8004838 <HAL_RCC_OscConfig+0x620>)
 8004672:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004674:	22f8      	movs	r2, #248	; 0xf8
 8004676:	4393      	bics	r3, r2
 8004678:	0019      	movs	r1, r3
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	699b      	ldr	r3, [r3, #24]
 800467e:	00da      	lsls	r2, r3, #3
 8004680:	4b6d      	ldr	r3, [pc, #436]	; (8004838 <HAL_RCC_OscConfig+0x620>)
 8004682:	430a      	orrs	r2, r1
 8004684:	635a      	str	r2, [r3, #52]	; 0x34
 8004686:	e034      	b.n	80046f2 <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	695b      	ldr	r3, [r3, #20]
 800468c:	3305      	adds	r3, #5
 800468e:	d111      	bne.n	80046b4 <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8004690:	4b69      	ldr	r3, [pc, #420]	; (8004838 <HAL_RCC_OscConfig+0x620>)
 8004692:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004694:	4b68      	ldr	r3, [pc, #416]	; (8004838 <HAL_RCC_OscConfig+0x620>)
 8004696:	2104      	movs	r1, #4
 8004698:	438a      	bics	r2, r1
 800469a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 800469c:	4b66      	ldr	r3, [pc, #408]	; (8004838 <HAL_RCC_OscConfig+0x620>)
 800469e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80046a0:	22f8      	movs	r2, #248	; 0xf8
 80046a2:	4393      	bics	r3, r2
 80046a4:	0019      	movs	r1, r3
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	699b      	ldr	r3, [r3, #24]
 80046aa:	00da      	lsls	r2, r3, #3
 80046ac:	4b62      	ldr	r3, [pc, #392]	; (8004838 <HAL_RCC_OscConfig+0x620>)
 80046ae:	430a      	orrs	r2, r1
 80046b0:	635a      	str	r2, [r3, #52]	; 0x34
 80046b2:	e01e      	b.n	80046f2 <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80046b4:	4b60      	ldr	r3, [pc, #384]	; (8004838 <HAL_RCC_OscConfig+0x620>)
 80046b6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80046b8:	4b5f      	ldr	r3, [pc, #380]	; (8004838 <HAL_RCC_OscConfig+0x620>)
 80046ba:	2104      	movs	r1, #4
 80046bc:	430a      	orrs	r2, r1
 80046be:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 80046c0:	4b5d      	ldr	r3, [pc, #372]	; (8004838 <HAL_RCC_OscConfig+0x620>)
 80046c2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80046c4:	4b5c      	ldr	r3, [pc, #368]	; (8004838 <HAL_RCC_OscConfig+0x620>)
 80046c6:	2101      	movs	r1, #1
 80046c8:	438a      	bics	r2, r1
 80046ca:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80046cc:	f7fc fe96 	bl	80013fc <HAL_GetTick>
 80046d0:	0003      	movs	r3, r0
 80046d2:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80046d4:	e008      	b.n	80046e8 <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80046d6:	f7fc fe91 	bl	80013fc <HAL_GetTick>
 80046da:	0002      	movs	r2, r0
 80046dc:	69bb      	ldr	r3, [r7, #24]
 80046de:	1ad3      	subs	r3, r2, r3
 80046e0:	2b02      	cmp	r3, #2
 80046e2:	d901      	bls.n	80046e8 <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 80046e4:	2303      	movs	r3, #3
 80046e6:	e0a2      	b.n	800482e <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80046e8:	4b53      	ldr	r3, [pc, #332]	; (8004838 <HAL_RCC_OscConfig+0x620>)
 80046ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80046ec:	2202      	movs	r2, #2
 80046ee:	4013      	ands	r3, r2
 80046f0:	d1f1      	bne.n	80046d6 <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	6a1b      	ldr	r3, [r3, #32]
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d100      	bne.n	80046fc <HAL_RCC_OscConfig+0x4e4>
 80046fa:	e097      	b.n	800482c <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80046fc:	4b4e      	ldr	r3, [pc, #312]	; (8004838 <HAL_RCC_OscConfig+0x620>)
 80046fe:	685b      	ldr	r3, [r3, #4]
 8004700:	220c      	movs	r2, #12
 8004702:	4013      	ands	r3, r2
 8004704:	2b08      	cmp	r3, #8
 8004706:	d100      	bne.n	800470a <HAL_RCC_OscConfig+0x4f2>
 8004708:	e06b      	b.n	80047e2 <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	6a1b      	ldr	r3, [r3, #32]
 800470e:	2b02      	cmp	r3, #2
 8004710:	d14c      	bne.n	80047ac <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004712:	4b49      	ldr	r3, [pc, #292]	; (8004838 <HAL_RCC_OscConfig+0x620>)
 8004714:	681a      	ldr	r2, [r3, #0]
 8004716:	4b48      	ldr	r3, [pc, #288]	; (8004838 <HAL_RCC_OscConfig+0x620>)
 8004718:	494a      	ldr	r1, [pc, #296]	; (8004844 <HAL_RCC_OscConfig+0x62c>)
 800471a:	400a      	ands	r2, r1
 800471c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800471e:	f7fc fe6d 	bl	80013fc <HAL_GetTick>
 8004722:	0003      	movs	r3, r0
 8004724:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004726:	e008      	b.n	800473a <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004728:	f7fc fe68 	bl	80013fc <HAL_GetTick>
 800472c:	0002      	movs	r2, r0
 800472e:	69bb      	ldr	r3, [r7, #24]
 8004730:	1ad3      	subs	r3, r2, r3
 8004732:	2b02      	cmp	r3, #2
 8004734:	d901      	bls.n	800473a <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 8004736:	2303      	movs	r3, #3
 8004738:	e079      	b.n	800482e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800473a:	4b3f      	ldr	r3, [pc, #252]	; (8004838 <HAL_RCC_OscConfig+0x620>)
 800473c:	681a      	ldr	r2, [r3, #0]
 800473e:	2380      	movs	r3, #128	; 0x80
 8004740:	049b      	lsls	r3, r3, #18
 8004742:	4013      	ands	r3, r2
 8004744:	d1f0      	bne.n	8004728 <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004746:	4b3c      	ldr	r3, [pc, #240]	; (8004838 <HAL_RCC_OscConfig+0x620>)
 8004748:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800474a:	220f      	movs	r2, #15
 800474c:	4393      	bics	r3, r2
 800474e:	0019      	movs	r1, r3
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004754:	4b38      	ldr	r3, [pc, #224]	; (8004838 <HAL_RCC_OscConfig+0x620>)
 8004756:	430a      	orrs	r2, r1
 8004758:	62da      	str	r2, [r3, #44]	; 0x2c
 800475a:	4b37      	ldr	r3, [pc, #220]	; (8004838 <HAL_RCC_OscConfig+0x620>)
 800475c:	685b      	ldr	r3, [r3, #4]
 800475e:	4a3a      	ldr	r2, [pc, #232]	; (8004848 <HAL_RCC_OscConfig+0x630>)
 8004760:	4013      	ands	r3, r2
 8004762:	0019      	movs	r1, r3
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800476c:	431a      	orrs	r2, r3
 800476e:	4b32      	ldr	r3, [pc, #200]	; (8004838 <HAL_RCC_OscConfig+0x620>)
 8004770:	430a      	orrs	r2, r1
 8004772:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004774:	4b30      	ldr	r3, [pc, #192]	; (8004838 <HAL_RCC_OscConfig+0x620>)
 8004776:	681a      	ldr	r2, [r3, #0]
 8004778:	4b2f      	ldr	r3, [pc, #188]	; (8004838 <HAL_RCC_OscConfig+0x620>)
 800477a:	2180      	movs	r1, #128	; 0x80
 800477c:	0449      	lsls	r1, r1, #17
 800477e:	430a      	orrs	r2, r1
 8004780:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004782:	f7fc fe3b 	bl	80013fc <HAL_GetTick>
 8004786:	0003      	movs	r3, r0
 8004788:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800478a:	e008      	b.n	800479e <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800478c:	f7fc fe36 	bl	80013fc <HAL_GetTick>
 8004790:	0002      	movs	r2, r0
 8004792:	69bb      	ldr	r3, [r7, #24]
 8004794:	1ad3      	subs	r3, r2, r3
 8004796:	2b02      	cmp	r3, #2
 8004798:	d901      	bls.n	800479e <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 800479a:	2303      	movs	r3, #3
 800479c:	e047      	b.n	800482e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800479e:	4b26      	ldr	r3, [pc, #152]	; (8004838 <HAL_RCC_OscConfig+0x620>)
 80047a0:	681a      	ldr	r2, [r3, #0]
 80047a2:	2380      	movs	r3, #128	; 0x80
 80047a4:	049b      	lsls	r3, r3, #18
 80047a6:	4013      	ands	r3, r2
 80047a8:	d0f0      	beq.n	800478c <HAL_RCC_OscConfig+0x574>
 80047aa:	e03f      	b.n	800482c <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80047ac:	4b22      	ldr	r3, [pc, #136]	; (8004838 <HAL_RCC_OscConfig+0x620>)
 80047ae:	681a      	ldr	r2, [r3, #0]
 80047b0:	4b21      	ldr	r3, [pc, #132]	; (8004838 <HAL_RCC_OscConfig+0x620>)
 80047b2:	4924      	ldr	r1, [pc, #144]	; (8004844 <HAL_RCC_OscConfig+0x62c>)
 80047b4:	400a      	ands	r2, r1
 80047b6:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80047b8:	f7fc fe20 	bl	80013fc <HAL_GetTick>
 80047bc:	0003      	movs	r3, r0
 80047be:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80047c0:	e008      	b.n	80047d4 <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80047c2:	f7fc fe1b 	bl	80013fc <HAL_GetTick>
 80047c6:	0002      	movs	r2, r0
 80047c8:	69bb      	ldr	r3, [r7, #24]
 80047ca:	1ad3      	subs	r3, r2, r3
 80047cc:	2b02      	cmp	r3, #2
 80047ce:	d901      	bls.n	80047d4 <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 80047d0:	2303      	movs	r3, #3
 80047d2:	e02c      	b.n	800482e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80047d4:	4b18      	ldr	r3, [pc, #96]	; (8004838 <HAL_RCC_OscConfig+0x620>)
 80047d6:	681a      	ldr	r2, [r3, #0]
 80047d8:	2380      	movs	r3, #128	; 0x80
 80047da:	049b      	lsls	r3, r3, #18
 80047dc:	4013      	ands	r3, r2
 80047de:	d1f0      	bne.n	80047c2 <HAL_RCC_OscConfig+0x5aa>
 80047e0:	e024      	b.n	800482c <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	6a1b      	ldr	r3, [r3, #32]
 80047e6:	2b01      	cmp	r3, #1
 80047e8:	d101      	bne.n	80047ee <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 80047ea:	2301      	movs	r3, #1
 80047ec:	e01f      	b.n	800482e <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 80047ee:	4b12      	ldr	r3, [pc, #72]	; (8004838 <HAL_RCC_OscConfig+0x620>)
 80047f0:	685b      	ldr	r3, [r3, #4]
 80047f2:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 80047f4:	4b10      	ldr	r3, [pc, #64]	; (8004838 <HAL_RCC_OscConfig+0x620>)
 80047f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047f8:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80047fa:	697a      	ldr	r2, [r7, #20]
 80047fc:	2380      	movs	r3, #128	; 0x80
 80047fe:	025b      	lsls	r3, r3, #9
 8004800:	401a      	ands	r2, r3
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004806:	429a      	cmp	r2, r3
 8004808:	d10e      	bne.n	8004828 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 800480a:	693b      	ldr	r3, [r7, #16]
 800480c:	220f      	movs	r2, #15
 800480e:	401a      	ands	r2, r3
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004814:	429a      	cmp	r2, r3
 8004816:	d107      	bne.n	8004828 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8004818:	697a      	ldr	r2, [r7, #20]
 800481a:	23f0      	movs	r3, #240	; 0xf0
 800481c:	039b      	lsls	r3, r3, #14
 800481e:	401a      	ands	r2, r3
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8004824:	429a      	cmp	r2, r3
 8004826:	d001      	beq.n	800482c <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 8004828:	2301      	movs	r3, #1
 800482a:	e000      	b.n	800482e <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 800482c:	2300      	movs	r3, #0
}
 800482e:	0018      	movs	r0, r3
 8004830:	46bd      	mov	sp, r7
 8004832:	b008      	add	sp, #32
 8004834:	bd80      	pop	{r7, pc}
 8004836:	46c0      	nop			; (mov r8, r8)
 8004838:	40021000 	.word	0x40021000
 800483c:	00001388 	.word	0x00001388
 8004840:	efffffff 	.word	0xefffffff
 8004844:	feffffff 	.word	0xfeffffff
 8004848:	ffc2ffff 	.word	0xffc2ffff

0800484c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800484c:	b580      	push	{r7, lr}
 800484e:	b084      	sub	sp, #16
 8004850:	af00      	add	r7, sp, #0
 8004852:	6078      	str	r0, [r7, #4]
 8004854:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	2b00      	cmp	r3, #0
 800485a:	d101      	bne.n	8004860 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800485c:	2301      	movs	r3, #1
 800485e:	e0b3      	b.n	80049c8 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004860:	4b5b      	ldr	r3, [pc, #364]	; (80049d0 <HAL_RCC_ClockConfig+0x184>)
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	2201      	movs	r2, #1
 8004866:	4013      	ands	r3, r2
 8004868:	683a      	ldr	r2, [r7, #0]
 800486a:	429a      	cmp	r2, r3
 800486c:	d911      	bls.n	8004892 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800486e:	4b58      	ldr	r3, [pc, #352]	; (80049d0 <HAL_RCC_ClockConfig+0x184>)
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	2201      	movs	r2, #1
 8004874:	4393      	bics	r3, r2
 8004876:	0019      	movs	r1, r3
 8004878:	4b55      	ldr	r3, [pc, #340]	; (80049d0 <HAL_RCC_ClockConfig+0x184>)
 800487a:	683a      	ldr	r2, [r7, #0]
 800487c:	430a      	orrs	r2, r1
 800487e:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004880:	4b53      	ldr	r3, [pc, #332]	; (80049d0 <HAL_RCC_ClockConfig+0x184>)
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	2201      	movs	r2, #1
 8004886:	4013      	ands	r3, r2
 8004888:	683a      	ldr	r2, [r7, #0]
 800488a:	429a      	cmp	r2, r3
 800488c:	d001      	beq.n	8004892 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 800488e:	2301      	movs	r3, #1
 8004890:	e09a      	b.n	80049c8 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	2202      	movs	r2, #2
 8004898:	4013      	ands	r3, r2
 800489a:	d015      	beq.n	80048c8 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	2204      	movs	r2, #4
 80048a2:	4013      	ands	r3, r2
 80048a4:	d006      	beq.n	80048b4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80048a6:	4b4b      	ldr	r3, [pc, #300]	; (80049d4 <HAL_RCC_ClockConfig+0x188>)
 80048a8:	685a      	ldr	r2, [r3, #4]
 80048aa:	4b4a      	ldr	r3, [pc, #296]	; (80049d4 <HAL_RCC_ClockConfig+0x188>)
 80048ac:	21e0      	movs	r1, #224	; 0xe0
 80048ae:	00c9      	lsls	r1, r1, #3
 80048b0:	430a      	orrs	r2, r1
 80048b2:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80048b4:	4b47      	ldr	r3, [pc, #284]	; (80049d4 <HAL_RCC_ClockConfig+0x188>)
 80048b6:	685b      	ldr	r3, [r3, #4]
 80048b8:	22f0      	movs	r2, #240	; 0xf0
 80048ba:	4393      	bics	r3, r2
 80048bc:	0019      	movs	r1, r3
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	689a      	ldr	r2, [r3, #8]
 80048c2:	4b44      	ldr	r3, [pc, #272]	; (80049d4 <HAL_RCC_ClockConfig+0x188>)
 80048c4:	430a      	orrs	r2, r1
 80048c6:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	2201      	movs	r2, #1
 80048ce:	4013      	ands	r3, r2
 80048d0:	d040      	beq.n	8004954 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	685b      	ldr	r3, [r3, #4]
 80048d6:	2b01      	cmp	r3, #1
 80048d8:	d107      	bne.n	80048ea <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80048da:	4b3e      	ldr	r3, [pc, #248]	; (80049d4 <HAL_RCC_ClockConfig+0x188>)
 80048dc:	681a      	ldr	r2, [r3, #0]
 80048de:	2380      	movs	r3, #128	; 0x80
 80048e0:	029b      	lsls	r3, r3, #10
 80048e2:	4013      	ands	r3, r2
 80048e4:	d114      	bne.n	8004910 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80048e6:	2301      	movs	r3, #1
 80048e8:	e06e      	b.n	80049c8 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	685b      	ldr	r3, [r3, #4]
 80048ee:	2b02      	cmp	r3, #2
 80048f0:	d107      	bne.n	8004902 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80048f2:	4b38      	ldr	r3, [pc, #224]	; (80049d4 <HAL_RCC_ClockConfig+0x188>)
 80048f4:	681a      	ldr	r2, [r3, #0]
 80048f6:	2380      	movs	r3, #128	; 0x80
 80048f8:	049b      	lsls	r3, r3, #18
 80048fa:	4013      	ands	r3, r2
 80048fc:	d108      	bne.n	8004910 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80048fe:	2301      	movs	r3, #1
 8004900:	e062      	b.n	80049c8 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004902:	4b34      	ldr	r3, [pc, #208]	; (80049d4 <HAL_RCC_ClockConfig+0x188>)
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	2202      	movs	r2, #2
 8004908:	4013      	ands	r3, r2
 800490a:	d101      	bne.n	8004910 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 800490c:	2301      	movs	r3, #1
 800490e:	e05b      	b.n	80049c8 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004910:	4b30      	ldr	r3, [pc, #192]	; (80049d4 <HAL_RCC_ClockConfig+0x188>)
 8004912:	685b      	ldr	r3, [r3, #4]
 8004914:	2203      	movs	r2, #3
 8004916:	4393      	bics	r3, r2
 8004918:	0019      	movs	r1, r3
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	685a      	ldr	r2, [r3, #4]
 800491e:	4b2d      	ldr	r3, [pc, #180]	; (80049d4 <HAL_RCC_ClockConfig+0x188>)
 8004920:	430a      	orrs	r2, r1
 8004922:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004924:	f7fc fd6a 	bl	80013fc <HAL_GetTick>
 8004928:	0003      	movs	r3, r0
 800492a:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800492c:	e009      	b.n	8004942 <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800492e:	f7fc fd65 	bl	80013fc <HAL_GetTick>
 8004932:	0002      	movs	r2, r0
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	1ad3      	subs	r3, r2, r3
 8004938:	4a27      	ldr	r2, [pc, #156]	; (80049d8 <HAL_RCC_ClockConfig+0x18c>)
 800493a:	4293      	cmp	r3, r2
 800493c:	d901      	bls.n	8004942 <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 800493e:	2303      	movs	r3, #3
 8004940:	e042      	b.n	80049c8 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004942:	4b24      	ldr	r3, [pc, #144]	; (80049d4 <HAL_RCC_ClockConfig+0x188>)
 8004944:	685b      	ldr	r3, [r3, #4]
 8004946:	220c      	movs	r2, #12
 8004948:	401a      	ands	r2, r3
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	685b      	ldr	r3, [r3, #4]
 800494e:	009b      	lsls	r3, r3, #2
 8004950:	429a      	cmp	r2, r3
 8004952:	d1ec      	bne.n	800492e <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004954:	4b1e      	ldr	r3, [pc, #120]	; (80049d0 <HAL_RCC_ClockConfig+0x184>)
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	2201      	movs	r2, #1
 800495a:	4013      	ands	r3, r2
 800495c:	683a      	ldr	r2, [r7, #0]
 800495e:	429a      	cmp	r2, r3
 8004960:	d211      	bcs.n	8004986 <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004962:	4b1b      	ldr	r3, [pc, #108]	; (80049d0 <HAL_RCC_ClockConfig+0x184>)
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	2201      	movs	r2, #1
 8004968:	4393      	bics	r3, r2
 800496a:	0019      	movs	r1, r3
 800496c:	4b18      	ldr	r3, [pc, #96]	; (80049d0 <HAL_RCC_ClockConfig+0x184>)
 800496e:	683a      	ldr	r2, [r7, #0]
 8004970:	430a      	orrs	r2, r1
 8004972:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004974:	4b16      	ldr	r3, [pc, #88]	; (80049d0 <HAL_RCC_ClockConfig+0x184>)
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	2201      	movs	r2, #1
 800497a:	4013      	ands	r3, r2
 800497c:	683a      	ldr	r2, [r7, #0]
 800497e:	429a      	cmp	r2, r3
 8004980:	d001      	beq.n	8004986 <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 8004982:	2301      	movs	r3, #1
 8004984:	e020      	b.n	80049c8 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	2204      	movs	r2, #4
 800498c:	4013      	ands	r3, r2
 800498e:	d009      	beq.n	80049a4 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8004990:	4b10      	ldr	r3, [pc, #64]	; (80049d4 <HAL_RCC_ClockConfig+0x188>)
 8004992:	685b      	ldr	r3, [r3, #4]
 8004994:	4a11      	ldr	r2, [pc, #68]	; (80049dc <HAL_RCC_ClockConfig+0x190>)
 8004996:	4013      	ands	r3, r2
 8004998:	0019      	movs	r1, r3
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	68da      	ldr	r2, [r3, #12]
 800499e:	4b0d      	ldr	r3, [pc, #52]	; (80049d4 <HAL_RCC_ClockConfig+0x188>)
 80049a0:	430a      	orrs	r2, r1
 80049a2:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80049a4:	f000 f820 	bl	80049e8 <HAL_RCC_GetSysClockFreq>
 80049a8:	0001      	movs	r1, r0
 80049aa:	4b0a      	ldr	r3, [pc, #40]	; (80049d4 <HAL_RCC_ClockConfig+0x188>)
 80049ac:	685b      	ldr	r3, [r3, #4]
 80049ae:	091b      	lsrs	r3, r3, #4
 80049b0:	220f      	movs	r2, #15
 80049b2:	4013      	ands	r3, r2
 80049b4:	4a0a      	ldr	r2, [pc, #40]	; (80049e0 <HAL_RCC_ClockConfig+0x194>)
 80049b6:	5cd3      	ldrb	r3, [r2, r3]
 80049b8:	000a      	movs	r2, r1
 80049ba:	40da      	lsrs	r2, r3
 80049bc:	4b09      	ldr	r3, [pc, #36]	; (80049e4 <HAL_RCC_ClockConfig+0x198>)
 80049be:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 80049c0:	2003      	movs	r0, #3
 80049c2:	f7fc fcd5 	bl	8001370 <HAL_InitTick>
  
  return HAL_OK;
 80049c6:	2300      	movs	r3, #0
}
 80049c8:	0018      	movs	r0, r3
 80049ca:	46bd      	mov	sp, r7
 80049cc:	b004      	add	sp, #16
 80049ce:	bd80      	pop	{r7, pc}
 80049d0:	40022000 	.word	0x40022000
 80049d4:	40021000 	.word	0x40021000
 80049d8:	00001388 	.word	0x00001388
 80049dc:	fffff8ff 	.word	0xfffff8ff
 80049e0:	08006664 	.word	0x08006664
 80049e4:	20000000 	.word	0x20000000

080049e8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80049e8:	b580      	push	{r7, lr}
 80049ea:	b086      	sub	sp, #24
 80049ec:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80049ee:	2300      	movs	r3, #0
 80049f0:	60fb      	str	r3, [r7, #12]
 80049f2:	2300      	movs	r3, #0
 80049f4:	60bb      	str	r3, [r7, #8]
 80049f6:	2300      	movs	r3, #0
 80049f8:	617b      	str	r3, [r7, #20]
 80049fa:	2300      	movs	r3, #0
 80049fc:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80049fe:	2300      	movs	r3, #0
 8004a00:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8004a02:	4b20      	ldr	r3, [pc, #128]	; (8004a84 <HAL_RCC_GetSysClockFreq+0x9c>)
 8004a04:	685b      	ldr	r3, [r3, #4]
 8004a06:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	220c      	movs	r2, #12
 8004a0c:	4013      	ands	r3, r2
 8004a0e:	2b04      	cmp	r3, #4
 8004a10:	d002      	beq.n	8004a18 <HAL_RCC_GetSysClockFreq+0x30>
 8004a12:	2b08      	cmp	r3, #8
 8004a14:	d003      	beq.n	8004a1e <HAL_RCC_GetSysClockFreq+0x36>
 8004a16:	e02c      	b.n	8004a72 <HAL_RCC_GetSysClockFreq+0x8a>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004a18:	4b1b      	ldr	r3, [pc, #108]	; (8004a88 <HAL_RCC_GetSysClockFreq+0xa0>)
 8004a1a:	613b      	str	r3, [r7, #16]
      break;
 8004a1c:	e02c      	b.n	8004a78 <HAL_RCC_GetSysClockFreq+0x90>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	0c9b      	lsrs	r3, r3, #18
 8004a22:	220f      	movs	r2, #15
 8004a24:	4013      	ands	r3, r2
 8004a26:	4a19      	ldr	r2, [pc, #100]	; (8004a8c <HAL_RCC_GetSysClockFreq+0xa4>)
 8004a28:	5cd3      	ldrb	r3, [r2, r3]
 8004a2a:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8004a2c:	4b15      	ldr	r3, [pc, #84]	; (8004a84 <HAL_RCC_GetSysClockFreq+0x9c>)
 8004a2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a30:	220f      	movs	r2, #15
 8004a32:	4013      	ands	r3, r2
 8004a34:	4a16      	ldr	r2, [pc, #88]	; (8004a90 <HAL_RCC_GetSysClockFreq+0xa8>)
 8004a36:	5cd3      	ldrb	r3, [r2, r3]
 8004a38:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8004a3a:	68fa      	ldr	r2, [r7, #12]
 8004a3c:	2380      	movs	r3, #128	; 0x80
 8004a3e:	025b      	lsls	r3, r3, #9
 8004a40:	4013      	ands	r3, r2
 8004a42:	d009      	beq.n	8004a58 <HAL_RCC_GetSysClockFreq+0x70>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8004a44:	68b9      	ldr	r1, [r7, #8]
 8004a46:	4810      	ldr	r0, [pc, #64]	; (8004a88 <HAL_RCC_GetSysClockFreq+0xa0>)
 8004a48:	f7fb fb5e 	bl	8000108 <__udivsi3>
 8004a4c:	0003      	movs	r3, r0
 8004a4e:	001a      	movs	r2, r3
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	4353      	muls	r3, r2
 8004a54:	617b      	str	r3, [r7, #20]
 8004a56:	e009      	b.n	8004a6c <HAL_RCC_GetSysClockFreq+0x84>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8004a58:	6879      	ldr	r1, [r7, #4]
 8004a5a:	000a      	movs	r2, r1
 8004a5c:	0152      	lsls	r2, r2, #5
 8004a5e:	1a52      	subs	r2, r2, r1
 8004a60:	0193      	lsls	r3, r2, #6
 8004a62:	1a9b      	subs	r3, r3, r2
 8004a64:	00db      	lsls	r3, r3, #3
 8004a66:	185b      	adds	r3, r3, r1
 8004a68:	021b      	lsls	r3, r3, #8
 8004a6a:	617b      	str	r3, [r7, #20]
#endif
      }
      sysclockfreq = pllclk;
 8004a6c:	697b      	ldr	r3, [r7, #20]
 8004a6e:	613b      	str	r3, [r7, #16]
      break;
 8004a70:	e002      	b.n	8004a78 <HAL_RCC_GetSysClockFreq+0x90>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004a72:	4b05      	ldr	r3, [pc, #20]	; (8004a88 <HAL_RCC_GetSysClockFreq+0xa0>)
 8004a74:	613b      	str	r3, [r7, #16]
      break;
 8004a76:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8004a78:	693b      	ldr	r3, [r7, #16]
}
 8004a7a:	0018      	movs	r0, r3
 8004a7c:	46bd      	mov	sp, r7
 8004a7e:	b006      	add	sp, #24
 8004a80:	bd80      	pop	{r7, pc}
 8004a82:	46c0      	nop			; (mov r8, r8)
 8004a84:	40021000 	.word	0x40021000
 8004a88:	007a1200 	.word	0x007a1200
 8004a8c:	0800667c 	.word	0x0800667c
 8004a90:	0800668c 	.word	0x0800668c

08004a94 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004a94:	b580      	push	{r7, lr}
 8004a96:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004a98:	4b02      	ldr	r3, [pc, #8]	; (8004aa4 <HAL_RCC_GetHCLKFreq+0x10>)
 8004a9a:	681b      	ldr	r3, [r3, #0]
}
 8004a9c:	0018      	movs	r0, r3
 8004a9e:	46bd      	mov	sp, r7
 8004aa0:	bd80      	pop	{r7, pc}
 8004aa2:	46c0      	nop			; (mov r8, r8)
 8004aa4:	20000000 	.word	0x20000000

08004aa8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004aa8:	b580      	push	{r7, lr}
 8004aaa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8004aac:	f7ff fff2 	bl	8004a94 <HAL_RCC_GetHCLKFreq>
 8004ab0:	0001      	movs	r1, r0
 8004ab2:	4b06      	ldr	r3, [pc, #24]	; (8004acc <HAL_RCC_GetPCLK1Freq+0x24>)
 8004ab4:	685b      	ldr	r3, [r3, #4]
 8004ab6:	0a1b      	lsrs	r3, r3, #8
 8004ab8:	2207      	movs	r2, #7
 8004aba:	4013      	ands	r3, r2
 8004abc:	4a04      	ldr	r2, [pc, #16]	; (8004ad0 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004abe:	5cd3      	ldrb	r3, [r2, r3]
 8004ac0:	40d9      	lsrs	r1, r3
 8004ac2:	000b      	movs	r3, r1
}    
 8004ac4:	0018      	movs	r0, r3
 8004ac6:	46bd      	mov	sp, r7
 8004ac8:	bd80      	pop	{r7, pc}
 8004aca:	46c0      	nop			; (mov r8, r8)
 8004acc:	40021000 	.word	0x40021000
 8004ad0:	08006674 	.word	0x08006674

08004ad4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004ad4:	b580      	push	{r7, lr}
 8004ad6:	b086      	sub	sp, #24
 8004ad8:	af00      	add	r7, sp, #0
 8004ada:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004adc:	2300      	movs	r3, #0
 8004ade:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 8004ae0:	2300      	movs	r3, #0
 8004ae2:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681a      	ldr	r2, [r3, #0]
 8004ae8:	2380      	movs	r3, #128	; 0x80
 8004aea:	025b      	lsls	r3, r3, #9
 8004aec:	4013      	ands	r3, r2
 8004aee:	d100      	bne.n	8004af2 <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8004af0:	e08e      	b.n	8004c10 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 8004af2:	2017      	movs	r0, #23
 8004af4:	183b      	adds	r3, r7, r0
 8004af6:	2200      	movs	r2, #0
 8004af8:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004afa:	4b57      	ldr	r3, [pc, #348]	; (8004c58 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8004afc:	69da      	ldr	r2, [r3, #28]
 8004afe:	2380      	movs	r3, #128	; 0x80
 8004b00:	055b      	lsls	r3, r3, #21
 8004b02:	4013      	ands	r3, r2
 8004b04:	d110      	bne.n	8004b28 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004b06:	4b54      	ldr	r3, [pc, #336]	; (8004c58 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8004b08:	69da      	ldr	r2, [r3, #28]
 8004b0a:	4b53      	ldr	r3, [pc, #332]	; (8004c58 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8004b0c:	2180      	movs	r1, #128	; 0x80
 8004b0e:	0549      	lsls	r1, r1, #21
 8004b10:	430a      	orrs	r2, r1
 8004b12:	61da      	str	r2, [r3, #28]
 8004b14:	4b50      	ldr	r3, [pc, #320]	; (8004c58 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8004b16:	69da      	ldr	r2, [r3, #28]
 8004b18:	2380      	movs	r3, #128	; 0x80
 8004b1a:	055b      	lsls	r3, r3, #21
 8004b1c:	4013      	ands	r3, r2
 8004b1e:	60bb      	str	r3, [r7, #8]
 8004b20:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004b22:	183b      	adds	r3, r7, r0
 8004b24:	2201      	movs	r2, #1
 8004b26:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004b28:	4b4c      	ldr	r3, [pc, #304]	; (8004c5c <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8004b2a:	681a      	ldr	r2, [r3, #0]
 8004b2c:	2380      	movs	r3, #128	; 0x80
 8004b2e:	005b      	lsls	r3, r3, #1
 8004b30:	4013      	ands	r3, r2
 8004b32:	d11a      	bne.n	8004b6a <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004b34:	4b49      	ldr	r3, [pc, #292]	; (8004c5c <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8004b36:	681a      	ldr	r2, [r3, #0]
 8004b38:	4b48      	ldr	r3, [pc, #288]	; (8004c5c <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8004b3a:	2180      	movs	r1, #128	; 0x80
 8004b3c:	0049      	lsls	r1, r1, #1
 8004b3e:	430a      	orrs	r2, r1
 8004b40:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004b42:	f7fc fc5b 	bl	80013fc <HAL_GetTick>
 8004b46:	0003      	movs	r3, r0
 8004b48:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004b4a:	e008      	b.n	8004b5e <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004b4c:	f7fc fc56 	bl	80013fc <HAL_GetTick>
 8004b50:	0002      	movs	r2, r0
 8004b52:	693b      	ldr	r3, [r7, #16]
 8004b54:	1ad3      	subs	r3, r2, r3
 8004b56:	2b64      	cmp	r3, #100	; 0x64
 8004b58:	d901      	bls.n	8004b5e <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 8004b5a:	2303      	movs	r3, #3
 8004b5c:	e077      	b.n	8004c4e <HAL_RCCEx_PeriphCLKConfig+0x17a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004b5e:	4b3f      	ldr	r3, [pc, #252]	; (8004c5c <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8004b60:	681a      	ldr	r2, [r3, #0]
 8004b62:	2380      	movs	r3, #128	; 0x80
 8004b64:	005b      	lsls	r3, r3, #1
 8004b66:	4013      	ands	r3, r2
 8004b68:	d0f0      	beq.n	8004b4c <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004b6a:	4b3b      	ldr	r3, [pc, #236]	; (8004c58 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8004b6c:	6a1a      	ldr	r2, [r3, #32]
 8004b6e:	23c0      	movs	r3, #192	; 0xc0
 8004b70:	009b      	lsls	r3, r3, #2
 8004b72:	4013      	ands	r3, r2
 8004b74:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	d034      	beq.n	8004be6 <HAL_RCCEx_PeriphCLKConfig+0x112>
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	685a      	ldr	r2, [r3, #4]
 8004b80:	23c0      	movs	r3, #192	; 0xc0
 8004b82:	009b      	lsls	r3, r3, #2
 8004b84:	4013      	ands	r3, r2
 8004b86:	68fa      	ldr	r2, [r7, #12]
 8004b88:	429a      	cmp	r2, r3
 8004b8a:	d02c      	beq.n	8004be6 <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004b8c:	4b32      	ldr	r3, [pc, #200]	; (8004c58 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8004b8e:	6a1b      	ldr	r3, [r3, #32]
 8004b90:	4a33      	ldr	r2, [pc, #204]	; (8004c60 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 8004b92:	4013      	ands	r3, r2
 8004b94:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004b96:	4b30      	ldr	r3, [pc, #192]	; (8004c58 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8004b98:	6a1a      	ldr	r2, [r3, #32]
 8004b9a:	4b2f      	ldr	r3, [pc, #188]	; (8004c58 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8004b9c:	2180      	movs	r1, #128	; 0x80
 8004b9e:	0249      	lsls	r1, r1, #9
 8004ba0:	430a      	orrs	r2, r1
 8004ba2:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004ba4:	4b2c      	ldr	r3, [pc, #176]	; (8004c58 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8004ba6:	6a1a      	ldr	r2, [r3, #32]
 8004ba8:	4b2b      	ldr	r3, [pc, #172]	; (8004c58 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8004baa:	492e      	ldr	r1, [pc, #184]	; (8004c64 <HAL_RCCEx_PeriphCLKConfig+0x190>)
 8004bac:	400a      	ands	r2, r1
 8004bae:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004bb0:	4b29      	ldr	r3, [pc, #164]	; (8004c58 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8004bb2:	68fa      	ldr	r2, [r7, #12]
 8004bb4:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	2201      	movs	r2, #1
 8004bba:	4013      	ands	r3, r2
 8004bbc:	d013      	beq.n	8004be6 <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004bbe:	f7fc fc1d 	bl	80013fc <HAL_GetTick>
 8004bc2:	0003      	movs	r3, r0
 8004bc4:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004bc6:	e009      	b.n	8004bdc <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004bc8:	f7fc fc18 	bl	80013fc <HAL_GetTick>
 8004bcc:	0002      	movs	r2, r0
 8004bce:	693b      	ldr	r3, [r7, #16]
 8004bd0:	1ad3      	subs	r3, r2, r3
 8004bd2:	4a25      	ldr	r2, [pc, #148]	; (8004c68 <HAL_RCCEx_PeriphCLKConfig+0x194>)
 8004bd4:	4293      	cmp	r3, r2
 8004bd6:	d901      	bls.n	8004bdc <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 8004bd8:	2303      	movs	r3, #3
 8004bda:	e038      	b.n	8004c4e <HAL_RCCEx_PeriphCLKConfig+0x17a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004bdc:	4b1e      	ldr	r3, [pc, #120]	; (8004c58 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8004bde:	6a1b      	ldr	r3, [r3, #32]
 8004be0:	2202      	movs	r2, #2
 8004be2:	4013      	ands	r3, r2
 8004be4:	d0f0      	beq.n	8004bc8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004be6:	4b1c      	ldr	r3, [pc, #112]	; (8004c58 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8004be8:	6a1b      	ldr	r3, [r3, #32]
 8004bea:	4a1d      	ldr	r2, [pc, #116]	; (8004c60 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 8004bec:	4013      	ands	r3, r2
 8004bee:	0019      	movs	r1, r3
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	685a      	ldr	r2, [r3, #4]
 8004bf4:	4b18      	ldr	r3, [pc, #96]	; (8004c58 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8004bf6:	430a      	orrs	r2, r1
 8004bf8:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004bfa:	2317      	movs	r3, #23
 8004bfc:	18fb      	adds	r3, r7, r3
 8004bfe:	781b      	ldrb	r3, [r3, #0]
 8004c00:	2b01      	cmp	r3, #1
 8004c02:	d105      	bne.n	8004c10 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004c04:	4b14      	ldr	r3, [pc, #80]	; (8004c58 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8004c06:	69da      	ldr	r2, [r3, #28]
 8004c08:	4b13      	ldr	r3, [pc, #76]	; (8004c58 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8004c0a:	4918      	ldr	r1, [pc, #96]	; (8004c6c <HAL_RCCEx_PeriphCLKConfig+0x198>)
 8004c0c:	400a      	ands	r2, r1
 8004c0e:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	2201      	movs	r2, #1
 8004c16:	4013      	ands	r3, r2
 8004c18:	d009      	beq.n	8004c2e <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004c1a:	4b0f      	ldr	r3, [pc, #60]	; (8004c58 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8004c1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c1e:	2203      	movs	r2, #3
 8004c20:	4393      	bics	r3, r2
 8004c22:	0019      	movs	r1, r3
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	689a      	ldr	r2, [r3, #8]
 8004c28:	4b0b      	ldr	r3, [pc, #44]	; (8004c58 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8004c2a:	430a      	orrs	r2, r1
 8004c2c:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	2220      	movs	r2, #32
 8004c34:	4013      	ands	r3, r2
 8004c36:	d009      	beq.n	8004c4c <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004c38:	4b07      	ldr	r3, [pc, #28]	; (8004c58 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8004c3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c3c:	2210      	movs	r2, #16
 8004c3e:	4393      	bics	r3, r2
 8004c40:	0019      	movs	r1, r3
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	68da      	ldr	r2, [r3, #12]
 8004c46:	4b04      	ldr	r3, [pc, #16]	; (8004c58 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8004c48:	430a      	orrs	r2, r1
 8004c4a:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8004c4c:	2300      	movs	r3, #0
}
 8004c4e:	0018      	movs	r0, r3
 8004c50:	46bd      	mov	sp, r7
 8004c52:	b006      	add	sp, #24
 8004c54:	bd80      	pop	{r7, pc}
 8004c56:	46c0      	nop			; (mov r8, r8)
 8004c58:	40021000 	.word	0x40021000
 8004c5c:	40007000 	.word	0x40007000
 8004c60:	fffffcff 	.word	0xfffffcff
 8004c64:	fffeffff 	.word	0xfffeffff
 8004c68:	00001388 	.word	0x00001388
 8004c6c:	efffffff 	.word	0xefffffff

08004c70 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004c70:	b580      	push	{r7, lr}
 8004c72:	b084      	sub	sp, #16
 8004c74:	af00      	add	r7, sp, #0
 8004c76:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d101      	bne.n	8004c82 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004c7e:	2301      	movs	r3, #1
 8004c80:	e0a8      	b.n	8004dd4 <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d109      	bne.n	8004c9e <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	685a      	ldr	r2, [r3, #4]
 8004c8e:	2382      	movs	r3, #130	; 0x82
 8004c90:	005b      	lsls	r3, r3, #1
 8004c92:	429a      	cmp	r2, r3
 8004c94:	d009      	beq.n	8004caa <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	2200      	movs	r2, #0
 8004c9a:	61da      	str	r2, [r3, #28]
 8004c9c:	e005      	b.n	8004caa <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	2200      	movs	r2, #0
 8004ca2:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	2200      	movs	r2, #0
 8004ca8:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	2200      	movs	r2, #0
 8004cae:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	225d      	movs	r2, #93	; 0x5d
 8004cb4:	5c9b      	ldrb	r3, [r3, r2]
 8004cb6:	b2db      	uxtb	r3, r3
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d107      	bne.n	8004ccc <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	225c      	movs	r2, #92	; 0x5c
 8004cc0:	2100      	movs	r1, #0
 8004cc2:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	0018      	movs	r0, r3
 8004cc8:	f7fc f95e 	bl	8000f88 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	225d      	movs	r2, #93	; 0x5d
 8004cd0:	2102      	movs	r1, #2
 8004cd2:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	681a      	ldr	r2, [r3, #0]
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	2140      	movs	r1, #64	; 0x40
 8004ce0:	438a      	bics	r2, r1
 8004ce2:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	68da      	ldr	r2, [r3, #12]
 8004ce8:	23e0      	movs	r3, #224	; 0xe0
 8004cea:	00db      	lsls	r3, r3, #3
 8004cec:	429a      	cmp	r2, r3
 8004cee:	d902      	bls.n	8004cf6 <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8004cf0:	2300      	movs	r3, #0
 8004cf2:	60fb      	str	r3, [r7, #12]
 8004cf4:	e002      	b.n	8004cfc <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8004cf6:	2380      	movs	r3, #128	; 0x80
 8004cf8:	015b      	lsls	r3, r3, #5
 8004cfa:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	68da      	ldr	r2, [r3, #12]
 8004d00:	23f0      	movs	r3, #240	; 0xf0
 8004d02:	011b      	lsls	r3, r3, #4
 8004d04:	429a      	cmp	r2, r3
 8004d06:	d008      	beq.n	8004d1a <HAL_SPI_Init+0xaa>
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	68da      	ldr	r2, [r3, #12]
 8004d0c:	23e0      	movs	r3, #224	; 0xe0
 8004d0e:	00db      	lsls	r3, r3, #3
 8004d10:	429a      	cmp	r2, r3
 8004d12:	d002      	beq.n	8004d1a <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	2200      	movs	r2, #0
 8004d18:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	685a      	ldr	r2, [r3, #4]
 8004d1e:	2382      	movs	r3, #130	; 0x82
 8004d20:	005b      	lsls	r3, r3, #1
 8004d22:	401a      	ands	r2, r3
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	6899      	ldr	r1, [r3, #8]
 8004d28:	2384      	movs	r3, #132	; 0x84
 8004d2a:	021b      	lsls	r3, r3, #8
 8004d2c:	400b      	ands	r3, r1
 8004d2e:	431a      	orrs	r2, r3
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	691b      	ldr	r3, [r3, #16]
 8004d34:	2102      	movs	r1, #2
 8004d36:	400b      	ands	r3, r1
 8004d38:	431a      	orrs	r2, r3
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	695b      	ldr	r3, [r3, #20]
 8004d3e:	2101      	movs	r1, #1
 8004d40:	400b      	ands	r3, r1
 8004d42:	431a      	orrs	r2, r3
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	6999      	ldr	r1, [r3, #24]
 8004d48:	2380      	movs	r3, #128	; 0x80
 8004d4a:	009b      	lsls	r3, r3, #2
 8004d4c:	400b      	ands	r3, r1
 8004d4e:	431a      	orrs	r2, r3
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	69db      	ldr	r3, [r3, #28]
 8004d54:	2138      	movs	r1, #56	; 0x38
 8004d56:	400b      	ands	r3, r1
 8004d58:	431a      	orrs	r2, r3
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	6a1b      	ldr	r3, [r3, #32]
 8004d5e:	2180      	movs	r1, #128	; 0x80
 8004d60:	400b      	ands	r3, r1
 8004d62:	431a      	orrs	r2, r3
 8004d64:	0011      	movs	r1, r2
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004d6a:	2380      	movs	r3, #128	; 0x80
 8004d6c:	019b      	lsls	r3, r3, #6
 8004d6e:	401a      	ands	r2, r3
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	430a      	orrs	r2, r1
 8004d76:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	699b      	ldr	r3, [r3, #24]
 8004d7c:	0c1b      	lsrs	r3, r3, #16
 8004d7e:	2204      	movs	r2, #4
 8004d80:	401a      	ands	r2, r3
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d86:	2110      	movs	r1, #16
 8004d88:	400b      	ands	r3, r1
 8004d8a:	431a      	orrs	r2, r3
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004d90:	2108      	movs	r1, #8
 8004d92:	400b      	ands	r3, r1
 8004d94:	431a      	orrs	r2, r3
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	68d9      	ldr	r1, [r3, #12]
 8004d9a:	23f0      	movs	r3, #240	; 0xf0
 8004d9c:	011b      	lsls	r3, r3, #4
 8004d9e:	400b      	ands	r3, r1
 8004da0:	431a      	orrs	r2, r3
 8004da2:	0011      	movs	r1, r2
 8004da4:	68fa      	ldr	r2, [r7, #12]
 8004da6:	2380      	movs	r3, #128	; 0x80
 8004da8:	015b      	lsls	r3, r3, #5
 8004daa:	401a      	ands	r2, r3
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	430a      	orrs	r2, r1
 8004db2:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	69da      	ldr	r2, [r3, #28]
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	4907      	ldr	r1, [pc, #28]	; (8004ddc <HAL_SPI_Init+0x16c>)
 8004dc0:	400a      	ands	r2, r1
 8004dc2:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	2200      	movs	r2, #0
 8004dc8:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	225d      	movs	r2, #93	; 0x5d
 8004dce:	2101      	movs	r1, #1
 8004dd0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004dd2:	2300      	movs	r3, #0
}
 8004dd4:	0018      	movs	r0, r3
 8004dd6:	46bd      	mov	sp, r7
 8004dd8:	b004      	add	sp, #16
 8004dda:	bd80      	pop	{r7, pc}
 8004ddc:	fffff7ff 	.word	0xfffff7ff

08004de0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004de0:	b580      	push	{r7, lr}
 8004de2:	b082      	sub	sp, #8
 8004de4:	af00      	add	r7, sp, #0
 8004de6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d101      	bne.n	8004df2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004dee:	2301      	movs	r3, #1
 8004df0:	e042      	b.n	8004e78 <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	223d      	movs	r2, #61	; 0x3d
 8004df6:	5c9b      	ldrb	r3, [r3, r2]
 8004df8:	b2db      	uxtb	r3, r3
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d107      	bne.n	8004e0e <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	223c      	movs	r2, #60	; 0x3c
 8004e02:	2100      	movs	r1, #0
 8004e04:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	0018      	movs	r0, r3
 8004e0a:	f7fc f909 	bl	8001020 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	223d      	movs	r2, #61	; 0x3d
 8004e12:	2102      	movs	r1, #2
 8004e14:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681a      	ldr	r2, [r3, #0]
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	3304      	adds	r3, #4
 8004e1e:	0019      	movs	r1, r3
 8004e20:	0010      	movs	r0, r2
 8004e22:	f000 fb11 	bl	8005448 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	2246      	movs	r2, #70	; 0x46
 8004e2a:	2101      	movs	r1, #1
 8004e2c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	223e      	movs	r2, #62	; 0x3e
 8004e32:	2101      	movs	r1, #1
 8004e34:	5499      	strb	r1, [r3, r2]
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	223f      	movs	r2, #63	; 0x3f
 8004e3a:	2101      	movs	r1, #1
 8004e3c:	5499      	strb	r1, [r3, r2]
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	2240      	movs	r2, #64	; 0x40
 8004e42:	2101      	movs	r1, #1
 8004e44:	5499      	strb	r1, [r3, r2]
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	2241      	movs	r2, #65	; 0x41
 8004e4a:	2101      	movs	r1, #1
 8004e4c:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	2242      	movs	r2, #66	; 0x42
 8004e52:	2101      	movs	r1, #1
 8004e54:	5499      	strb	r1, [r3, r2]
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	2243      	movs	r2, #67	; 0x43
 8004e5a:	2101      	movs	r1, #1
 8004e5c:	5499      	strb	r1, [r3, r2]
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	2244      	movs	r2, #68	; 0x44
 8004e62:	2101      	movs	r1, #1
 8004e64:	5499      	strb	r1, [r3, r2]
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	2245      	movs	r2, #69	; 0x45
 8004e6a:	2101      	movs	r1, #1
 8004e6c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	223d      	movs	r2, #61	; 0x3d
 8004e72:	2101      	movs	r1, #1
 8004e74:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004e76:	2300      	movs	r3, #0
}
 8004e78:	0018      	movs	r0, r3
 8004e7a:	46bd      	mov	sp, r7
 8004e7c:	b002      	add	sp, #8
 8004e7e:	bd80      	pop	{r7, pc}

08004e80 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004e80:	b580      	push	{r7, lr}
 8004e82:	b082      	sub	sp, #8
 8004e84:	af00      	add	r7, sp, #0
 8004e86:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d101      	bne.n	8004e92 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004e8e:	2301      	movs	r3, #1
 8004e90:	e042      	b.n	8004f18 <HAL_TIM_PWM_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	223d      	movs	r2, #61	; 0x3d
 8004e96:	5c9b      	ldrb	r3, [r3, r2]
 8004e98:	b2db      	uxtb	r3, r3
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d107      	bne.n	8004eae <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	223c      	movs	r2, #60	; 0x3c
 8004ea2:	2100      	movs	r1, #0
 8004ea4:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	0018      	movs	r0, r3
 8004eaa:	f000 f839 	bl	8004f20 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	223d      	movs	r2, #61	; 0x3d
 8004eb2:	2102      	movs	r1, #2
 8004eb4:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	681a      	ldr	r2, [r3, #0]
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	3304      	adds	r3, #4
 8004ebe:	0019      	movs	r1, r3
 8004ec0:	0010      	movs	r0, r2
 8004ec2:	f000 fac1 	bl	8005448 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	2246      	movs	r2, #70	; 0x46
 8004eca:	2101      	movs	r1, #1
 8004ecc:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	223e      	movs	r2, #62	; 0x3e
 8004ed2:	2101      	movs	r1, #1
 8004ed4:	5499      	strb	r1, [r3, r2]
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	223f      	movs	r2, #63	; 0x3f
 8004eda:	2101      	movs	r1, #1
 8004edc:	5499      	strb	r1, [r3, r2]
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	2240      	movs	r2, #64	; 0x40
 8004ee2:	2101      	movs	r1, #1
 8004ee4:	5499      	strb	r1, [r3, r2]
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	2241      	movs	r2, #65	; 0x41
 8004eea:	2101      	movs	r1, #1
 8004eec:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	2242      	movs	r2, #66	; 0x42
 8004ef2:	2101      	movs	r1, #1
 8004ef4:	5499      	strb	r1, [r3, r2]
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	2243      	movs	r2, #67	; 0x43
 8004efa:	2101      	movs	r1, #1
 8004efc:	5499      	strb	r1, [r3, r2]
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	2244      	movs	r2, #68	; 0x44
 8004f02:	2101      	movs	r1, #1
 8004f04:	5499      	strb	r1, [r3, r2]
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	2245      	movs	r2, #69	; 0x45
 8004f0a:	2101      	movs	r1, #1
 8004f0c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	223d      	movs	r2, #61	; 0x3d
 8004f12:	2101      	movs	r1, #1
 8004f14:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004f16:	2300      	movs	r3, #0
}
 8004f18:	0018      	movs	r0, r3
 8004f1a:	46bd      	mov	sp, r7
 8004f1c:	b002      	add	sp, #8
 8004f1e:	bd80      	pop	{r7, pc}

08004f20 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004f20:	b580      	push	{r7, lr}
 8004f22:	b082      	sub	sp, #8
 8004f24:	af00      	add	r7, sp, #0
 8004f26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004f28:	46c0      	nop			; (mov r8, r8)
 8004f2a:	46bd      	mov	sp, r7
 8004f2c:	b002      	add	sp, #8
 8004f2e:	bd80      	pop	{r7, pc}

08004f30 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004f30:	b580      	push	{r7, lr}
 8004f32:	b084      	sub	sp, #16
 8004f34:	af00      	add	r7, sp, #0
 8004f36:	6078      	str	r0, [r7, #4]
 8004f38:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004f3a:	683b      	ldr	r3, [r7, #0]
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d108      	bne.n	8004f52 <HAL_TIM_PWM_Start+0x22>
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	223e      	movs	r2, #62	; 0x3e
 8004f44:	5c9b      	ldrb	r3, [r3, r2]
 8004f46:	b2db      	uxtb	r3, r3
 8004f48:	3b01      	subs	r3, #1
 8004f4a:	1e5a      	subs	r2, r3, #1
 8004f4c:	4193      	sbcs	r3, r2
 8004f4e:	b2db      	uxtb	r3, r3
 8004f50:	e01f      	b.n	8004f92 <HAL_TIM_PWM_Start+0x62>
 8004f52:	683b      	ldr	r3, [r7, #0]
 8004f54:	2b04      	cmp	r3, #4
 8004f56:	d108      	bne.n	8004f6a <HAL_TIM_PWM_Start+0x3a>
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	223f      	movs	r2, #63	; 0x3f
 8004f5c:	5c9b      	ldrb	r3, [r3, r2]
 8004f5e:	b2db      	uxtb	r3, r3
 8004f60:	3b01      	subs	r3, #1
 8004f62:	1e5a      	subs	r2, r3, #1
 8004f64:	4193      	sbcs	r3, r2
 8004f66:	b2db      	uxtb	r3, r3
 8004f68:	e013      	b.n	8004f92 <HAL_TIM_PWM_Start+0x62>
 8004f6a:	683b      	ldr	r3, [r7, #0]
 8004f6c:	2b08      	cmp	r3, #8
 8004f6e:	d108      	bne.n	8004f82 <HAL_TIM_PWM_Start+0x52>
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	2240      	movs	r2, #64	; 0x40
 8004f74:	5c9b      	ldrb	r3, [r3, r2]
 8004f76:	b2db      	uxtb	r3, r3
 8004f78:	3b01      	subs	r3, #1
 8004f7a:	1e5a      	subs	r2, r3, #1
 8004f7c:	4193      	sbcs	r3, r2
 8004f7e:	b2db      	uxtb	r3, r3
 8004f80:	e007      	b.n	8004f92 <HAL_TIM_PWM_Start+0x62>
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	2241      	movs	r2, #65	; 0x41
 8004f86:	5c9b      	ldrb	r3, [r3, r2]
 8004f88:	b2db      	uxtb	r3, r3
 8004f8a:	3b01      	subs	r3, #1
 8004f8c:	1e5a      	subs	r2, r3, #1
 8004f8e:	4193      	sbcs	r3, r2
 8004f90:	b2db      	uxtb	r3, r3
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d001      	beq.n	8004f9a <HAL_TIM_PWM_Start+0x6a>
  {
    return HAL_ERROR;
 8004f96:	2301      	movs	r3, #1
 8004f98:	e06a      	b.n	8005070 <HAL_TIM_PWM_Start+0x140>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004f9a:	683b      	ldr	r3, [r7, #0]
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	d104      	bne.n	8004faa <HAL_TIM_PWM_Start+0x7a>
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	223e      	movs	r2, #62	; 0x3e
 8004fa4:	2102      	movs	r1, #2
 8004fa6:	5499      	strb	r1, [r3, r2]
 8004fa8:	e013      	b.n	8004fd2 <HAL_TIM_PWM_Start+0xa2>
 8004faa:	683b      	ldr	r3, [r7, #0]
 8004fac:	2b04      	cmp	r3, #4
 8004fae:	d104      	bne.n	8004fba <HAL_TIM_PWM_Start+0x8a>
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	223f      	movs	r2, #63	; 0x3f
 8004fb4:	2102      	movs	r1, #2
 8004fb6:	5499      	strb	r1, [r3, r2]
 8004fb8:	e00b      	b.n	8004fd2 <HAL_TIM_PWM_Start+0xa2>
 8004fba:	683b      	ldr	r3, [r7, #0]
 8004fbc:	2b08      	cmp	r3, #8
 8004fbe:	d104      	bne.n	8004fca <HAL_TIM_PWM_Start+0x9a>
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	2240      	movs	r2, #64	; 0x40
 8004fc4:	2102      	movs	r1, #2
 8004fc6:	5499      	strb	r1, [r3, r2]
 8004fc8:	e003      	b.n	8004fd2 <HAL_TIM_PWM_Start+0xa2>
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	2241      	movs	r2, #65	; 0x41
 8004fce:	2102      	movs	r1, #2
 8004fd0:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	6839      	ldr	r1, [r7, #0]
 8004fd8:	2201      	movs	r2, #1
 8004fda:	0018      	movs	r0, r3
 8004fdc:	f000 fdb6 	bl	8005b4c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	4a24      	ldr	r2, [pc, #144]	; (8005078 <HAL_TIM_PWM_Start+0x148>)
 8004fe6:	4293      	cmp	r3, r2
 8004fe8:	d009      	beq.n	8004ffe <HAL_TIM_PWM_Start+0xce>
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	4a23      	ldr	r2, [pc, #140]	; (800507c <HAL_TIM_PWM_Start+0x14c>)
 8004ff0:	4293      	cmp	r3, r2
 8004ff2:	d004      	beq.n	8004ffe <HAL_TIM_PWM_Start+0xce>
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	4a21      	ldr	r2, [pc, #132]	; (8005080 <HAL_TIM_PWM_Start+0x150>)
 8004ffa:	4293      	cmp	r3, r2
 8004ffc:	d101      	bne.n	8005002 <HAL_TIM_PWM_Start+0xd2>
 8004ffe:	2301      	movs	r3, #1
 8005000:	e000      	b.n	8005004 <HAL_TIM_PWM_Start+0xd4>
 8005002:	2300      	movs	r3, #0
 8005004:	2b00      	cmp	r3, #0
 8005006:	d008      	beq.n	800501a <HAL_TIM_PWM_Start+0xea>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	2180      	movs	r1, #128	; 0x80
 8005014:	0209      	lsls	r1, r1, #8
 8005016:	430a      	orrs	r2, r1
 8005018:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	4a16      	ldr	r2, [pc, #88]	; (8005078 <HAL_TIM_PWM_Start+0x148>)
 8005020:	4293      	cmp	r3, r2
 8005022:	d00a      	beq.n	800503a <HAL_TIM_PWM_Start+0x10a>
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	681a      	ldr	r2, [r3, #0]
 8005028:	2380      	movs	r3, #128	; 0x80
 800502a:	05db      	lsls	r3, r3, #23
 800502c:	429a      	cmp	r2, r3
 800502e:	d004      	beq.n	800503a <HAL_TIM_PWM_Start+0x10a>
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	4a13      	ldr	r2, [pc, #76]	; (8005084 <HAL_TIM_PWM_Start+0x154>)
 8005036:	4293      	cmp	r3, r2
 8005038:	d111      	bne.n	800505e <HAL_TIM_PWM_Start+0x12e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	689b      	ldr	r3, [r3, #8]
 8005040:	2207      	movs	r2, #7
 8005042:	4013      	ands	r3, r2
 8005044:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	2b06      	cmp	r3, #6
 800504a:	d010      	beq.n	800506e <HAL_TIM_PWM_Start+0x13e>
    {
      __HAL_TIM_ENABLE(htim);
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	681a      	ldr	r2, [r3, #0]
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	2101      	movs	r1, #1
 8005058:	430a      	orrs	r2, r1
 800505a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800505c:	e007      	b.n	800506e <HAL_TIM_PWM_Start+0x13e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	681a      	ldr	r2, [r3, #0]
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	2101      	movs	r1, #1
 800506a:	430a      	orrs	r2, r1
 800506c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800506e:	2300      	movs	r3, #0
}
 8005070:	0018      	movs	r0, r3
 8005072:	46bd      	mov	sp, r7
 8005074:	b004      	add	sp, #16
 8005076:	bd80      	pop	{r7, pc}
 8005078:	40012c00 	.word	0x40012c00
 800507c:	40014400 	.word	0x40014400
 8005080:	40014800 	.word	0x40014800
 8005084:	40000400 	.word	0x40000400

08005088 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005088:	b580      	push	{r7, lr}
 800508a:	b086      	sub	sp, #24
 800508c:	af00      	add	r7, sp, #0
 800508e:	60f8      	str	r0, [r7, #12]
 8005090:	60b9      	str	r1, [r7, #8]
 8005092:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005094:	2317      	movs	r3, #23
 8005096:	18fb      	adds	r3, r7, r3
 8005098:	2200      	movs	r2, #0
 800509a:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	223c      	movs	r2, #60	; 0x3c
 80050a0:	5c9b      	ldrb	r3, [r3, r2]
 80050a2:	2b01      	cmp	r3, #1
 80050a4:	d101      	bne.n	80050aa <HAL_TIM_PWM_ConfigChannel+0x22>
 80050a6:	2302      	movs	r3, #2
 80050a8:	e0ad      	b.n	8005206 <HAL_TIM_PWM_ConfigChannel+0x17e>
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	223c      	movs	r2, #60	; 0x3c
 80050ae:	2101      	movs	r1, #1
 80050b0:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	2b0c      	cmp	r3, #12
 80050b6:	d100      	bne.n	80050ba <HAL_TIM_PWM_ConfigChannel+0x32>
 80050b8:	e076      	b.n	80051a8 <HAL_TIM_PWM_ConfigChannel+0x120>
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	2b0c      	cmp	r3, #12
 80050be:	d900      	bls.n	80050c2 <HAL_TIM_PWM_ConfigChannel+0x3a>
 80050c0:	e095      	b.n	80051ee <HAL_TIM_PWM_ConfigChannel+0x166>
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	2b08      	cmp	r3, #8
 80050c6:	d04e      	beq.n	8005166 <HAL_TIM_PWM_ConfigChannel+0xde>
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	2b08      	cmp	r3, #8
 80050cc:	d900      	bls.n	80050d0 <HAL_TIM_PWM_ConfigChannel+0x48>
 80050ce:	e08e      	b.n	80051ee <HAL_TIM_PWM_ConfigChannel+0x166>
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	d003      	beq.n	80050de <HAL_TIM_PWM_ConfigChannel+0x56>
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	2b04      	cmp	r3, #4
 80050da:	d021      	beq.n	8005120 <HAL_TIM_PWM_ConfigChannel+0x98>
 80050dc:	e087      	b.n	80051ee <HAL_TIM_PWM_ConfigChannel+0x166>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	68ba      	ldr	r2, [r7, #8]
 80050e4:	0011      	movs	r1, r2
 80050e6:	0018      	movs	r0, r3
 80050e8:	f000 fa24 	bl	8005534 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	699a      	ldr	r2, [r3, #24]
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	2108      	movs	r1, #8
 80050f8:	430a      	orrs	r2, r1
 80050fa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	699a      	ldr	r2, [r3, #24]
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	2104      	movs	r1, #4
 8005108:	438a      	bics	r2, r1
 800510a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	6999      	ldr	r1, [r3, #24]
 8005112:	68bb      	ldr	r3, [r7, #8]
 8005114:	691a      	ldr	r2, [r3, #16]
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	430a      	orrs	r2, r1
 800511c:	619a      	str	r2, [r3, #24]
      break;
 800511e:	e06b      	b.n	80051f8 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	68ba      	ldr	r2, [r7, #8]
 8005126:	0011      	movs	r1, r2
 8005128:	0018      	movs	r0, r3
 800512a:	f000 fa81 	bl	8005630 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	699a      	ldr	r2, [r3, #24]
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	2180      	movs	r1, #128	; 0x80
 800513a:	0109      	lsls	r1, r1, #4
 800513c:	430a      	orrs	r2, r1
 800513e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	699a      	ldr	r2, [r3, #24]
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	4931      	ldr	r1, [pc, #196]	; (8005210 <HAL_TIM_PWM_ConfigChannel+0x188>)
 800514c:	400a      	ands	r2, r1
 800514e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	6999      	ldr	r1, [r3, #24]
 8005156:	68bb      	ldr	r3, [r7, #8]
 8005158:	691b      	ldr	r3, [r3, #16]
 800515a:	021a      	lsls	r2, r3, #8
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	430a      	orrs	r2, r1
 8005162:	619a      	str	r2, [r3, #24]
      break;
 8005164:	e048      	b.n	80051f8 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	68ba      	ldr	r2, [r7, #8]
 800516c:	0011      	movs	r1, r2
 800516e:	0018      	movs	r0, r3
 8005170:	f000 fadc 	bl	800572c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	69da      	ldr	r2, [r3, #28]
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	2108      	movs	r1, #8
 8005180:	430a      	orrs	r2, r1
 8005182:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	69da      	ldr	r2, [r3, #28]
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	2104      	movs	r1, #4
 8005190:	438a      	bics	r2, r1
 8005192:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	69d9      	ldr	r1, [r3, #28]
 800519a:	68bb      	ldr	r3, [r7, #8]
 800519c:	691a      	ldr	r2, [r3, #16]
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	430a      	orrs	r2, r1
 80051a4:	61da      	str	r2, [r3, #28]
      break;
 80051a6:	e027      	b.n	80051f8 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	68ba      	ldr	r2, [r7, #8]
 80051ae:	0011      	movs	r1, r2
 80051b0:	0018      	movs	r0, r3
 80051b2:	f000 fb3b 	bl	800582c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	69da      	ldr	r2, [r3, #28]
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	2180      	movs	r1, #128	; 0x80
 80051c2:	0109      	lsls	r1, r1, #4
 80051c4:	430a      	orrs	r2, r1
 80051c6:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	69da      	ldr	r2, [r3, #28]
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	490f      	ldr	r1, [pc, #60]	; (8005210 <HAL_TIM_PWM_ConfigChannel+0x188>)
 80051d4:	400a      	ands	r2, r1
 80051d6:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	69d9      	ldr	r1, [r3, #28]
 80051de:	68bb      	ldr	r3, [r7, #8]
 80051e0:	691b      	ldr	r3, [r3, #16]
 80051e2:	021a      	lsls	r2, r3, #8
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	430a      	orrs	r2, r1
 80051ea:	61da      	str	r2, [r3, #28]
      break;
 80051ec:	e004      	b.n	80051f8 <HAL_TIM_PWM_ConfigChannel+0x170>
    }

    default:
      status = HAL_ERROR;
 80051ee:	2317      	movs	r3, #23
 80051f0:	18fb      	adds	r3, r7, r3
 80051f2:	2201      	movs	r2, #1
 80051f4:	701a      	strb	r2, [r3, #0]
      break;
 80051f6:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	223c      	movs	r2, #60	; 0x3c
 80051fc:	2100      	movs	r1, #0
 80051fe:	5499      	strb	r1, [r3, r2]

  return status;
 8005200:	2317      	movs	r3, #23
 8005202:	18fb      	adds	r3, r7, r3
 8005204:	781b      	ldrb	r3, [r3, #0]
}
 8005206:	0018      	movs	r0, r3
 8005208:	46bd      	mov	sp, r7
 800520a:	b006      	add	sp, #24
 800520c:	bd80      	pop	{r7, pc}
 800520e:	46c0      	nop			; (mov r8, r8)
 8005210:	fffffbff 	.word	0xfffffbff

08005214 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005214:	b580      	push	{r7, lr}
 8005216:	b084      	sub	sp, #16
 8005218:	af00      	add	r7, sp, #0
 800521a:	6078      	str	r0, [r7, #4]
 800521c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800521e:	230f      	movs	r3, #15
 8005220:	18fb      	adds	r3, r7, r3
 8005222:	2200      	movs	r2, #0
 8005224:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	223c      	movs	r2, #60	; 0x3c
 800522a:	5c9b      	ldrb	r3, [r3, r2]
 800522c:	2b01      	cmp	r3, #1
 800522e:	d101      	bne.n	8005234 <HAL_TIM_ConfigClockSource+0x20>
 8005230:	2302      	movs	r3, #2
 8005232:	e0bc      	b.n	80053ae <HAL_TIM_ConfigClockSource+0x19a>
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	223c      	movs	r2, #60	; 0x3c
 8005238:	2101      	movs	r1, #1
 800523a:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	223d      	movs	r2, #61	; 0x3d
 8005240:	2102      	movs	r1, #2
 8005242:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	689b      	ldr	r3, [r3, #8]
 800524a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800524c:	68bb      	ldr	r3, [r7, #8]
 800524e:	2277      	movs	r2, #119	; 0x77
 8005250:	4393      	bics	r3, r2
 8005252:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005254:	68bb      	ldr	r3, [r7, #8]
 8005256:	4a58      	ldr	r2, [pc, #352]	; (80053b8 <HAL_TIM_ConfigClockSource+0x1a4>)
 8005258:	4013      	ands	r3, r2
 800525a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	68ba      	ldr	r2, [r7, #8]
 8005262:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005264:	683b      	ldr	r3, [r7, #0]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	2280      	movs	r2, #128	; 0x80
 800526a:	0192      	lsls	r2, r2, #6
 800526c:	4293      	cmp	r3, r2
 800526e:	d040      	beq.n	80052f2 <HAL_TIM_ConfigClockSource+0xde>
 8005270:	2280      	movs	r2, #128	; 0x80
 8005272:	0192      	lsls	r2, r2, #6
 8005274:	4293      	cmp	r3, r2
 8005276:	d900      	bls.n	800527a <HAL_TIM_ConfigClockSource+0x66>
 8005278:	e088      	b.n	800538c <HAL_TIM_ConfigClockSource+0x178>
 800527a:	2280      	movs	r2, #128	; 0x80
 800527c:	0152      	lsls	r2, r2, #5
 800527e:	4293      	cmp	r3, r2
 8005280:	d100      	bne.n	8005284 <HAL_TIM_ConfigClockSource+0x70>
 8005282:	e088      	b.n	8005396 <HAL_TIM_ConfigClockSource+0x182>
 8005284:	2280      	movs	r2, #128	; 0x80
 8005286:	0152      	lsls	r2, r2, #5
 8005288:	4293      	cmp	r3, r2
 800528a:	d900      	bls.n	800528e <HAL_TIM_ConfigClockSource+0x7a>
 800528c:	e07e      	b.n	800538c <HAL_TIM_ConfigClockSource+0x178>
 800528e:	2b70      	cmp	r3, #112	; 0x70
 8005290:	d018      	beq.n	80052c4 <HAL_TIM_ConfigClockSource+0xb0>
 8005292:	d900      	bls.n	8005296 <HAL_TIM_ConfigClockSource+0x82>
 8005294:	e07a      	b.n	800538c <HAL_TIM_ConfigClockSource+0x178>
 8005296:	2b60      	cmp	r3, #96	; 0x60
 8005298:	d04f      	beq.n	800533a <HAL_TIM_ConfigClockSource+0x126>
 800529a:	d900      	bls.n	800529e <HAL_TIM_ConfigClockSource+0x8a>
 800529c:	e076      	b.n	800538c <HAL_TIM_ConfigClockSource+0x178>
 800529e:	2b50      	cmp	r3, #80	; 0x50
 80052a0:	d03b      	beq.n	800531a <HAL_TIM_ConfigClockSource+0x106>
 80052a2:	d900      	bls.n	80052a6 <HAL_TIM_ConfigClockSource+0x92>
 80052a4:	e072      	b.n	800538c <HAL_TIM_ConfigClockSource+0x178>
 80052a6:	2b40      	cmp	r3, #64	; 0x40
 80052a8:	d057      	beq.n	800535a <HAL_TIM_ConfigClockSource+0x146>
 80052aa:	d900      	bls.n	80052ae <HAL_TIM_ConfigClockSource+0x9a>
 80052ac:	e06e      	b.n	800538c <HAL_TIM_ConfigClockSource+0x178>
 80052ae:	2b30      	cmp	r3, #48	; 0x30
 80052b0:	d063      	beq.n	800537a <HAL_TIM_ConfigClockSource+0x166>
 80052b2:	d86b      	bhi.n	800538c <HAL_TIM_ConfigClockSource+0x178>
 80052b4:	2b20      	cmp	r3, #32
 80052b6:	d060      	beq.n	800537a <HAL_TIM_ConfigClockSource+0x166>
 80052b8:	d868      	bhi.n	800538c <HAL_TIM_ConfigClockSource+0x178>
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d05d      	beq.n	800537a <HAL_TIM_ConfigClockSource+0x166>
 80052be:	2b10      	cmp	r3, #16
 80052c0:	d05b      	beq.n	800537a <HAL_TIM_ConfigClockSource+0x166>
 80052c2:	e063      	b.n	800538c <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	6818      	ldr	r0, [r3, #0]
 80052c8:	683b      	ldr	r3, [r7, #0]
 80052ca:	6899      	ldr	r1, [r3, #8]
 80052cc:	683b      	ldr	r3, [r7, #0]
 80052ce:	685a      	ldr	r2, [r3, #4]
 80052d0:	683b      	ldr	r3, [r7, #0]
 80052d2:	68db      	ldr	r3, [r3, #12]
 80052d4:	f000 fc1a 	bl	8005b0c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	689b      	ldr	r3, [r3, #8]
 80052de:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80052e0:	68bb      	ldr	r3, [r7, #8]
 80052e2:	2277      	movs	r2, #119	; 0x77
 80052e4:	4313      	orrs	r3, r2
 80052e6:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	68ba      	ldr	r2, [r7, #8]
 80052ee:	609a      	str	r2, [r3, #8]
      break;
 80052f0:	e052      	b.n	8005398 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	6818      	ldr	r0, [r3, #0]
 80052f6:	683b      	ldr	r3, [r7, #0]
 80052f8:	6899      	ldr	r1, [r3, #8]
 80052fa:	683b      	ldr	r3, [r7, #0]
 80052fc:	685a      	ldr	r2, [r3, #4]
 80052fe:	683b      	ldr	r3, [r7, #0]
 8005300:	68db      	ldr	r3, [r3, #12]
 8005302:	f000 fc03 	bl	8005b0c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	689a      	ldr	r2, [r3, #8]
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	2180      	movs	r1, #128	; 0x80
 8005312:	01c9      	lsls	r1, r1, #7
 8005314:	430a      	orrs	r2, r1
 8005316:	609a      	str	r2, [r3, #8]
      break;
 8005318:	e03e      	b.n	8005398 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	6818      	ldr	r0, [r3, #0]
 800531e:	683b      	ldr	r3, [r7, #0]
 8005320:	6859      	ldr	r1, [r3, #4]
 8005322:	683b      	ldr	r3, [r7, #0]
 8005324:	68db      	ldr	r3, [r3, #12]
 8005326:	001a      	movs	r2, r3
 8005328:	f000 fb76 	bl	8005a18 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	2150      	movs	r1, #80	; 0x50
 8005332:	0018      	movs	r0, r3
 8005334:	f000 fbd0 	bl	8005ad8 <TIM_ITRx_SetConfig>
      break;
 8005338:	e02e      	b.n	8005398 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	6818      	ldr	r0, [r3, #0]
 800533e:	683b      	ldr	r3, [r7, #0]
 8005340:	6859      	ldr	r1, [r3, #4]
 8005342:	683b      	ldr	r3, [r7, #0]
 8005344:	68db      	ldr	r3, [r3, #12]
 8005346:	001a      	movs	r2, r3
 8005348:	f000 fb94 	bl	8005a74 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	2160      	movs	r1, #96	; 0x60
 8005352:	0018      	movs	r0, r3
 8005354:	f000 fbc0 	bl	8005ad8 <TIM_ITRx_SetConfig>
      break;
 8005358:	e01e      	b.n	8005398 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	6818      	ldr	r0, [r3, #0]
 800535e:	683b      	ldr	r3, [r7, #0]
 8005360:	6859      	ldr	r1, [r3, #4]
 8005362:	683b      	ldr	r3, [r7, #0]
 8005364:	68db      	ldr	r3, [r3, #12]
 8005366:	001a      	movs	r2, r3
 8005368:	f000 fb56 	bl	8005a18 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	2140      	movs	r1, #64	; 0x40
 8005372:	0018      	movs	r0, r3
 8005374:	f000 fbb0 	bl	8005ad8 <TIM_ITRx_SetConfig>
      break;
 8005378:	e00e      	b.n	8005398 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	681a      	ldr	r2, [r3, #0]
 800537e:	683b      	ldr	r3, [r7, #0]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	0019      	movs	r1, r3
 8005384:	0010      	movs	r0, r2
 8005386:	f000 fba7 	bl	8005ad8 <TIM_ITRx_SetConfig>
      break;
 800538a:	e005      	b.n	8005398 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 800538c:	230f      	movs	r3, #15
 800538e:	18fb      	adds	r3, r7, r3
 8005390:	2201      	movs	r2, #1
 8005392:	701a      	strb	r2, [r3, #0]
      break;
 8005394:	e000      	b.n	8005398 <HAL_TIM_ConfigClockSource+0x184>
      break;
 8005396:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	223d      	movs	r2, #61	; 0x3d
 800539c:	2101      	movs	r1, #1
 800539e:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	223c      	movs	r2, #60	; 0x3c
 80053a4:	2100      	movs	r1, #0
 80053a6:	5499      	strb	r1, [r3, r2]

  return status;
 80053a8:	230f      	movs	r3, #15
 80053aa:	18fb      	adds	r3, r7, r3
 80053ac:	781b      	ldrb	r3, [r3, #0]
}
 80053ae:	0018      	movs	r0, r3
 80053b0:	46bd      	mov	sp, r7
 80053b2:	b004      	add	sp, #16
 80053b4:	bd80      	pop	{r7, pc}
 80053b6:	46c0      	nop			; (mov r8, r8)
 80053b8:	ffff00ff 	.word	0xffff00ff

080053bc <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 80053bc:	b580      	push	{r7, lr}
 80053be:	b082      	sub	sp, #8
 80053c0:	af00      	add	r7, sp, #0
 80053c2:	6078      	str	r0, [r7, #4]
 80053c4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	223c      	movs	r2, #60	; 0x3c
 80053ca:	5c9b      	ldrb	r3, [r3, r2]
 80053cc:	2b01      	cmp	r3, #1
 80053ce:	d101      	bne.n	80053d4 <HAL_TIM_SlaveConfigSynchro+0x18>
 80053d0:	2302      	movs	r3, #2
 80053d2:	e032      	b.n	800543a <HAL_TIM_SlaveConfigSynchro+0x7e>
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	223c      	movs	r2, #60	; 0x3c
 80053d8:	2101      	movs	r1, #1
 80053da:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	223d      	movs	r2, #61	; 0x3d
 80053e0:	2102      	movs	r1, #2
 80053e2:	5499      	strb	r1, [r3, r2]

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 80053e4:	683a      	ldr	r2, [r7, #0]
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	0011      	movs	r1, r2
 80053ea:	0018      	movs	r0, r3
 80053ec:	f000 fa82 	bl	80058f4 <TIM_SlaveTimer_SetConfig>
 80053f0:	1e03      	subs	r3, r0, #0
 80053f2:	d009      	beq.n	8005408 <HAL_TIM_SlaveConfigSynchro+0x4c>
  {
    htim->State = HAL_TIM_STATE_READY;
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	223d      	movs	r2, #61	; 0x3d
 80053f8:	2101      	movs	r1, #1
 80053fa:	5499      	strb	r1, [r3, r2]
    __HAL_UNLOCK(htim);
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	223c      	movs	r2, #60	; 0x3c
 8005400:	2100      	movs	r1, #0
 8005402:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 8005404:	2301      	movs	r3, #1
 8005406:	e018      	b.n	800543a <HAL_TIM_SlaveConfigSynchro+0x7e>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	68da      	ldr	r2, [r3, #12]
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	2140      	movs	r1, #64	; 0x40
 8005414:	438a      	bics	r2, r1
 8005416:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	68da      	ldr	r2, [r3, #12]
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	4908      	ldr	r1, [pc, #32]	; (8005444 <HAL_TIM_SlaveConfigSynchro+0x88>)
 8005424:	400a      	ands	r2, r1
 8005426:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	223d      	movs	r2, #61	; 0x3d
 800542c:	2101      	movs	r1, #1
 800542e:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	223c      	movs	r2, #60	; 0x3c
 8005434:	2100      	movs	r1, #0
 8005436:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005438:	2300      	movs	r3, #0
}
 800543a:	0018      	movs	r0, r3
 800543c:	46bd      	mov	sp, r7
 800543e:	b002      	add	sp, #8
 8005440:	bd80      	pop	{r7, pc}
 8005442:	46c0      	nop			; (mov r8, r8)
 8005444:	ffffbfff 	.word	0xffffbfff

08005448 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005448:	b580      	push	{r7, lr}
 800544a:	b084      	sub	sp, #16
 800544c:	af00      	add	r7, sp, #0
 800544e:	6078      	str	r0, [r7, #4]
 8005450:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	4a30      	ldr	r2, [pc, #192]	; (800551c <TIM_Base_SetConfig+0xd4>)
 800545c:	4293      	cmp	r3, r2
 800545e:	d008      	beq.n	8005472 <TIM_Base_SetConfig+0x2a>
 8005460:	687a      	ldr	r2, [r7, #4]
 8005462:	2380      	movs	r3, #128	; 0x80
 8005464:	05db      	lsls	r3, r3, #23
 8005466:	429a      	cmp	r2, r3
 8005468:	d003      	beq.n	8005472 <TIM_Base_SetConfig+0x2a>
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	4a2c      	ldr	r2, [pc, #176]	; (8005520 <TIM_Base_SetConfig+0xd8>)
 800546e:	4293      	cmp	r3, r2
 8005470:	d108      	bne.n	8005484 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	2270      	movs	r2, #112	; 0x70
 8005476:	4393      	bics	r3, r2
 8005478:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800547a:	683b      	ldr	r3, [r7, #0]
 800547c:	685b      	ldr	r3, [r3, #4]
 800547e:	68fa      	ldr	r2, [r7, #12]
 8005480:	4313      	orrs	r3, r2
 8005482:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	4a25      	ldr	r2, [pc, #148]	; (800551c <TIM_Base_SetConfig+0xd4>)
 8005488:	4293      	cmp	r3, r2
 800548a:	d014      	beq.n	80054b6 <TIM_Base_SetConfig+0x6e>
 800548c:	687a      	ldr	r2, [r7, #4]
 800548e:	2380      	movs	r3, #128	; 0x80
 8005490:	05db      	lsls	r3, r3, #23
 8005492:	429a      	cmp	r2, r3
 8005494:	d00f      	beq.n	80054b6 <TIM_Base_SetConfig+0x6e>
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	4a21      	ldr	r2, [pc, #132]	; (8005520 <TIM_Base_SetConfig+0xd8>)
 800549a:	4293      	cmp	r3, r2
 800549c:	d00b      	beq.n	80054b6 <TIM_Base_SetConfig+0x6e>
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	4a20      	ldr	r2, [pc, #128]	; (8005524 <TIM_Base_SetConfig+0xdc>)
 80054a2:	4293      	cmp	r3, r2
 80054a4:	d007      	beq.n	80054b6 <TIM_Base_SetConfig+0x6e>
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	4a1f      	ldr	r2, [pc, #124]	; (8005528 <TIM_Base_SetConfig+0xe0>)
 80054aa:	4293      	cmp	r3, r2
 80054ac:	d003      	beq.n	80054b6 <TIM_Base_SetConfig+0x6e>
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	4a1e      	ldr	r2, [pc, #120]	; (800552c <TIM_Base_SetConfig+0xe4>)
 80054b2:	4293      	cmp	r3, r2
 80054b4:	d108      	bne.n	80054c8 <TIM_Base_SetConfig+0x80>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	4a1d      	ldr	r2, [pc, #116]	; (8005530 <TIM_Base_SetConfig+0xe8>)
 80054ba:	4013      	ands	r3, r2
 80054bc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80054be:	683b      	ldr	r3, [r7, #0]
 80054c0:	68db      	ldr	r3, [r3, #12]
 80054c2:	68fa      	ldr	r2, [r7, #12]
 80054c4:	4313      	orrs	r3, r2
 80054c6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	2280      	movs	r2, #128	; 0x80
 80054cc:	4393      	bics	r3, r2
 80054ce:	001a      	movs	r2, r3
 80054d0:	683b      	ldr	r3, [r7, #0]
 80054d2:	695b      	ldr	r3, [r3, #20]
 80054d4:	4313      	orrs	r3, r2
 80054d6:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	68fa      	ldr	r2, [r7, #12]
 80054dc:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80054de:	683b      	ldr	r3, [r7, #0]
 80054e0:	689a      	ldr	r2, [r3, #8]
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80054e6:	683b      	ldr	r3, [r7, #0]
 80054e8:	681a      	ldr	r2, [r3, #0]
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	4a0a      	ldr	r2, [pc, #40]	; (800551c <TIM_Base_SetConfig+0xd4>)
 80054f2:	4293      	cmp	r3, r2
 80054f4:	d007      	beq.n	8005506 <TIM_Base_SetConfig+0xbe>
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	4a0b      	ldr	r2, [pc, #44]	; (8005528 <TIM_Base_SetConfig+0xe0>)
 80054fa:	4293      	cmp	r3, r2
 80054fc:	d003      	beq.n	8005506 <TIM_Base_SetConfig+0xbe>
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	4a0a      	ldr	r2, [pc, #40]	; (800552c <TIM_Base_SetConfig+0xe4>)
 8005502:	4293      	cmp	r3, r2
 8005504:	d103      	bne.n	800550e <TIM_Base_SetConfig+0xc6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005506:	683b      	ldr	r3, [r7, #0]
 8005508:	691a      	ldr	r2, [r3, #16]
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	2201      	movs	r2, #1
 8005512:	615a      	str	r2, [r3, #20]
}
 8005514:	46c0      	nop			; (mov r8, r8)
 8005516:	46bd      	mov	sp, r7
 8005518:	b004      	add	sp, #16
 800551a:	bd80      	pop	{r7, pc}
 800551c:	40012c00 	.word	0x40012c00
 8005520:	40000400 	.word	0x40000400
 8005524:	40002000 	.word	0x40002000
 8005528:	40014400 	.word	0x40014400
 800552c:	40014800 	.word	0x40014800
 8005530:	fffffcff 	.word	0xfffffcff

08005534 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005534:	b580      	push	{r7, lr}
 8005536:	b086      	sub	sp, #24
 8005538:	af00      	add	r7, sp, #0
 800553a:	6078      	str	r0, [r7, #4]
 800553c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	6a1b      	ldr	r3, [r3, #32]
 8005542:	2201      	movs	r2, #1
 8005544:	4393      	bics	r3, r2
 8005546:	001a      	movs	r2, r3
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	6a1b      	ldr	r3, [r3, #32]
 8005550:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	685b      	ldr	r3, [r3, #4]
 8005556:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	699b      	ldr	r3, [r3, #24]
 800555c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	2270      	movs	r2, #112	; 0x70
 8005562:	4393      	bics	r3, r2
 8005564:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	2203      	movs	r2, #3
 800556a:	4393      	bics	r3, r2
 800556c:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800556e:	683b      	ldr	r3, [r7, #0]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	68fa      	ldr	r2, [r7, #12]
 8005574:	4313      	orrs	r3, r2
 8005576:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005578:	697b      	ldr	r3, [r7, #20]
 800557a:	2202      	movs	r2, #2
 800557c:	4393      	bics	r3, r2
 800557e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005580:	683b      	ldr	r3, [r7, #0]
 8005582:	689b      	ldr	r3, [r3, #8]
 8005584:	697a      	ldr	r2, [r7, #20]
 8005586:	4313      	orrs	r3, r2
 8005588:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	4a23      	ldr	r2, [pc, #140]	; (800561c <TIM_OC1_SetConfig+0xe8>)
 800558e:	4293      	cmp	r3, r2
 8005590:	d007      	beq.n	80055a2 <TIM_OC1_SetConfig+0x6e>
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	4a22      	ldr	r2, [pc, #136]	; (8005620 <TIM_OC1_SetConfig+0xec>)
 8005596:	4293      	cmp	r3, r2
 8005598:	d003      	beq.n	80055a2 <TIM_OC1_SetConfig+0x6e>
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	4a21      	ldr	r2, [pc, #132]	; (8005624 <TIM_OC1_SetConfig+0xf0>)
 800559e:	4293      	cmp	r3, r2
 80055a0:	d10c      	bne.n	80055bc <TIM_OC1_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80055a2:	697b      	ldr	r3, [r7, #20]
 80055a4:	2208      	movs	r2, #8
 80055a6:	4393      	bics	r3, r2
 80055a8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80055aa:	683b      	ldr	r3, [r7, #0]
 80055ac:	68db      	ldr	r3, [r3, #12]
 80055ae:	697a      	ldr	r2, [r7, #20]
 80055b0:	4313      	orrs	r3, r2
 80055b2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80055b4:	697b      	ldr	r3, [r7, #20]
 80055b6:	2204      	movs	r2, #4
 80055b8:	4393      	bics	r3, r2
 80055ba:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	4a17      	ldr	r2, [pc, #92]	; (800561c <TIM_OC1_SetConfig+0xe8>)
 80055c0:	4293      	cmp	r3, r2
 80055c2:	d007      	beq.n	80055d4 <TIM_OC1_SetConfig+0xa0>
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	4a16      	ldr	r2, [pc, #88]	; (8005620 <TIM_OC1_SetConfig+0xec>)
 80055c8:	4293      	cmp	r3, r2
 80055ca:	d003      	beq.n	80055d4 <TIM_OC1_SetConfig+0xa0>
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	4a15      	ldr	r2, [pc, #84]	; (8005624 <TIM_OC1_SetConfig+0xf0>)
 80055d0:	4293      	cmp	r3, r2
 80055d2:	d111      	bne.n	80055f8 <TIM_OC1_SetConfig+0xc4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80055d4:	693b      	ldr	r3, [r7, #16]
 80055d6:	4a14      	ldr	r2, [pc, #80]	; (8005628 <TIM_OC1_SetConfig+0xf4>)
 80055d8:	4013      	ands	r3, r2
 80055da:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80055dc:	693b      	ldr	r3, [r7, #16]
 80055de:	4a13      	ldr	r2, [pc, #76]	; (800562c <TIM_OC1_SetConfig+0xf8>)
 80055e0:	4013      	ands	r3, r2
 80055e2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80055e4:	683b      	ldr	r3, [r7, #0]
 80055e6:	695b      	ldr	r3, [r3, #20]
 80055e8:	693a      	ldr	r2, [r7, #16]
 80055ea:	4313      	orrs	r3, r2
 80055ec:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80055ee:	683b      	ldr	r3, [r7, #0]
 80055f0:	699b      	ldr	r3, [r3, #24]
 80055f2:	693a      	ldr	r2, [r7, #16]
 80055f4:	4313      	orrs	r3, r2
 80055f6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	693a      	ldr	r2, [r7, #16]
 80055fc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	68fa      	ldr	r2, [r7, #12]
 8005602:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005604:	683b      	ldr	r3, [r7, #0]
 8005606:	685a      	ldr	r2, [r3, #4]
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	697a      	ldr	r2, [r7, #20]
 8005610:	621a      	str	r2, [r3, #32]
}
 8005612:	46c0      	nop			; (mov r8, r8)
 8005614:	46bd      	mov	sp, r7
 8005616:	b006      	add	sp, #24
 8005618:	bd80      	pop	{r7, pc}
 800561a:	46c0      	nop			; (mov r8, r8)
 800561c:	40012c00 	.word	0x40012c00
 8005620:	40014400 	.word	0x40014400
 8005624:	40014800 	.word	0x40014800
 8005628:	fffffeff 	.word	0xfffffeff
 800562c:	fffffdff 	.word	0xfffffdff

08005630 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005630:	b580      	push	{r7, lr}
 8005632:	b086      	sub	sp, #24
 8005634:	af00      	add	r7, sp, #0
 8005636:	6078      	str	r0, [r7, #4]
 8005638:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	6a1b      	ldr	r3, [r3, #32]
 800563e:	2210      	movs	r2, #16
 8005640:	4393      	bics	r3, r2
 8005642:	001a      	movs	r2, r3
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	6a1b      	ldr	r3, [r3, #32]
 800564c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	685b      	ldr	r3, [r3, #4]
 8005652:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	699b      	ldr	r3, [r3, #24]
 8005658:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	4a2c      	ldr	r2, [pc, #176]	; (8005710 <TIM_OC2_SetConfig+0xe0>)
 800565e:	4013      	ands	r3, r2
 8005660:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	4a2b      	ldr	r2, [pc, #172]	; (8005714 <TIM_OC2_SetConfig+0xe4>)
 8005666:	4013      	ands	r3, r2
 8005668:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800566a:	683b      	ldr	r3, [r7, #0]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	021b      	lsls	r3, r3, #8
 8005670:	68fa      	ldr	r2, [r7, #12]
 8005672:	4313      	orrs	r3, r2
 8005674:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005676:	697b      	ldr	r3, [r7, #20]
 8005678:	2220      	movs	r2, #32
 800567a:	4393      	bics	r3, r2
 800567c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800567e:	683b      	ldr	r3, [r7, #0]
 8005680:	689b      	ldr	r3, [r3, #8]
 8005682:	011b      	lsls	r3, r3, #4
 8005684:	697a      	ldr	r2, [r7, #20]
 8005686:	4313      	orrs	r3, r2
 8005688:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	4a22      	ldr	r2, [pc, #136]	; (8005718 <TIM_OC2_SetConfig+0xe8>)
 800568e:	4293      	cmp	r3, r2
 8005690:	d10d      	bne.n	80056ae <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005692:	697b      	ldr	r3, [r7, #20]
 8005694:	2280      	movs	r2, #128	; 0x80
 8005696:	4393      	bics	r3, r2
 8005698:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800569a:	683b      	ldr	r3, [r7, #0]
 800569c:	68db      	ldr	r3, [r3, #12]
 800569e:	011b      	lsls	r3, r3, #4
 80056a0:	697a      	ldr	r2, [r7, #20]
 80056a2:	4313      	orrs	r3, r2
 80056a4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80056a6:	697b      	ldr	r3, [r7, #20]
 80056a8:	2240      	movs	r2, #64	; 0x40
 80056aa:	4393      	bics	r3, r2
 80056ac:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	4a19      	ldr	r2, [pc, #100]	; (8005718 <TIM_OC2_SetConfig+0xe8>)
 80056b2:	4293      	cmp	r3, r2
 80056b4:	d007      	beq.n	80056c6 <TIM_OC2_SetConfig+0x96>
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	4a18      	ldr	r2, [pc, #96]	; (800571c <TIM_OC2_SetConfig+0xec>)
 80056ba:	4293      	cmp	r3, r2
 80056bc:	d003      	beq.n	80056c6 <TIM_OC2_SetConfig+0x96>
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	4a17      	ldr	r2, [pc, #92]	; (8005720 <TIM_OC2_SetConfig+0xf0>)
 80056c2:	4293      	cmp	r3, r2
 80056c4:	d113      	bne.n	80056ee <TIM_OC2_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80056c6:	693b      	ldr	r3, [r7, #16]
 80056c8:	4a16      	ldr	r2, [pc, #88]	; (8005724 <TIM_OC2_SetConfig+0xf4>)
 80056ca:	4013      	ands	r3, r2
 80056cc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80056ce:	693b      	ldr	r3, [r7, #16]
 80056d0:	4a15      	ldr	r2, [pc, #84]	; (8005728 <TIM_OC2_SetConfig+0xf8>)
 80056d2:	4013      	ands	r3, r2
 80056d4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80056d6:	683b      	ldr	r3, [r7, #0]
 80056d8:	695b      	ldr	r3, [r3, #20]
 80056da:	009b      	lsls	r3, r3, #2
 80056dc:	693a      	ldr	r2, [r7, #16]
 80056de:	4313      	orrs	r3, r2
 80056e0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80056e2:	683b      	ldr	r3, [r7, #0]
 80056e4:	699b      	ldr	r3, [r3, #24]
 80056e6:	009b      	lsls	r3, r3, #2
 80056e8:	693a      	ldr	r2, [r7, #16]
 80056ea:	4313      	orrs	r3, r2
 80056ec:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	693a      	ldr	r2, [r7, #16]
 80056f2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	68fa      	ldr	r2, [r7, #12]
 80056f8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80056fa:	683b      	ldr	r3, [r7, #0]
 80056fc:	685a      	ldr	r2, [r3, #4]
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	697a      	ldr	r2, [r7, #20]
 8005706:	621a      	str	r2, [r3, #32]
}
 8005708:	46c0      	nop			; (mov r8, r8)
 800570a:	46bd      	mov	sp, r7
 800570c:	b006      	add	sp, #24
 800570e:	bd80      	pop	{r7, pc}
 8005710:	ffff8fff 	.word	0xffff8fff
 8005714:	fffffcff 	.word	0xfffffcff
 8005718:	40012c00 	.word	0x40012c00
 800571c:	40014400 	.word	0x40014400
 8005720:	40014800 	.word	0x40014800
 8005724:	fffffbff 	.word	0xfffffbff
 8005728:	fffff7ff 	.word	0xfffff7ff

0800572c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800572c:	b580      	push	{r7, lr}
 800572e:	b086      	sub	sp, #24
 8005730:	af00      	add	r7, sp, #0
 8005732:	6078      	str	r0, [r7, #4]
 8005734:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	6a1b      	ldr	r3, [r3, #32]
 800573a:	4a33      	ldr	r2, [pc, #204]	; (8005808 <TIM_OC3_SetConfig+0xdc>)
 800573c:	401a      	ands	r2, r3
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	6a1b      	ldr	r3, [r3, #32]
 8005746:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	685b      	ldr	r3, [r3, #4]
 800574c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	69db      	ldr	r3, [r3, #28]
 8005752:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	2270      	movs	r2, #112	; 0x70
 8005758:	4393      	bics	r3, r2
 800575a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	2203      	movs	r2, #3
 8005760:	4393      	bics	r3, r2
 8005762:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005764:	683b      	ldr	r3, [r7, #0]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	68fa      	ldr	r2, [r7, #12]
 800576a:	4313      	orrs	r3, r2
 800576c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800576e:	697b      	ldr	r3, [r7, #20]
 8005770:	4a26      	ldr	r2, [pc, #152]	; (800580c <TIM_OC3_SetConfig+0xe0>)
 8005772:	4013      	ands	r3, r2
 8005774:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005776:	683b      	ldr	r3, [r7, #0]
 8005778:	689b      	ldr	r3, [r3, #8]
 800577a:	021b      	lsls	r3, r3, #8
 800577c:	697a      	ldr	r2, [r7, #20]
 800577e:	4313      	orrs	r3, r2
 8005780:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	4a22      	ldr	r2, [pc, #136]	; (8005810 <TIM_OC3_SetConfig+0xe4>)
 8005786:	4293      	cmp	r3, r2
 8005788:	d10d      	bne.n	80057a6 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800578a:	697b      	ldr	r3, [r7, #20]
 800578c:	4a21      	ldr	r2, [pc, #132]	; (8005814 <TIM_OC3_SetConfig+0xe8>)
 800578e:	4013      	ands	r3, r2
 8005790:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005792:	683b      	ldr	r3, [r7, #0]
 8005794:	68db      	ldr	r3, [r3, #12]
 8005796:	021b      	lsls	r3, r3, #8
 8005798:	697a      	ldr	r2, [r7, #20]
 800579a:	4313      	orrs	r3, r2
 800579c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800579e:	697b      	ldr	r3, [r7, #20]
 80057a0:	4a1d      	ldr	r2, [pc, #116]	; (8005818 <TIM_OC3_SetConfig+0xec>)
 80057a2:	4013      	ands	r3, r2
 80057a4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	4a19      	ldr	r2, [pc, #100]	; (8005810 <TIM_OC3_SetConfig+0xe4>)
 80057aa:	4293      	cmp	r3, r2
 80057ac:	d007      	beq.n	80057be <TIM_OC3_SetConfig+0x92>
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	4a1a      	ldr	r2, [pc, #104]	; (800581c <TIM_OC3_SetConfig+0xf0>)
 80057b2:	4293      	cmp	r3, r2
 80057b4:	d003      	beq.n	80057be <TIM_OC3_SetConfig+0x92>
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	4a19      	ldr	r2, [pc, #100]	; (8005820 <TIM_OC3_SetConfig+0xf4>)
 80057ba:	4293      	cmp	r3, r2
 80057bc:	d113      	bne.n	80057e6 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80057be:	693b      	ldr	r3, [r7, #16]
 80057c0:	4a18      	ldr	r2, [pc, #96]	; (8005824 <TIM_OC3_SetConfig+0xf8>)
 80057c2:	4013      	ands	r3, r2
 80057c4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80057c6:	693b      	ldr	r3, [r7, #16]
 80057c8:	4a17      	ldr	r2, [pc, #92]	; (8005828 <TIM_OC3_SetConfig+0xfc>)
 80057ca:	4013      	ands	r3, r2
 80057cc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80057ce:	683b      	ldr	r3, [r7, #0]
 80057d0:	695b      	ldr	r3, [r3, #20]
 80057d2:	011b      	lsls	r3, r3, #4
 80057d4:	693a      	ldr	r2, [r7, #16]
 80057d6:	4313      	orrs	r3, r2
 80057d8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80057da:	683b      	ldr	r3, [r7, #0]
 80057dc:	699b      	ldr	r3, [r3, #24]
 80057de:	011b      	lsls	r3, r3, #4
 80057e0:	693a      	ldr	r2, [r7, #16]
 80057e2:	4313      	orrs	r3, r2
 80057e4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	693a      	ldr	r2, [r7, #16]
 80057ea:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	68fa      	ldr	r2, [r7, #12]
 80057f0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80057f2:	683b      	ldr	r3, [r7, #0]
 80057f4:	685a      	ldr	r2, [r3, #4]
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	697a      	ldr	r2, [r7, #20]
 80057fe:	621a      	str	r2, [r3, #32]
}
 8005800:	46c0      	nop			; (mov r8, r8)
 8005802:	46bd      	mov	sp, r7
 8005804:	b006      	add	sp, #24
 8005806:	bd80      	pop	{r7, pc}
 8005808:	fffffeff 	.word	0xfffffeff
 800580c:	fffffdff 	.word	0xfffffdff
 8005810:	40012c00 	.word	0x40012c00
 8005814:	fffff7ff 	.word	0xfffff7ff
 8005818:	fffffbff 	.word	0xfffffbff
 800581c:	40014400 	.word	0x40014400
 8005820:	40014800 	.word	0x40014800
 8005824:	ffffefff 	.word	0xffffefff
 8005828:	ffffdfff 	.word	0xffffdfff

0800582c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800582c:	b580      	push	{r7, lr}
 800582e:	b086      	sub	sp, #24
 8005830:	af00      	add	r7, sp, #0
 8005832:	6078      	str	r0, [r7, #4]
 8005834:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	6a1b      	ldr	r3, [r3, #32]
 800583a:	4a26      	ldr	r2, [pc, #152]	; (80058d4 <TIM_OC4_SetConfig+0xa8>)
 800583c:	401a      	ands	r2, r3
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	6a1b      	ldr	r3, [r3, #32]
 8005846:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	685b      	ldr	r3, [r3, #4]
 800584c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	69db      	ldr	r3, [r3, #28]
 8005852:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	4a20      	ldr	r2, [pc, #128]	; (80058d8 <TIM_OC4_SetConfig+0xac>)
 8005858:	4013      	ands	r3, r2
 800585a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	4a1f      	ldr	r2, [pc, #124]	; (80058dc <TIM_OC4_SetConfig+0xb0>)
 8005860:	4013      	ands	r3, r2
 8005862:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005864:	683b      	ldr	r3, [r7, #0]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	021b      	lsls	r3, r3, #8
 800586a:	68fa      	ldr	r2, [r7, #12]
 800586c:	4313      	orrs	r3, r2
 800586e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005870:	693b      	ldr	r3, [r7, #16]
 8005872:	4a1b      	ldr	r2, [pc, #108]	; (80058e0 <TIM_OC4_SetConfig+0xb4>)
 8005874:	4013      	ands	r3, r2
 8005876:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005878:	683b      	ldr	r3, [r7, #0]
 800587a:	689b      	ldr	r3, [r3, #8]
 800587c:	031b      	lsls	r3, r3, #12
 800587e:	693a      	ldr	r2, [r7, #16]
 8005880:	4313      	orrs	r3, r2
 8005882:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	4a17      	ldr	r2, [pc, #92]	; (80058e4 <TIM_OC4_SetConfig+0xb8>)
 8005888:	4293      	cmp	r3, r2
 800588a:	d007      	beq.n	800589c <TIM_OC4_SetConfig+0x70>
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	4a16      	ldr	r2, [pc, #88]	; (80058e8 <TIM_OC4_SetConfig+0xbc>)
 8005890:	4293      	cmp	r3, r2
 8005892:	d003      	beq.n	800589c <TIM_OC4_SetConfig+0x70>
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	4a15      	ldr	r2, [pc, #84]	; (80058ec <TIM_OC4_SetConfig+0xc0>)
 8005898:	4293      	cmp	r3, r2
 800589a:	d109      	bne.n	80058b0 <TIM_OC4_SetConfig+0x84>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800589c:	697b      	ldr	r3, [r7, #20]
 800589e:	4a14      	ldr	r2, [pc, #80]	; (80058f0 <TIM_OC4_SetConfig+0xc4>)
 80058a0:	4013      	ands	r3, r2
 80058a2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80058a4:	683b      	ldr	r3, [r7, #0]
 80058a6:	695b      	ldr	r3, [r3, #20]
 80058a8:	019b      	lsls	r3, r3, #6
 80058aa:	697a      	ldr	r2, [r7, #20]
 80058ac:	4313      	orrs	r3, r2
 80058ae:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	697a      	ldr	r2, [r7, #20]
 80058b4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	68fa      	ldr	r2, [r7, #12]
 80058ba:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80058bc:	683b      	ldr	r3, [r7, #0]
 80058be:	685a      	ldr	r2, [r3, #4]
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	693a      	ldr	r2, [r7, #16]
 80058c8:	621a      	str	r2, [r3, #32]
}
 80058ca:	46c0      	nop			; (mov r8, r8)
 80058cc:	46bd      	mov	sp, r7
 80058ce:	b006      	add	sp, #24
 80058d0:	bd80      	pop	{r7, pc}
 80058d2:	46c0      	nop			; (mov r8, r8)
 80058d4:	ffffefff 	.word	0xffffefff
 80058d8:	ffff8fff 	.word	0xffff8fff
 80058dc:	fffffcff 	.word	0xfffffcff
 80058e0:	ffffdfff 	.word	0xffffdfff
 80058e4:	40012c00 	.word	0x40012c00
 80058e8:	40014400 	.word	0x40014400
 80058ec:	40014800 	.word	0x40014800
 80058f0:	ffffbfff 	.word	0xffffbfff

080058f4 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 80058f4:	b580      	push	{r7, lr}
 80058f6:	b086      	sub	sp, #24
 80058f8:	af00      	add	r7, sp, #0
 80058fa:	6078      	str	r0, [r7, #4]
 80058fc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80058fe:	2317      	movs	r3, #23
 8005900:	18fb      	adds	r3, r7, r3
 8005902:	2200      	movs	r2, #0
 8005904:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	689b      	ldr	r3, [r3, #8]
 800590c:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800590e:	693b      	ldr	r3, [r7, #16]
 8005910:	2270      	movs	r2, #112	; 0x70
 8005912:	4393      	bics	r3, r2
 8005914:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8005916:	683b      	ldr	r3, [r7, #0]
 8005918:	685b      	ldr	r3, [r3, #4]
 800591a:	693a      	ldr	r2, [r7, #16]
 800591c:	4313      	orrs	r3, r2
 800591e:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8005920:	693b      	ldr	r3, [r7, #16]
 8005922:	2207      	movs	r2, #7
 8005924:	4393      	bics	r3, r2
 8005926:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8005928:	683b      	ldr	r3, [r7, #0]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	693a      	ldr	r2, [r7, #16]
 800592e:	4313      	orrs	r3, r2
 8005930:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	693a      	ldr	r2, [r7, #16]
 8005938:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 800593a:	683b      	ldr	r3, [r7, #0]
 800593c:	685b      	ldr	r3, [r3, #4]
 800593e:	2b70      	cmp	r3, #112	; 0x70
 8005940:	d015      	beq.n	800596e <TIM_SlaveTimer_SetConfig+0x7a>
 8005942:	d900      	bls.n	8005946 <TIM_SlaveTimer_SetConfig+0x52>
 8005944:	e05b      	b.n	80059fe <TIM_SlaveTimer_SetConfig+0x10a>
 8005946:	2b60      	cmp	r3, #96	; 0x60
 8005948:	d04f      	beq.n	80059ea <TIM_SlaveTimer_SetConfig+0xf6>
 800594a:	d858      	bhi.n	80059fe <TIM_SlaveTimer_SetConfig+0x10a>
 800594c:	2b50      	cmp	r3, #80	; 0x50
 800594e:	d042      	beq.n	80059d6 <TIM_SlaveTimer_SetConfig+0xe2>
 8005950:	d855      	bhi.n	80059fe <TIM_SlaveTimer_SetConfig+0x10a>
 8005952:	2b40      	cmp	r3, #64	; 0x40
 8005954:	d016      	beq.n	8005984 <TIM_SlaveTimer_SetConfig+0x90>
 8005956:	d852      	bhi.n	80059fe <TIM_SlaveTimer_SetConfig+0x10a>
 8005958:	2b30      	cmp	r3, #48	; 0x30
 800595a:	d055      	beq.n	8005a08 <TIM_SlaveTimer_SetConfig+0x114>
 800595c:	d84f      	bhi.n	80059fe <TIM_SlaveTimer_SetConfig+0x10a>
 800595e:	2b20      	cmp	r3, #32
 8005960:	d052      	beq.n	8005a08 <TIM_SlaveTimer_SetConfig+0x114>
 8005962:	d84c      	bhi.n	80059fe <TIM_SlaveTimer_SetConfig+0x10a>
 8005964:	2b00      	cmp	r3, #0
 8005966:	d04f      	beq.n	8005a08 <TIM_SlaveTimer_SetConfig+0x114>
 8005968:	2b10      	cmp	r3, #16
 800596a:	d04d      	beq.n	8005a08 <TIM_SlaveTimer_SetConfig+0x114>
 800596c:	e047      	b.n	80059fe <TIM_SlaveTimer_SetConfig+0x10a>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	6818      	ldr	r0, [r3, #0]
 8005972:	683b      	ldr	r3, [r7, #0]
 8005974:	68d9      	ldr	r1, [r3, #12]
 8005976:	683b      	ldr	r3, [r7, #0]
 8005978:	689a      	ldr	r2, [r3, #8]
 800597a:	683b      	ldr	r3, [r7, #0]
 800597c:	691b      	ldr	r3, [r3, #16]
 800597e:	f000 f8c5 	bl	8005b0c <TIM_ETR_SetConfig>
                        sSlaveConfig->TriggerPrescaler,
                        sSlaveConfig->TriggerPolarity,
                        sSlaveConfig->TriggerFilter);
      break;
 8005982:	e042      	b.n	8005a0a <TIM_SlaveTimer_SetConfig+0x116>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8005984:	683b      	ldr	r3, [r7, #0]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	2b05      	cmp	r3, #5
 800598a:	d101      	bne.n	8005990 <TIM_SlaveTimer_SetConfig+0x9c>
      {
        return HAL_ERROR;
 800598c:	2301      	movs	r3, #1
 800598e:	e03f      	b.n	8005a10 <TIM_SlaveTimer_SetConfig+0x11c>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	6a1b      	ldr	r3, [r3, #32]
 8005996:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	6a1a      	ldr	r2, [r3, #32]
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	2101      	movs	r1, #1
 80059a4:	438a      	bics	r2, r1
 80059a6:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	699b      	ldr	r3, [r3, #24]
 80059ae:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80059b0:	68bb      	ldr	r3, [r7, #8]
 80059b2:	22f0      	movs	r2, #240	; 0xf0
 80059b4:	4393      	bics	r3, r2
 80059b6:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 80059b8:	683b      	ldr	r3, [r7, #0]
 80059ba:	691b      	ldr	r3, [r3, #16]
 80059bc:	011b      	lsls	r3, r3, #4
 80059be:	68ba      	ldr	r2, [r7, #8]
 80059c0:	4313      	orrs	r3, r2
 80059c2:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	68ba      	ldr	r2, [r7, #8]
 80059ca:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	68fa      	ldr	r2, [r7, #12]
 80059d2:	621a      	str	r2, [r3, #32]
      break;
 80059d4:	e019      	b.n	8005a0a <TIM_SlaveTimer_SetConfig+0x116>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	6818      	ldr	r0, [r3, #0]
 80059da:	683b      	ldr	r3, [r7, #0]
 80059dc:	6899      	ldr	r1, [r3, #8]
 80059de:	683b      	ldr	r3, [r7, #0]
 80059e0:	691b      	ldr	r3, [r3, #16]
 80059e2:	001a      	movs	r2, r3
 80059e4:	f000 f818 	bl	8005a18 <TIM_TI1_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 80059e8:	e00f      	b.n	8005a0a <TIM_SlaveTimer_SetConfig+0x116>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	6818      	ldr	r0, [r3, #0]
 80059ee:	683b      	ldr	r3, [r7, #0]
 80059f0:	6899      	ldr	r1, [r3, #8]
 80059f2:	683b      	ldr	r3, [r7, #0]
 80059f4:	691b      	ldr	r3, [r3, #16]
 80059f6:	001a      	movs	r2, r3
 80059f8:	f000 f83c 	bl	8005a74 <TIM_TI2_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 80059fc:	e005      	b.n	8005a0a <TIM_SlaveTimer_SetConfig+0x116>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 80059fe:	2317      	movs	r3, #23
 8005a00:	18fb      	adds	r3, r7, r3
 8005a02:	2201      	movs	r2, #1
 8005a04:	701a      	strb	r2, [r3, #0]
      break;
 8005a06:	e000      	b.n	8005a0a <TIM_SlaveTimer_SetConfig+0x116>
      break;
 8005a08:	46c0      	nop			; (mov r8, r8)
  }

  return status;
 8005a0a:	2317      	movs	r3, #23
 8005a0c:	18fb      	adds	r3, r7, r3
 8005a0e:	781b      	ldrb	r3, [r3, #0]
}
 8005a10:	0018      	movs	r0, r3
 8005a12:	46bd      	mov	sp, r7
 8005a14:	b006      	add	sp, #24
 8005a16:	bd80      	pop	{r7, pc}

08005a18 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005a18:	b580      	push	{r7, lr}
 8005a1a:	b086      	sub	sp, #24
 8005a1c:	af00      	add	r7, sp, #0
 8005a1e:	60f8      	str	r0, [r7, #12]
 8005a20:	60b9      	str	r1, [r7, #8]
 8005a22:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	6a1b      	ldr	r3, [r3, #32]
 8005a28:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	6a1b      	ldr	r3, [r3, #32]
 8005a2e:	2201      	movs	r2, #1
 8005a30:	4393      	bics	r3, r2
 8005a32:	001a      	movs	r2, r3
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	699b      	ldr	r3, [r3, #24]
 8005a3c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005a3e:	693b      	ldr	r3, [r7, #16]
 8005a40:	22f0      	movs	r2, #240	; 0xf0
 8005a42:	4393      	bics	r3, r2
 8005a44:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	011b      	lsls	r3, r3, #4
 8005a4a:	693a      	ldr	r2, [r7, #16]
 8005a4c:	4313      	orrs	r3, r2
 8005a4e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005a50:	697b      	ldr	r3, [r7, #20]
 8005a52:	220a      	movs	r2, #10
 8005a54:	4393      	bics	r3, r2
 8005a56:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005a58:	697a      	ldr	r2, [r7, #20]
 8005a5a:	68bb      	ldr	r3, [r7, #8]
 8005a5c:	4313      	orrs	r3, r2
 8005a5e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	693a      	ldr	r2, [r7, #16]
 8005a64:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	697a      	ldr	r2, [r7, #20]
 8005a6a:	621a      	str	r2, [r3, #32]
}
 8005a6c:	46c0      	nop			; (mov r8, r8)
 8005a6e:	46bd      	mov	sp, r7
 8005a70:	b006      	add	sp, #24
 8005a72:	bd80      	pop	{r7, pc}

08005a74 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005a74:	b580      	push	{r7, lr}
 8005a76:	b086      	sub	sp, #24
 8005a78:	af00      	add	r7, sp, #0
 8005a7a:	60f8      	str	r0, [r7, #12]
 8005a7c:	60b9      	str	r1, [r7, #8]
 8005a7e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	6a1b      	ldr	r3, [r3, #32]
 8005a84:	2210      	movs	r2, #16
 8005a86:	4393      	bics	r3, r2
 8005a88:	001a      	movs	r2, r3
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	699b      	ldr	r3, [r3, #24]
 8005a92:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	6a1b      	ldr	r3, [r3, #32]
 8005a98:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005a9a:	697b      	ldr	r3, [r7, #20]
 8005a9c:	4a0d      	ldr	r2, [pc, #52]	; (8005ad4 <TIM_TI2_ConfigInputStage+0x60>)
 8005a9e:	4013      	ands	r3, r2
 8005aa0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	031b      	lsls	r3, r3, #12
 8005aa6:	697a      	ldr	r2, [r7, #20]
 8005aa8:	4313      	orrs	r3, r2
 8005aaa:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005aac:	693b      	ldr	r3, [r7, #16]
 8005aae:	22a0      	movs	r2, #160	; 0xa0
 8005ab0:	4393      	bics	r3, r2
 8005ab2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005ab4:	68bb      	ldr	r3, [r7, #8]
 8005ab6:	011b      	lsls	r3, r3, #4
 8005ab8:	693a      	ldr	r2, [r7, #16]
 8005aba:	4313      	orrs	r3, r2
 8005abc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	697a      	ldr	r2, [r7, #20]
 8005ac2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	693a      	ldr	r2, [r7, #16]
 8005ac8:	621a      	str	r2, [r3, #32]
}
 8005aca:	46c0      	nop			; (mov r8, r8)
 8005acc:	46bd      	mov	sp, r7
 8005ace:	b006      	add	sp, #24
 8005ad0:	bd80      	pop	{r7, pc}
 8005ad2:	46c0      	nop			; (mov r8, r8)
 8005ad4:	ffff0fff 	.word	0xffff0fff

08005ad8 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005ad8:	b580      	push	{r7, lr}
 8005ada:	b084      	sub	sp, #16
 8005adc:	af00      	add	r7, sp, #0
 8005ade:	6078      	str	r0, [r7, #4]
 8005ae0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	689b      	ldr	r3, [r3, #8]
 8005ae6:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	2270      	movs	r2, #112	; 0x70
 8005aec:	4393      	bics	r3, r2
 8005aee:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005af0:	683a      	ldr	r2, [r7, #0]
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	4313      	orrs	r3, r2
 8005af6:	2207      	movs	r2, #7
 8005af8:	4313      	orrs	r3, r2
 8005afa:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	68fa      	ldr	r2, [r7, #12]
 8005b00:	609a      	str	r2, [r3, #8]
}
 8005b02:	46c0      	nop			; (mov r8, r8)
 8005b04:	46bd      	mov	sp, r7
 8005b06:	b004      	add	sp, #16
 8005b08:	bd80      	pop	{r7, pc}
	...

08005b0c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005b0c:	b580      	push	{r7, lr}
 8005b0e:	b086      	sub	sp, #24
 8005b10:	af00      	add	r7, sp, #0
 8005b12:	60f8      	str	r0, [r7, #12]
 8005b14:	60b9      	str	r1, [r7, #8]
 8005b16:	607a      	str	r2, [r7, #4]
 8005b18:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	689b      	ldr	r3, [r3, #8]
 8005b1e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005b20:	697b      	ldr	r3, [r7, #20]
 8005b22:	4a09      	ldr	r2, [pc, #36]	; (8005b48 <TIM_ETR_SetConfig+0x3c>)
 8005b24:	4013      	ands	r3, r2
 8005b26:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005b28:	683b      	ldr	r3, [r7, #0]
 8005b2a:	021a      	lsls	r2, r3, #8
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	431a      	orrs	r2, r3
 8005b30:	68bb      	ldr	r3, [r7, #8]
 8005b32:	4313      	orrs	r3, r2
 8005b34:	697a      	ldr	r2, [r7, #20]
 8005b36:	4313      	orrs	r3, r2
 8005b38:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	697a      	ldr	r2, [r7, #20]
 8005b3e:	609a      	str	r2, [r3, #8]
}
 8005b40:	46c0      	nop			; (mov r8, r8)
 8005b42:	46bd      	mov	sp, r7
 8005b44:	b006      	add	sp, #24
 8005b46:	bd80      	pop	{r7, pc}
 8005b48:	ffff00ff 	.word	0xffff00ff

08005b4c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005b4c:	b580      	push	{r7, lr}
 8005b4e:	b086      	sub	sp, #24
 8005b50:	af00      	add	r7, sp, #0
 8005b52:	60f8      	str	r0, [r7, #12]
 8005b54:	60b9      	str	r1, [r7, #8]
 8005b56:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005b58:	68bb      	ldr	r3, [r7, #8]
 8005b5a:	221f      	movs	r2, #31
 8005b5c:	4013      	ands	r3, r2
 8005b5e:	2201      	movs	r2, #1
 8005b60:	409a      	lsls	r2, r3
 8005b62:	0013      	movs	r3, r2
 8005b64:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	6a1b      	ldr	r3, [r3, #32]
 8005b6a:	697a      	ldr	r2, [r7, #20]
 8005b6c:	43d2      	mvns	r2, r2
 8005b6e:	401a      	ands	r2, r3
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	6a1a      	ldr	r2, [r3, #32]
 8005b78:	68bb      	ldr	r3, [r7, #8]
 8005b7a:	211f      	movs	r1, #31
 8005b7c:	400b      	ands	r3, r1
 8005b7e:	6879      	ldr	r1, [r7, #4]
 8005b80:	4099      	lsls	r1, r3
 8005b82:	000b      	movs	r3, r1
 8005b84:	431a      	orrs	r2, r3
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	621a      	str	r2, [r3, #32]
}
 8005b8a:	46c0      	nop			; (mov r8, r8)
 8005b8c:	46bd      	mov	sp, r7
 8005b8e:	b006      	add	sp, #24
 8005b90:	bd80      	pop	{r7, pc}
	...

08005b94 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005b94:	b580      	push	{r7, lr}
 8005b96:	b084      	sub	sp, #16
 8005b98:	af00      	add	r7, sp, #0
 8005b9a:	6078      	str	r0, [r7, #4]
 8005b9c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005b9e:	683b      	ldr	r3, [r7, #0]
 8005ba0:	2b00      	cmp	r3, #0
 8005ba2:	d108      	bne.n	8005bb6 <HAL_TIMEx_PWMN_Start+0x22>
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	2242      	movs	r2, #66	; 0x42
 8005ba8:	5c9b      	ldrb	r3, [r3, r2]
 8005baa:	b2db      	uxtb	r3, r3
 8005bac:	3b01      	subs	r3, #1
 8005bae:	1e5a      	subs	r2, r3, #1
 8005bb0:	4193      	sbcs	r3, r2
 8005bb2:	b2db      	uxtb	r3, r3
 8005bb4:	e01f      	b.n	8005bf6 <HAL_TIMEx_PWMN_Start+0x62>
 8005bb6:	683b      	ldr	r3, [r7, #0]
 8005bb8:	2b04      	cmp	r3, #4
 8005bba:	d108      	bne.n	8005bce <HAL_TIMEx_PWMN_Start+0x3a>
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	2243      	movs	r2, #67	; 0x43
 8005bc0:	5c9b      	ldrb	r3, [r3, r2]
 8005bc2:	b2db      	uxtb	r3, r3
 8005bc4:	3b01      	subs	r3, #1
 8005bc6:	1e5a      	subs	r2, r3, #1
 8005bc8:	4193      	sbcs	r3, r2
 8005bca:	b2db      	uxtb	r3, r3
 8005bcc:	e013      	b.n	8005bf6 <HAL_TIMEx_PWMN_Start+0x62>
 8005bce:	683b      	ldr	r3, [r7, #0]
 8005bd0:	2b08      	cmp	r3, #8
 8005bd2:	d108      	bne.n	8005be6 <HAL_TIMEx_PWMN_Start+0x52>
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	2244      	movs	r2, #68	; 0x44
 8005bd8:	5c9b      	ldrb	r3, [r3, r2]
 8005bda:	b2db      	uxtb	r3, r3
 8005bdc:	3b01      	subs	r3, #1
 8005bde:	1e5a      	subs	r2, r3, #1
 8005be0:	4193      	sbcs	r3, r2
 8005be2:	b2db      	uxtb	r3, r3
 8005be4:	e007      	b.n	8005bf6 <HAL_TIMEx_PWMN_Start+0x62>
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	2245      	movs	r2, #69	; 0x45
 8005bea:	5c9b      	ldrb	r3, [r3, r2]
 8005bec:	b2db      	uxtb	r3, r3
 8005bee:	3b01      	subs	r3, #1
 8005bf0:	1e5a      	subs	r2, r3, #1
 8005bf2:	4193      	sbcs	r3, r2
 8005bf4:	b2db      	uxtb	r3, r3
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	d001      	beq.n	8005bfe <HAL_TIMEx_PWMN_Start+0x6a>
  {
    return HAL_ERROR;
 8005bfa:	2301      	movs	r3, #1
 8005bfc:	e056      	b.n	8005cac <HAL_TIMEx_PWMN_Start+0x118>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005bfe:	683b      	ldr	r3, [r7, #0]
 8005c00:	2b00      	cmp	r3, #0
 8005c02:	d104      	bne.n	8005c0e <HAL_TIMEx_PWMN_Start+0x7a>
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	2242      	movs	r2, #66	; 0x42
 8005c08:	2102      	movs	r1, #2
 8005c0a:	5499      	strb	r1, [r3, r2]
 8005c0c:	e013      	b.n	8005c36 <HAL_TIMEx_PWMN_Start+0xa2>
 8005c0e:	683b      	ldr	r3, [r7, #0]
 8005c10:	2b04      	cmp	r3, #4
 8005c12:	d104      	bne.n	8005c1e <HAL_TIMEx_PWMN_Start+0x8a>
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	2243      	movs	r2, #67	; 0x43
 8005c18:	2102      	movs	r1, #2
 8005c1a:	5499      	strb	r1, [r3, r2]
 8005c1c:	e00b      	b.n	8005c36 <HAL_TIMEx_PWMN_Start+0xa2>
 8005c1e:	683b      	ldr	r3, [r7, #0]
 8005c20:	2b08      	cmp	r3, #8
 8005c22:	d104      	bne.n	8005c2e <HAL_TIMEx_PWMN_Start+0x9a>
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	2244      	movs	r2, #68	; 0x44
 8005c28:	2102      	movs	r1, #2
 8005c2a:	5499      	strb	r1, [r3, r2]
 8005c2c:	e003      	b.n	8005c36 <HAL_TIMEx_PWMN_Start+0xa2>
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	2245      	movs	r2, #69	; 0x45
 8005c32:	2102      	movs	r1, #2
 8005c34:	5499      	strb	r1, [r3, r2]

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	6839      	ldr	r1, [r7, #0]
 8005c3c:	2204      	movs	r2, #4
 8005c3e:	0018      	movs	r0, r3
 8005c40:	f000 f8f2 	bl	8005e28 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	2180      	movs	r1, #128	; 0x80
 8005c50:	0209      	lsls	r1, r1, #8
 8005c52:	430a      	orrs	r2, r1
 8005c54:	645a      	str	r2, [r3, #68]	; 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	4a16      	ldr	r2, [pc, #88]	; (8005cb4 <HAL_TIMEx_PWMN_Start+0x120>)
 8005c5c:	4293      	cmp	r3, r2
 8005c5e:	d00a      	beq.n	8005c76 <HAL_TIMEx_PWMN_Start+0xe2>
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	681a      	ldr	r2, [r3, #0]
 8005c64:	2380      	movs	r3, #128	; 0x80
 8005c66:	05db      	lsls	r3, r3, #23
 8005c68:	429a      	cmp	r2, r3
 8005c6a:	d004      	beq.n	8005c76 <HAL_TIMEx_PWMN_Start+0xe2>
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	4a11      	ldr	r2, [pc, #68]	; (8005cb8 <HAL_TIMEx_PWMN_Start+0x124>)
 8005c72:	4293      	cmp	r3, r2
 8005c74:	d111      	bne.n	8005c9a <HAL_TIMEx_PWMN_Start+0x106>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	689b      	ldr	r3, [r3, #8]
 8005c7c:	2207      	movs	r2, #7
 8005c7e:	4013      	ands	r3, r2
 8005c80:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	2b06      	cmp	r3, #6
 8005c86:	d010      	beq.n	8005caa <HAL_TIMEx_PWMN_Start+0x116>
    {
      __HAL_TIM_ENABLE(htim);
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	681a      	ldr	r2, [r3, #0]
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	2101      	movs	r1, #1
 8005c94:	430a      	orrs	r2, r1
 8005c96:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005c98:	e007      	b.n	8005caa <HAL_TIMEx_PWMN_Start+0x116>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	681a      	ldr	r2, [r3, #0]
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	2101      	movs	r1, #1
 8005ca6:	430a      	orrs	r2, r1
 8005ca8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005caa:	2300      	movs	r3, #0
}
 8005cac:	0018      	movs	r0, r3
 8005cae:	46bd      	mov	sp, r7
 8005cb0:	b004      	add	sp, #16
 8005cb2:	bd80      	pop	{r7, pc}
 8005cb4:	40012c00 	.word	0x40012c00
 8005cb8:	40000400 	.word	0x40000400

08005cbc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005cbc:	b580      	push	{r7, lr}
 8005cbe:	b084      	sub	sp, #16
 8005cc0:	af00      	add	r7, sp, #0
 8005cc2:	6078      	str	r0, [r7, #4]
 8005cc4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	223c      	movs	r2, #60	; 0x3c
 8005cca:	5c9b      	ldrb	r3, [r3, r2]
 8005ccc:	2b01      	cmp	r3, #1
 8005cce:	d101      	bne.n	8005cd4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005cd0:	2302      	movs	r3, #2
 8005cd2:	e042      	b.n	8005d5a <HAL_TIMEx_MasterConfigSynchronization+0x9e>
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	223c      	movs	r2, #60	; 0x3c
 8005cd8:	2101      	movs	r1, #1
 8005cda:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	223d      	movs	r2, #61	; 0x3d
 8005ce0:	2102      	movs	r1, #2
 8005ce2:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	685b      	ldr	r3, [r3, #4]
 8005cea:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	689b      	ldr	r3, [r3, #8]
 8005cf2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	2270      	movs	r2, #112	; 0x70
 8005cf8:	4393      	bics	r3, r2
 8005cfa:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005cfc:	683b      	ldr	r3, [r7, #0]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	68fa      	ldr	r2, [r7, #12]
 8005d02:	4313      	orrs	r3, r2
 8005d04:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	68fa      	ldr	r2, [r7, #12]
 8005d0c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	4a14      	ldr	r2, [pc, #80]	; (8005d64 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8005d14:	4293      	cmp	r3, r2
 8005d16:	d00a      	beq.n	8005d2e <HAL_TIMEx_MasterConfigSynchronization+0x72>
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	681a      	ldr	r2, [r3, #0]
 8005d1c:	2380      	movs	r3, #128	; 0x80
 8005d1e:	05db      	lsls	r3, r3, #23
 8005d20:	429a      	cmp	r2, r3
 8005d22:	d004      	beq.n	8005d2e <HAL_TIMEx_MasterConfigSynchronization+0x72>
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	4a0f      	ldr	r2, [pc, #60]	; (8005d68 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8005d2a:	4293      	cmp	r3, r2
 8005d2c:	d10c      	bne.n	8005d48 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005d2e:	68bb      	ldr	r3, [r7, #8]
 8005d30:	2280      	movs	r2, #128	; 0x80
 8005d32:	4393      	bics	r3, r2
 8005d34:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005d36:	683b      	ldr	r3, [r7, #0]
 8005d38:	685b      	ldr	r3, [r3, #4]
 8005d3a:	68ba      	ldr	r2, [r7, #8]
 8005d3c:	4313      	orrs	r3, r2
 8005d3e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	68ba      	ldr	r2, [r7, #8]
 8005d46:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	223d      	movs	r2, #61	; 0x3d
 8005d4c:	2101      	movs	r1, #1
 8005d4e:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	223c      	movs	r2, #60	; 0x3c
 8005d54:	2100      	movs	r1, #0
 8005d56:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005d58:	2300      	movs	r3, #0
}
 8005d5a:	0018      	movs	r0, r3
 8005d5c:	46bd      	mov	sp, r7
 8005d5e:	b004      	add	sp, #16
 8005d60:	bd80      	pop	{r7, pc}
 8005d62:	46c0      	nop			; (mov r8, r8)
 8005d64:	40012c00 	.word	0x40012c00
 8005d68:	40000400 	.word	0x40000400

08005d6c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005d6c:	b580      	push	{r7, lr}
 8005d6e:	b084      	sub	sp, #16
 8005d70:	af00      	add	r7, sp, #0
 8005d72:	6078      	str	r0, [r7, #4]
 8005d74:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8005d76:	2300      	movs	r3, #0
 8005d78:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	223c      	movs	r2, #60	; 0x3c
 8005d7e:	5c9b      	ldrb	r3, [r3, r2]
 8005d80:	2b01      	cmp	r3, #1
 8005d82:	d101      	bne.n	8005d88 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8005d84:	2302      	movs	r3, #2
 8005d86:	e03e      	b.n	8005e06 <HAL_TIMEx_ConfigBreakDeadTime+0x9a>
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	223c      	movs	r2, #60	; 0x3c
 8005d8c:	2101      	movs	r1, #1
 8005d8e:	5499      	strb	r1, [r3, r2]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	22ff      	movs	r2, #255	; 0xff
 8005d94:	4393      	bics	r3, r2
 8005d96:	001a      	movs	r2, r3
 8005d98:	683b      	ldr	r3, [r7, #0]
 8005d9a:	68db      	ldr	r3, [r3, #12]
 8005d9c:	4313      	orrs	r3, r2
 8005d9e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	4a1b      	ldr	r2, [pc, #108]	; (8005e10 <HAL_TIMEx_ConfigBreakDeadTime+0xa4>)
 8005da4:	401a      	ands	r2, r3
 8005da6:	683b      	ldr	r3, [r7, #0]
 8005da8:	689b      	ldr	r3, [r3, #8]
 8005daa:	4313      	orrs	r3, r2
 8005dac:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	4a18      	ldr	r2, [pc, #96]	; (8005e14 <HAL_TIMEx_ConfigBreakDeadTime+0xa8>)
 8005db2:	401a      	ands	r2, r3
 8005db4:	683b      	ldr	r3, [r7, #0]
 8005db6:	685b      	ldr	r3, [r3, #4]
 8005db8:	4313      	orrs	r3, r2
 8005dba:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	4a16      	ldr	r2, [pc, #88]	; (8005e18 <HAL_TIMEx_ConfigBreakDeadTime+0xac>)
 8005dc0:	401a      	ands	r2, r3
 8005dc2:	683b      	ldr	r3, [r7, #0]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	4313      	orrs	r3, r2
 8005dc8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	4a13      	ldr	r2, [pc, #76]	; (8005e1c <HAL_TIMEx_ConfigBreakDeadTime+0xb0>)
 8005dce:	401a      	ands	r2, r3
 8005dd0:	683b      	ldr	r3, [r7, #0]
 8005dd2:	691b      	ldr	r3, [r3, #16]
 8005dd4:	4313      	orrs	r3, r2
 8005dd6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	4a11      	ldr	r2, [pc, #68]	; (8005e20 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>)
 8005ddc:	401a      	ands	r2, r3
 8005dde:	683b      	ldr	r3, [r7, #0]
 8005de0:	695b      	ldr	r3, [r3, #20]
 8005de2:	4313      	orrs	r3, r2
 8005de4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	4a0e      	ldr	r2, [pc, #56]	; (8005e24 <HAL_TIMEx_ConfigBreakDeadTime+0xb8>)
 8005dea:	401a      	ands	r2, r3
 8005dec:	683b      	ldr	r3, [r7, #0]
 8005dee:	69db      	ldr	r3, [r3, #28]
 8005df0:	4313      	orrs	r3, r2
 8005df2:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	68fa      	ldr	r2, [r7, #12]
 8005dfa:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	223c      	movs	r2, #60	; 0x3c
 8005e00:	2100      	movs	r1, #0
 8005e02:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005e04:	2300      	movs	r3, #0
}
 8005e06:	0018      	movs	r0, r3
 8005e08:	46bd      	mov	sp, r7
 8005e0a:	b004      	add	sp, #16
 8005e0c:	bd80      	pop	{r7, pc}
 8005e0e:	46c0      	nop			; (mov r8, r8)
 8005e10:	fffffcff 	.word	0xfffffcff
 8005e14:	fffffbff 	.word	0xfffffbff
 8005e18:	fffff7ff 	.word	0xfffff7ff
 8005e1c:	ffffefff 	.word	0xffffefff
 8005e20:	ffffdfff 	.word	0xffffdfff
 8005e24:	ffffbfff 	.word	0xffffbfff

08005e28 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 8005e28:	b580      	push	{r7, lr}
 8005e2a:	b086      	sub	sp, #24
 8005e2c:	af00      	add	r7, sp, #0
 8005e2e:	60f8      	str	r0, [r7, #12]
 8005e30:	60b9      	str	r1, [r7, #8]
 8005e32:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005e34:	68bb      	ldr	r3, [r7, #8]
 8005e36:	221f      	movs	r2, #31
 8005e38:	4013      	ands	r3, r2
 8005e3a:	2204      	movs	r2, #4
 8005e3c:	409a      	lsls	r2, r3
 8005e3e:	0013      	movs	r3, r2
 8005e40:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	6a1b      	ldr	r3, [r3, #32]
 8005e46:	697a      	ldr	r2, [r7, #20]
 8005e48:	43d2      	mvns	r2, r2
 8005e4a:	401a      	ands	r2, r3
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	6a1a      	ldr	r2, [r3, #32]
 8005e54:	68bb      	ldr	r3, [r7, #8]
 8005e56:	211f      	movs	r1, #31
 8005e58:	400b      	ands	r3, r1
 8005e5a:	6879      	ldr	r1, [r7, #4]
 8005e5c:	4099      	lsls	r1, r3
 8005e5e:	000b      	movs	r3, r1
 8005e60:	431a      	orrs	r2, r3
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	621a      	str	r2, [r3, #32]
}
 8005e66:	46c0      	nop			; (mov r8, r8)
 8005e68:	46bd      	mov	sp, r7
 8005e6a:	b006      	add	sp, #24
 8005e6c:	bd80      	pop	{r7, pc}
	...

08005e70 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005e70:	b580      	push	{r7, lr}
 8005e72:	b088      	sub	sp, #32
 8005e74:	af00      	add	r7, sp, #0
 8005e76:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005e78:	231e      	movs	r3, #30
 8005e7a:	18fb      	adds	r3, r7, r3
 8005e7c:	2200      	movs	r2, #0
 8005e7e:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	689a      	ldr	r2, [r3, #8]
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	691b      	ldr	r3, [r3, #16]
 8005e88:	431a      	orrs	r2, r3
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	695b      	ldr	r3, [r3, #20]
 8005e8e:	431a      	orrs	r2, r3
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	69db      	ldr	r3, [r3, #28]
 8005e94:	4313      	orrs	r3, r2
 8005e96:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	4a83      	ldr	r2, [pc, #524]	; (80060ac <UART_SetConfig+0x23c>)
 8005ea0:	4013      	ands	r3, r2
 8005ea2:	0019      	movs	r1, r3
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	697a      	ldr	r2, [r7, #20]
 8005eaa:	430a      	orrs	r2, r1
 8005eac:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	685b      	ldr	r3, [r3, #4]
 8005eb4:	4a7e      	ldr	r2, [pc, #504]	; (80060b0 <UART_SetConfig+0x240>)
 8005eb6:	4013      	ands	r3, r2
 8005eb8:	0019      	movs	r1, r3
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	68da      	ldr	r2, [r3, #12]
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	430a      	orrs	r2, r1
 8005ec4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	699b      	ldr	r3, [r3, #24]
 8005eca:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	6a1b      	ldr	r3, [r3, #32]
 8005ed0:	697a      	ldr	r2, [r7, #20]
 8005ed2:	4313      	orrs	r3, r2
 8005ed4:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	689b      	ldr	r3, [r3, #8]
 8005edc:	4a75      	ldr	r2, [pc, #468]	; (80060b4 <UART_SetConfig+0x244>)
 8005ede:	4013      	ands	r3, r2
 8005ee0:	0019      	movs	r1, r3
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	697a      	ldr	r2, [r7, #20]
 8005ee8:	430a      	orrs	r2, r1
 8005eea:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005eec:	4b72      	ldr	r3, [pc, #456]	; (80060b8 <UART_SetConfig+0x248>)
 8005eee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ef0:	2203      	movs	r2, #3
 8005ef2:	4013      	ands	r3, r2
 8005ef4:	2b03      	cmp	r3, #3
 8005ef6:	d00d      	beq.n	8005f14 <UART_SetConfig+0xa4>
 8005ef8:	d81b      	bhi.n	8005f32 <UART_SetConfig+0xc2>
 8005efa:	2b02      	cmp	r3, #2
 8005efc:	d014      	beq.n	8005f28 <UART_SetConfig+0xb8>
 8005efe:	d818      	bhi.n	8005f32 <UART_SetConfig+0xc2>
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	d002      	beq.n	8005f0a <UART_SetConfig+0x9a>
 8005f04:	2b01      	cmp	r3, #1
 8005f06:	d00a      	beq.n	8005f1e <UART_SetConfig+0xae>
 8005f08:	e013      	b.n	8005f32 <UART_SetConfig+0xc2>
 8005f0a:	231f      	movs	r3, #31
 8005f0c:	18fb      	adds	r3, r7, r3
 8005f0e:	2200      	movs	r2, #0
 8005f10:	701a      	strb	r2, [r3, #0]
 8005f12:	e012      	b.n	8005f3a <UART_SetConfig+0xca>
 8005f14:	231f      	movs	r3, #31
 8005f16:	18fb      	adds	r3, r7, r3
 8005f18:	2202      	movs	r2, #2
 8005f1a:	701a      	strb	r2, [r3, #0]
 8005f1c:	e00d      	b.n	8005f3a <UART_SetConfig+0xca>
 8005f1e:	231f      	movs	r3, #31
 8005f20:	18fb      	adds	r3, r7, r3
 8005f22:	2204      	movs	r2, #4
 8005f24:	701a      	strb	r2, [r3, #0]
 8005f26:	e008      	b.n	8005f3a <UART_SetConfig+0xca>
 8005f28:	231f      	movs	r3, #31
 8005f2a:	18fb      	adds	r3, r7, r3
 8005f2c:	2208      	movs	r2, #8
 8005f2e:	701a      	strb	r2, [r3, #0]
 8005f30:	e003      	b.n	8005f3a <UART_SetConfig+0xca>
 8005f32:	231f      	movs	r3, #31
 8005f34:	18fb      	adds	r3, r7, r3
 8005f36:	2210      	movs	r2, #16
 8005f38:	701a      	strb	r2, [r3, #0]
 8005f3a:	46c0      	nop			; (mov r8, r8)

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	69da      	ldr	r2, [r3, #28]
 8005f40:	2380      	movs	r3, #128	; 0x80
 8005f42:	021b      	lsls	r3, r3, #8
 8005f44:	429a      	cmp	r2, r3
 8005f46:	d15c      	bne.n	8006002 <UART_SetConfig+0x192>
  {
    switch (clocksource)
 8005f48:	231f      	movs	r3, #31
 8005f4a:	18fb      	adds	r3, r7, r3
 8005f4c:	781b      	ldrb	r3, [r3, #0]
 8005f4e:	2b08      	cmp	r3, #8
 8005f50:	d015      	beq.n	8005f7e <UART_SetConfig+0x10e>
 8005f52:	dc18      	bgt.n	8005f86 <UART_SetConfig+0x116>
 8005f54:	2b04      	cmp	r3, #4
 8005f56:	d00d      	beq.n	8005f74 <UART_SetConfig+0x104>
 8005f58:	dc15      	bgt.n	8005f86 <UART_SetConfig+0x116>
 8005f5a:	2b00      	cmp	r3, #0
 8005f5c:	d002      	beq.n	8005f64 <UART_SetConfig+0xf4>
 8005f5e:	2b02      	cmp	r3, #2
 8005f60:	d005      	beq.n	8005f6e <UART_SetConfig+0xfe>
 8005f62:	e010      	b.n	8005f86 <UART_SetConfig+0x116>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005f64:	f7fe fda0 	bl	8004aa8 <HAL_RCC_GetPCLK1Freq>
 8005f68:	0003      	movs	r3, r0
 8005f6a:	61bb      	str	r3, [r7, #24]
        break;
 8005f6c:	e012      	b.n	8005f94 <UART_SetConfig+0x124>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005f6e:	4b53      	ldr	r3, [pc, #332]	; (80060bc <UART_SetConfig+0x24c>)
 8005f70:	61bb      	str	r3, [r7, #24]
        break;
 8005f72:	e00f      	b.n	8005f94 <UART_SetConfig+0x124>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005f74:	f7fe fd38 	bl	80049e8 <HAL_RCC_GetSysClockFreq>
 8005f78:	0003      	movs	r3, r0
 8005f7a:	61bb      	str	r3, [r7, #24]
        break;
 8005f7c:	e00a      	b.n	8005f94 <UART_SetConfig+0x124>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005f7e:	2380      	movs	r3, #128	; 0x80
 8005f80:	021b      	lsls	r3, r3, #8
 8005f82:	61bb      	str	r3, [r7, #24]
        break;
 8005f84:	e006      	b.n	8005f94 <UART_SetConfig+0x124>
      default:
        pclk = 0U;
 8005f86:	2300      	movs	r3, #0
 8005f88:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8005f8a:	231e      	movs	r3, #30
 8005f8c:	18fb      	adds	r3, r7, r3
 8005f8e:	2201      	movs	r2, #1
 8005f90:	701a      	strb	r2, [r3, #0]
        break;
 8005f92:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005f94:	69bb      	ldr	r3, [r7, #24]
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	d100      	bne.n	8005f9c <UART_SetConfig+0x12c>
 8005f9a:	e07a      	b.n	8006092 <UART_SetConfig+0x222>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005f9c:	69bb      	ldr	r3, [r7, #24]
 8005f9e:	005a      	lsls	r2, r3, #1
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	685b      	ldr	r3, [r3, #4]
 8005fa4:	085b      	lsrs	r3, r3, #1
 8005fa6:	18d2      	adds	r2, r2, r3
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	685b      	ldr	r3, [r3, #4]
 8005fac:	0019      	movs	r1, r3
 8005fae:	0010      	movs	r0, r2
 8005fb0:	f7fa f8aa 	bl	8000108 <__udivsi3>
 8005fb4:	0003      	movs	r3, r0
 8005fb6:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005fb8:	693b      	ldr	r3, [r7, #16]
 8005fba:	2b0f      	cmp	r3, #15
 8005fbc:	d91c      	bls.n	8005ff8 <UART_SetConfig+0x188>
 8005fbe:	693a      	ldr	r2, [r7, #16]
 8005fc0:	2380      	movs	r3, #128	; 0x80
 8005fc2:	025b      	lsls	r3, r3, #9
 8005fc4:	429a      	cmp	r2, r3
 8005fc6:	d217      	bcs.n	8005ff8 <UART_SetConfig+0x188>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005fc8:	693b      	ldr	r3, [r7, #16]
 8005fca:	b29a      	uxth	r2, r3
 8005fcc:	200e      	movs	r0, #14
 8005fce:	183b      	adds	r3, r7, r0
 8005fd0:	210f      	movs	r1, #15
 8005fd2:	438a      	bics	r2, r1
 8005fd4:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005fd6:	693b      	ldr	r3, [r7, #16]
 8005fd8:	085b      	lsrs	r3, r3, #1
 8005fda:	b29b      	uxth	r3, r3
 8005fdc:	2207      	movs	r2, #7
 8005fde:	4013      	ands	r3, r2
 8005fe0:	b299      	uxth	r1, r3
 8005fe2:	183b      	adds	r3, r7, r0
 8005fe4:	183a      	adds	r2, r7, r0
 8005fe6:	8812      	ldrh	r2, [r2, #0]
 8005fe8:	430a      	orrs	r2, r1
 8005fea:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	183a      	adds	r2, r7, r0
 8005ff2:	8812      	ldrh	r2, [r2, #0]
 8005ff4:	60da      	str	r2, [r3, #12]
 8005ff6:	e04c      	b.n	8006092 <UART_SetConfig+0x222>
      }
      else
      {
        ret = HAL_ERROR;
 8005ff8:	231e      	movs	r3, #30
 8005ffa:	18fb      	adds	r3, r7, r3
 8005ffc:	2201      	movs	r2, #1
 8005ffe:	701a      	strb	r2, [r3, #0]
 8006000:	e047      	b.n	8006092 <UART_SetConfig+0x222>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006002:	231f      	movs	r3, #31
 8006004:	18fb      	adds	r3, r7, r3
 8006006:	781b      	ldrb	r3, [r3, #0]
 8006008:	2b08      	cmp	r3, #8
 800600a:	d015      	beq.n	8006038 <UART_SetConfig+0x1c8>
 800600c:	dc18      	bgt.n	8006040 <UART_SetConfig+0x1d0>
 800600e:	2b04      	cmp	r3, #4
 8006010:	d00d      	beq.n	800602e <UART_SetConfig+0x1be>
 8006012:	dc15      	bgt.n	8006040 <UART_SetConfig+0x1d0>
 8006014:	2b00      	cmp	r3, #0
 8006016:	d002      	beq.n	800601e <UART_SetConfig+0x1ae>
 8006018:	2b02      	cmp	r3, #2
 800601a:	d005      	beq.n	8006028 <UART_SetConfig+0x1b8>
 800601c:	e010      	b.n	8006040 <UART_SetConfig+0x1d0>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800601e:	f7fe fd43 	bl	8004aa8 <HAL_RCC_GetPCLK1Freq>
 8006022:	0003      	movs	r3, r0
 8006024:	61bb      	str	r3, [r7, #24]
        break;
 8006026:	e012      	b.n	800604e <UART_SetConfig+0x1de>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006028:	4b24      	ldr	r3, [pc, #144]	; (80060bc <UART_SetConfig+0x24c>)
 800602a:	61bb      	str	r3, [r7, #24]
        break;
 800602c:	e00f      	b.n	800604e <UART_SetConfig+0x1de>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800602e:	f7fe fcdb 	bl	80049e8 <HAL_RCC_GetSysClockFreq>
 8006032:	0003      	movs	r3, r0
 8006034:	61bb      	str	r3, [r7, #24]
        break;
 8006036:	e00a      	b.n	800604e <UART_SetConfig+0x1de>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006038:	2380      	movs	r3, #128	; 0x80
 800603a:	021b      	lsls	r3, r3, #8
 800603c:	61bb      	str	r3, [r7, #24]
        break;
 800603e:	e006      	b.n	800604e <UART_SetConfig+0x1de>
      default:
        pclk = 0U;
 8006040:	2300      	movs	r3, #0
 8006042:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8006044:	231e      	movs	r3, #30
 8006046:	18fb      	adds	r3, r7, r3
 8006048:	2201      	movs	r2, #1
 800604a:	701a      	strb	r2, [r3, #0]
        break;
 800604c:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 800604e:	69bb      	ldr	r3, [r7, #24]
 8006050:	2b00      	cmp	r3, #0
 8006052:	d01e      	beq.n	8006092 <UART_SetConfig+0x222>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	685b      	ldr	r3, [r3, #4]
 8006058:	085a      	lsrs	r2, r3, #1
 800605a:	69bb      	ldr	r3, [r7, #24]
 800605c:	18d2      	adds	r2, r2, r3
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	685b      	ldr	r3, [r3, #4]
 8006062:	0019      	movs	r1, r3
 8006064:	0010      	movs	r0, r2
 8006066:	f7fa f84f 	bl	8000108 <__udivsi3>
 800606a:	0003      	movs	r3, r0
 800606c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800606e:	693b      	ldr	r3, [r7, #16]
 8006070:	2b0f      	cmp	r3, #15
 8006072:	d90a      	bls.n	800608a <UART_SetConfig+0x21a>
 8006074:	693a      	ldr	r2, [r7, #16]
 8006076:	2380      	movs	r3, #128	; 0x80
 8006078:	025b      	lsls	r3, r3, #9
 800607a:	429a      	cmp	r2, r3
 800607c:	d205      	bcs.n	800608a <UART_SetConfig+0x21a>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800607e:	693b      	ldr	r3, [r7, #16]
 8006080:	b29a      	uxth	r2, r3
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	60da      	str	r2, [r3, #12]
 8006088:	e003      	b.n	8006092 <UART_SetConfig+0x222>
      }
      else
      {
        ret = HAL_ERROR;
 800608a:	231e      	movs	r3, #30
 800608c:	18fb      	adds	r3, r7, r3
 800608e:	2201      	movs	r2, #1
 8006090:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	2200      	movs	r2, #0
 8006096:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	2200      	movs	r2, #0
 800609c:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 800609e:	231e      	movs	r3, #30
 80060a0:	18fb      	adds	r3, r7, r3
 80060a2:	781b      	ldrb	r3, [r3, #0]
}
 80060a4:	0018      	movs	r0, r3
 80060a6:	46bd      	mov	sp, r7
 80060a8:	b008      	add	sp, #32
 80060aa:	bd80      	pop	{r7, pc}
 80060ac:	ffff69f3 	.word	0xffff69f3
 80060b0:	ffffcfff 	.word	0xffffcfff
 80060b4:	fffff4ff 	.word	0xfffff4ff
 80060b8:	40021000 	.word	0x40021000
 80060bc:	007a1200 	.word	0x007a1200

080060c0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80060c0:	b580      	push	{r7, lr}
 80060c2:	b082      	sub	sp, #8
 80060c4:	af00      	add	r7, sp, #0
 80060c6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060cc:	2201      	movs	r2, #1
 80060ce:	4013      	ands	r3, r2
 80060d0:	d00b      	beq.n	80060ea <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	685b      	ldr	r3, [r3, #4]
 80060d8:	4a4a      	ldr	r2, [pc, #296]	; (8006204 <UART_AdvFeatureConfig+0x144>)
 80060da:	4013      	ands	r3, r2
 80060dc:	0019      	movs	r1, r3
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	430a      	orrs	r2, r1
 80060e8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060ee:	2202      	movs	r2, #2
 80060f0:	4013      	ands	r3, r2
 80060f2:	d00b      	beq.n	800610c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	685b      	ldr	r3, [r3, #4]
 80060fa:	4a43      	ldr	r2, [pc, #268]	; (8006208 <UART_AdvFeatureConfig+0x148>)
 80060fc:	4013      	ands	r3, r2
 80060fe:	0019      	movs	r1, r3
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	430a      	orrs	r2, r1
 800610a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006110:	2204      	movs	r2, #4
 8006112:	4013      	ands	r3, r2
 8006114:	d00b      	beq.n	800612e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	685b      	ldr	r3, [r3, #4]
 800611c:	4a3b      	ldr	r2, [pc, #236]	; (800620c <UART_AdvFeatureConfig+0x14c>)
 800611e:	4013      	ands	r3, r2
 8006120:	0019      	movs	r1, r3
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	430a      	orrs	r2, r1
 800612c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006132:	2208      	movs	r2, #8
 8006134:	4013      	ands	r3, r2
 8006136:	d00b      	beq.n	8006150 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	685b      	ldr	r3, [r3, #4]
 800613e:	4a34      	ldr	r2, [pc, #208]	; (8006210 <UART_AdvFeatureConfig+0x150>)
 8006140:	4013      	ands	r3, r2
 8006142:	0019      	movs	r1, r3
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	430a      	orrs	r2, r1
 800614e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006154:	2210      	movs	r2, #16
 8006156:	4013      	ands	r3, r2
 8006158:	d00b      	beq.n	8006172 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	689b      	ldr	r3, [r3, #8]
 8006160:	4a2c      	ldr	r2, [pc, #176]	; (8006214 <UART_AdvFeatureConfig+0x154>)
 8006162:	4013      	ands	r3, r2
 8006164:	0019      	movs	r1, r3
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	430a      	orrs	r2, r1
 8006170:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006176:	2220      	movs	r2, #32
 8006178:	4013      	ands	r3, r2
 800617a:	d00b      	beq.n	8006194 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	689b      	ldr	r3, [r3, #8]
 8006182:	4a25      	ldr	r2, [pc, #148]	; (8006218 <UART_AdvFeatureConfig+0x158>)
 8006184:	4013      	ands	r3, r2
 8006186:	0019      	movs	r1, r3
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	430a      	orrs	r2, r1
 8006192:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006198:	2240      	movs	r2, #64	; 0x40
 800619a:	4013      	ands	r3, r2
 800619c:	d01d      	beq.n	80061da <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	685b      	ldr	r3, [r3, #4]
 80061a4:	4a1d      	ldr	r2, [pc, #116]	; (800621c <UART_AdvFeatureConfig+0x15c>)
 80061a6:	4013      	ands	r3, r2
 80061a8:	0019      	movs	r1, r3
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	430a      	orrs	r2, r1
 80061b4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80061ba:	2380      	movs	r3, #128	; 0x80
 80061bc:	035b      	lsls	r3, r3, #13
 80061be:	429a      	cmp	r2, r3
 80061c0:	d10b      	bne.n	80061da <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	685b      	ldr	r3, [r3, #4]
 80061c8:	4a15      	ldr	r2, [pc, #84]	; (8006220 <UART_AdvFeatureConfig+0x160>)
 80061ca:	4013      	ands	r3, r2
 80061cc:	0019      	movs	r1, r3
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	430a      	orrs	r2, r1
 80061d8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061de:	2280      	movs	r2, #128	; 0x80
 80061e0:	4013      	ands	r3, r2
 80061e2:	d00b      	beq.n	80061fc <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	685b      	ldr	r3, [r3, #4]
 80061ea:	4a0e      	ldr	r2, [pc, #56]	; (8006224 <UART_AdvFeatureConfig+0x164>)
 80061ec:	4013      	ands	r3, r2
 80061ee:	0019      	movs	r1, r3
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	430a      	orrs	r2, r1
 80061fa:	605a      	str	r2, [r3, #4]
  }
}
 80061fc:	46c0      	nop			; (mov r8, r8)
 80061fe:	46bd      	mov	sp, r7
 8006200:	b002      	add	sp, #8
 8006202:	bd80      	pop	{r7, pc}
 8006204:	fffdffff 	.word	0xfffdffff
 8006208:	fffeffff 	.word	0xfffeffff
 800620c:	fffbffff 	.word	0xfffbffff
 8006210:	ffff7fff 	.word	0xffff7fff
 8006214:	ffffefff 	.word	0xffffefff
 8006218:	ffffdfff 	.word	0xffffdfff
 800621c:	ffefffff 	.word	0xffefffff
 8006220:	ff9fffff 	.word	0xff9fffff
 8006224:	fff7ffff 	.word	0xfff7ffff

08006228 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006228:	b580      	push	{r7, lr}
 800622a:	b092      	sub	sp, #72	; 0x48
 800622c:	af02      	add	r7, sp, #8
 800622e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	2284      	movs	r2, #132	; 0x84
 8006234:	2100      	movs	r1, #0
 8006236:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006238:	f7fb f8e0 	bl	80013fc <HAL_GetTick>
 800623c:	0003      	movs	r3, r0
 800623e:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	2208      	movs	r2, #8
 8006248:	4013      	ands	r3, r2
 800624a:	2b08      	cmp	r3, #8
 800624c:	d12c      	bne.n	80062a8 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800624e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006250:	2280      	movs	r2, #128	; 0x80
 8006252:	0391      	lsls	r1, r2, #14
 8006254:	6878      	ldr	r0, [r7, #4]
 8006256:	4a46      	ldr	r2, [pc, #280]	; (8006370 <UART_CheckIdleState+0x148>)
 8006258:	9200      	str	r2, [sp, #0]
 800625a:	2200      	movs	r2, #0
 800625c:	f000 f88c 	bl	8006378 <UART_WaitOnFlagUntilTimeout>
 8006260:	1e03      	subs	r3, r0, #0
 8006262:	d021      	beq.n	80062a8 <UART_CheckIdleState+0x80>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006264:	f3ef 8310 	mrs	r3, PRIMASK
 8006268:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 800626a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800626c:	63bb      	str	r3, [r7, #56]	; 0x38
 800626e:	2301      	movs	r3, #1
 8006270:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006272:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006274:	f383 8810 	msr	PRIMASK, r3
}
 8006278:	46c0      	nop			; (mov r8, r8)
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	681a      	ldr	r2, [r3, #0]
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	2180      	movs	r1, #128	; 0x80
 8006286:	438a      	bics	r2, r1
 8006288:	601a      	str	r2, [r3, #0]
 800628a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800628c:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800628e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006290:	f383 8810 	msr	PRIMASK, r3
}
 8006294:	46c0      	nop			; (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	2220      	movs	r2, #32
 800629a:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	2278      	movs	r2, #120	; 0x78
 80062a0:	2100      	movs	r1, #0
 80062a2:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80062a4:	2303      	movs	r3, #3
 80062a6:	e05f      	b.n	8006368 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	2204      	movs	r2, #4
 80062b0:	4013      	ands	r3, r2
 80062b2:	2b04      	cmp	r3, #4
 80062b4:	d146      	bne.n	8006344 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80062b6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80062b8:	2280      	movs	r2, #128	; 0x80
 80062ba:	03d1      	lsls	r1, r2, #15
 80062bc:	6878      	ldr	r0, [r7, #4]
 80062be:	4a2c      	ldr	r2, [pc, #176]	; (8006370 <UART_CheckIdleState+0x148>)
 80062c0:	9200      	str	r2, [sp, #0]
 80062c2:	2200      	movs	r2, #0
 80062c4:	f000 f858 	bl	8006378 <UART_WaitOnFlagUntilTimeout>
 80062c8:	1e03      	subs	r3, r0, #0
 80062ca:	d03b      	beq.n	8006344 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80062cc:	f3ef 8310 	mrs	r3, PRIMASK
 80062d0:	60fb      	str	r3, [r7, #12]
  return(result);
 80062d2:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80062d4:	637b      	str	r3, [r7, #52]	; 0x34
 80062d6:	2301      	movs	r3, #1
 80062d8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80062da:	693b      	ldr	r3, [r7, #16]
 80062dc:	f383 8810 	msr	PRIMASK, r3
}
 80062e0:	46c0      	nop			; (mov r8, r8)
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	681a      	ldr	r2, [r3, #0]
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	4921      	ldr	r1, [pc, #132]	; (8006374 <UART_CheckIdleState+0x14c>)
 80062ee:	400a      	ands	r2, r1
 80062f0:	601a      	str	r2, [r3, #0]
 80062f2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80062f4:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80062f6:	697b      	ldr	r3, [r7, #20]
 80062f8:	f383 8810 	msr	PRIMASK, r3
}
 80062fc:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80062fe:	f3ef 8310 	mrs	r3, PRIMASK
 8006302:	61bb      	str	r3, [r7, #24]
  return(result);
 8006304:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006306:	633b      	str	r3, [r7, #48]	; 0x30
 8006308:	2301      	movs	r3, #1
 800630a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800630c:	69fb      	ldr	r3, [r7, #28]
 800630e:	f383 8810 	msr	PRIMASK, r3
}
 8006312:	46c0      	nop			; (mov r8, r8)
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	689a      	ldr	r2, [r3, #8]
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	2101      	movs	r1, #1
 8006320:	438a      	bics	r2, r1
 8006322:	609a      	str	r2, [r3, #8]
 8006324:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006326:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006328:	6a3b      	ldr	r3, [r7, #32]
 800632a:	f383 8810 	msr	PRIMASK, r3
}
 800632e:	46c0      	nop			; (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	2280      	movs	r2, #128	; 0x80
 8006334:	2120      	movs	r1, #32
 8006336:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	2278      	movs	r2, #120	; 0x78
 800633c:	2100      	movs	r1, #0
 800633e:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006340:	2303      	movs	r3, #3
 8006342:	e011      	b.n	8006368 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	2220      	movs	r2, #32
 8006348:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	2280      	movs	r2, #128	; 0x80
 800634e:	2120      	movs	r1, #32
 8006350:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	2200      	movs	r2, #0
 8006356:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	2200      	movs	r2, #0
 800635c:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	2278      	movs	r2, #120	; 0x78
 8006362:	2100      	movs	r1, #0
 8006364:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006366:	2300      	movs	r3, #0
}
 8006368:	0018      	movs	r0, r3
 800636a:	46bd      	mov	sp, r7
 800636c:	b010      	add	sp, #64	; 0x40
 800636e:	bd80      	pop	{r7, pc}
 8006370:	01ffffff 	.word	0x01ffffff
 8006374:	fffffedf 	.word	0xfffffedf

08006378 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006378:	b580      	push	{r7, lr}
 800637a:	b084      	sub	sp, #16
 800637c:	af00      	add	r7, sp, #0
 800637e:	60f8      	str	r0, [r7, #12]
 8006380:	60b9      	str	r1, [r7, #8]
 8006382:	603b      	str	r3, [r7, #0]
 8006384:	1dfb      	adds	r3, r7, #7
 8006386:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006388:	e04b      	b.n	8006422 <UART_WaitOnFlagUntilTimeout+0xaa>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800638a:	69bb      	ldr	r3, [r7, #24]
 800638c:	3301      	adds	r3, #1
 800638e:	d048      	beq.n	8006422 <UART_WaitOnFlagUntilTimeout+0xaa>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006390:	f7fb f834 	bl	80013fc <HAL_GetTick>
 8006394:	0002      	movs	r2, r0
 8006396:	683b      	ldr	r3, [r7, #0]
 8006398:	1ad3      	subs	r3, r2, r3
 800639a:	69ba      	ldr	r2, [r7, #24]
 800639c:	429a      	cmp	r2, r3
 800639e:	d302      	bcc.n	80063a6 <UART_WaitOnFlagUntilTimeout+0x2e>
 80063a0:	69bb      	ldr	r3, [r7, #24]
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	d101      	bne.n	80063aa <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 80063a6:	2303      	movs	r3, #3
 80063a8:	e04b      	b.n	8006442 <UART_WaitOnFlagUntilTimeout+0xca>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80063aa:	68fb      	ldr	r3, [r7, #12]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	2204      	movs	r2, #4
 80063b2:	4013      	ands	r3, r2
 80063b4:	d035      	beq.n	8006422 <UART_WaitOnFlagUntilTimeout+0xaa>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	69db      	ldr	r3, [r3, #28]
 80063bc:	2208      	movs	r2, #8
 80063be:	4013      	ands	r3, r2
 80063c0:	2b08      	cmp	r3, #8
 80063c2:	d111      	bne.n	80063e8 <UART_WaitOnFlagUntilTimeout+0x70>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	2208      	movs	r2, #8
 80063ca:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	0018      	movs	r0, r3
 80063d0:	f000 f83c 	bl	800644c <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	2284      	movs	r2, #132	; 0x84
 80063d8:	2108      	movs	r1, #8
 80063da:	5099      	str	r1, [r3, r2]

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	2278      	movs	r2, #120	; 0x78
 80063e0:	2100      	movs	r1, #0
 80063e2:	5499      	strb	r1, [r3, r2]

           return HAL_ERROR;
 80063e4:	2301      	movs	r3, #1
 80063e6:	e02c      	b.n	8006442 <UART_WaitOnFlagUntilTimeout+0xca>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	69da      	ldr	r2, [r3, #28]
 80063ee:	2380      	movs	r3, #128	; 0x80
 80063f0:	011b      	lsls	r3, r3, #4
 80063f2:	401a      	ands	r2, r3
 80063f4:	2380      	movs	r3, #128	; 0x80
 80063f6:	011b      	lsls	r3, r3, #4
 80063f8:	429a      	cmp	r2, r3
 80063fa:	d112      	bne.n	8006422 <UART_WaitOnFlagUntilTimeout+0xaa>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	2280      	movs	r2, #128	; 0x80
 8006402:	0112      	lsls	r2, r2, #4
 8006404:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006406:	68fb      	ldr	r3, [r7, #12]
 8006408:	0018      	movs	r0, r3
 800640a:	f000 f81f 	bl	800644c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	2284      	movs	r2, #132	; 0x84
 8006412:	2120      	movs	r1, #32
 8006414:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	2278      	movs	r2, #120	; 0x78
 800641a:	2100      	movs	r1, #0
 800641c:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800641e:	2303      	movs	r3, #3
 8006420:	e00f      	b.n	8006442 <UART_WaitOnFlagUntilTimeout+0xca>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	69db      	ldr	r3, [r3, #28]
 8006428:	68ba      	ldr	r2, [r7, #8]
 800642a:	4013      	ands	r3, r2
 800642c:	68ba      	ldr	r2, [r7, #8]
 800642e:	1ad3      	subs	r3, r2, r3
 8006430:	425a      	negs	r2, r3
 8006432:	4153      	adcs	r3, r2
 8006434:	b2db      	uxtb	r3, r3
 8006436:	001a      	movs	r2, r3
 8006438:	1dfb      	adds	r3, r7, #7
 800643a:	781b      	ldrb	r3, [r3, #0]
 800643c:	429a      	cmp	r2, r3
 800643e:	d0a4      	beq.n	800638a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006440:	2300      	movs	r3, #0
}
 8006442:	0018      	movs	r0, r3
 8006444:	46bd      	mov	sp, r7
 8006446:	b004      	add	sp, #16
 8006448:	bd80      	pop	{r7, pc}
	...

0800644c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800644c:	b580      	push	{r7, lr}
 800644e:	b08e      	sub	sp, #56	; 0x38
 8006450:	af00      	add	r7, sp, #0
 8006452:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006454:	f3ef 8310 	mrs	r3, PRIMASK
 8006458:	617b      	str	r3, [r7, #20]
  return(result);
 800645a:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800645c:	637b      	str	r3, [r7, #52]	; 0x34
 800645e:	2301      	movs	r3, #1
 8006460:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006462:	69bb      	ldr	r3, [r7, #24]
 8006464:	f383 8810 	msr	PRIMASK, r3
}
 8006468:	46c0      	nop			; (mov r8, r8)
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	681a      	ldr	r2, [r3, #0]
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	4926      	ldr	r1, [pc, #152]	; (8006510 <UART_EndRxTransfer+0xc4>)
 8006476:	400a      	ands	r2, r1
 8006478:	601a      	str	r2, [r3, #0]
 800647a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800647c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800647e:	69fb      	ldr	r3, [r7, #28]
 8006480:	f383 8810 	msr	PRIMASK, r3
}
 8006484:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006486:	f3ef 8310 	mrs	r3, PRIMASK
 800648a:	623b      	str	r3, [r7, #32]
  return(result);
 800648c:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800648e:	633b      	str	r3, [r7, #48]	; 0x30
 8006490:	2301      	movs	r3, #1
 8006492:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006494:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006496:	f383 8810 	msr	PRIMASK, r3
}
 800649a:	46c0      	nop			; (mov r8, r8)
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	689a      	ldr	r2, [r3, #8]
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	2101      	movs	r1, #1
 80064a8:	438a      	bics	r2, r1
 80064aa:	609a      	str	r2, [r3, #8]
 80064ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80064ae:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80064b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064b2:	f383 8810 	msr	PRIMASK, r3
}
 80064b6:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80064bc:	2b01      	cmp	r3, #1
 80064be:	d118      	bne.n	80064f2 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80064c0:	f3ef 8310 	mrs	r3, PRIMASK
 80064c4:	60bb      	str	r3, [r7, #8]
  return(result);
 80064c6:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80064c8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80064ca:	2301      	movs	r3, #1
 80064cc:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	f383 8810 	msr	PRIMASK, r3
}
 80064d4:	46c0      	nop			; (mov r8, r8)
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	681a      	ldr	r2, [r3, #0]
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	2110      	movs	r1, #16
 80064e2:	438a      	bics	r2, r1
 80064e4:	601a      	str	r2, [r3, #0]
 80064e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80064e8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80064ea:	693b      	ldr	r3, [r7, #16]
 80064ec:	f383 8810 	msr	PRIMASK, r3
}
 80064f0:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	2280      	movs	r2, #128	; 0x80
 80064f6:	2120      	movs	r1, #32
 80064f8:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	2200      	movs	r2, #0
 80064fe:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	2200      	movs	r2, #0
 8006504:	669a      	str	r2, [r3, #104]	; 0x68
}
 8006506:	46c0      	nop			; (mov r8, r8)
 8006508:	46bd      	mov	sp, r7
 800650a:	b00e      	add	sp, #56	; 0x38
 800650c:	bd80      	pop	{r7, pc}
 800650e:	46c0      	nop			; (mov r8, r8)
 8006510:	fffffedf 	.word	0xfffffedf

08006514 <HAL_RS485Ex_Init>:
  *       oversampling rate).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RS485Ex_Init(UART_HandleTypeDef *huart, uint32_t Polarity, uint32_t AssertionTime,
                                   uint32_t DeassertionTime)
{
 8006514:	b580      	push	{r7, lr}
 8006516:	b086      	sub	sp, #24
 8006518:	af00      	add	r7, sp, #0
 800651a:	60f8      	str	r0, [r7, #12]
 800651c:	60b9      	str	r1, [r7, #8]
 800651e:	607a      	str	r2, [r7, #4]
 8006520:	603b      	str	r3, [r7, #0]
  uint32_t temp;

  /* Check the UART handle allocation */
  if (huart == NULL)
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	2b00      	cmp	r3, #0
 8006526:	d101      	bne.n	800652c <HAL_RS485Ex_Init+0x18>
  {
    return HAL_ERROR;
 8006528:	2301      	movs	r3, #1
 800652a:	e05b      	b.n	80065e4 <HAL_RS485Ex_Init+0xd0>
  assert_param(IS_UART_ASSERTIONTIME(AssertionTime));

  /* Check the Driver Enable deassertion time */
  assert_param(IS_UART_DEASSERTIONTIME(DeassertionTime));

  if (huart->gState == HAL_UART_STATE_RESET)
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006530:	2b00      	cmp	r3, #0
 8006532:	d107      	bne.n	8006544 <HAL_RS485Ex_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	2278      	movs	r2, #120	; 0x78
 8006538:	2100      	movs	r1, #0
 800653a:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX */
    HAL_UART_MspInit(huart);
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	0018      	movs	r0, r3
 8006540:	f7fa fe48 	bl	80011d4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	2224      	movs	r2, #36	; 0x24
 8006548:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	681a      	ldr	r2, [r3, #0]
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	2101      	movs	r1, #1
 8006556:	438a      	bics	r2, r1
 8006558:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	0018      	movs	r0, r3
 800655e:	f7ff fc87 	bl	8005e70 <UART_SetConfig>
 8006562:	0003      	movs	r3, r0
 8006564:	2b01      	cmp	r3, #1
 8006566:	d101      	bne.n	800656c <HAL_RS485Ex_Init+0x58>
  {
    return HAL_ERROR;
 8006568:	2301      	movs	r3, #1
 800656a:	e03b      	b.n	80065e4 <HAL_RS485Ex_Init+0xd0>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006570:	2b00      	cmp	r3, #0
 8006572:	d003      	beq.n	800657c <HAL_RS485Ex_Init+0x68>
  {
    UART_AdvFeatureConfig(huart);
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	0018      	movs	r0, r3
 8006578:	f7ff fda2 	bl	80060c0 <UART_AdvFeatureConfig>
  }

  /* Enable the Driver Enable mode by setting the DEM bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_DEM);
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	689a      	ldr	r2, [r3, #8]
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	2180      	movs	r1, #128	; 0x80
 8006588:	01c9      	lsls	r1, r1, #7
 800658a:	430a      	orrs	r2, r1
 800658c:	609a      	str	r2, [r3, #8]

  /* Set the Driver Enable polarity */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_DEP, Polarity);
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	689b      	ldr	r3, [r3, #8]
 8006594:	4a15      	ldr	r2, [pc, #84]	; (80065ec <HAL_RS485Ex_Init+0xd8>)
 8006596:	4013      	ands	r3, r2
 8006598:	0019      	movs	r1, r3
 800659a:	68fb      	ldr	r3, [r7, #12]
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	68ba      	ldr	r2, [r7, #8]
 80065a0:	430a      	orrs	r2, r1
 80065a2:	609a      	str	r2, [r3, #8]

  /* Set the Driver Enable assertion and deassertion times */
  temp = (AssertionTime << UART_CR1_DEAT_ADDRESS_LSB_POS);
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	055b      	lsls	r3, r3, #21
 80065a8:	617b      	str	r3, [r7, #20]
  temp |= (DeassertionTime << UART_CR1_DEDT_ADDRESS_LSB_POS);
 80065aa:	683b      	ldr	r3, [r7, #0]
 80065ac:	041b      	lsls	r3, r3, #16
 80065ae:	697a      	ldr	r2, [r7, #20]
 80065b0:	4313      	orrs	r3, r2
 80065b2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, (USART_CR1_DEDT | USART_CR1_DEAT), temp);
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	4a0d      	ldr	r2, [pc, #52]	; (80065f0 <HAL_RS485Ex_Init+0xdc>)
 80065bc:	4013      	ands	r3, r2
 80065be:	0019      	movs	r1, r3
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	697a      	ldr	r2, [r7, #20]
 80065c6:	430a      	orrs	r2, r1
 80065c8:	601a      	str	r2, [r3, #0]

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	681a      	ldr	r2, [r3, #0]
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	2101      	movs	r1, #1
 80065d6:	430a      	orrs	r2, r1
 80065d8:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	0018      	movs	r0, r3
 80065de:	f7ff fe23 	bl	8006228 <UART_CheckIdleState>
 80065e2:	0003      	movs	r3, r0
}
 80065e4:	0018      	movs	r0, r3
 80065e6:	46bd      	mov	sp, r7
 80065e8:	b006      	add	sp, #24
 80065ea:	bd80      	pop	{r7, pc}
 80065ec:	ffff7fff 	.word	0xffff7fff
 80065f0:	fc00ffff 	.word	0xfc00ffff

080065f4 <__libc_init_array>:
 80065f4:	b570      	push	{r4, r5, r6, lr}
 80065f6:	2600      	movs	r6, #0
 80065f8:	4d0c      	ldr	r5, [pc, #48]	; (800662c <__libc_init_array+0x38>)
 80065fa:	4c0d      	ldr	r4, [pc, #52]	; (8006630 <__libc_init_array+0x3c>)
 80065fc:	1b64      	subs	r4, r4, r5
 80065fe:	10a4      	asrs	r4, r4, #2
 8006600:	42a6      	cmp	r6, r4
 8006602:	d109      	bne.n	8006618 <__libc_init_array+0x24>
 8006604:	2600      	movs	r6, #0
 8006606:	f000 f821 	bl	800664c <_init>
 800660a:	4d0a      	ldr	r5, [pc, #40]	; (8006634 <__libc_init_array+0x40>)
 800660c:	4c0a      	ldr	r4, [pc, #40]	; (8006638 <__libc_init_array+0x44>)
 800660e:	1b64      	subs	r4, r4, r5
 8006610:	10a4      	asrs	r4, r4, #2
 8006612:	42a6      	cmp	r6, r4
 8006614:	d105      	bne.n	8006622 <__libc_init_array+0x2e>
 8006616:	bd70      	pop	{r4, r5, r6, pc}
 8006618:	00b3      	lsls	r3, r6, #2
 800661a:	58eb      	ldr	r3, [r5, r3]
 800661c:	4798      	blx	r3
 800661e:	3601      	adds	r6, #1
 8006620:	e7ee      	b.n	8006600 <__libc_init_array+0xc>
 8006622:	00b3      	lsls	r3, r6, #2
 8006624:	58eb      	ldr	r3, [r5, r3]
 8006626:	4798      	blx	r3
 8006628:	3601      	adds	r6, #1
 800662a:	e7f2      	b.n	8006612 <__libc_init_array+0x1e>
 800662c:	0800669c 	.word	0x0800669c
 8006630:	0800669c 	.word	0x0800669c
 8006634:	0800669c 	.word	0x0800669c
 8006638:	080066a0 	.word	0x080066a0

0800663c <memset>:
 800663c:	0003      	movs	r3, r0
 800663e:	1882      	adds	r2, r0, r2
 8006640:	4293      	cmp	r3, r2
 8006642:	d100      	bne.n	8006646 <memset+0xa>
 8006644:	4770      	bx	lr
 8006646:	7019      	strb	r1, [r3, #0]
 8006648:	3301      	adds	r3, #1
 800664a:	e7f9      	b.n	8006640 <memset+0x4>

0800664c <_init>:
 800664c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800664e:	46c0      	nop			; (mov r8, r8)
 8006650:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006652:	bc08      	pop	{r3}
 8006654:	469e      	mov	lr, r3
 8006656:	4770      	bx	lr

08006658 <_fini>:
 8006658:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800665a:	46c0      	nop			; (mov r8, r8)
 800665c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800665e:	bc08      	pop	{r3}
 8006660:	469e      	mov	lr, r3
 8006662:	4770      	bx	lr
