$date
	Fri Sep 20 12:09:09 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module regis_tb $end
$var wire 8 ! data [7:0] $end
$var reg 1 " clk $end
$scope module testR $end
$var wire 1 " clk $end
$var wire 8 # data [7:0] $end
$var wire 8 $ dout1 [7:0] $end
$var wire 8 % dout0 [7:0] $end
$var wire 1 & clk_base $end
$var reg 1 ' rst $end
$scope module REG0 $end
$var wire 1 ' rst $end
$var wire 8 ( din [7:0] $end
$var wire 1 & clk $end
$var reg 8 ) dout [7:0] $end
$upscope $end
$scope module REG1 $end
$var wire 8 * din [7:0] $end
$var wire 1 ' rst $end
$var wire 1 & clk $end
$var reg 8 + dout [7:0] $end
$upscope $end
$scope module pre $end
$var wire 1 " clk_in $end
$var wire 1 & clk_out $end
$var reg 1 , count $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0,
bx +
bx *
bx )
bx (
0'
0&
bx %
bx $
bx #
0"
bx !
$end
#1
b1010101 %
b1010101 )
b1010101 *
b10101010 !
b10101010 #
b10101010 $
b10101010 (
b10101010 +
1'
1&
1,
1"
#2
0"
#3
0&
0,
1"
#4
0"
#5
b1010101 !
b1010101 #
b1010101 $
b1010101 (
b1010101 +
b10101010 %
b10101010 )
b10101010 *
1&
1,
1"
#6
0"
#7
0&
0,
1"
#8
0"
#9
b1010101 %
b1010101 )
b1010101 *
b10101010 !
b10101010 #
b10101010 $
b10101010 (
b10101010 +
1&
1,
1"
#10
0"
#11
0&
0,
1"
#12
0"
#13
b1010101 !
b1010101 #
b1010101 $
b1010101 (
b1010101 +
b10101010 %
b10101010 )
b10101010 *
1&
1,
1"
#14
0"
#15
0&
0,
1"
#16
0"
#17
b1010101 %
b1010101 )
b1010101 *
b10101010 !
b10101010 #
b10101010 $
b10101010 (
b10101010 +
1&
1,
1"
#18
0"
#19
0&
0,
1"
#20
0"
#21
b1010101 !
b1010101 #
b1010101 $
b1010101 (
b1010101 +
b10101010 %
b10101010 )
b10101010 *
1&
1,
1"
#22
0"
#23
0&
0,
1"
#24
0"
#25
b1010101 %
b1010101 )
b1010101 *
b10101010 !
b10101010 #
b10101010 $
b10101010 (
b10101010 +
1&
1,
1"
#26
0"
#27
0&
0,
1"
#28
0"
#29
b1010101 !
b1010101 #
b1010101 $
b1010101 (
b1010101 +
b10101010 %
b10101010 )
b10101010 *
1&
1,
1"
#30
0"
#31
0&
0,
1"
#32
0"
#33
b1010101 %
b1010101 )
b1010101 *
b10101010 !
b10101010 #
b10101010 $
b10101010 (
b10101010 +
1&
1,
1"
#34
0"
#35
0&
0,
1"
#36
0"
#37
b1010101 !
b1010101 #
b1010101 $
b1010101 (
b1010101 +
b10101010 %
b10101010 )
b10101010 *
1&
1,
1"
#38
0"
#39
0&
0,
1"
#40
0"
#41
b1010101 %
b1010101 )
b1010101 *
b10101010 !
b10101010 #
b10101010 $
b10101010 (
b10101010 +
1&
1,
1"
#42
0"
#43
0&
0,
1"
#44
0"
#45
b1010101 !
b1010101 #
b1010101 $
b1010101 (
b1010101 +
b10101010 %
b10101010 )
b10101010 *
1&
1,
1"
#46
0"
#47
0&
0,
1"
#48
0"
#49
b1010101 %
b1010101 )
b1010101 *
b10101010 !
b10101010 #
b10101010 $
b10101010 (
b10101010 +
1&
1,
1"
#50
0"
