# Reading D:/quartus/modelsim_ase/tcl/vsim/pref.tcl
# do parcial2_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/quartus/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/Usuario/Desktop/2codes/arquitecturaComputadores1/proyectoArqui {C:/Users/Usuario/Desktop/2codes/arquitecturaComputadores1/proyectoArqui/arm.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:39:19 on Nov 11,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Usuario/Desktop/2codes/arquitecturaComputadores1/proyectoArqui" C:/Users/Usuario/Desktop/2codes/arquitecturaComputadores1/proyectoArqui/arm.sv 
# -- Compiling module top1
# -- Compiling module dmem
# -- Compiling module imem
# -- Compiling module arm
# -- Compiling module controller
# -- Compiling module decode
# -- Compiling module condlogic
# -- Compiling module condcheck
# -- Compiling module datapath
# -- Compiling module regfile
# -- Compiling module extend
# -- Compiling module alu
# -- Compiling module adder
# -- Compiling module flopenr
# -- Compiling module flopr
# -- Compiling module mux2
# -- Compiling module cmp2
# -- Compiling module port
# 
# Top level modules:
# 	top1
# End time: 08:39:19 on Nov 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
