Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: MainCPU.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "MainCPU.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "MainCPU"
Output Format                      : NGC
Target Device                      : xc6slx75-3-csg484

---- Source Options
Top Module Name                    : MainCPU
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\SR.v" into library work
Parsing module <SR>.
Analyzing Verilog file "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\SP.v" into library work
Parsing module <SP>.
Analyzing Verilog file "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\PC.v" into library work
Parsing module <PC>.
Analyzing Verilog file "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\MemoryController.v" into library work
Parsing module <MemoryController>.
Analyzing Verilog file "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\GPReg.v" into library work
Parsing module <GPReg>.
Analyzing Verilog file "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\Decoder.v" into library work
Parsing module <Decoder>.
Analyzing Verilog file "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\AP.v" into library work
Parsing module <AP>.
Analyzing Verilog file "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" into library work
Parsing module <ALU>.
Analyzing Verilog file "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\MainCPU.vf" into library work
Parsing module <IFD_HXILINX_MainCPU>.
Parsing module <MainCPU>.
Analyzing Verilog file "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\Main.vf" into library work
Parsing module <Main>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <MainCPU>.

Elaborating module <ALU>.
WARNING:HDLCompiler:413 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 126: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 278: Result of 34-bit expression is truncated to fit in 33-bit target.
WARNING:HDLCompiler:413 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 292: Result of 34-bit expression is truncated to fit in 33-bit target.
WARNING:HDLCompiler:413 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 627: Result of 24-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 644: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v" Line 650: Result of 32-bit expression is truncated to fit in 8-bit target.

Elaborating module <AP>.
WARNING:HDLCompiler:413 - "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\AP.v" Line 37: Result of 4-bit expression is truncated to fit in 3-bit target.

Elaborating module <Decoder>.

Elaborating module <GPReg>.

Elaborating module <SP>.

Elaborating module <SR>.

Elaborating module <PC>.

Elaborating module <MemoryController>.

Elaborating module <OR3>.

Elaborating module <INV>.

Elaborating module <IFD_HXILINX_MainCPU(INIT=1'b0)>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <MainCPU>.
    Related source file is "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\MainCPU.vf".
    Set property "HU_SET = XLXI_57_0" for instance <XLXI_57>.
    Summary:
	no macro.
Unit <MainCPU> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\ALU.v".
    Found 2-bit register for signal <InDecSP>.
    Found 2-bit register for signal <MemIO>.
    Found 32-bit register for signal <ALUAddr>.
    Found 3-bit register for signal <MenagePC>.
    Found 32-bit register for signal <PCSet>.
    Found 1-bit register for signal <SetSR<7>>.
    Found 1-bit register for signal <SetSR<6>>.
    Found 1-bit register for signal <SetSR<5>>.
    Found 1-bit register for signal <SetSR<4>>.
    Found 1-bit register for signal <SetSR<3>>.
    Found 1-bit register for signal <SetSR<2>>.
    Found 1-bit register for signal <SetSR<1>>.
    Found 1-bit register for signal <SetSR<0>>.
    Found 4-bit register for signal <SetAP>.
    Found 32-bit register for signal <DataBus>.
    Found 1-bit register for signal <oe>.
    Found 32-bit register for signal <ArgA>.
    Found 32-bit register for signal <ArgB>.
    Found 8-bit register for signal <ALUSelect>.
    Found 8-bit register for signal <StatusRegVal>.
    Found 1-bit register for signal <ValidMemoryData>.
    Found 24-bit register for signal <DataFromDecoder>.
    Found 32-bit register for signal <StackPointerAddr>.
    Found 32-bit register for signal <SetSP>.
    Found 33-bit subtractor for signal <GND_2_o_GND_2_o_sub_22_OUT> created at line 167.
    Found 25-bit subtractor for signal <GND_2_o_GND_2_o_sub_25_OUT> created at line 182.
    Found 33-bit subtractor for signal <GND_2_o_GND_2_o_sub_26_OUT> created at line 182.
    Found 25-bit subtractor for signal <GND_2_o_GND_2_o_sub_27_OUT> created at line 184.
    Found 32-bit subtractor for signal <n0281> created at line 186.
    Found 33-bit subtractor for signal <GND_2_o_GND_2_o_sub_32_OUT> created at line 197.
    Found 32-bit subtractor for signal <n0283> created at line 200.
    Found 33-bit subtractor for signal <GND_2_o_GND_2_o_sub_36_OUT> created at line 212.
    Found 33-bit subtractor for signal <GND_2_o_GND_2_o_sub_37_OUT> created at line 212.
    Found 32-bit subtractor for signal <ArgB[31]_GND_2_o_sub_40_OUT> created at line 216.
    Found 32-bit subtractor for signal <n0287> created at line 216.
    Found 32-bit subtractor for signal <ArgA[31]_unary_minus_123_OUT> created at line 687.
    Found 33-bit adder for signal <n0463> created at line 107.
    Found 33-bit adder for signal <BUS_0003_GND_2_o_add_7_OUT> created at line 122.
    Found 33-bit adder for signal <n0469> created at line 137.
    Found 33-bit adder for signal <BUS_0009_GND_2_o_add_16_OUT> created at line 152.
    Found 32-bit adder for signal <n0276> created at line 156.
    Found 25-bit adder for signal <n0476[24:0]> created at line 341.
    Found 32x24-bit multiplier for signal <n0288> created at line 227.
    Found 32x32-bit multiplier for signal <n0289> created at line 242.
    Found 32-bit shifter logical left for signal <ArgA[31]_DataFromDecoder[23]_shift_left_49_OUT> created at line 271
    Found 34-bit shifter logical left for signal <n0293> created at line 278
    Found 32-bit shifter logical right for signal <ArgA[31]_DataFromDecoder[23]_shift_right_51_OUT> created at line 285
    Found 34-bit shifter logical right for signal <n0295> created at line 292
    Found 1-bit tristate buffer for signal <DataIO<31>> created at line 57
    Found 1-bit tristate buffer for signal <DataIO<30>> created at line 57
    Found 1-bit tristate buffer for signal <DataIO<29>> created at line 57
    Found 1-bit tristate buffer for signal <DataIO<28>> created at line 57
    Found 1-bit tristate buffer for signal <DataIO<27>> created at line 57
    Found 1-bit tristate buffer for signal <DataIO<26>> created at line 57
    Found 1-bit tristate buffer for signal <DataIO<25>> created at line 57
    Found 1-bit tristate buffer for signal <DataIO<24>> created at line 57
    Found 1-bit tristate buffer for signal <DataIO<23>> created at line 57
    Found 1-bit tristate buffer for signal <DataIO<22>> created at line 57
    Found 1-bit tristate buffer for signal <DataIO<21>> created at line 57
    Found 1-bit tristate buffer for signal <DataIO<20>> created at line 57
    Found 1-bit tristate buffer for signal <DataIO<19>> created at line 57
    Found 1-bit tristate buffer for signal <DataIO<18>> created at line 57
    Found 1-bit tristate buffer for signal <DataIO<17>> created at line 57
    Found 1-bit tristate buffer for signal <DataIO<16>> created at line 57
    Found 1-bit tristate buffer for signal <DataIO<15>> created at line 57
    Found 1-bit tristate buffer for signal <DataIO<14>> created at line 57
    Found 1-bit tristate buffer for signal <DataIO<13>> created at line 57
    Found 1-bit tristate buffer for signal <DataIO<12>> created at line 57
    Found 1-bit tristate buffer for signal <DataIO<11>> created at line 57
    Found 1-bit tristate buffer for signal <DataIO<10>> created at line 57
    Found 1-bit tristate buffer for signal <DataIO<9>> created at line 57
    Found 1-bit tristate buffer for signal <DataIO<8>> created at line 57
    Found 1-bit tristate buffer for signal <DataIO<7>> created at line 57
    Found 1-bit tristate buffer for signal <DataIO<6>> created at line 57
    Found 1-bit tristate buffer for signal <DataIO<5>> created at line 57
    Found 1-bit tristate buffer for signal <DataIO<4>> created at line 57
    Found 1-bit tristate buffer for signal <DataIO<3>> created at line 57
    Found 1-bit tristate buffer for signal <DataIO<2>> created at line 57
    Found 1-bit tristate buffer for signal <DataIO<1>> created at line 57
    Found 1-bit tristate buffer for signal <DataIO<0>> created at line 57
    Found 32-bit comparator greater for signal <ArgA[31]_GND_2_o_LessThan_23_o> created at line 169
    Found 32-bit comparator greater for signal <ArgA[31]_GND_2_o_LessThan_28_o> created at line 184
    Found 32-bit comparator greater for signal <ArgA[31]_ArgB[31]_LessThan_33_o> created at line 198
    Found 32-bit comparator greater for signal <ArgA[31]_ArgB[31]_LessThan_93_o> created at line 441
    Found 32-bit comparator equal for signal <ArgA[31]_ArgB[31]_equal_94_o> created at line 454
    Found 32-bit comparator greater for signal <ArgB[31]_ArgA[31]_LessThan_95_o> created at line 459
    Found 33-bit comparator equal for signal <ArgA[31]_ArgB[31]_equal_97_o> created at line 477
    Found 33-bit comparator greater for signal <ArgA[31]_ArgB[31]_LessThan_98_o> created at line 482
    Found 33-bit comparator equal for signal <ArgA[31]_ArgB[31]_equal_99_o> created at line 495
    Found 33-bit comparator greater for signal <ArgB[31]_ArgA[31]_LessThan_100_o> created at line 500
    Found 32-bit comparator equal for signal <ArgA[31]_GND_2_o_equal_104_o> created at line 536
    Found 32-bit comparator greater for signal <GND_2_o_ArgA[31]_LessThan_105_o> created at line 541
    Summary:
	inferred   2 Multiplier(s).
	inferred  18 Adder/Subtractor(s).
	inferred 285 D-type flip-flop(s).
	inferred  12 Comparator(s).
	inferred  40 Multiplexer(s).
	inferred   4 Combinational logic shifter(s).
	inferred  32 Tristate(s).
Unit <ALU> synthesized.

Synthesizing Unit <div_32u_24u>.
    Related source file is "".
    Found 56-bit adder for signal <n2981> created at line 0.
    Found 56-bit adder for signal <GND_37_o_b[23]_add_1_OUT> created at line 0.
    Found 55-bit adder for signal <n2985> created at line 0.
    Found 55-bit adder for signal <GND_37_o_b[23]_add_3_OUT> created at line 0.
    Found 54-bit adder for signal <n2989> created at line 0.
    Found 54-bit adder for signal <GND_37_o_b[23]_add_5_OUT> created at line 0.
    Found 53-bit adder for signal <n2993> created at line 0.
    Found 53-bit adder for signal <GND_37_o_b[23]_add_7_OUT> created at line 0.
    Found 52-bit adder for signal <n2997> created at line 0.
    Found 52-bit adder for signal <GND_37_o_b[23]_add_9_OUT> created at line 0.
    Found 51-bit adder for signal <n3001> created at line 0.
    Found 51-bit adder for signal <GND_37_o_b[23]_add_11_OUT> created at line 0.
    Found 50-bit adder for signal <n3005> created at line 0.
    Found 50-bit adder for signal <GND_37_o_b[23]_add_13_OUT> created at line 0.
    Found 49-bit adder for signal <n3009> created at line 0.
    Found 49-bit adder for signal <GND_37_o_b[23]_add_15_OUT> created at line 0.
    Found 48-bit adder for signal <n3013> created at line 0.
    Found 48-bit adder for signal <GND_37_o_b[23]_add_17_OUT> created at line 0.
    Found 47-bit adder for signal <n3017> created at line 0.
    Found 47-bit adder for signal <GND_37_o_b[23]_add_19_OUT> created at line 0.
    Found 46-bit adder for signal <n3021> created at line 0.
    Found 46-bit adder for signal <GND_37_o_b[23]_add_21_OUT> created at line 0.
    Found 45-bit adder for signal <n3025> created at line 0.
    Found 45-bit adder for signal <GND_37_o_b[23]_add_23_OUT> created at line 0.
    Found 44-bit adder for signal <n3029> created at line 0.
    Found 44-bit adder for signal <GND_37_o_b[23]_add_25_OUT> created at line 0.
    Found 43-bit adder for signal <n3033> created at line 0.
    Found 43-bit adder for signal <GND_37_o_b[23]_add_27_OUT> created at line 0.
    Found 42-bit adder for signal <n3037> created at line 0.
    Found 42-bit adder for signal <GND_37_o_b[23]_add_29_OUT> created at line 0.
    Found 41-bit adder for signal <n3041> created at line 0.
    Found 41-bit adder for signal <GND_37_o_b[23]_add_31_OUT> created at line 0.
    Found 40-bit adder for signal <n3045> created at line 0.
    Found 40-bit adder for signal <GND_37_o_b[23]_add_33_OUT> created at line 0.
    Found 39-bit adder for signal <n3049> created at line 0.
    Found 39-bit adder for signal <GND_37_o_b[23]_add_35_OUT> created at line 0.
    Found 38-bit adder for signal <n3053> created at line 0.
    Found 38-bit adder for signal <GND_37_o_b[23]_add_37_OUT> created at line 0.
    Found 37-bit adder for signal <n3057> created at line 0.
    Found 37-bit adder for signal <GND_37_o_b[23]_add_39_OUT> created at line 0.
    Found 36-bit adder for signal <n3061> created at line 0.
    Found 36-bit adder for signal <GND_37_o_b[23]_add_41_OUT> created at line 0.
    Found 35-bit adder for signal <n3065> created at line 0.
    Found 35-bit adder for signal <GND_37_o_b[23]_add_43_OUT> created at line 0.
    Found 34-bit adder for signal <n3069> created at line 0.
    Found 34-bit adder for signal <GND_37_o_b[23]_add_45_OUT> created at line 0.
    Found 33-bit adder for signal <n3073> created at line 0.
    Found 33-bit adder for signal <GND_37_o_b[23]_add_47_OUT> created at line 0.
    Found 32-bit adder for signal <n3077> created at line 0.
    Found 32-bit adder for signal <a[31]_b[23]_add_49_OUT> created at line 0.
    Found 32-bit adder for signal <n3081> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_37_o_add_51_OUT> created at line 0.
    Found 32-bit adder for signal <n3085> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_37_o_add_53_OUT> created at line 0.
    Found 32-bit adder for signal <n3089> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_37_o_add_55_OUT> created at line 0.
    Found 32-bit adder for signal <n3093> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_37_o_add_57_OUT> created at line 0.
    Found 32-bit adder for signal <n3097> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_37_o_add_59_OUT[31:0]> created at line 0.
    Found 32-bit adder for signal <n3101> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_37_o_add_61_OUT[31:0]> created at line 0.
    Found 32-bit adder for signal <n3105> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_37_o_add_63_OUT[31:0]> created at line 0.
    Found 56-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 55-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 54-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 53-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 52-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 51-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 50-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 49-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 48-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 47-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 46-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 45-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 44-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 43-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 42-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 41-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 40-bit comparator lessequal for signal <BUS_0017> created at line 0
    Found 39-bit comparator lessequal for signal <BUS_0018> created at line 0
    Found 38-bit comparator lessequal for signal <BUS_0019> created at line 0
    Found 37-bit comparator lessequal for signal <BUS_0020> created at line 0
    Found 36-bit comparator lessequal for signal <BUS_0021> created at line 0
    Found 35-bit comparator lessequal for signal <BUS_0022> created at line 0
    Found 34-bit comparator lessequal for signal <BUS_0023> created at line 0
    Found 33-bit comparator lessequal for signal <BUS_0024> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0025> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0026> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0027> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0028> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0029> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0030> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0031> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0032> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0033> created at line 0
    Summary:
	inferred  64 Adder/Subtractor(s).
	inferred  33 Comparator(s).
	inferred 931 Multiplexer(s).
Unit <div_32u_24u> synthesized.

Synthesizing Unit <div_32u_32u>.
    Related source file is "".
    Found 64-bit adder for signal <n3436> created at line 0.
    Found 64-bit adder for signal <GND_38_o_b[31]_add_1_OUT> created at line 0.
    Found 63-bit adder for signal <n3440> created at line 0.
    Found 63-bit adder for signal <GND_38_o_b[31]_add_3_OUT> created at line 0.
    Found 62-bit adder for signal <n3444> created at line 0.
    Found 62-bit adder for signal <GND_38_o_b[31]_add_5_OUT> created at line 0.
    Found 61-bit adder for signal <n3448> created at line 0.
    Found 61-bit adder for signal <GND_38_o_b[31]_add_7_OUT> created at line 0.
    Found 60-bit adder for signal <n3452> created at line 0.
    Found 60-bit adder for signal <GND_38_o_b[31]_add_9_OUT> created at line 0.
    Found 59-bit adder for signal <n3456> created at line 0.
    Found 59-bit adder for signal <GND_38_o_b[31]_add_11_OUT> created at line 0.
    Found 58-bit adder for signal <n3460> created at line 0.
    Found 58-bit adder for signal <GND_38_o_b[31]_add_13_OUT> created at line 0.
    Found 57-bit adder for signal <n3464> created at line 0.
    Found 57-bit adder for signal <GND_38_o_b[31]_add_15_OUT> created at line 0.
    Found 56-bit adder for signal <n3468> created at line 0.
    Found 56-bit adder for signal <GND_38_o_b[31]_add_17_OUT> created at line 0.
    Found 55-bit adder for signal <n3472> created at line 0.
    Found 55-bit adder for signal <GND_38_o_b[31]_add_19_OUT> created at line 0.
    Found 54-bit adder for signal <n3476> created at line 0.
    Found 54-bit adder for signal <GND_38_o_b[31]_add_21_OUT> created at line 0.
    Found 53-bit adder for signal <n3480> created at line 0.
    Found 53-bit adder for signal <GND_38_o_b[31]_add_23_OUT> created at line 0.
    Found 52-bit adder for signal <n3484> created at line 0.
    Found 52-bit adder for signal <GND_38_o_b[31]_add_25_OUT> created at line 0.
    Found 51-bit adder for signal <n3488> created at line 0.
    Found 51-bit adder for signal <GND_38_o_b[31]_add_27_OUT> created at line 0.
    Found 50-bit adder for signal <n3492> created at line 0.
    Found 50-bit adder for signal <GND_38_o_b[31]_add_29_OUT> created at line 0.
    Found 49-bit adder for signal <n3496> created at line 0.
    Found 49-bit adder for signal <GND_38_o_b[31]_add_31_OUT> created at line 0.
    Found 48-bit adder for signal <n3500> created at line 0.
    Found 48-bit adder for signal <GND_38_o_b[31]_add_33_OUT> created at line 0.
    Found 47-bit adder for signal <n3504> created at line 0.
    Found 47-bit adder for signal <GND_38_o_b[31]_add_35_OUT> created at line 0.
    Found 46-bit adder for signal <n3508> created at line 0.
    Found 46-bit adder for signal <GND_38_o_b[31]_add_37_OUT> created at line 0.
    Found 45-bit adder for signal <n3512> created at line 0.
    Found 45-bit adder for signal <GND_38_o_b[31]_add_39_OUT> created at line 0.
    Found 44-bit adder for signal <n3516> created at line 0.
    Found 44-bit adder for signal <GND_38_o_b[31]_add_41_OUT> created at line 0.
    Found 43-bit adder for signal <n3520> created at line 0.
    Found 43-bit adder for signal <GND_38_o_b[31]_add_43_OUT> created at line 0.
    Found 42-bit adder for signal <n3524> created at line 0.
    Found 42-bit adder for signal <GND_38_o_b[31]_add_45_OUT> created at line 0.
    Found 41-bit adder for signal <n3528> created at line 0.
    Found 41-bit adder for signal <GND_38_o_b[31]_add_47_OUT> created at line 0.
    Found 40-bit adder for signal <n3532> created at line 0.
    Found 40-bit adder for signal <GND_38_o_b[31]_add_49_OUT> created at line 0.
    Found 39-bit adder for signal <n3536> created at line 0.
    Found 39-bit adder for signal <GND_38_o_b[31]_add_51_OUT> created at line 0.
    Found 38-bit adder for signal <n3540> created at line 0.
    Found 38-bit adder for signal <GND_38_o_b[31]_add_53_OUT> created at line 0.
    Found 37-bit adder for signal <n3544> created at line 0.
    Found 37-bit adder for signal <GND_38_o_b[31]_add_55_OUT> created at line 0.
    Found 36-bit adder for signal <n3548> created at line 0.
    Found 36-bit adder for signal <GND_38_o_b[31]_add_57_OUT> created at line 0.
    Found 35-bit adder for signal <n3552> created at line 0.
    Found 35-bit adder for signal <GND_38_o_b[31]_add_59_OUT> created at line 0.
    Found 34-bit adder for signal <n3556> created at line 0.
    Found 34-bit adder for signal <GND_38_o_b[31]_add_61_OUT> created at line 0.
    Found 33-bit adder for signal <n3560> created at line 0.
    Found 33-bit adder for signal <GND_38_o_b[31]_add_63_OUT> created at line 0.
    Found 64-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 63-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 62-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 61-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 60-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 59-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 58-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 57-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 56-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 55-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 54-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 53-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 52-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 51-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 50-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 49-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 48-bit comparator lessequal for signal <BUS_0017> created at line 0
    Found 47-bit comparator lessequal for signal <BUS_0018> created at line 0
    Found 46-bit comparator lessequal for signal <BUS_0019> created at line 0
    Found 45-bit comparator lessequal for signal <BUS_0020> created at line 0
    Found 44-bit comparator lessequal for signal <BUS_0021> created at line 0
    Found 43-bit comparator lessequal for signal <BUS_0022> created at line 0
    Found 42-bit comparator lessequal for signal <BUS_0023> created at line 0
    Found 41-bit comparator lessequal for signal <BUS_0024> created at line 0
    Found 40-bit comparator lessequal for signal <BUS_0025> created at line 0
    Found 39-bit comparator lessequal for signal <BUS_0026> created at line 0
    Found 38-bit comparator lessequal for signal <BUS_0027> created at line 0
    Found 37-bit comparator lessequal for signal <BUS_0028> created at line 0
    Found 36-bit comparator lessequal for signal <BUS_0029> created at line 0
    Found 35-bit comparator lessequal for signal <BUS_0030> created at line 0
    Found 34-bit comparator lessequal for signal <BUS_0031> created at line 0
    Found 33-bit comparator lessequal for signal <BUS_0032> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0033> created at line 0
    Summary:
	inferred  64 Adder/Subtractor(s).
	inferred  33 Comparator(s).
	inferred 993 Multiplexer(s).
Unit <div_32u_32u> synthesized.

Synthesizing Unit <rem_32s_32s>.
    Related source file is "".
    Found 32-bit subtractor for signal <a[31]_unary_minus_1_OUT> created at line 0.
    Found 32-bit subtractor for signal <b[31]_unary_minus_3_OUT> created at line 0.
    Found 64-bit adder for signal <n3511> created at line 0.
    Found 64-bit adder for signal <GND_43_o_b[31]_add_5_OUT> created at line 0.
    Found 63-bit adder for signal <n3515> created at line 0.
    Found 63-bit adder for signal <GND_43_o_b[31]_add_7_OUT> created at line 0.
    Found 62-bit adder for signal <n3519> created at line 0.
    Found 62-bit adder for signal <GND_43_o_b[31]_add_9_OUT> created at line 0.
    Found 61-bit adder for signal <n3523> created at line 0.
    Found 61-bit adder for signal <GND_43_o_b[31]_add_11_OUT> created at line 0.
    Found 60-bit adder for signal <n3527> created at line 0.
    Found 60-bit adder for signal <GND_43_o_b[31]_add_13_OUT> created at line 0.
    Found 59-bit adder for signal <n3531> created at line 0.
    Found 59-bit adder for signal <GND_43_o_b[31]_add_15_OUT> created at line 0.
    Found 58-bit adder for signal <n3535> created at line 0.
    Found 58-bit adder for signal <GND_43_o_b[31]_add_17_OUT> created at line 0.
    Found 57-bit adder for signal <n3539> created at line 0.
    Found 57-bit adder for signal <GND_43_o_b[31]_add_19_OUT> created at line 0.
    Found 56-bit adder for signal <n3543> created at line 0.
    Found 56-bit adder for signal <GND_43_o_b[31]_add_21_OUT> created at line 0.
    Found 55-bit adder for signal <n3547> created at line 0.
    Found 55-bit adder for signal <GND_43_o_b[31]_add_23_OUT> created at line 0.
    Found 54-bit adder for signal <n3551> created at line 0.
    Found 54-bit adder for signal <GND_43_o_b[31]_add_25_OUT> created at line 0.
    Found 53-bit adder for signal <n3555> created at line 0.
    Found 53-bit adder for signal <GND_43_o_b[31]_add_27_OUT> created at line 0.
    Found 52-bit adder for signal <n3559> created at line 0.
    Found 52-bit adder for signal <GND_43_o_b[31]_add_29_OUT> created at line 0.
    Found 51-bit adder for signal <n3563> created at line 0.
    Found 51-bit adder for signal <GND_43_o_b[31]_add_31_OUT> created at line 0.
    Found 50-bit adder for signal <n3567> created at line 0.
    Found 50-bit adder for signal <GND_43_o_b[31]_add_33_OUT> created at line 0.
    Found 49-bit adder for signal <n3571> created at line 0.
    Found 49-bit adder for signal <GND_43_o_b[31]_add_35_OUT> created at line 0.
    Found 48-bit adder for signal <n3575> created at line 0.
    Found 48-bit adder for signal <GND_43_o_b[31]_add_37_OUT> created at line 0.
    Found 47-bit adder for signal <n3579> created at line 0.
    Found 47-bit adder for signal <GND_43_o_b[31]_add_39_OUT> created at line 0.
    Found 46-bit adder for signal <n3583> created at line 0.
    Found 46-bit adder for signal <GND_43_o_b[31]_add_41_OUT> created at line 0.
    Found 45-bit adder for signal <n3587> created at line 0.
    Found 45-bit adder for signal <GND_43_o_b[31]_add_43_OUT> created at line 0.
    Found 44-bit adder for signal <n3591> created at line 0.
    Found 44-bit adder for signal <GND_43_o_b[31]_add_45_OUT> created at line 0.
    Found 43-bit adder for signal <n3595> created at line 0.
    Found 43-bit adder for signal <GND_43_o_b[31]_add_47_OUT> created at line 0.
    Found 42-bit adder for signal <n3599> created at line 0.
    Found 42-bit adder for signal <GND_43_o_b[31]_add_49_OUT> created at line 0.
    Found 41-bit adder for signal <n3603> created at line 0.
    Found 41-bit adder for signal <GND_43_o_b[31]_add_51_OUT> created at line 0.
    Found 40-bit adder for signal <n3607> created at line 0.
    Found 40-bit adder for signal <GND_43_o_b[31]_add_53_OUT> created at line 0.
    Found 39-bit adder for signal <n3611> created at line 0.
    Found 39-bit adder for signal <GND_43_o_b[31]_add_55_OUT> created at line 0.
    Found 38-bit adder for signal <n3615> created at line 0.
    Found 38-bit adder for signal <GND_43_o_b[31]_add_57_OUT> created at line 0.
    Found 37-bit adder for signal <n3619> created at line 0.
    Found 37-bit adder for signal <GND_43_o_b[31]_add_59_OUT> created at line 0.
    Found 36-bit adder for signal <n3623> created at line 0.
    Found 36-bit adder for signal <GND_43_o_b[31]_add_61_OUT> created at line 0.
    Found 35-bit adder for signal <n3627> created at line 0.
    Found 35-bit adder for signal <GND_43_o_b[31]_add_63_OUT> created at line 0.
    Found 34-bit adder for signal <n3631> created at line 0.
    Found 34-bit adder for signal <GND_43_o_b[31]_add_65_OUT> created at line 0.
    Found 33-bit adder for signal <n3635> created at line 0.
    Found 33-bit adder for signal <GND_43_o_b[31]_add_67_OUT> created at line 0.
    Found 32-bit adder for signal <n3639> created at line 0.
    Found 32-bit adder for signal <a[31]_b[31]_add_69_OUT> created at line 0.
    Found 32-bit adder for signal <GND_43_o_a[31]_add_70_OUT[31:0]> created at line 0.
    Found 64-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 63-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 62-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 61-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 60-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 59-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 58-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 57-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 56-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 55-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 54-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 53-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 52-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 51-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 50-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 49-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 48-bit comparator lessequal for signal <BUS_0017> created at line 0
    Found 47-bit comparator lessequal for signal <BUS_0018> created at line 0
    Found 46-bit comparator lessequal for signal <BUS_0019> created at line 0
    Found 45-bit comparator lessequal for signal <BUS_0020> created at line 0
    Found 44-bit comparator lessequal for signal <BUS_0021> created at line 0
    Found 43-bit comparator lessequal for signal <BUS_0022> created at line 0
    Found 42-bit comparator lessequal for signal <BUS_0023> created at line 0
    Found 41-bit comparator lessequal for signal <BUS_0024> created at line 0
    Found 40-bit comparator lessequal for signal <BUS_0025> created at line 0
    Found 39-bit comparator lessequal for signal <BUS_0026> created at line 0
    Found 38-bit comparator lessequal for signal <BUS_0027> created at line 0
    Found 37-bit comparator lessequal for signal <BUS_0028> created at line 0
    Found 36-bit comparator lessequal for signal <BUS_0029> created at line 0
    Found 35-bit comparator lessequal for signal <BUS_0030> created at line 0
    Found 34-bit comparator lessequal for signal <BUS_0031> created at line 0
    Found 33-bit comparator lessequal for signal <BUS_0032> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0033> created at line 0
    Summary:
	inferred  69 Adder/Subtractor(s).
	inferred  33 Comparator(s).
	inferred 1059 Multiplexer(s).
Unit <rem_32s_32s> synthesized.

Synthesizing Unit <mod_32u_32u>.
    Related source file is "".
    Found 64-bit adder for signal <n3436> created at line 0.
    Found 64-bit adder for signal <GND_45_o_b[31]_add_1_OUT> created at line 0.
    Found 63-bit adder for signal <n3440> created at line 0.
    Found 63-bit adder for signal <GND_45_o_b[31]_add_3_OUT> created at line 0.
    Found 62-bit adder for signal <n3444> created at line 0.
    Found 62-bit adder for signal <GND_45_o_b[31]_add_5_OUT> created at line 0.
    Found 61-bit adder for signal <n3448> created at line 0.
    Found 61-bit adder for signal <GND_45_o_b[31]_add_7_OUT> created at line 0.
    Found 60-bit adder for signal <n3452> created at line 0.
    Found 60-bit adder for signal <GND_45_o_b[31]_add_9_OUT> created at line 0.
    Found 59-bit adder for signal <n3456> created at line 0.
    Found 59-bit adder for signal <GND_45_o_b[31]_add_11_OUT> created at line 0.
    Found 58-bit adder for signal <n3460> created at line 0.
    Found 58-bit adder for signal <GND_45_o_b[31]_add_13_OUT> created at line 0.
    Found 57-bit adder for signal <n3464> created at line 0.
    Found 57-bit adder for signal <GND_45_o_b[31]_add_15_OUT> created at line 0.
    Found 56-bit adder for signal <n3468> created at line 0.
    Found 56-bit adder for signal <GND_45_o_b[31]_add_17_OUT> created at line 0.
    Found 55-bit adder for signal <n3472> created at line 0.
    Found 55-bit adder for signal <GND_45_o_b[31]_add_19_OUT> created at line 0.
    Found 54-bit adder for signal <n3476> created at line 0.
    Found 54-bit adder for signal <GND_45_o_b[31]_add_21_OUT> created at line 0.
    Found 53-bit adder for signal <n3480> created at line 0.
    Found 53-bit adder for signal <GND_45_o_b[31]_add_23_OUT> created at line 0.
    Found 52-bit adder for signal <n3484> created at line 0.
    Found 52-bit adder for signal <GND_45_o_b[31]_add_25_OUT> created at line 0.
    Found 51-bit adder for signal <n3488> created at line 0.
    Found 51-bit adder for signal <GND_45_o_b[31]_add_27_OUT> created at line 0.
    Found 50-bit adder for signal <n3492> created at line 0.
    Found 50-bit adder for signal <GND_45_o_b[31]_add_29_OUT> created at line 0.
    Found 49-bit adder for signal <n3496> created at line 0.
    Found 49-bit adder for signal <GND_45_o_b[31]_add_31_OUT> created at line 0.
    Found 48-bit adder for signal <n3500> created at line 0.
    Found 48-bit adder for signal <GND_45_o_b[31]_add_33_OUT> created at line 0.
    Found 47-bit adder for signal <n3504> created at line 0.
    Found 47-bit adder for signal <GND_45_o_b[31]_add_35_OUT> created at line 0.
    Found 46-bit adder for signal <n3508> created at line 0.
    Found 46-bit adder for signal <GND_45_o_b[31]_add_37_OUT> created at line 0.
    Found 45-bit adder for signal <n3512> created at line 0.
    Found 45-bit adder for signal <GND_45_o_b[31]_add_39_OUT> created at line 0.
    Found 44-bit adder for signal <n3516> created at line 0.
    Found 44-bit adder for signal <GND_45_o_b[31]_add_41_OUT> created at line 0.
    Found 43-bit adder for signal <n3520> created at line 0.
    Found 43-bit adder for signal <GND_45_o_b[31]_add_43_OUT> created at line 0.
    Found 42-bit adder for signal <n3524> created at line 0.
    Found 42-bit adder for signal <GND_45_o_b[31]_add_45_OUT> created at line 0.
    Found 41-bit adder for signal <n3528> created at line 0.
    Found 41-bit adder for signal <GND_45_o_b[31]_add_47_OUT> created at line 0.
    Found 40-bit adder for signal <n3532> created at line 0.
    Found 40-bit adder for signal <GND_45_o_b[31]_add_49_OUT> created at line 0.
    Found 39-bit adder for signal <n3536> created at line 0.
    Found 39-bit adder for signal <GND_45_o_b[31]_add_51_OUT> created at line 0.
    Found 38-bit adder for signal <n3540> created at line 0.
    Found 38-bit adder for signal <GND_45_o_b[31]_add_53_OUT> created at line 0.
    Found 37-bit adder for signal <n3544> created at line 0.
    Found 37-bit adder for signal <GND_45_o_b[31]_add_55_OUT> created at line 0.
    Found 36-bit adder for signal <n3548> created at line 0.
    Found 36-bit adder for signal <GND_45_o_b[31]_add_57_OUT> created at line 0.
    Found 35-bit adder for signal <n3552> created at line 0.
    Found 35-bit adder for signal <GND_45_o_b[31]_add_59_OUT> created at line 0.
    Found 34-bit adder for signal <n3556> created at line 0.
    Found 34-bit adder for signal <GND_45_o_b[31]_add_61_OUT> created at line 0.
    Found 33-bit adder for signal <n3560> created at line 0.
    Found 33-bit adder for signal <GND_45_o_b[31]_add_63_OUT> created at line 0.
    Found 32-bit adder for signal <n3564> created at line 0.
    Found 32-bit adder for signal <a[31]_b[31]_add_65_OUT[31:0]> created at line 0.
    Found 64-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 63-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 62-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 61-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 60-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 59-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 58-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 57-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 56-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 55-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 54-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 53-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 52-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 51-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 50-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 49-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 48-bit comparator lessequal for signal <BUS_0017> created at line 0
    Found 47-bit comparator lessequal for signal <BUS_0018> created at line 0
    Found 46-bit comparator lessequal for signal <BUS_0019> created at line 0
    Found 45-bit comparator lessequal for signal <BUS_0020> created at line 0
    Found 44-bit comparator lessequal for signal <BUS_0021> created at line 0
    Found 43-bit comparator lessequal for signal <BUS_0022> created at line 0
    Found 42-bit comparator lessequal for signal <BUS_0023> created at line 0
    Found 41-bit comparator lessequal for signal <BUS_0024> created at line 0
    Found 40-bit comparator lessequal for signal <BUS_0025> created at line 0
    Found 39-bit comparator lessequal for signal <BUS_0026> created at line 0
    Found 38-bit comparator lessequal for signal <BUS_0027> created at line 0
    Found 37-bit comparator lessequal for signal <BUS_0028> created at line 0
    Found 36-bit comparator lessequal for signal <BUS_0029> created at line 0
    Found 35-bit comparator lessequal for signal <BUS_0030> created at line 0
    Found 34-bit comparator lessequal for signal <BUS_0031> created at line 0
    Found 33-bit comparator lessequal for signal <BUS_0032> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0033> created at line 0
    Summary:
	inferred  66 Adder/Subtractor(s).
	inferred  33 Comparator(s).
	inferred 994 Multiplexer(s).
Unit <mod_32u_32u> synthesized.

Synthesizing Unit <AP>.
    Related source file is "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\AP.v".
    Found 3-bit register for signal <APSel>.
    Found 3-bit subtractor for signal <APSet[3]_GND_46_o_sub_4_OUT<2:0>> created at line 37.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   3 D-type flip-flop(s).
Unit <AP> synthesized.

Synthesizing Unit <Decoder>.
    Related source file is "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\Decoder.v".
    Found 24-bit register for signal <DecoderData>.
    Found 3-bit register for signal <RegSelX>.
    Found 3-bit register for signal <RegSelZ>.
    Found 3-bit register for signal <RegSelY>.
    Found 8-bit register for signal <AluCode>.
    Summary:
	inferred  41 D-type flip-flop(s).
Unit <Decoder> synthesized.

Synthesizing Unit <GPReg>.
    Related source file is "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\GPReg.v".
    Found 32-bit register for signal <B>.
    Found 256-bit register for signal <n0027[255:0]>.
    Found 32-bit register for signal <A>.
    Found 32-bit 8-to-1 multiplexer for signal <SelX[2]_Accumulator[7][31]_wide_mux_2_OUT> created at line 38.
    Found 32-bit 8-to-1 multiplexer for signal <SelY[2]_Accumulator[7][31]_wide_mux_3_OUT> created at line 39.
    Summary:
	inferred 320 D-type flip-flop(s).
	inferred  10 Multiplexer(s).
Unit <GPReg> synthesized.

Synthesizing Unit <SP>.
    Related source file is "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\SP.v".
    Found 32-bit register for signal <SPOutput>.
    Found 32-bit subtractor for signal <SPOutput[31]_GND_49_o_sub_7_OUT> created at line 38.
    Found 32-bit adder for signal <SPOutput[31]_GND_49_o_add_3_OUT> created at line 34.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <SP> synthesized.

Synthesizing Unit <SR>.
    Related source file is "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\SR.v".
    Found 8-bit register for signal <SRData>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <SR> synthesized.

Synthesizing Unit <PC>.
    Related source file is "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\PC.v".
    Found 32-bit register for signal <PCAddr>.
    Found 1-bit register for signal <GetInstruction>.
    Found 32-bit subtractor for signal <PCAddr[31]_GND_51_o_sub_4_OUT> created at line 47.
    Found 32-bit adder for signal <PCAddr[31]_GND_51_o_add_2_OUT> created at line 42.
    Found 32-bit adder for signal <PCAddr[31]_PCSet[31]_add_4_OUT> created at line 57.
    Found 8x1-bit Read Only RAM for signal <PCDrive[2]_GND_51_o_Mux_5_o>
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
Unit <PC> synthesized.

Synthesizing Unit <MemoryController>.
    Related source file is "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\MemoryController.v".
    Found 32-bit register for signal <EABDrive>.
    Found 1-bit register for signal <EDB_EN>.
    Found 1-bit register for signal <IDB_EN>.
    Found 3-bit register for signal <ExternalDrive>.
    Found 32-bit register for signal <InstructionBus>.
    Found 1-bit register for signal <ValidMemoryData>.
    Found 32-bit register for signal <EDBDrive>.
    Found 32-bit register for signal <IDBDrive>.
    Found finite state machine <FSM_0> for signal <ExternalDrive>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 26                                             |
    | Inputs             | 4                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit tristate buffer for signal <ExternalDataBus<31>> created at line 39
    Found 1-bit tristate buffer for signal <ExternalDataBus<30>> created at line 39
    Found 1-bit tristate buffer for signal <ExternalDataBus<29>> created at line 39
    Found 1-bit tristate buffer for signal <ExternalDataBus<28>> created at line 39
    Found 1-bit tristate buffer for signal <ExternalDataBus<27>> created at line 39
    Found 1-bit tristate buffer for signal <ExternalDataBus<26>> created at line 39
    Found 1-bit tristate buffer for signal <ExternalDataBus<25>> created at line 39
    Found 1-bit tristate buffer for signal <ExternalDataBus<24>> created at line 39
    Found 1-bit tristate buffer for signal <ExternalDataBus<23>> created at line 39
    Found 1-bit tristate buffer for signal <ExternalDataBus<22>> created at line 39
    Found 1-bit tristate buffer for signal <ExternalDataBus<21>> created at line 39
    Found 1-bit tristate buffer for signal <ExternalDataBus<20>> created at line 39
    Found 1-bit tristate buffer for signal <ExternalDataBus<19>> created at line 39
    Found 1-bit tristate buffer for signal <ExternalDataBus<18>> created at line 39
    Found 1-bit tristate buffer for signal <ExternalDataBus<17>> created at line 39
    Found 1-bit tristate buffer for signal <ExternalDataBus<16>> created at line 39
    Found 1-bit tristate buffer for signal <ExternalDataBus<15>> created at line 39
    Found 1-bit tristate buffer for signal <ExternalDataBus<14>> created at line 39
    Found 1-bit tristate buffer for signal <ExternalDataBus<13>> created at line 39
    Found 1-bit tristate buffer for signal <ExternalDataBus<12>> created at line 39
    Found 1-bit tristate buffer for signal <ExternalDataBus<11>> created at line 39
    Found 1-bit tristate buffer for signal <ExternalDataBus<10>> created at line 39
    Found 1-bit tristate buffer for signal <ExternalDataBus<9>> created at line 39
    Found 1-bit tristate buffer for signal <ExternalDataBus<8>> created at line 39
    Found 1-bit tristate buffer for signal <ExternalDataBus<7>> created at line 39
    Found 1-bit tristate buffer for signal <ExternalDataBus<6>> created at line 39
    Found 1-bit tristate buffer for signal <ExternalDataBus<5>> created at line 39
    Found 1-bit tristate buffer for signal <ExternalDataBus<4>> created at line 39
    Found 1-bit tristate buffer for signal <ExternalDataBus<3>> created at line 39
    Found 1-bit tristate buffer for signal <ExternalDataBus<2>> created at line 39
    Found 1-bit tristate buffer for signal <ExternalDataBus<1>> created at line 39
    Found 1-bit tristate buffer for signal <ExternalDataBus<0>> created at line 39
    Found 1-bit tristate buffer for signal <ExternalAddressBus<31>> created at line 40
    Found 1-bit tristate buffer for signal <ExternalAddressBus<30>> created at line 40
    Found 1-bit tristate buffer for signal <ExternalAddressBus<29>> created at line 40
    Found 1-bit tristate buffer for signal <ExternalAddressBus<28>> created at line 40
    Found 1-bit tristate buffer for signal <ExternalAddressBus<27>> created at line 40
    Found 1-bit tristate buffer for signal <ExternalAddressBus<26>> created at line 40
    Found 1-bit tristate buffer for signal <ExternalAddressBus<25>> created at line 40
    Found 1-bit tristate buffer for signal <ExternalAddressBus<24>> created at line 40
    Found 1-bit tristate buffer for signal <ExternalAddressBus<23>> created at line 40
    Found 1-bit tristate buffer for signal <ExternalAddressBus<22>> created at line 40
    Found 1-bit tristate buffer for signal <ExternalAddressBus<21>> created at line 40
    Found 1-bit tristate buffer for signal <ExternalAddressBus<20>> created at line 40
    Found 1-bit tristate buffer for signal <ExternalAddressBus<19>> created at line 40
    Found 1-bit tristate buffer for signal <ExternalAddressBus<18>> created at line 40
    Found 1-bit tristate buffer for signal <ExternalAddressBus<17>> created at line 40
    Found 1-bit tristate buffer for signal <ExternalAddressBus<16>> created at line 40
    Found 1-bit tristate buffer for signal <ExternalAddressBus<15>> created at line 40
    Found 1-bit tristate buffer for signal <ExternalAddressBus<14>> created at line 40
    Found 1-bit tristate buffer for signal <ExternalAddressBus<13>> created at line 40
    Found 1-bit tristate buffer for signal <ExternalAddressBus<12>> created at line 40
    Found 1-bit tristate buffer for signal <ExternalAddressBus<11>> created at line 40
    Found 1-bit tristate buffer for signal <ExternalAddressBus<10>> created at line 40
    Found 1-bit tristate buffer for signal <ExternalAddressBus<9>> created at line 40
    Found 1-bit tristate buffer for signal <ExternalAddressBus<8>> created at line 40
    Found 1-bit tristate buffer for signal <ExternalAddressBus<7>> created at line 40
    Found 1-bit tristate buffer for signal <ExternalAddressBus<6>> created at line 40
    Found 1-bit tristate buffer for signal <ExternalAddressBus<5>> created at line 40
    Found 1-bit tristate buffer for signal <ExternalAddressBus<4>> created at line 40
    Found 1-bit tristate buffer for signal <ExternalAddressBus<3>> created at line 40
    Found 1-bit tristate buffer for signal <ExternalAddressBus<2>> created at line 40
    Found 1-bit tristate buffer for signal <ExternalAddressBus<1>> created at line 40
    Found 1-bit tristate buffer for signal <ExternalAddressBus<0>> created at line 40
    Found 1-bit tristate buffer for signal <InternalDataBus<31>> created at line 41
    Found 1-bit tristate buffer for signal <InternalDataBus<30>> created at line 41
    Found 1-bit tristate buffer for signal <InternalDataBus<29>> created at line 41
    Found 1-bit tristate buffer for signal <InternalDataBus<28>> created at line 41
    Found 1-bit tristate buffer for signal <InternalDataBus<27>> created at line 41
    Found 1-bit tristate buffer for signal <InternalDataBus<26>> created at line 41
    Found 1-bit tristate buffer for signal <InternalDataBus<25>> created at line 41
    Found 1-bit tristate buffer for signal <InternalDataBus<24>> created at line 41
    Found 1-bit tristate buffer for signal <InternalDataBus<23>> created at line 41
    Found 1-bit tristate buffer for signal <InternalDataBus<22>> created at line 41
    Found 1-bit tristate buffer for signal <InternalDataBus<21>> created at line 41
    Found 1-bit tristate buffer for signal <InternalDataBus<20>> created at line 41
    Found 1-bit tristate buffer for signal <InternalDataBus<19>> created at line 41
    Found 1-bit tristate buffer for signal <InternalDataBus<18>> created at line 41
    Found 1-bit tristate buffer for signal <InternalDataBus<17>> created at line 41
    Found 1-bit tristate buffer for signal <InternalDataBus<16>> created at line 41
    Found 1-bit tristate buffer for signal <InternalDataBus<15>> created at line 41
    Found 1-bit tristate buffer for signal <InternalDataBus<14>> created at line 41
    Found 1-bit tristate buffer for signal <InternalDataBus<13>> created at line 41
    Found 1-bit tristate buffer for signal <InternalDataBus<12>> created at line 41
    Found 1-bit tristate buffer for signal <InternalDataBus<11>> created at line 41
    Found 1-bit tristate buffer for signal <InternalDataBus<10>> created at line 41
    Found 1-bit tristate buffer for signal <InternalDataBus<9>> created at line 41
    Found 1-bit tristate buffer for signal <InternalDataBus<8>> created at line 41
    Found 1-bit tristate buffer for signal <InternalDataBus<7>> created at line 41
    Found 1-bit tristate buffer for signal <InternalDataBus<6>> created at line 41
    Found 1-bit tristate buffer for signal <InternalDataBus<5>> created at line 41
    Found 1-bit tristate buffer for signal <InternalDataBus<4>> created at line 41
    Found 1-bit tristate buffer for signal <InternalDataBus<3>> created at line 41
    Found 1-bit tristate buffer for signal <InternalDataBus<2>> created at line 41
    Found 1-bit tristate buffer for signal <InternalDataBus<1>> created at line 41
    Found 1-bit tristate buffer for signal <InternalDataBus<0>> created at line 41
    Found 32-bit comparator equal for signal <ExternalDataBus[31]_InternalDataBus[31]_equal_24_o> created at line 86
    Summary:
	inferred 131 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   6 Multiplexer(s).
	inferred  96 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <MemoryController> synthesized.

Synthesizing Unit <IFD_HXILINX_MainCPU>.
    Related source file is "E:\Adam\GitHubLocallReopsitory\EngineerSoftCPU\APCPU\MainCPU.vf".
        INIT = 1'b0
    Set property "IOB = TRUE" for signal <Q>.
    Found 1-bit register for signal <Q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <IFD_HXILINX_MainCPU> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 8x1-bit single-port Read Only RAM                     : 1
# Multipliers                                          : 2
 32x24-bit multiplier                                  : 1
 32x32-bit multiplier                                  : 1
# Adders/Subtractors                                   : 284
 25-bit adder                                          : 1
 25-bit subtractor                                     : 2
 3-bit subtractor                                      : 1
 32-bit adder                                          : 22
 32-bit addsub                                         : 2
 32-bit subtractor                                     : 7
 33-bit adder                                          : 12
 33-bit subtractor                                     : 5
 34-bit adder                                          : 8
 35-bit adder                                          : 8
 36-bit adder                                          : 8
 37-bit adder                                          : 8
 38-bit adder                                          : 8
 39-bit adder                                          : 8
 40-bit adder                                          : 8
 41-bit adder                                          : 8
 42-bit adder                                          : 8
 43-bit adder                                          : 8
 44-bit adder                                          : 8
 45-bit adder                                          : 8
 46-bit adder                                          : 8
 47-bit adder                                          : 8
 48-bit adder                                          : 8
 49-bit adder                                          : 8
 50-bit adder                                          : 8
 51-bit adder                                          : 8
 52-bit adder                                          : 8
 53-bit adder                                          : 8
 54-bit adder                                          : 8
 55-bit adder                                          : 8
 56-bit adder                                          : 8
 57-bit adder                                          : 6
 58-bit adder                                          : 6
 59-bit adder                                          : 6
 60-bit adder                                          : 6
 61-bit adder                                          : 6
 62-bit adder                                          : 6
 63-bit adder                                          : 6
 64-bit adder                                          : 6
# Registers                                            : 37
 1-bit register                                        : 7
 2-bit register                                        : 2
 24-bit register                                       : 2
 256-bit register                                      : 1
 3-bit register                                        : 5
 32-bit register                                       : 13
 4-bit register                                        : 1
 64-bit register                                       : 1
 8-bit register                                        : 5
# Comparators                                          : 145
 32-bit comparator equal                               : 3
 32-bit comparator greater                             : 6
 32-bit comparator lessequal                           : 12
 33-bit comparator equal                               : 2
 33-bit comparator greater                             : 2
 33-bit comparator lessequal                           : 4
 34-bit comparator lessequal                           : 4
 35-bit comparator lessequal                           : 4
 36-bit comparator lessequal                           : 4
 37-bit comparator lessequal                           : 4
 38-bit comparator lessequal                           : 4
 39-bit comparator lessequal                           : 4
 40-bit comparator lessequal                           : 4
 41-bit comparator lessequal                           : 4
 42-bit comparator lessequal                           : 4
 43-bit comparator lessequal                           : 4
 44-bit comparator lessequal                           : 4
 45-bit comparator lessequal                           : 4
 46-bit comparator lessequal                           : 4
 47-bit comparator lessequal                           : 4
 48-bit comparator lessequal                           : 4
 49-bit comparator lessequal                           : 4
 50-bit comparator lessequal                           : 4
 51-bit comparator lessequal                           : 4
 52-bit comparator lessequal                           : 4
 53-bit comparator lessequal                           : 4
 54-bit comparator lessequal                           : 4
 55-bit comparator lessequal                           : 4
 56-bit comparator lessequal                           : 4
 57-bit comparator lessequal                           : 3
 58-bit comparator lessequal                           : 3
 59-bit comparator lessequal                           : 3
 60-bit comparator lessequal                           : 3
 61-bit comparator lessequal                           : 3
 62-bit comparator lessequal                           : 3
 63-bit comparator lessequal                           : 3
 64-bit comparator lessequal                           : 3
# Multiplexers                                         : 4044
 1-bit 2-to-1 multiplexer                              : 3993
 2-bit 2-to-1 multiplexer                              : 1
 3-bit 2-to-1 multiplexer                              : 2
 32-bit 2-to-1 multiplexer                             : 44
 32-bit 8-to-1 multiplexer                             : 2
 34-bit 2-to-1 multiplexer                             : 2
# Logic shifters                                       : 4
 32-bit shifter logical left                           : 1
 32-bit shifter logical right                          : 1
 34-bit shifter logical left                           : 1
 34-bit shifter logical right                          : 1
# Tristates                                            : 128
 1-bit tristate buffer                                 : 128
# FSMs                                                 : 1
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <PC>.
INFO:Xst:3231 - The small RAM <Mram_PCDrive[2]_GND_51_o_Mux_5_o> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 1-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <PCDrive>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <PC> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 8x1-bit single-port distributed Read Only RAM         : 1
# Multipliers                                          : 2
 32x24-bit multiplier                                  : 1
 32x32-bit multiplier                                  : 1
# Adders/Subtractors                                   : 154
 25-bit adder                                          : 1
 25-bit subtractor                                     : 2
 3-bit subtractor                                      : 1
 32-bit adder                                          : 2
 32-bit adder carry in                                 : 130
 32-bit addsub                                         : 2
 32-bit subtractor                                     : 7
 33-bit adder                                          : 4
 33-bit subtractor                                     : 5
# Registers                                            : 854
 Flip-Flops                                            : 854
# Comparators                                          : 145
 32-bit comparator equal                               : 3
 32-bit comparator greater                             : 6
 32-bit comparator lessequal                           : 12
 33-bit comparator equal                               : 2
 33-bit comparator greater                             : 2
 33-bit comparator lessequal                           : 4
 34-bit comparator lessequal                           : 4
 35-bit comparator lessequal                           : 4
 36-bit comparator lessequal                           : 4
 37-bit comparator lessequal                           : 4
 38-bit comparator lessequal                           : 4
 39-bit comparator lessequal                           : 4
 40-bit comparator lessequal                           : 4
 41-bit comparator lessequal                           : 4
 42-bit comparator lessequal                           : 4
 43-bit comparator lessequal                           : 4
 44-bit comparator lessequal                           : 4
 45-bit comparator lessequal                           : 4
 46-bit comparator lessequal                           : 4
 47-bit comparator lessequal                           : 4
 48-bit comparator lessequal                           : 4
 49-bit comparator lessequal                           : 4
 50-bit comparator lessequal                           : 4
 51-bit comparator lessequal                           : 4
 52-bit comparator lessequal                           : 4
 53-bit comparator lessequal                           : 4
 54-bit comparator lessequal                           : 4
 55-bit comparator lessequal                           : 4
 56-bit comparator lessequal                           : 4
 57-bit comparator lessequal                           : 3
 58-bit comparator lessequal                           : 3
 59-bit comparator lessequal                           : 3
 60-bit comparator lessequal                           : 3
 61-bit comparator lessequal                           : 3
 62-bit comparator lessequal                           : 3
 63-bit comparator lessequal                           : 3
 64-bit comparator lessequal                           : 3
# Multiplexers                                         : 4075
 1-bit 2-to-1 multiplexer                              : 4025
 2-bit 2-to-1 multiplexer                              : 1
 3-bit 2-to-1 multiplexer                              : 2
 32-bit 2-to-1 multiplexer                             : 43
 32-bit 8-to-1 multiplexer                             : 2
 34-bit 2-to-1 multiplexer                             : 2
# Logic shifters                                       : 4
 32-bit shifter logical left                           : 1
 32-bit shifter logical right                          : 1
 34-bit shifter logical left                           : 1
 34-bit shifter logical right                          : 1
# FSMs                                                 : 1
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <XLXI_13/FSM_0> on signal <ExternalDrive[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 000   | 00
 001   | 01
 010   | 10
 011   | 11
-------------------
WARNING:Xst:2677 - Node <Mmult_n02883> of sequential type is unconnected in block <ALU>.
WARNING:Xst:2677 - Node <Mmult_n02893> of sequential type is unconnected in block <ALU>.
WARNING:Xst:2040 - Unit MainCPU: 32 multi-source signals are replaced by logic (pull-up yes): InternalDataBus<0>_MLTSRCEDGE, InternalDataBus<10>_MLTSRCEDGE, InternalDataBus<11>_MLTSRCEDGE, InternalDataBus<12>_MLTSRCEDGE, InternalDataBus<13>_MLTSRCEDGE, InternalDataBus<14>_MLTSRCEDGE, InternalDataBus<15>_MLTSRCEDGE, InternalDataBus<16>_MLTSRCEDGE, InternalDataBus<17>_MLTSRCEDGE, InternalDataBus<18>_MLTSRCEDGE, InternalDataBus<19>_MLTSRCEDGE, InternalDataBus<1>_MLTSRCEDGE, InternalDataBus<20>_MLTSRCEDGE, InternalDataBus<21>_MLTSRCEDGE, InternalDataBus<22>_MLTSRCEDGE, InternalDataBus<23>_MLTSRCEDGE, InternalDataBus<24>_MLTSRCEDGE, InternalDataBus<25>_MLTSRCEDGE, InternalDataBus<26>_MLTSRCEDGE, InternalDataBus<27>_MLTSRCEDGE, InternalDataBus<28>_MLTSRCEDGE, InternalDataBus<29>_MLTSRCEDGE, InternalDataBus<2>_MLTSRCEDGE, InternalDataBus<30>_MLTSRCEDGE, InternalDataBus<31>_MLTSRCEDGE, InternalDataBus<3>_MLTSRCEDGE, InternalDataBus<4>_MLTSRCEDGE, InternalDataBus<5>_MLTSRCEDGE, InternalDataBus<6>_MLTSRCEDGE, InternalDataBus<7>_MLTSRCEDGE, InternalDataBus<8>_MLTSRCEDGE, InternalDataBus<9>_MLTSRCEDGE.

Optimizing unit <SR> ...

Optimizing unit <IFD_HXILINX_MainCPU> ...

Optimizing unit <MainCPU> ...

Optimizing unit <div_32u_24u> ...

Optimizing unit <Decoder> ...

Optimizing unit <GPReg> ...

Optimizing unit <SP> ...

Optimizing unit <PC> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block MainCPU, actual ratio is 24.
FlipFlop XLXI_6/ArgA_0 has been replicated 1 time(s)
FlipFlop XLXI_6/ArgA_1 has been replicated 1 time(s)
FlipFlop XLXI_6/ArgA_10 has been replicated 1 time(s)
FlipFlop XLXI_6/ArgA_11 has been replicated 1 time(s)
FlipFlop XLXI_6/ArgA_12 has been replicated 1 time(s)
FlipFlop XLXI_6/ArgA_13 has been replicated 1 time(s)
FlipFlop XLXI_6/ArgA_14 has been replicated 1 time(s)
FlipFlop XLXI_6/ArgA_15 has been replicated 1 time(s)
FlipFlop XLXI_6/ArgA_16 has been replicated 1 time(s)
FlipFlop XLXI_6/ArgA_17 has been replicated 1 time(s)
FlipFlop XLXI_6/ArgA_18 has been replicated 1 time(s)
FlipFlop XLXI_6/ArgA_19 has been replicated 1 time(s)
FlipFlop XLXI_6/ArgA_2 has been replicated 1 time(s)
FlipFlop XLXI_6/ArgA_20 has been replicated 1 time(s)
FlipFlop XLXI_6/ArgA_21 has been replicated 1 time(s)
FlipFlop XLXI_6/ArgA_22 has been replicated 1 time(s)
FlipFlop XLXI_6/ArgA_23 has been replicated 1 time(s)
FlipFlop XLXI_6/ArgA_24 has been replicated 1 time(s)
FlipFlop XLXI_6/ArgA_25 has been replicated 1 time(s)
FlipFlop XLXI_6/ArgA_26 has been replicated 1 time(s)
FlipFlop XLXI_6/ArgA_27 has been replicated 1 time(s)
FlipFlop XLXI_6/ArgA_28 has been replicated 1 time(s)
FlipFlop XLXI_6/ArgA_29 has been replicated 1 time(s)
FlipFlop XLXI_6/ArgA_3 has been replicated 1 time(s)
FlipFlop XLXI_6/ArgA_30 has been replicated 3 time(s)
FlipFlop XLXI_6/ArgA_31 has been replicated 3 time(s)
FlipFlop XLXI_6/ArgA_4 has been replicated 1 time(s)
FlipFlop XLXI_6/ArgA_5 has been replicated 1 time(s)
FlipFlop XLXI_6/ArgA_6 has been replicated 1 time(s)
FlipFlop XLXI_6/ArgA_7 has been replicated 1 time(s)
FlipFlop XLXI_6/ArgA_8 has been replicated 1 time(s)
FlipFlop XLXI_6/ArgA_9 has been replicated 1 time(s)
FlipFlop XLXI_6/ArgB_0 has been replicated 4 time(s)
FlipFlop XLXI_6/ArgB_1 has been replicated 2 time(s)
FlipFlop XLXI_6/ArgB_10 has been replicated 3 time(s)
FlipFlop XLXI_6/ArgB_11 has been replicated 4 time(s)
FlipFlop XLXI_6/ArgB_12 has been replicated 4 time(s)
FlipFlop XLXI_6/ArgB_13 has been replicated 4 time(s)
FlipFlop XLXI_6/ArgB_14 has been replicated 4 time(s)
FlipFlop XLXI_6/ArgB_15 has been replicated 3 time(s)
FlipFlop XLXI_6/ArgB_16 has been replicated 4 time(s)
FlipFlop XLXI_6/ArgB_17 has been replicated 4 time(s)
FlipFlop XLXI_6/ArgB_18 has been replicated 3 time(s)
FlipFlop XLXI_6/ArgB_19 has been replicated 3 time(s)
FlipFlop XLXI_6/ArgB_2 has been replicated 2 time(s)
FlipFlop XLXI_6/ArgB_20 has been replicated 4 time(s)
FlipFlop XLXI_6/ArgB_21 has been replicated 3 time(s)
FlipFlop XLXI_6/ArgB_22 has been replicated 4 time(s)
FlipFlop XLXI_6/ArgB_23 has been replicated 4 time(s)
FlipFlop XLXI_6/ArgB_24 has been replicated 4 time(s)
FlipFlop XLXI_6/ArgB_25 has been replicated 3 time(s)
FlipFlop XLXI_6/ArgB_26 has been replicated 4 time(s)
FlipFlop XLXI_6/ArgB_27 has been replicated 4 time(s)
FlipFlop XLXI_6/ArgB_28 has been replicated 2 time(s)
FlipFlop XLXI_6/ArgB_29 has been replicated 3 time(s)
FlipFlop XLXI_6/ArgB_3 has been replicated 3 time(s)
FlipFlop XLXI_6/ArgB_30 has been replicated 4 time(s)
FlipFlop XLXI_6/ArgB_31 has been replicated 6 time(s)
FlipFlop XLXI_6/ArgB_4 has been replicated 4 time(s)
FlipFlop XLXI_6/ArgB_5 has been replicated 4 time(s)
FlipFlop XLXI_6/ArgB_6 has been replicated 4 time(s)
FlipFlop XLXI_6/ArgB_7 has been replicated 4 time(s)
FlipFlop XLXI_6/ArgB_8 has been replicated 5 time(s)
FlipFlop XLXI_6/ArgB_9 has been replicated 4 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1009
 Flip-Flops                                            : 1009

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : MainCPU.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 17915
#      GND                         : 1
#      INV                         : 237
#      LUT1                        : 127
#      LUT2                        : 352
#      LUT3                        : 1328
#      LUT4                        : 2996
#      LUT5                        : 3485
#      LUT6                        : 2488
#      MUXCY                       : 4207
#      MUXF7                       : 107
#      OR3                         : 1
#      VCC                         : 1
#      XORCY                       : 2585
# FlipFlops/Latches                : 1009
#      FD                          : 1
#      FDE                         : 290
#      FDR                         : 256
#      FDRE                        : 458
#      FDS                         : 4
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 325
#      IBUF                        : 2
#      IOBUF                       : 64
#      OBUF                        : 259
# DSPs                             : 6
#      DSP48A1                     : 6

Device utilization summary:
---------------------------

Selected Device : 6slx75csg484-3 


Slice Logic Utilization: 
 Number of Slice Registers:            1008  out of  93296     1%  
 Number of Slice LUTs:                11013  out of  46648    23%  
    Number used as Logic:             11013  out of  46648    23%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  11361
   Number with an unused Flip Flop:   10353  out of  11361    91%  
   Number with an unused LUT:           348  out of  11361     3%  
   Number of fully used LUT-FF pairs:   660  out of  11361     5%  
   Number of unique control sets:        14

IO Utilization: 
 Number of IOs:                         326
 Number of bonded IOBs:                 326  out of    328    99%  
    IOB Flip Flops/Latches:               1

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  
 Number of DSP48A1s:                      6  out of    132     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 1015  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 122.689ns (Maximum Frequency: 8.151MHz)
   Minimum input arrival time before clock: 8.500ns
   Maximum output required time after clock: 7.319ns
   Maximum combinational path delay: 8.472ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 122.689ns (frequency: 8.151MHz)
  Total number of paths / destination ports: 1108202270992713600000000000000000000000000000000000000 / 1972
-------------------------------------------------------------------------
Delay:               122.689ns (Levels of Logic = 449)
  Source:            XLXI_6/ArgB_0_1 (FF)
  Destination:       XLXI_6/DataBus_31 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: XLXI_6/ArgB_0_1 to XLXI_6/DataBus_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.447   0.579  XLXI_6/ArgB_0_1 (XLXI_6/ArgB_0_1)
     INV:I->O              1   0.206   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Msub_b[31]_unary_minus_3_OUT_lut<0>_INV_0 (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Msub_b[31]_unary_minus_3_OUT_lut<0>)
     XORCY:LI->O          42   0.136   1.434  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Msub_b[31]_unary_minus_3_OUT_xor<0> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/b[31]_unary_minus_3_OUT<0>)
     LUT3:I2->O            2   0.205   0.961  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mmux_b[31]_b[31]_mux_3_OUT110_1 (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mmux_b[31]_b[31]_mux_3_OUT110)
     LUT5:I0->O            0   0.203   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0002_INV_3171_o_lutdi (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0002_INV_3171_o_lutdi)
     MUXCY:DI->O           1   0.145   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0002_INV_3171_o_cy<0> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0002_INV_3171_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0002_INV_3171_o_cy<1> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0002_INV_3171_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0002_INV_3171_o_cy<2> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0002_INV_3171_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0002_INV_3171_o_cy<3> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0002_INV_3171_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0002_INV_3171_o_cy<4> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0002_INV_3171_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0002_INV_3171_o_cy<5> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0002_INV_3171_o_cy<5>)
     MUXCY:CI->O          44   0.213   1.463  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0002_INV_3171_o_cy<6> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/BUS_0002_INV_3171_o)
     LUT6:I5->O            2   0.205   0.864  XLXI_6/ArgA[31]_ArgB[31]_mod_119/Mmux_a[31]_GND_45_o_MUX_7096_o16410 (XLXI_6/ArgA[31]_ArgB[31]_rem_118/a[31]_GND_43_o_MUX_5543_o)
     LUT5:I1->O            0   0.203   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0003_INV_3235_o_lutdi (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0003_INV_3235_o_lutdi)
     MUXCY:DI->O           1   0.145   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0003_INV_3235_o_cy<0> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0003_INV_3235_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0003_INV_3235_o_cy<1> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0003_INV_3235_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0003_INV_3235_o_cy<2> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0003_INV_3235_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0003_INV_3235_o_cy<3> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0003_INV_3235_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0003_INV_3235_o_cy<4> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0003_INV_3235_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0003_INV_3235_o_cy<5> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0003_INV_3235_o_cy<5>)
     MUXCY:CI->O          50   0.213   1.548  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0003_INV_3235_o_cy<6> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/BUS_0003_INV_3235_o)
     LUT5:I4->O            3   0.205   0.898  XLXI_6/ArgA[31]_ArgB[31]_mod_119/Mmux_a[31]_GND_45_o_MUX_7096_o1973 (XLXI_6/ArgA[31]_ArgB[31]_rem_118/a[31]_GND_43_o_MUX_5606_o)
     LUT4:I0->O            0   0.203   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0004_INV_3298_o_lutdi (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0004_INV_3298_o_lutdi)
     MUXCY:DI->O           1   0.145   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0004_INV_3298_o_cy<0> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0004_INV_3298_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0004_INV_3298_o_cy<1> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0004_INV_3298_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0004_INV_3298_o_cy<2> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0004_INV_3298_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0004_INV_3298_o_cy<3> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0004_INV_3298_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0004_INV_3298_o_cy<4> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0004_INV_3298_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0004_INV_3298_o_cy<5> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0004_INV_3298_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0004_INV_3298_o_cy<6> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0004_INV_3298_o_cy<6>)
     MUXCY:CI->O          54   0.019   1.574  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0004_INV_3298_o_cy<7> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/BUS_0004_INV_3298_o)
     LUT6:I5->O            3   0.205   0.898  XLXI_6/ArgA[31]_ArgB[31]_mod_119/Mmux_a[31]_GND_45_o_MUX_7096_o11291 (XLXI_6/ArgA[31]_ArgB[31]_rem_118/a[31]_GND_43_o_MUX_5667_o)
     LUT5:I1->O            1   0.203   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0005_INV_3360_o_lut<1> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0005_INV_3360_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0005_INV_3360_o_cy<1> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0005_INV_3360_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0005_INV_3360_o_cy<2> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0005_INV_3360_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0005_INV_3360_o_cy<3> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0005_INV_3360_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0005_INV_3360_o_cy<4> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0005_INV_3360_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0005_INV_3360_o_cy<5> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0005_INV_3360_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0005_INV_3360_o_cy<6> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0005_INV_3360_o_cy<6>)
     MUXCY:CI->O          83   0.213   1.766  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0005_INV_3360_o_cy<7> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/BUS_0005_INV_3360_o)
     LUT6:I5->O            4   0.205   0.912  XLXI_6/ArgA[31]_ArgB[31]_mod_119/Mmux_a[31]_GND_45_o_MUX_7096_o11621 (XLXI_6/ArgA[31]_ArgB[31]_rem_118/a[31]_GND_43_o_MUX_5728_o)
     LUT4:I1->O            1   0.205   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0006_INV_3421_o_lut<1> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0006_INV_3421_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0006_INV_3421_o_cy<1> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0006_INV_3421_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0006_INV_3421_o_cy<2> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0006_INV_3421_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0006_INV_3421_o_cy<3> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0006_INV_3421_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0006_INV_3421_o_cy<4> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0006_INV_3421_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0006_INV_3421_o_cy<5> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0006_INV_3421_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0006_INV_3421_o_cy<6> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0006_INV_3421_o_cy<6>)
     MUXCY:CI->O          64   0.213   1.640  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0006_INV_3421_o_cy<7> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/BUS_0006_INV_3421_o)
     LUT6:I5->O            3   0.205   0.898  XLXI_6/ArgA[31]_ArgB[31]_mod_119/Mmux_a[31]_GND_45_o_MUX_7096_o11941 (XLXI_6/ArgA[31]_ArgB[31]_rem_118/a[31]_GND_43_o_MUX_5787_o)
     LUT4:I0->O            0   0.203   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0007_INV_3481_o_lutdi1 (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0007_INV_3481_o_lutdi1)
     MUXCY:DI->O           1   0.145   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0007_INV_3481_o_cy<1> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0007_INV_3481_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0007_INV_3481_o_cy<2> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0007_INV_3481_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0007_INV_3481_o_cy<3> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0007_INV_3481_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0007_INV_3481_o_cy<4> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0007_INV_3481_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0007_INV_3481_o_cy<5> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0007_INV_3481_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0007_INV_3481_o_cy<6> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0007_INV_3481_o_cy<6>)
     MUXCY:CI->O          70   0.213   1.680  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0007_INV_3481_o_cy<7> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/BUS_0007_INV_3481_o)
     LUT6:I5->O            3   0.205   0.879  XLXI_6/ArgA[31]_ArgB[31]_mod_119/Mmux_a[31]_GND_45_o_MUX_7096_o12281 (XLXI_6/ArgA[31]_ArgB[31]_rem_118/a[31]_GND_43_o_MUX_5847_o)
     LUT4:I1->O            1   0.205   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0008_INV_3540_o_lut<1> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0008_INV_3540_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0008_INV_3540_o_cy<1> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0008_INV_3540_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0008_INV_3540_o_cy<2> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0008_INV_3540_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0008_INV_3540_o_cy<3> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0008_INV_3540_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0008_INV_3540_o_cy<4> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0008_INV_3540_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0008_INV_3540_o_cy<5> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0008_INV_3540_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0008_INV_3540_o_cy<6> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0008_INV_3540_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0008_INV_3540_o_cy<7> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0008_INV_3540_o_cy<7>)
     MUXCY:CI->O          75   0.213   1.713  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0008_INV_3540_o_cy<8> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/BUS_0008_INV_3540_o)
     LUT5:I4->O            3   0.205   0.879  XLXI_6/ArgA[31]_ArgB[31]_mod_119/Mmux_a[31]_GND_45_o_MUX_7096_o12611 (XLXI_6/ArgA[31]_ArgB[31]_rem_118/a[31]_GND_43_o_MUX_5905_o)
     LUT4:I1->O            1   0.205   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0009_INV_3598_o_lut<1> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0009_INV_3598_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0009_INV_3598_o_cy<1> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0009_INV_3598_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0009_INV_3598_o_cy<2> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0009_INV_3598_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0009_INV_3598_o_cy<3> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0009_INV_3598_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0009_INV_3598_o_cy<4> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0009_INV_3598_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0009_INV_3598_o_cy<5> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0009_INV_3598_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0009_INV_3598_o_cy<6> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0009_INV_3598_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0009_INV_3598_o_cy<7> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0009_INV_3598_o_cy<7>)
     MUXCY:CI->O          84   0.019   1.772  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0009_INV_3598_o_cy<8> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/BUS_0009_INV_3598_o)
     LUT5:I4->O            3   0.205   0.879  XLXI_6/ArgA[31]_ArgB[31]_mod_119/Mmux_a[31]_GND_45_o_MUX_7096_o12941 (XLXI_6/ArgA[31]_ArgB[31]_rem_118/a[31]_GND_43_o_MUX_5962_o)
     LUT4:I1->O            1   0.205   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0010_INV_3655_o_lut<1> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0010_INV_3655_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0010_INV_3655_o_cy<1> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0010_INV_3655_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0010_INV_3655_o_cy<2> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0010_INV_3655_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0010_INV_3655_o_cy<3> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0010_INV_3655_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0010_INV_3655_o_cy<4> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0010_INV_3655_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0010_INV_3655_o_cy<5> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0010_INV_3655_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0010_INV_3655_o_cy<6> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0010_INV_3655_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0010_INV_3655_o_cy<7> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0010_INV_3655_o_cy<7>)
     MUXCY:CI->O         109   0.213   1.901  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0010_INV_3655_o_cy<8> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/BUS_0010_INV_3655_o)
     LUT5:I4->O            3   0.205   0.879  XLXI_6/ArgA[31]_ArgB[31]_mod_119/Mmux_a[31]_GND_45_o_MUX_7096_o13271 (XLXI_6/ArgA[31]_ArgB[31]_rem_118/a[31]_GND_43_o_MUX_6018_o)
     LUT4:I1->O            1   0.205   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0011_INV_3711_o_lut<1> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0011_INV_3711_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0011_INV_3711_o_cy<1> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0011_INV_3711_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0011_INV_3711_o_cy<2> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0011_INV_3711_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0011_INV_3711_o_cy<3> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0011_INV_3711_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0011_INV_3711_o_cy<4> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0011_INV_3711_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0011_INV_3711_o_cy<5> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0011_INV_3711_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0011_INV_3711_o_cy<6> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0011_INV_3711_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0011_INV_3711_o_cy<7> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0011_INV_3711_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0011_INV_3711_o_cy<8> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0011_INV_3711_o_cy<8>)
     MUXCY:CI->O         100   0.213   1.878  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0011_INV_3711_o_cy<9> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/BUS_0011_INV_3711_o)
     LUT5:I4->O            3   0.205   0.898  XLXI_6/ArgA[31]_ArgB[31]_mod_119/Mmux_a[31]_GND_45_o_MUX_7096_o13591 (XLXI_6/ArgA[31]_ArgB[31]_rem_118/a[31]_GND_43_o_MUX_6072_o)
     LUT4:I0->O            0   0.203   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0012_INV_3766_o_lutdi1 (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0012_INV_3766_o_lutdi1)
     MUXCY:DI->O           1   0.145   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0012_INV_3766_o_cy<1> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0012_INV_3766_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0012_INV_3766_o_cy<2> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0012_INV_3766_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0012_INV_3766_o_cy<3> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0012_INV_3766_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0012_INV_3766_o_cy<4> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0012_INV_3766_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0012_INV_3766_o_cy<5> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0012_INV_3766_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0012_INV_3766_o_cy<6> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0012_INV_3766_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0012_INV_3766_o_cy<7> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0012_INV_3766_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0012_INV_3766_o_cy<8> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0012_INV_3766_o_cy<8>)
     MUXCY:CI->O         103   0.213   1.886  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0012_INV_3766_o_cy<9> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/BUS_0012_INV_3766_o)
     LUT5:I4->O            2   0.205   0.864  XLXI_6/ArgA[31]_ArgB[31]_mod_119/Mmux_a[31]_GND_45_o_MUX_7096_o13941 (XLXI_6/ArgA[31]_ArgB[31]_rem_118/a[31]_GND_43_o_MUX_6128_o)
     LUT4:I0->O            0   0.203   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0013_INV_3820_o_lutdi (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0013_INV_3820_o_lutdi)
     MUXCY:DI->O           1   0.145   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0013_INV_3820_o_cy<0> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0013_INV_3820_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0013_INV_3820_o_cy<1> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0013_INV_3820_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0013_INV_3820_o_cy<2> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0013_INV_3820_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0013_INV_3820_o_cy<3> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0013_INV_3820_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0013_INV_3820_o_cy<4> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0013_INV_3820_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0013_INV_3820_o_cy<5> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0013_INV_3820_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0013_INV_3820_o_cy<6> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0013_INV_3820_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0013_INV_3820_o_cy<7> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0013_INV_3820_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0013_INV_3820_o_cy<8> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0013_INV_3820_o_cy<8>)
     MUXCY:CI->O         109   0.213   1.901  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0013_INV_3820_o_cy<9> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/BUS_0013_INV_3820_o)
     LUT5:I4->O            3   0.205   0.879  XLXI_6/ArgA[31]_ArgB[31]_mod_119/Mmux_a[31]_GND_45_o_MUX_7096_o14261 (XLXI_6/ArgA[31]_ArgB[31]_rem_118/a[31]_GND_43_o_MUX_6180_o)
     LUT4:I1->O            1   0.205   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0014_INV_3873_o_lut<1> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0014_INV_3873_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0014_INV_3873_o_cy<1> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0014_INV_3873_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0014_INV_3873_o_cy<2> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0014_INV_3873_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0014_INV_3873_o_cy<3> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0014_INV_3873_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0014_INV_3873_o_cy<4> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0014_INV_3873_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0014_INV_3873_o_cy<5> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0014_INV_3873_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0014_INV_3873_o_cy<6> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0014_INV_3873_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0014_INV_3873_o_cy<7> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0014_INV_3873_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0014_INV_3873_o_cy<8> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0014_INV_3873_o_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0014_INV_3873_o_cy<9> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0014_INV_3873_o_cy<9>)
     MUXCY:CI->O         117   0.019   1.922  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0014_INV_3873_o_cy<10> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/BUS_0014_INV_3873_o)
     LUT5:I4->O            3   0.205   0.879  XLXI_6/ArgA[31]_ArgB[31]_mod_119/Mmux_a[31]_GND_45_o_MUX_7096_o14591 (XLXI_6/ArgA[31]_ArgB[31]_rem_118/a[31]_GND_43_o_MUX_6232_o)
     LUT4:I1->O            1   0.205   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0015_INV_3925_o_lut<1> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0015_INV_3925_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0015_INV_3925_o_cy<1> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0015_INV_3925_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0015_INV_3925_o_cy<2> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0015_INV_3925_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0015_INV_3925_o_cy<3> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0015_INV_3925_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0015_INV_3925_o_cy<4> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0015_INV_3925_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0015_INV_3925_o_cy<5> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0015_INV_3925_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0015_INV_3925_o_cy<6> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0015_INV_3925_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0015_INV_3925_o_cy<7> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0015_INV_3925_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0015_INV_3925_o_cy<8> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0015_INV_3925_o_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0015_INV_3925_o_cy<9> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0015_INV_3925_o_cy<9>)
     MUXCY:CI->O         139   0.213   1.980  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0015_INV_3925_o_cy<10> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/BUS_0015_INV_3925_o)
     LUT5:I4->O            3   0.205   0.898  XLXI_6/ArgA[31]_ArgB[31]_mod_119/Mmux_a[31]_GND_45_o_MUX_7096_o14911 (XLXI_6/ArgA[31]_ArgB[31]_rem_118/a[31]_GND_43_o_MUX_6282_o)
     LUT4:I0->O            0   0.203   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0016_INV_3976_o_lutdi1 (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0016_INV_3976_o_lutdi1)
     MUXCY:DI->O           1   0.145   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0016_INV_3976_o_cy<1> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0016_INV_3976_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0016_INV_3976_o_cy<2> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0016_INV_3976_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0016_INV_3976_o_cy<3> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0016_INV_3976_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0016_INV_3976_o_cy<4> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0016_INV_3976_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0016_INV_3976_o_cy<5> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0016_INV_3976_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0016_INV_3976_o_cy<6> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0016_INV_3976_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0016_INV_3976_o_cy<7> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0016_INV_3976_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0016_INV_3976_o_cy<8> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0016_INV_3976_o_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0016_INV_3976_o_cy<9> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0016_INV_3976_o_cy<9>)
     MUXCY:CI->O         132   0.213   1.962  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0016_INV_3976_o_cy<10> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/BUS_0016_INV_3976_o)
     LUT5:I4->O            3   0.205   0.898  XLXI_6/ArgA[31]_ArgB[31]_mod_119/Mmux_a[31]_GND_45_o_MUX_7096_o15241 (XLXI_6/ArgA[31]_ArgB[31]_rem_118/a[31]_GND_43_o_MUX_6332_o)
     LUT4:I0->O            0   0.203   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0017_INV_4026_o_lutdi1 (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0017_INV_4026_o_lutdi1)
     MUXCY:DI->O           1   0.145   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0017_INV_4026_o_cy<1> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0017_INV_4026_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0017_INV_4026_o_cy<2> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0017_INV_4026_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0017_INV_4026_o_cy<3> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0017_INV_4026_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0017_INV_4026_o_cy<4> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0017_INV_4026_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0017_INV_4026_o_cy<5> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0017_INV_4026_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0017_INV_4026_o_cy<6> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0017_INV_4026_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0017_INV_4026_o_cy<7> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0017_INV_4026_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0017_INV_4026_o_cy<8> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0017_INV_4026_o_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0017_INV_4026_o_cy<9> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0017_INV_4026_o_cy<9>)
     MUXCY:CI->O         137   0.213   1.975  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0017_INV_4026_o_cy<10> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/BUS_0017_INV_4026_o)
     LUT5:I4->O            2   0.205   0.864  XLXI_6/ArgA[31]_ArgB[31]_mod_119/Mmux_a[31]_GND_45_o_MUX_7096_o15591 (XLXI_6/ArgA[31]_ArgB[31]_rem_118/a[31]_GND_43_o_MUX_6383_o)
     LUT4:I0->O            0   0.203   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0018_INV_4075_o_lutdi (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0018_INV_4075_o_lutdi)
     MUXCY:DI->O           1   0.145   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0018_INV_4075_o_cy<0> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0018_INV_4075_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0018_INV_4075_o_cy<1> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0018_INV_4075_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0018_INV_4075_o_cy<2> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0018_INV_4075_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0018_INV_4075_o_cy<3> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0018_INV_4075_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0018_INV_4075_o_cy<4> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0018_INV_4075_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0018_INV_4075_o_cy<5> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0018_INV_4075_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0018_INV_4075_o_cy<6> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0018_INV_4075_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0018_INV_4075_o_cy<7> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0018_INV_4075_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0018_INV_4075_o_cy<8> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0018_INV_4075_o_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0018_INV_4075_o_cy<9> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0018_INV_4075_o_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0018_INV_4075_o_cy<10> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0018_INV_4075_o_cy<10>)
     MUXCY:CI->O         141   0.213   1.985  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0018_INV_4075_o_cy<11> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/BUS_0018_INV_4075_o)
     LUT5:I4->O            3   0.205   0.879  XLXI_6/ArgA[31]_ArgB[31]_mod_119/Mmux_a[31]_GND_45_o_MUX_7096_o15911 (XLXI_6/ArgA[31]_ArgB[31]_rem_118/a[31]_GND_43_o_MUX_6430_o)
     LUT4:I1->O            1   0.205   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0019_INV_4123_o_lut<1> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0019_INV_4123_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0019_INV_4123_o_cy<1> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0019_INV_4123_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0019_INV_4123_o_cy<2> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0019_INV_4123_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0019_INV_4123_o_cy<3> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0019_INV_4123_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0019_INV_4123_o_cy<4> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0019_INV_4123_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0019_INV_4123_o_cy<5> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0019_INV_4123_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0019_INV_4123_o_cy<6> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0019_INV_4123_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0019_INV_4123_o_cy<7> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0019_INV_4123_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0019_INV_4123_o_cy<8> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0019_INV_4123_o_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0019_INV_4123_o_cy<9> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0019_INV_4123_o_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0019_INV_4123_o_cy<10> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0019_INV_4123_o_cy<10>)
     MUXCY:CI->O         151   0.019   2.010  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0019_INV_4123_o_cy<11> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/BUS_0019_INV_4123_o)
     LUT5:I4->O            3   0.205   0.879  XLXI_6/ArgA[31]_ArgB[31]_mod_119/Mmux_a[31]_GND_45_o_MUX_7096_o16241 (XLXI_6/ArgA[31]_ArgB[31]_rem_118/a[31]_GND_43_o_MUX_6477_o)
     LUT4:I1->O            1   0.205   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0020_INV_4170_o_lut<1> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0020_INV_4170_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0020_INV_4170_o_cy<1> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0020_INV_4170_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0020_INV_4170_o_cy<2> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0020_INV_4170_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0020_INV_4170_o_cy<3> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0020_INV_4170_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0020_INV_4170_o_cy<4> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0020_INV_4170_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0020_INV_4170_o_cy<5> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0020_INV_4170_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0020_INV_4170_o_cy<6> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0020_INV_4170_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0020_INV_4170_o_cy<7> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0020_INV_4170_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0020_INV_4170_o_cy<8> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0020_INV_4170_o_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0020_INV_4170_o_cy<9> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0020_INV_4170_o_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0020_INV_4170_o_cy<10> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0020_INV_4170_o_cy<10>)
     MUXCY:CI->O         166   0.213   2.023  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0020_INV_4170_o_cy<11> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/BUS_0020_INV_4170_o)
     LUT5:I4->O            3   0.205   0.898  XLXI_6/ArgA[31]_ArgB[31]_mod_119/Mmux_a[31]_GND_45_o_MUX_7096_o16561 (XLXI_6/ArgA[31]_ArgB[31]_rem_118/a[31]_GND_43_o_MUX_6522_o)
     LUT4:I0->O            0   0.203   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0021_INV_4216_o_lutdi1 (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0021_INV_4216_o_lutdi1)
     MUXCY:DI->O           1   0.145   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0021_INV_4216_o_cy<1> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0021_INV_4216_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0021_INV_4216_o_cy<2> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0021_INV_4216_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0021_INV_4216_o_cy<3> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0021_INV_4216_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0021_INV_4216_o_cy<4> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0021_INV_4216_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0021_INV_4216_o_cy<5> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0021_INV_4216_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0021_INV_4216_o_cy<6> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0021_INV_4216_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0021_INV_4216_o_cy<7> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0021_INV_4216_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0021_INV_4216_o_cy<8> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0021_INV_4216_o_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0021_INV_4216_o_cy<9> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0021_INV_4216_o_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0021_INV_4216_o_cy<10> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0021_INV_4216_o_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0021_INV_4216_o_cy<11> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0021_INV_4216_o_cy<11>)
     MUXCY:CI->O         166   0.213   2.023  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0021_INV_4216_o_cy<12> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/BUS_0021_INV_4216_o)
     LUT5:I4->O            3   0.205   0.898  XLXI_6/ArgA[31]_ArgB[31]_mod_119/Mmux_a[31]_GND_45_o_MUX_7096_o16891 (XLXI_6/ArgA[31]_ArgB[31]_rem_118/a[31]_GND_43_o_MUX_6567_o)
     LUT4:I0->O            0   0.203   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0022_INV_4261_o_lutdi1 (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0022_INV_4261_o_lutdi1)
     MUXCY:DI->O           1   0.145   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0022_INV_4261_o_cy<1> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0022_INV_4261_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0022_INV_4261_o_cy<2> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0022_INV_4261_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0022_INV_4261_o_cy<3> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0022_INV_4261_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0022_INV_4261_o_cy<4> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0022_INV_4261_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0022_INV_4261_o_cy<5> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0022_INV_4261_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0022_INV_4261_o_cy<6> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0022_INV_4261_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0022_INV_4261_o_cy<7> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0022_INV_4261_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0022_INV_4261_o_cy<8> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0022_INV_4261_o_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0022_INV_4261_o_cy<9> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0022_INV_4261_o_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0022_INV_4261_o_cy<10> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0022_INV_4261_o_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0022_INV_4261_o_cy<11> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0022_INV_4261_o_cy<11>)
     MUXCY:CI->O         169   0.213   2.026  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0022_INV_4261_o_cy<12> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/BUS_0022_INV_4261_o)
     LUT5:I4->O            2   0.205   0.864  XLXI_6/ArgA[31]_ArgB[31]_mod_119/Mmux_a[31]_GND_45_o_MUX_7096_o17241 (XLXI_6/ArgA[31]_ArgB[31]_rem_118/a[31]_GND_43_o_MUX_6613_o)
     LUT4:I0->O            0   0.203   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0023_INV_4305_o_lutdi (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0023_INV_4305_o_lutdi)
     MUXCY:DI->O           1   0.145   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0023_INV_4305_o_cy<0> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0023_INV_4305_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0023_INV_4305_o_cy<1> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0023_INV_4305_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0023_INV_4305_o_cy<2> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0023_INV_4305_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0023_INV_4305_o_cy<3> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0023_INV_4305_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0023_INV_4305_o_cy<4> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0023_INV_4305_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0023_INV_4305_o_cy<5> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0023_INV_4305_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0023_INV_4305_o_cy<6> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0023_INV_4305_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0023_INV_4305_o_cy<7> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0023_INV_4305_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0023_INV_4305_o_cy<8> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0023_INV_4305_o_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0023_INV_4305_o_cy<9> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0023_INV_4305_o_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0023_INV_4305_o_cy<10> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0023_INV_4305_o_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0023_INV_4305_o_cy<11> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0023_INV_4305_o_cy<11>)
     MUXCY:CI->O         175   0.213   2.031  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0023_INV_4305_o_cy<12> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/BUS_0023_INV_4305_o)
     LUT5:I4->O            3   0.205   0.879  XLXI_6/ArgA[31]_ArgB[31]_mod_119/Mmux_a[31]_GND_45_o_MUX_7096_o17561 (XLXI_6/ArgA[31]_ArgB[31]_rem_118/a[31]_GND_43_o_MUX_6655_o)
     LUT4:I1->O            1   0.205   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0024_INV_4348_o_lut<1> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0024_INV_4348_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0024_INV_4348_o_cy<1> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0024_INV_4348_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0024_INV_4348_o_cy<2> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0024_INV_4348_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0024_INV_4348_o_cy<3> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0024_INV_4348_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0024_INV_4348_o_cy<4> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0024_INV_4348_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0024_INV_4348_o_cy<5> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0024_INV_4348_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0024_INV_4348_o_cy<6> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0024_INV_4348_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0024_INV_4348_o_cy<7> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0024_INV_4348_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0024_INV_4348_o_cy<8> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0024_INV_4348_o_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0024_INV_4348_o_cy<9> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0024_INV_4348_o_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0024_INV_4348_o_cy<10> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0024_INV_4348_o_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0024_INV_4348_o_cy<11> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0024_INV_4348_o_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0024_INV_4348_o_cy<12> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0024_INV_4348_o_cy<12>)
     MUXCY:CI->O         183   0.019   2.038  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0024_INV_4348_o_cy<13> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/BUS_0024_INV_4348_o)
     LUT5:I4->O            3   0.205   0.879  XLXI_6/ArgA[31]_ArgB[31]_mod_119/Mmux_a[31]_GND_45_o_MUX_7096_o17891 (XLXI_6/ArgA[31]_ArgB[31]_rem_118/a[31]_GND_43_o_MUX_6697_o)
     LUT4:I1->O            1   0.205   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0025_INV_4390_o_lut<1> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0025_INV_4390_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0025_INV_4390_o_cy<1> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0025_INV_4390_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0025_INV_4390_o_cy<2> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0025_INV_4390_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0025_INV_4390_o_cy<3> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0025_INV_4390_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0025_INV_4390_o_cy<4> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0025_INV_4390_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0025_INV_4390_o_cy<5> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0025_INV_4390_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0025_INV_4390_o_cy<6> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0025_INV_4390_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0025_INV_4390_o_cy<7> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0025_INV_4390_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0025_INV_4390_o_cy<8> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0025_INV_4390_o_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0025_INV_4390_o_cy<9> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0025_INV_4390_o_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0025_INV_4390_o_cy<10> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0025_INV_4390_o_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0025_INV_4390_o_cy<11> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0025_INV_4390_o_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0025_INV_4390_o_cy<12> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0025_INV_4390_o_cy<12>)
     MUXCY:CI->O         193   0.213   2.047  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0025_INV_4390_o_cy<13> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/BUS_0025_INV_4390_o)
     LUT5:I4->O            3   0.205   0.898  XLXI_6/ArgA[31]_ArgB[31]_mod_119/Mmux_a[31]_GND_45_o_MUX_7096_o18211 (XLXI_6/ArgA[31]_ArgB[31]_rem_118/a[31]_GND_43_o_MUX_6737_o)
     LUT4:I0->O            0   0.203   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0026_INV_4431_o_lutdi1 (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0026_INV_4431_o_lutdi1)
     MUXCY:DI->O           1   0.145   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0026_INV_4431_o_cy<1> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0026_INV_4431_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0026_INV_4431_o_cy<2> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0026_INV_4431_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0026_INV_4431_o_cy<3> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0026_INV_4431_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0026_INV_4431_o_cy<4> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0026_INV_4431_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0026_INV_4431_o_cy<5> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0026_INV_4431_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0026_INV_4431_o_cy<6> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0026_INV_4431_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0026_INV_4431_o_cy<7> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0026_INV_4431_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0026_INV_4431_o_cy<8> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0026_INV_4431_o_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0026_INV_4431_o_cy<9> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0026_INV_4431_o_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0026_INV_4431_o_cy<10> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0026_INV_4431_o_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0026_INV_4431_o_cy<11> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0026_INV_4431_o_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0026_INV_4431_o_cy<12> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0026_INV_4431_o_cy<12>)
     MUXCY:CI->O         197   0.213   2.051  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0026_INV_4431_o_cy<13> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/BUS_0026_INV_4431_o)
     LUT5:I4->O            3   0.205   0.898  XLXI_6/ArgA[31]_ArgB[31]_mod_119/Mmux_a[31]_GND_45_o_MUX_7096_o18541 (XLXI_6/ArgA[31]_ArgB[31]_rem_118/a[31]_GND_43_o_MUX_6777_o)
     LUT4:I0->O            0   0.203   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0027_INV_4471_o_lutdi1 (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0027_INV_4471_o_lutdi1)
     MUXCY:DI->O           1   0.145   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0027_INV_4471_o_cy<1> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0027_INV_4471_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0027_INV_4471_o_cy<2> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0027_INV_4471_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0027_INV_4471_o_cy<3> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0027_INV_4471_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0027_INV_4471_o_cy<4> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0027_INV_4471_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0027_INV_4471_o_cy<5> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0027_INV_4471_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0027_INV_4471_o_cy<6> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0027_INV_4471_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0027_INV_4471_o_cy<7> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0027_INV_4471_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0027_INV_4471_o_cy<8> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0027_INV_4471_o_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0027_INV_4471_o_cy<9> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0027_INV_4471_o_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0027_INV_4471_o_cy<10> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0027_INV_4471_o_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0027_INV_4471_o_cy<11> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0027_INV_4471_o_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0027_INV_4471_o_cy<12> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0027_INV_4471_o_cy<12>)
     MUXCY:CI->O         198   0.213   2.052  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0027_INV_4471_o_cy<13> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/BUS_0027_INV_4471_o)
     LUT5:I4->O            2   0.205   0.864  XLXI_6/ArgA[31]_ArgB[31]_mod_119/Mmux_a[31]_GND_45_o_MUX_7096_o18891 (XLXI_6/ArgA[31]_ArgB[31]_rem_118/a[31]_GND_43_o_MUX_6818_o)
     LUT4:I0->O            0   0.203   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0028_INV_4510_o_lutdi (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0028_INV_4510_o_lutdi)
     MUXCY:DI->O           1   0.145   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0028_INV_4510_o_cy<0> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0028_INV_4510_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0028_INV_4510_o_cy<1> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0028_INV_4510_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0028_INV_4510_o_cy<2> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0028_INV_4510_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0028_INV_4510_o_cy<3> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0028_INV_4510_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0028_INV_4510_o_cy<4> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0028_INV_4510_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0028_INV_4510_o_cy<5> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0028_INV_4510_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0028_INV_4510_o_cy<6> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0028_INV_4510_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0028_INV_4510_o_cy<7> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0028_INV_4510_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0028_INV_4510_o_cy<8> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0028_INV_4510_o_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0028_INV_4510_o_cy<9> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0028_INV_4510_o_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0028_INV_4510_o_cy<10> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0028_INV_4510_o_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0028_INV_4510_o_cy<11> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0028_INV_4510_o_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0028_INV_4510_o_cy<12> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0028_INV_4510_o_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0028_INV_4510_o_cy<13> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0028_INV_4510_o_cy<13>)
     MUXCY:CI->O         194   0.213   2.048  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0028_INV_4510_o_cy<14> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/BUS_0028_INV_4510_o)
     LUT5:I4->O            3   0.205   0.879  XLXI_6/ArgA[31]_ArgB[31]_mod_119/Mmux_a[31]_GND_45_o_MUX_7096_o19211 (XLXI_6/ArgA[31]_ArgB[31]_rem_118/a[31]_GND_43_o_MUX_6855_o)
     LUT4:I1->O            1   0.205   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0029_INV_4548_o_lut<1> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0029_INV_4548_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0029_INV_4548_o_cy<1> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0029_INV_4548_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0029_INV_4548_o_cy<2> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0029_INV_4548_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0029_INV_4548_o_cy<3> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0029_INV_4548_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0029_INV_4548_o_cy<4> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0029_INV_4548_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0029_INV_4548_o_cy<5> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0029_INV_4548_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0029_INV_4548_o_cy<6> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0029_INV_4548_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0029_INV_4548_o_cy<7> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0029_INV_4548_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0029_INV_4548_o_cy<8> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0029_INV_4548_o_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0029_INV_4548_o_cy<9> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0029_INV_4548_o_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0029_INV_4548_o_cy<10> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0029_INV_4548_o_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0029_INV_4548_o_cy<11> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0029_INV_4548_o_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0029_INV_4548_o_cy<12> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0029_INV_4548_o_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0029_INV_4548_o_cy<13> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0029_INV_4548_o_cy<13>)
     MUXCY:CI->O         172   0.019   2.029  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0029_INV_4548_o_cy<14> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/BUS_0029_INV_4548_o)
     LUT5:I4->O            3   0.205   0.879  XLXI_6/ArgA[31]_ArgB[31]_mod_119/Mmux_a[31]_GND_45_o_MUX_7096_o19541 (XLXI_6/ArgA[31]_ArgB[31]_rem_118/a[31]_GND_43_o_MUX_6892_o)
     LUT4:I1->O            1   0.205   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0030_INV_4585_o_lut<1> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0030_INV_4585_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0030_INV_4585_o_cy<1> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0030_INV_4585_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0030_INV_4585_o_cy<2> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0030_INV_4585_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0030_INV_4585_o_cy<3> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0030_INV_4585_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0030_INV_4585_o_cy<4> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0030_INV_4585_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0030_INV_4585_o_cy<5> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0030_INV_4585_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0030_INV_4585_o_cy<6> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0030_INV_4585_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0030_INV_4585_o_cy<7> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0030_INV_4585_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0030_INV_4585_o_cy<8> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0030_INV_4585_o_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0030_INV_4585_o_cy<9> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0030_INV_4585_o_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0030_INV_4585_o_cy<10> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0030_INV_4585_o_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0030_INV_4585_o_cy<11> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0030_INV_4585_o_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0030_INV_4585_o_cy<12> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0030_INV_4585_o_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0030_INV_4585_o_cy<13> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0030_INV_4585_o_cy<13>)
     MUXCY:CI->O         133   0.213   1.964  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0030_INV_4585_o_cy<14> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/BUS_0030_INV_4585_o)
     LUT5:I4->O            2   0.205   0.864  XLXI_6/ArgA[31]_ArgB[31]_mod_119/Mmux_a[31]_GND_45_o_MUX_7096_o19881 (XLXI_6/ArgA[31]_ArgB[31]_rem_118/a[31]_GND_43_o_MUX_6929_o)
     LUT4:I0->O            0   0.203   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0031_INV_4621_o_lutdi (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0031_INV_4621_o_lutdi)
     MUXCY:DI->O           1   0.145   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0031_INV_4621_o_cy<0> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0031_INV_4621_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0031_INV_4621_o_cy<1> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0031_INV_4621_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0031_INV_4621_o_cy<2> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0031_INV_4621_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0031_INV_4621_o_cy<3> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0031_INV_4621_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0031_INV_4621_o_cy<4> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0031_INV_4621_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0031_INV_4621_o_cy<5> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0031_INV_4621_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0031_INV_4621_o_cy<6> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0031_INV_4621_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0031_INV_4621_o_cy<7> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0031_INV_4621_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0031_INV_4621_o_cy<8> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0031_INV_4621_o_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0031_INV_4621_o_cy<9> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0031_INV_4621_o_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0031_INV_4621_o_cy<10> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0031_INV_4621_o_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0031_INV_4621_o_cy<11> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0031_INV_4621_o_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0031_INV_4621_o_cy<12> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0031_INV_4621_o_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0031_INV_4621_o_cy<13> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0031_INV_4621_o_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0031_INV_4621_o_cy<14> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0031_INV_4621_o_cy<14>)
     MUXCY:CI->O          91   0.213   1.818  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0031_INV_4621_o_cy<15> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/BUS_0031_INV_4621_o)
     LUT5:I4->O            5   0.205   0.962  XLXI_6/ArgA[31]_ArgB[31]_mod_119/Mmux_a[31]_GND_45_o_MUX_7096_o110211 (XLXI_6/ArgA[31]_ArgB[31]_rem_118/a[31]_GND_43_o_MUX_6964_o)
     LUT4:I0->O            0   0.203   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0032_INV_4656_o_lutdi (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0032_INV_4656_o_lutdi)
     MUXCY:DI->O           1   0.145   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0032_INV_4656_o_cy<0> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0032_INV_4656_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0032_INV_4656_o_cy<1> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0032_INV_4656_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0032_INV_4656_o_cy<2> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0032_INV_4656_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0032_INV_4656_o_cy<3> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0032_INV_4656_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0032_INV_4656_o_cy<4> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0032_INV_4656_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0032_INV_4656_o_cy<5> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0032_INV_4656_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0032_INV_4656_o_cy<6> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0032_INV_4656_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0032_INV_4656_o_cy<7> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0032_INV_4656_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0032_INV_4656_o_cy<8> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0032_INV_4656_o_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0032_INV_4656_o_cy<9> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0032_INV_4656_o_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0032_INV_4656_o_cy<10> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0032_INV_4656_o_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0032_INV_4656_o_cy<11> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0032_INV_4656_o_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0032_INV_4656_o_cy<12> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0032_INV_4656_o_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0032_INV_4656_o_cy<13> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0032_INV_4656_o_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0032_INV_4656_o_cy<14> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0032_INV_4656_o_cy<14>)
     MUXCY:CI->O         124   0.213   1.941  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0032_INV_4656_o_cy<15> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/BUS_0032_INV_4656_o)
     LUT5:I4->O            2   0.205   0.864  XLXI_6/ArgA[31]_ArgB[31]_mod_119/Mmux_a[31]_GND_45_o_MUX_7096_o110541 (XLXI_6/ArgA[31]_ArgB[31]_rem_118/a[31]_GND_43_o_MUX_6998_o)
     LUT4:I0->O            0   0.203   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0033_INV_4690_o_lutdi (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0033_INV_4690_o_lutdi)
     MUXCY:DI->O           1   0.145   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0033_INV_4690_o_cy<0> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0033_INV_4690_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0033_INV_4690_o_cy<1> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0033_INV_4690_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0033_INV_4690_o_cy<2> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0033_INV_4690_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0033_INV_4690_o_cy<3> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0033_INV_4690_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0033_INV_4690_o_cy<4> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0033_INV_4690_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0033_INV_4690_o_cy<5> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0033_INV_4690_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0033_INV_4690_o_cy<6> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0033_INV_4690_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0033_INV_4690_o_cy<7> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0033_INV_4690_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0033_INV_4690_o_cy<8> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0033_INV_4690_o_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0033_INV_4690_o_cy<9> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0033_INV_4690_o_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0033_INV_4690_o_cy<10> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0033_INV_4690_o_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0033_INV_4690_o_cy<11> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0033_INV_4690_o_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0033_INV_4690_o_cy<12> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0033_INV_4690_o_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0033_INV_4690_o_cy<13> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0033_INV_4690_o_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0033_INV_4690_o_cy<14> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0033_INV_4690_o_cy<14>)
     MUXCY:CI->O          64   0.213   1.640  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Mcompar_BUS_0033_INV_4690_o_cy<15> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/BUS_0033_INV_4690_o)
     LUT5:I4->O            1   0.205   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Madd_GND_43_o_a[31]_add_70_OUT[31:0]_lut<0> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Madd_GND_43_o_a[31]_add_70_OUT[31:0]_lut<0>)
     MUXCY:S->O            1   0.172   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Madd_GND_43_o_a[31]_add_70_OUT[31:0]_cy<0> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Madd_GND_43_o_a[31]_add_70_OUT[31:0]_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Madd_GND_43_o_a[31]_add_70_OUT[31:0]_cy<1> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Madd_GND_43_o_a[31]_add_70_OUT[31:0]_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Madd_GND_43_o_a[31]_add_70_OUT[31:0]_cy<2> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Madd_GND_43_o_a[31]_add_70_OUT[31:0]_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Madd_GND_43_o_a[31]_add_70_OUT[31:0]_cy<3> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Madd_GND_43_o_a[31]_add_70_OUT[31:0]_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Madd_GND_43_o_a[31]_add_70_OUT[31:0]_cy<4> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Madd_GND_43_o_a[31]_add_70_OUT[31:0]_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Madd_GND_43_o_a[31]_add_70_OUT[31:0]_cy<5> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Madd_GND_43_o_a[31]_add_70_OUT[31:0]_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Madd_GND_43_o_a[31]_add_70_OUT[31:0]_cy<6> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Madd_GND_43_o_a[31]_add_70_OUT[31:0]_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Madd_GND_43_o_a[31]_add_70_OUT[31:0]_cy<7> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Madd_GND_43_o_a[31]_add_70_OUT[31:0]_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Madd_GND_43_o_a[31]_add_70_OUT[31:0]_cy<8> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Madd_GND_43_o_a[31]_add_70_OUT[31:0]_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Madd_GND_43_o_a[31]_add_70_OUT[31:0]_cy<9> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Madd_GND_43_o_a[31]_add_70_OUT[31:0]_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Madd_GND_43_o_a[31]_add_70_OUT[31:0]_cy<10> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Madd_GND_43_o_a[31]_add_70_OUT[31:0]_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Madd_GND_43_o_a[31]_add_70_OUT[31:0]_cy<11> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Madd_GND_43_o_a[31]_add_70_OUT[31:0]_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Madd_GND_43_o_a[31]_add_70_OUT[31:0]_cy<12> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Madd_GND_43_o_a[31]_add_70_OUT[31:0]_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Madd_GND_43_o_a[31]_add_70_OUT[31:0]_cy<13> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Madd_GND_43_o_a[31]_add_70_OUT[31:0]_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Madd_GND_43_o_a[31]_add_70_OUT[31:0]_cy<14> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Madd_GND_43_o_a[31]_add_70_OUT[31:0]_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Madd_GND_43_o_a[31]_add_70_OUT[31:0]_cy<15> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Madd_GND_43_o_a[31]_add_70_OUT[31:0]_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Madd_GND_43_o_a[31]_add_70_OUT[31:0]_cy<16> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Madd_GND_43_o_a[31]_add_70_OUT[31:0]_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Madd_GND_43_o_a[31]_add_70_OUT[31:0]_cy<17> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Madd_GND_43_o_a[31]_add_70_OUT[31:0]_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Madd_GND_43_o_a[31]_add_70_OUT[31:0]_cy<18> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Madd_GND_43_o_a[31]_add_70_OUT[31:0]_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Madd_GND_43_o_a[31]_add_70_OUT[31:0]_cy<19> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Madd_GND_43_o_a[31]_add_70_OUT[31:0]_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Madd_GND_43_o_a[31]_add_70_OUT[31:0]_cy<20> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Madd_GND_43_o_a[31]_add_70_OUT[31:0]_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Madd_GND_43_o_a[31]_add_70_OUT[31:0]_cy<21> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Madd_GND_43_o_a[31]_add_70_OUT[31:0]_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Madd_GND_43_o_a[31]_add_70_OUT[31:0]_cy<22> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Madd_GND_43_o_a[31]_add_70_OUT[31:0]_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Madd_GND_43_o_a[31]_add_70_OUT[31:0]_cy<23> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Madd_GND_43_o_a[31]_add_70_OUT[31:0]_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Madd_GND_43_o_a[31]_add_70_OUT[31:0]_cy<24> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Madd_GND_43_o_a[31]_add_70_OUT[31:0]_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Madd_GND_43_o_a[31]_add_70_OUT[31:0]_cy<25> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Madd_GND_43_o_a[31]_add_70_OUT[31:0]_cy<25>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Madd_GND_43_o_a[31]_add_70_OUT[31:0]_cy<26> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Madd_GND_43_o_a[31]_add_70_OUT[31:0]_cy<26>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Madd_GND_43_o_a[31]_add_70_OUT[31:0]_cy<27> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Madd_GND_43_o_a[31]_add_70_OUT[31:0]_cy<27>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Madd_GND_43_o_a[31]_add_70_OUT[31:0]_cy<28> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Madd_GND_43_o_a[31]_add_70_OUT[31:0]_cy<28>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Madd_GND_43_o_a[31]_add_70_OUT[31:0]_cy<29> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Madd_GND_43_o_a[31]_add_70_OUT[31:0]_cy<29>)
     MUXCY:CI->O           0   0.019   0.000  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Madd_GND_43_o_a[31]_add_70_OUT[31:0]_cy<30> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/Madd_GND_43_o_a[31]_add_70_OUT[31:0]_cy<30>)
     XORCY:CI->O           1   0.180   0.580  XLXI_6/ArgA[31]_ArgB[31]_rem_118/Madd_GND_43_o_a[31]_add_70_OUT[31:0]_xor<31> (XLXI_6/ArgA[31]_ArgB[31]_rem_118/GND_43_o_a[31]_add_70_OUT[31:0]<31>)
     LUT6:I5->O            1   0.205   0.000  XLXI_6/ALUSelect[7]_DataBus[31]_select_182_OUT<31>17 (XLXI_6/ALUSelect[7]_DataBus[31]_select_182_OUT<31>)
     FDR:D                     0.102          XLXI_6/DataBus_31
    ----------------------------------------
    Total                    122.689ns (31.390ns logic, 91.299ns route)
                                       (25.6% logic, 74.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 1533 / 1469
-------------------------------------------------------------------------
Offset:              8.500ns (Levels of Logic = 3)
  Source:            rst (PAD)
  Destination:       XLXI_6/ArgA_31 (FF)
  Destination Clock: clk rising

  Data Path: rst to XLXI_6/ArgA_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           571   1.222   2.352  rst_IBUF (rst_IBUF)
     OR3:I2->O           150   0.320   2.008  XLXI_54 (ALUrst_OBUF)
     INV:I->O            300   0.206   2.071  XLXI_6/rst_inv1_INV_0 (XLXI_6/rst_inv)
     FDE:CE                    0.322          XLXI_6/StatusRegVal_0
    ----------------------------------------
    Total                      8.500ns (2.070ns logic, 6.430ns route)
                                       (24.4% logic, 75.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 515 / 322
-------------------------------------------------------------------------
Offset:              7.319ns (Levels of Logic = 4)
  Source:            XLXI_57/Q (FF)
  Destination:       ALUrst (PAD)
  Source Clock:      clk rising

  Data Path: XLXI_57/Q to ALUrst
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  Q (Q)
     end scope: 'XLXI_57:Q'
     INV:I->O              1   0.568   0.924  XLXI_55 (XLXN_267)
     OR3:I1->O           150   0.223   2.008  XLXI_54 (ALUrst_OBUF)
     OBUF:I->O                 2.571          ALUrst_OBUF (ALUrst)
    ----------------------------------------
    Total                      7.319ns (3.809ns logic, 3.510ns route)
                                       (52.0% logic, 48.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               8.472ns (Levels of Logic = 3)
  Source:            rst (PAD)
  Destination:       ALUrst (PAD)

  Data Path: rst to ALUrst
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           571   1.222   2.352  rst_IBUF (rst_IBUF)
     OR3:I2->O           150   0.320   2.008  XLXI_54 (ALUrst_OBUF)
     OBUF:I->O                 2.571          ALUrst_OBUF (ALUrst)
    ----------------------------------------
    Total                      8.472ns (4.113ns logic, 4.359ns route)
                                       (48.5% logic, 51.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |  122.689|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 79.00 secs
Total CPU time to Xst completion: 79.14 secs
 
--> 

Total memory usage is 366508 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   10 (   0 filtered)
Number of infos    :    2 (   0 filtered)

