================================================================================ 
Commit: 589d87950d591745ccc7bc29c48c3699bf9138b1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 30 13:38:54 2023 -0800 
-------------------------------------------------------------------------------- 
Added SiPkg to build BIOS LNL.2422.92

-------------------------------------------------------------------------------- 
[Changed Files]
LICENSE.txt
OneSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 501413ef2ad3570f987190fbd5e8044ac7aa8838 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 29 10:31:52 2023 -0800 
-------------------------------------------------------------------------------- 
"[TeamCity] LNL LunarLake_lunarlake_program_platform_Daily Daily Updating Version/ID: LunarLake_2422_92

Hsd-es-id: N/A"
Original commit date: Wed Nov 15 01:58:31 2023 -0800
Original commit hash: 87943bbe826d3c38ec5b14cf427e45d4cd9b3c1a

-------------------------------------------------------------------------------- 
[Changed Files]
LunarLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 3f076786aa903cabd5fd1c3a14856ac8004c7eac 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 29 10:31:38 2023 -0800 
-------------------------------------------------------------------------------- 
[SOC I/O] Fix SpiSocLib issue

[Issue Description]
SpiSocLib use pei module SpiInitLib

[Resolution]
remove SpiInitLib dependency
from SpiSocLib

Package/Module:
OneSiliconPkg/Fru

[Impacted Platform]
LNL

Hsd-es-id: 16022486007
Original commit date: Thu Nov 9 22:59:19 2023 +0800
Change-Id: I7e9ba900162d8ec52ff092362d63d7784db306f7
Original commit hash: d085ec8cf89d36fcb14eb0856ec082a7db6ea9c9

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/Fru/LnlSoc/LibraryPrivate/SpiSocLib/SpiSocLib.c
OneSiliconPkg/Fru/LnlSoc/LibraryPrivate/SpiSocLib/SpiSocLib.inf
OneSiliconPkg/Fru/LnlSoc/SocInit/Dxe/PchInitDxe.inf

================================================================================ 
Commit: b8226ec8db96f83eecceba66cbf47206763a0182 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 29 10:31:25 2023 -0800 
-------------------------------------------------------------------------------- 
"[TeamCity] LNL LunarLake_lunarlake_program_platform_Daily Daily Updating Version/ID: LunarLake_2422_91

Hsd-es-id: N/A"
Original commit date: Mon Nov 13 11:54:52 2023 -0800
Original commit hash: e87589bbc4d4e7e3216660410fd34eceec56f2bf

-------------------------------------------------------------------------------- 
[Changed Files]
LunarLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 931c5f3500f1aa41f8ea811a2e0fa268b52c3196 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 29 10:31:12 2023 -0800 
-------------------------------------------------------------------------------- 
"[TeamCity] LNL LunarLake_lunarlake_program_platform_Daily Daily Updating Version/ID: LunarLake_2422_90

Hsd-es-id: N/A"
Original commit date: Thu Nov 9 12:28:13 2023 -0800
Original commit hash: 366edbc123d35cec1a928e82c1bff13e2cf036f7

-------------------------------------------------------------------------------- 
[Changed Files]
LunarLakeBoardPkg/BiosId.env

================================================================================ 
Commit: c9f6b6c8241def5519ebb98631548bb850276e12 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 29 10:30:58 2023 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.54.1

[Issue Description]
Update MRC version.

[Resolution]
Updating MrcVersion.h and ReleaseNotes

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform]
All

Registers impacted: None

Hsd-es-id: 22019081885
Original commit date: Thu Nov 9 17:21:54 2023 +0000
Change-Id: Iaa7adcddecbacd9e515b6d796e6ded8dc7fc72ad
Original commit hash: ad30da37ff5b787541d17a3aaa46e589b46bfdfc

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: d930ece99357e488205283a4d14abe795ebaa6cd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 29 10:30:44 2023 -0800 
-------------------------------------------------------------------------------- 
[LNL-M | LP5] Reduce boot time while running Clean Memory flow

[Issue Description]
Clean memory flow defaults to Cold boot in MRC which
has a long run time

[Resolution]
Disable the cold boot override in clean memory flow.
Also reduce re-centering loop count in Pre-Emphasis training

Package/Module: OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform] All

Hsd-es-id: 22019081885
Original commit date: Wed Nov 8 09:58:28 2023 -0800
Change-Id: I0c330a5c4b7ef705697050acc3ebd9c022163e75
Original commit hash: ee1eacebe4c54c1d1385e7b85c72238d58f17664

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/MemoryInit.c

================================================================================ 
Commit: 9373f16145726fdac64cae1210be9f9172560517 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 29 10:30:32 2023 -0800 
-------------------------------------------------------------------------------- 
[LNL]Fix pep constraint issue

[Issue Description]
there are several issues in the pep constraint:
1. non-existent device have pep constraint enabled by default
2. PUF0 device constraint is always enabled even disable
the pep constraint for it
3. some PCIe endpoint device check is only valid
for pch root port type, this is not correct anymore
since LNL only have cpu root port type.

[Resolution]
1.for non-existent device disable pep constraint by default
2.add POVR function under PUF0 device so that pep constraint
can be controlled by bios knob
3.remove the root port type check in the GRPT function

Package/Module:
LunarLakePlatSamplePkg/Features

[Impacted Platform]
LNL

Hsd-es-id: 15014504665
Original commit date: Mon Oct 23 17:24:35 2023 +0800
Change-Id: I1c98fbc5269f6a634bbc8091f074edf9819ffdda
Original commit hash: 6a1ab47e826b624b3d807552e383b12dfb98692b

-------------------------------------------------------------------------------- 
[Changed Files]
LunarLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl
LunarLakePlatSamplePkg/Features/Pep/AcpiTables/PepPcieEndPoint.asl
LunarLakePlatSamplePkg/Features/Pep/Dxe/AcpiTables/PepOverride.asl

================================================================================ 
Commit: e5594b39a9bcfe852bc7d28bb445210ef68e7016 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 29 10:30:17 2023 -0800 
-------------------------------------------------------------------------------- 
Updated correct enum structure

[Issue Description]
Shows wrong enum in BIOS setup

[Resolution]
Updated correct order for enum

Package/Module:
OneSiliconPkg

[Impacted Platform]
Lnl-M

Hsd-es-id: 15014543150
Original commit date: Wed Nov 8 18:23:09 2023 +0530
Change-Id: Ib3dd956ef603a457f26b330bde129e32cc253069
Original commit hash: 713228b7c5597bd3f3987136020245b900d15f91

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/Fru/LnlCDie/Include/CpuGenInfo.h
OneSiliconPkg/Fru/LnlCDie/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: ad3a9f96ecd8c95ad2fa5721545841208015ed5d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 29 10:30:03 2023 -0800 
-------------------------------------------------------------------------------- 
[SOC I/O][LNL]Comment Mark Change.

[Issue Description]
Incorrect comment mark used (///)

[Resolution]
Correct Mark comment used (//)

Package/Module: LunarLakePlatSamplePkg

[Impacted Platform]
LNL

Hsd-es-id: 13011368329
Original commit date: Thu Nov 9 12:50:26 2023 +0530
Change-Id: I24275d7a0167040c784e7052bebb64af1bb01dda
Original commit hash: 9bf8d883c6c9845b1d4bc3662c29944b2bc322cf

-------------------------------------------------------------------------------- 
[Changed Files]
LunarLakePlatSamplePkg/Features/MacUpdate/GbeFwUpdateDefines.h
LunarLakePlatSamplePkg/Features/MacUpdate/GbeFwUpdateHw.c

================================================================================ 
Commit: 222f4973c0bfed793e69215361e3ca5b5bf631cf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 29 10:29:51 2023 -0800 
-------------------------------------------------------------------------------- 
[SOC I/O][AMT][LNL] No connectivity in Sx

[Issue Description]
When the BIOS updates MAC address to IFWI, at the same
time CSME reads the MAC address but a few seconds earlier
because of which, the MAC address read is default and not the
updated one. This results in network connectivity issue.
(Network connectivity is lost).

[Resolution]
After MAC address is updated to the IFWI region,
a global reset is provided which makes sure by the time CSME reads
the MAC address, correct MAC is updated and read.
Maintaining a stable network connectivity.

Package/Module: LunarLakePlatSamplePkg

[Impacted Platform]
LNL

Hsd-es-id: 13011368329
Original commit date: Thu Nov 9 10:23:10 2023 +0530
Change-Id: I566d4741f2b38bea9e9dfa5fcdd5eb914b41c3bf
Original commit hash: 11a3459bca412403c673ba42e8353226e8e871c5

-------------------------------------------------------------------------------- 
[Changed Files]
LunarLakePlatSamplePkg/Features/MacUpdate/GbeFwUpdate.inf
LunarLakePlatSamplePkg/Features/MacUpdate/GbeFwUpdateInit.c

================================================================================ 
Commit: 28c7d444fd49e659bffd3b95a4b74aeec6075d6b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 29 10:29:39 2023 -0800 
-------------------------------------------------------------------------------- 
Increase temp RAM size to 1MB

[Feature Description]
Set PcdPeiCoreMaxPeiStackSize to 512kb
Set PcdTemporaryRamSize to 1MB

Package/Module: LunarLakeBoardPkg, LunarLakeFspPkg

[Impacted Platform]
LNL

Hsd-es-id: 22019077553
Original commit date: Wed Nov 8 09:51:59 2023 -0800
Change-Id: I194be4f0c4128bceb9a9ed10252b9a72dcdcc49a
Original commit hash: 63ca0551ce344e2cbe895195a29aaca40bd4d7e6

-------------------------------------------------------------------------------- 
[Changed Files]
LunarLakeBoardPkg/BoardPkgPcdInit.dsc
LunarLakeBoardPkg/BoardPkgPcdUpdate.dsc
LunarLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 92f09c3a3f6675fda618562f3f7caad090c2e676 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 29 10:29:25 2023 -0800 
-------------------------------------------------------------------------------- 
Update in CPC4Object

[Issue Description] or [Feature Description]
When Rp feature enabled cpc4 object is not exposed as expected

[Resolution]
Updated CPC4 object for Rp feature

Package/Module:OneSiliconPkg

[Impacted Platform]
LNL

Hsd-es-id: 22019079589
Original commit date: Wed Nov 8 12:32:02 2023 +0530
Change-Id: I512803d8cd09b66f84a9e73beade0ccb92242db0
Original commit hash: 27bfd824595d6e484ccf3c6897dc62ef9a99c649

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/CpuPowerManagement/AcpiTables/Cpu0Hwp.asl

================================================================================ 
Commit: fd9f10fefd7a3eeedbdc12663134ae1f3f799b59 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 29 10:29:12 2023 -0800 
-------------------------------------------------------------------------------- 
"[TeamCity] LNL LunarLake_lunarlake_program_platform_Daily Daily Updating Version/ID: LunarLake_2422_89

Hsd-es-id: N/A"
Original commit date: Mon Nov 6 15:52:51 2023 -0800
Original commit hash: addeb0cf5eac8c431bd33f7623ee0e829b9b616c

-------------------------------------------------------------------------------- 
[Changed Files]
LunarLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 6c342cccc0cc8500a7ae922016d79afde26d9b1e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 29 10:29:01 2023 -0800 
-------------------------------------------------------------------------------- 
Update MrcVersion.h and ReleaseNotes to 0.1.54.0

[Issue Description]
Need to update lunarlake_family to the most recent MRC version.

[Resolution]
Updating MrcVersion.h and ReleaseNotes

Package/Module: OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform]
All

Hsd-es-id: 22019065399
Original commit date: Fri Nov 3 10:54:23 2023 -0700
Change-Id: Ia77a7d6b66ef9bebbcfd5c68bfe19464de6b3677
Original commit hash: c7435f00926ede8856230439b52acb860195aef6

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/Include/ConfigBlock/Memory/Ver5/MemoryConfig.h
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/Source/UcManagement/MrcUcPayloadData.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: f564ad5b9bba311a66c4135532bf0a4a16cc26e1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 29 10:28:48 2023 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.53.8

[Issue Description]
Update MRC version.

[Resolution]
Updating MrcVersion.h and ReleaseNotes

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform]
All

Registers impacted: None

Hsd-es-id: 22014478540
Original commit date: Mon Nov 6 17:36:04 2023 +0000
Original commit hash: 9508c72ec16ab0a355e89ee317066a50cf24cbfb

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: 73a721e585dcf3c4bcbd9ae14c7361833632f1db 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 29 10:28:34 2023 -0800 
-------------------------------------------------------------------------------- 
[LNL] Update boot flow for Memory Scrubbing from Green

[Feature Description]
Memory Scrubbing from Green MRC may only be done
during Cold flow. Override boot mode to Cold flow
when TxtClean or CleanMemory is enabled in A0

Package/Module: OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform]
All

Hsd-es-id: 22019066061
Original commit date: Fri Nov 3 14:28:50 2023 -0700
Change-Id: I92c27957e500d2abcf52ff0c8c61eb0e1ee58cc4
Original commit hash: 8a216acb6f4772b52fc741c027ae6f800fb2ed5d

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/MemoryInit.c

================================================================================ 
Commit: 82c069c11200aa3918f9cfe963bf7ebba397f987 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 29 10:28:22 2023 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.53.7

[Issue Description]
Update MRC version.

[Resolution]
Updating MrcVersion.h and ReleaseNotes

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform]
All

Registers impacted: None

Hsd-es-id: 22014478540
Original commit date: Thu Nov 2 07:34:13 2023 +0000
Original commit hash: 569d794d3e931d5bd516db224fea6e206d0562f3

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: 394e2292198847ed2855a9877ec15625b7f21a9f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 29 10:27:57 2023 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.53.6

[Issue Description]
Update MRC version.

[Resolution]
Updating MrcVersion.h and ReleaseNotes

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform]
All

Registers impacted: None

Hsd-es-id: 22014478540
Original commit date: Thu Nov 2 06:40:44 2023 +0000
Original commit hash: 2b6aeb320a951d64b4edd2dc0cc3c094151d1ea1

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: fb48267234233fed274436658d9826849285dc62 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 29 10:27:45 2023 -0800 
-------------------------------------------------------------------------------- 
[LNL][MC] Update tckfspx and tPDXCSODTON registers

[Feature Description]
1. tCKFSPX was not programmed. Should be max[7.5ns, 4nCK] per JEDEC.
2. tXP didn't take tPDXCSODTON into account.
tPDXCSODTON is delay from PDX to CSODT ON.
CS ODT is enabled when MR17[4] is 0 and CS_ODT_OP is not set in MR11[7]
Program TC_PWRDN.txp to MAX (tXP, tPDXCSODTON) to support both cases.

New GetSet: GsmMcttCkFspX TC_WCK.tckfspx

Package/Module: OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform] All

Hsd-es-id: 14020419088
Original commit date: Wed Oct 25 14:50:53 2023 -0700
Change-Id: I733850585dd40b9b738485e7cbb83865181b7662
Original commit hash: 479f52a9aaaf473e2dbe01f1a99f8a6c186377b3

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/Include/BlueMrcCommonTypes.h
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/Source/Chip/Mc/MrcSchedulerParameters.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/Source/Hal/MrcMcOffsets.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/PeiMemoryInitLib/Source/Api/MrcDebugPrint.h
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/PeiMemoryInitLib/Source/Api/MrcDebugPrintCommon.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.h
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c

================================================================================ 
Commit: 0f51e80c639e85664e88378d90870733d88fa543 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 29 10:27:33 2023 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.53.5

[Issue Description]
Update MRC version.

[Resolution]
Updating MrcVersion.h and ReleaseNotes

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform]
All

Registers impacted: None

Hsd-es-id: 22014478540
Original commit date: Wed Nov 1 20:02:54 2023 +0000
Original commit hash: 2b030486d413d08f51a3d122e2b2dc71bae8ab04

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: 4e11dbf63ac6a2f7bf566405c5d35297a477d9aa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 29 10:27:06 2023 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.53.4

[Issue Description]
Update MRC version.

[Resolution]
Updating MrcVersion.h and ReleaseNotes

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform]
All

Registers impacted: None

Hsd-es-id: 22014478540
Original commit date: Wed Nov 1 04:24:27 2023 +0000
Original commit hash: baa10ae0debba85a90c2701a38b1d5f2db08ca1f

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: 7fcbebd4ad2b25b366f495b2a4b92208db7d90f3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 29 10:26:54 2023 -0800 
-------------------------------------------------------------------------------- 
[LNL-M | LP5] Memory Scrubbing in Green

[Feature Description]
Set all DRAM memory to 0s. This was previously done by CPGC but MTG may
be used as a backup.
Inputs->MemoryTestEngine selects which TE is used for scrubbing.
Enable refresh on MPTU during scrubbing.
New GetSets:
GsmMptuMntEn DUNIT0_CR_D_CR_DOC.MNT_EN
GsmMptuRefWm DUNIT0_CR_D_CR_REF.REF_WM
GsmMptuRefRate DUNIT0_CR_D_CR_REF.REF_RATE
GsmMptuBgSwapDis DUNIT0_CR_D_CR_MISC0.BG_SWAP_DIS

Package/Module: OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform] All

Hsd-es-id: 22019005710
Original commit date: Mon Sep 11 14:48:09 2023 -0700
Change-Id: Ibe1e0cdd9458ceb6fad92d498ea73798f64c97ed
Original commit hash: 03160785650aed4a5c0f12de372f74f7c6d51e79

-------------------------------------------------------------------------------- 
[Changed Files]
LunarLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
LunarLakeFspPkg/Upd/FspmUpd.dsc
LunarLakePlatSamplePkg/Include/SetupVariable.h
LunarLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
LunarLakePlatSamplePkg/Setup/SaSetup.hfr
LunarLakePlatSamplePkg/Setup/SaSetup.uni
OneSiliconPkg/Include/ConfigBlock/Memory/Ver5/MemoryConfig.h
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/Source/Api/BlueMrcGeneral.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/Source/Api/BlueMrcStartMemoryConfiguration.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcDebugHook.h
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcInterface.h
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/PeiMemPolicyLib/PeiMemPolicyLib.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/PeiMemoryInitLib/Source/Include/MrcCommon.h
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Green/PeiMemoryInitLib/Source/Include/GreenMrcCommonTypes.h

================================================================================ 
Commit: 2bbe0d7ac2c8de8ba78e975c92ff8a58bc4f33a3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 29 10:26:40 2023 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.53.3

[Issue Description]
Update MRC version.

[Resolution]
Updating MrcVersion.h and ReleaseNotes

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform]
All

Registers impacted: None

Hsd-es-id: 22014478540
Original commit date: Wed Nov 1 00:59:23 2023 +0000
Original commit hash: 41874a78c40f9da1107d6daa8c7a451012709c4f

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: 02d30bb3a0103b924e74c05f980ec950970b373b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 29 10:26:28 2023 -0800 
-------------------------------------------------------------------------------- 
[LNL] Remove GsmIocRetrainDeltaPiCode HAL

[Issue Description]
GetSet offset for GsmIocRetrainDeltaPiCode was using wrong CR:
DDRCRWRRETRAININITRANK[0..3] instead of DDRCRWRRETRAINDELTARANK.
This caused bogus DeltaPiCode values to be printed during MRC.

[Resolution]
Remove GsmIocRetrainDeltaPiCode and replace the usage with existing
WrRetrainDeltaPiCode which is implemented correctly.

Package/Module:OneSiliconPkg/MemoryInit

[Impacted Platform] ALL

Hsd-es-id: 13011316440
Original commit date: Thu Oct 12 17:20:37 2023 +0300
Change-Id: I51f33c308ad0631b5a2a9654de3861e26dc257d0
Original commit hash: f85fb9820878440bcc9618fc454b21566a3b7d23

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/Include/BlueMrcCommonTypes.h
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/Source/WriteTraining/BlueMrcWriteDqDqs.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Green/PeiMemoryInitLib/Source/Include/GreenMrcCommonTypes.h

================================================================================ 
Commit: 000dfca4f0f7b13ec409ddcf0302d9481c0b26e3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 29 10:26:09 2023 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.53.2

[Issue Description]
Update MRC version.

[Resolution]
Updating MrcVersion.h and ReleaseNotes

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform]
All

Registers impacted: None

Hsd-es-id: 22014478540
Original commit date: Mon Oct 30 22:30:08 2023 +0000
Original commit hash: da534f39eb69b8170b849fb6c3cb363b858290ee

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: 509b6faa5d1b342a34a1dac942fb5590ae6c1948 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 29 10:25:36 2023 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.53.1

[Issue Description]
Update MRC version.

[Resolution]
Updating MrcVersion.h and ReleaseNotes

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform]
All

Registers impacted: None

Hsd-es-id: 22014478540
Original commit date: Mon Oct 30 19:35:34 2023 +0000
Original commit hash: f6c615c318dab1ca7134af19858ac4dfe7f847fc

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: 9e240126dde656522f40e3c14aec6b8bee553dd1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 29 10:25:22 2023 -0800 
-------------------------------------------------------------------------------- 
Update MrcVersion.h and ReleaseNotes to 0.1.53.0

[Issue Description]
Need to update lunarlake_family to the most recent MRC version.

[Resolution]
Updating MrcVersion.h and ReleaseNotes

Package/Module:OneSiliconPkg/MemoryInit/lnl

[Impacted Platform]
All

Registers impacted: None

Hsd-es-id: 22018999778
Original commit date: Sat Oct 28 00:28:01 2023 -0700
Change-Id: I618cb1f831005016972a63fd441ef0da0dfe7b46
Original commit hash: 27f1e46f549cddeba79e118ec5342318f8865084

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: 69756d8dd34a75c3573f7794bdaad93fc717bb6f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 29 10:25:09 2023 -0800 
-------------------------------------------------------------------------------- 
Disable BiosGuard by default

[Feature Description]
Move BiG back to disabled as it's not yet ready.

Package/Module: LunarLakePlatSamplePkg

[Impacted Platform]
LNL

22018548998

Original commit date: Mon Jul 10 23:03:46 2023 -0700
Change-Id: I318b24fc5fab87c1f509179c74cc522c2cabafeb
Original commit hash: 2529197ac3f45936cd61ac9804edbe57b4a08eda

-------------------------------------------------------------------------------- 
[Changed Files]
LunarLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c

================================================================================ 
Commit: 3a7c50efd64d6a9e652412c9e2628535a04c5d06 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 29 10:24:57 2023 -0800 
-------------------------------------------------------------------------------- 
Move PO safe settings to default - Security

[Feature Description]
Move BiG PO safe setting back to disabled as it's not yet
ready.

Package/Module: LunarLakePlatSamplePkg

[Impacted Platform]
LNL

Hsd-es-id: 22018517766
Original commit date: Fri Jun 30 11:57:51 2023 -0700
Change-Id: I3670b72bef67a8a0b0fa377016261ea5d4816dbf
Original commit hash: 5778a28c4cbab515bf5369f2718558c2b1b7aa5d

-------------------------------------------------------------------------------- 
[Changed Files]
LunarLakeFspPkg/Upd/FspmUpd.dsc
OneSiliconPkg/IpBlock/BootGuard/LibraryPrivate/PeiBootGuardPolicyLib/PeiBootGuardPolicy.c

================================================================================ 
Commit: a17f436a7148c40229b451576f66fd146d13ea53 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 29 10:24:45 2023 -0800 
-------------------------------------------------------------------------------- 
"[TeamCity] LNL LunarLake_lunarlake_program_platform_Daily Daily Updating Version/ID: LunarLake_2422_88

Hsd-es-id: N/A"
Original commit date: Thu Nov 2 11:49:34 2023 -0700
Original commit hash: ecccad2009f600a598d85104c26741f873f0db45

-------------------------------------------------------------------------------- 
[Changed Files]
LunarLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 3d04a35c27626548996bc48929a0afd17384093d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 29 10:24:34 2023 -0800 
-------------------------------------------------------------------------------- 
Revert "Move PO safe settings to default - Security"

[Feature Description]
Revert PO safe settings

Package/Module:
LunarLakeFspPkg
LunarLakeRestrictedPkg
OneSiliconPkg

[Impacted Platform]
LNL

Hsd-es-id: 22018529377
Original commit date: Mon Sep 25 22:31:42 2023 +0530
Change-Id: Ie38ed2b723b29d89cc3b53a672c79d8d1fdf9875
Original commit hash: 6525cf5cd238bf8dc0e030912d51f716cb4212f7

-------------------------------------------------------------------------------- 
[Changed Files]
LunarLakeFspPkg/Upd/FspmUpd.dsc
OneSiliconPkg/IpBlock/BootGuard/LibraryPrivate/PeiBootGuardPolicyLib/PeiBootGuardPolicy.c

================================================================================ 
Commit: 8fa97f3e30c312488d999986e3ef76fdae4ece26 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 29 10:24:22 2023 -0800 
-------------------------------------------------------------------------------- 
Revert "Disable BiosGuard by default"

[Feature Description]
Revert Disable BiosGuard by default

Package/Module: LunarLakePlatSamplePkg

[Impacted Platform]
LNL

Hsd-es-id: 22018548995
Original commit date: Mon Sep 25 22:43:09 2023 +0530
Change-Id: I5d0aaa4d5de2851d3d40b4fc572fc992ec8886b5
Original commit hash: cf80cd711df96da84edbaa1d118296fbebe29890

-------------------------------------------------------------------------------- 
[Changed Files]
LunarLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c

================================================================================ 
Commit: 45fb0fda28a9720dee8622b5d55996b390ef730b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 29 10:24:10 2023 -0800 
-------------------------------------------------------------------------------- 
Update Completion Ordering Mode in PXPA and PXPB

[Feature Description]
BIOS to update COM field in PCIe controller

Package/Module:
IpPcieSip17

[Impacted Platform]
ALL

Hsd-es-id: 16022416571
Original commit date: Tue Oct 31 15:04:49 2023 +0530
Change-Id: I0d2a2a0cd263d9fdd107b8d780ff424ee4d43c66
Original commit hash: 91a5804cd8625ae882b5ef0e4893513df8587665

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/IpPcieSip17/IpPcieLib/IpPcie.c
OneSiliconPkg/IpBlock/IpPcieSip17/IpPcieLib/IpPcieSipInitLib.c

================================================================================ 
Commit: 4551bf9bbae237a6026cd5933c019bcdd90862a4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 29 10:23:59 2023 -0800 
-------------------------------------------------------------------------------- 
VR Spec Update ww44_23 & Psys max default Update

[Feature Description]
VR spec Update :
GT FVM ICCMAX value
L2 Iccmax value
AC LL values : pcore,Ecore,Gt,SA
DC LL values : pcore,Ecore,Gt,SA

Package/Module:LunarLakeBoardPkg
LunarLakeFspPkg
LunarLakePlatSamplePkg

[Impacted Platform]
LNL

Hsd-es-id: 16022392234
Original commit date: Tue Oct 31 17:08:08 2023 +0530
Change-Id: I6937e5d982bfe8ec1c79e05d2ceb5610959fc89e
Original commit hash: ced90f69457264ce4fd0192aa5e79c5b9603d1e7

-------------------------------------------------------------------------------- 
[Changed Files]
LunarLakeBoardPkg/LunarLakeBoards/Include/LunarLakeMRvpBoardsConfigPatchTable.h
LunarLakeFspPkg/Upd/FspmUpd.dsc
LunarLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
OneSiliconPkg/Fru/LnlCDie/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: c088e0cca76585e126549772a16f0f48a1b38f68 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 29 10:23:45 2023 -0800 
-------------------------------------------------------------------------------- 
Increase controllers chain timers from 3ns to 14ns.

[Feature Description]
During characterization it became evident, that chain timers
change helps with performance increase.

Package/Module:
OneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 18034716635
Original commit date: Tue Oct 31 09:04:18 2023 +0100
Change-Id: I936746c23a5631ac8544b18095300f299dd76ffb
Original commit hash: d289dac299509d6de0d275a1bb248611d7f43b93

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/IpPcieSip17/Register/IpPcieDefines.h
OneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: 838e7db260fd8686e63669c75aedf64a8e4a8071 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 29 10:23:19 2023 -0800 
-------------------------------------------------------------------------------- 
Document update for GPIO pad porting in ACPI

[Feature Description]
Update documentation to include G_IO and G_IN functions.

Package/Module:
OneSiliconPkg

[Impacted Platform]
LNL

Hsd-es-id: 18034693167
Original commit date: Mon Oct 30 09:29:01 2023 -0700
Change-Id: If0c31f747a84b91ed4fca4ec6e77706532b78773
Original commit hash: 182cf78dd710549746b17931fb93681c2229e803

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/Include/AcpiGpio.h

================================================================================ 
Commit: a4123eb90c044863dc75f5051a1b2881939a7bfd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 29 10:23:07 2023 -0800 
-------------------------------------------------------------------------------- 
"[TeamCity] LNL LunarLake_lunarlake_program_platform_Daily Daily Updating Version/ID: LunarLake_2422_87

Hsd-es-id: N/A"
Original commit date: Tue Oct 31 00:13:10 2023 -0700
Original commit hash: 49d45d4010c0c04a97e37c46fd29417b4d41860a

-------------------------------------------------------------------------------- 
[Changed Files]
LunarLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 4478d26afe5bb857f7c5d466f170ececd746f31e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 29 10:22:55 2023 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.52.1

[Issue Description]
Update MRC version.

[Resolution]
Updating MrcVersion.h and ReleaseNotes

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform]
All

Registers impacted: None

Hsd-es-id: 22014478540
Original commit date: Mon Oct 30 20:07:25 2023 +0000
Change-Id: Ib89a0b59d4e62c47bdbaf174366a98765012432c
Original commit hash: aae9eb0510dbe74960d8812e1c086a68c6b36d9e

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: 73cc881e70093ee087f580485892e6852177ff17 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 29 10:22:43 2023 -0800 
-------------------------------------------------------------------------------- 
[LNL] Update VccSAG programming to reduce VCCSA droop

[Feature Description]
Update below CR programming to reduce VCCSA droop with SAG pwrgate ramp:

DDRPHY_MISC_SAUG_CR_PG_CTRL1.VccSAG_prampictl: change from 4 to 15
DDRPHY_MISC_SAUG_CR_PG.VccSAGRampUp: change from 2 (default) to 5

Package/Module: OneSiliconPkg/MemoryInit

[Impacted Platform] all

Hsd-es-id: 14020496357
Original commit date: Tue Oct 3 21:31:58 2023 -0700
Change-Id: If22e32f37133634fea7a4448e7723dfa7c6ddf70
Original commit hash: 3772ba49a6138c752ddd2192493a6bfea61d7382

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/PeiMemoryInitLib/Source/ServicesLib/MrcChipRouting.c

================================================================================ 
Commit: 95ccd29991acdffe6c1329f10859975ca7d70b2c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 29 10:22:31 2023 -0800 
-------------------------------------------------------------------------------- 
Program Iostate for I3C pins

[Issue Description]
IoState of GPIO D_22 and D_23 pins is not programmed.

[Resolution]
IoState of GPIO D_22 and D_23 pins is now programmed.

Package/Module:OneSiliconPkg

[Impacted Platform]
LNL

Hsd-es-id: 18034692278
Original commit date: Mon Oct 30 07:20:26 2023 -0700
Change-Id: I3ad0dd792de5e07695b17335caf5f4f20109866a
Original commit hash: cf69d977deb49b5f14f9fb132f65b594221d3512

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/Fru/LnlSoc/Library/LnlSocGpioNativeLib/LnlSocGpioNativeLib.c
OneSiliconPkg/Fru/LnlSoc/Library/LnlSocGpioTopology/GpioV2LnlSocMNativeSignals.c
OneSiliconPkg/Fru/LnlSoc/Library/LnlSocGpioTopology/GpioV2LnlSocMPadData.c

================================================================================ 
Commit: eaf69cc54313e68c2ca65b1ea83b1279f5d315c8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 29 10:22:18 2023 -0800 
-------------------------------------------------------------------------------- 
"[TeamCity] LNL LunarLake_lunarlake_program_platform_Daily Daily Updating Version/ID: LunarLake_2422_86

Hsd-es-id: N/A"
Original commit date: Mon Oct 30 05:52:11 2023 -0700
Original commit hash: e4d9541b73db18fbd6ca762cb7495038114107c1

-------------------------------------------------------------------------------- 
[Changed Files]
LunarLakeBoardPkg/BiosId.env

================================================================================ 
Commit: ea1c53e28f08a69d94c6ba714984af34c4a27194 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 29 10:22:06 2023 -0800 
-------------------------------------------------------------------------------- 
Update MrcVersion.h and ReleaseNotes to 0.1.52.0

[Issue Description]
Need to update lunarlake_family to the most recent MRC version.

[Resolution]
Updating MrcVersion.h and ReleaseNotes

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform]
All

Registers impacted: None

Hsd-es-id: 22018999778
Original commit date: Thu Oct 26 13:38:39 2023 -0700
Change-Id: I0f86be3ff5d1969712162ee29440015906b81559
Original commit hash: 657004d6df32e61e749eaf03122f13247cff1bcf

-------------------------------------------------------------------------------- 
[Changed Files]
LunarLakeFspPkg/Upd/FspmUpd.dsc
LunarLakePlatSamplePkg/Library/DxeDriverBdat/BdatList.c
OneSiliconPkg/Include/ConfigBlock/Memory/Ver5/MemoryConfig.h
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/Source/UcManagement/MrcUcPayloadData.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcInterface.h
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: 86e4be743ff9fd6983c8bdf408838d400416fe33 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 29 10:21:54 2023 -0800 
-------------------------------------------------------------------------------- 
[LNL-M] Increase UPD Rsvd Bytes and expose cleanup

[Feature Description]
- Increase mem config UPD rsvd bytes to 64
- Expose left over intl options after Green bin consolidation
and cleanup

Package/Module: OneSiliconPkg/MemoryInit

[Impacted Platform] All

Hsd-es-id: 14020691802
Original commit date: Wed Oct 25 17:45:24 2023 -0700
Change-Id: I92330a86dc828301aa14e7fbbd6d808ebfabf2cc
Original commit hash: 7713f8851dd605f60a70c60cb6af714f355ad437

-------------------------------------------------------------------------------- 
[Changed Files]
LunarLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
LunarLakeFspPkg/Upd/FspmUpd.dsc
LunarLakePlatSamplePkg/Include/SetupVariable.h
LunarLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
LunarLakePlatSamplePkg/Setup/SaSetup.h
LunarLakePlatSamplePkg/Setup/SaSetup.hfr
LunarLakePlatSamplePkg/Setup/SaSetup.uni
LunarLakePlatSamplePkg/Setup/SetupId.h

================================================================================ 
Commit: bdf750d5b82e805b07a85f385ddc53f15db8a0d8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 29 10:21:41 2023 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.51.21

[Issue Description]
Update MRC version.

[Resolution]
Updating MrcVersion.h and ReleaseNotes

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform]
All

Registers impacted: None

Hsd-es-id: 22014478540
Original commit date: Thu Oct 26 13:53:19 2023 +0000
Original commit hash: d5c7c937b00d428e1916daaa659ca1a713fa505c

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: c7ceb273bbf254b2a4c37f0b77d21dfdb8086bf6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 29 10:21:14 2023 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.51.20

[Issue Description]
Update MRC version.

[Resolution]
Updating MrcVersion.h and ReleaseNotes

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform]
All

Registers impacted: None

Hsd-es-id: 22014478540
Original commit date: Thu Oct 26 13:25:40 2023 +0000
Original commit hash: 7071cddb332a1b4683e81eeb23ab347c9c9ddea8

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: 60f2c4ada7505f91df64ab5a05d9ce1fd6d4c42f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 29 10:20:58 2023 -0800 
-------------------------------------------------------------------------------- 
[LNL] Increase tRDRDdg turnaround by 2tCK

[Feature Description]
MRC ported from MTL (MRC version 1.45.5): 4-toggle read preamble.
During port additional 2ck were added to tRDRD_dg in order for
MRC to pass.

This causes performance degradation and should be eliminated,
as this turnaround should be set per JEDEC spec to tCCD_S.

2 tCK addition was root cause to design issue (See HSD below).
This PR update MRC code change to be treated as A0/A1/A2 WA
for that bug.

Package/Module: OneSiliconPkg/MemoryInit

[Impacted Platform] all

Hsd-es-id: 13011335230
Original commit date: Thu Oct 26 12:25:02 2023 +0300
Change-Id: I31a70a38d257310108f54662a9d1c37201e63545
Original commit hash: 00d91e9f4a018f1c50de566b6c46f1d3e04348bb

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/Source/ServicesLib/MrcTurnAround.c

================================================================================ 
Commit: 001ebfb3f2707d8699db071a0f64d49f1f25f3bb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 29 10:20:42 2023 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.51.19

[Issue Description]
Update MRC version.

[Resolution]
Updating MrcVersion.h and ReleaseNotes

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform]
All

Registers impacted: None

Hsd-es-id: 22014478540
Original commit date: Thu Oct 26 13:04:40 2023 +0000
Original commit hash: 3e73e5685ac5fa7e812507f8ee12879fd1aa5ef5

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: f38c7c9ade052ead794f898ccfcbdf02d591088a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 29 10:20:27 2023 -0800 
-------------------------------------------------------------------------------- 
[LNL]Dram Rx Offset Calibration Training

[Feature Description]
DRAM Rx offset calibration is required in LPDDR5 to mitigate
the effects of signal skew and improve signal integrity.
It should allow to us reach top speed (8533) with sufficient margins

Package/Module: MRC

[Impacted Platform]
ALL.

Hsd-es-id: 14018958321
Original commit date: Tue Sep 5 15:35:34 2023 +0300
Change-Id: I8067bea0cdfe47bb112d42dabdbbad2f60798538
Original commit hash: 88d2e0a8f6a4196e789b2a8d3e6c4d906478ea84

-------------------------------------------------------------------------------- 
[Changed Files]
LunarLakeFspPkg/Upd/FspmUpd.dsc
LunarLakePlatSamplePkg/Include/SetupVariable.h
LunarLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
LunarLakePlatSamplePkg/Setup/SaSetup.hfr
LunarLakePlatSamplePkg/Setup/SaSetup.uni
OneSiliconPkg/Include/ConfigBlock/Memory/Ver5/MemoryConfig.h
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/MemoryInit.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/Source/Api/BlueMrcGeneral.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcDebugHook.h
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcInterface.h
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/PeiMemPolicyLib/PeiMemPolicyLib.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/PeiMemoryInitLib/Source/Api/MrcDebugPrint.h
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/PeiMemoryInitLib/Source/Include/MrcCrosser.h

================================================================================ 
Commit: 4c28791f09f80fea99c19a20fc429f6c58ebb446 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 29 10:20:11 2023 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.51.18

[Issue Description]
Update MRC version.

[Resolution]
Updating MrcVersion.h and ReleaseNotes

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform]
All

Registers impacted: None

Hsd-es-id: 22014478540
Original commit date: Thu Oct 26 12:04:27 2023 +0000
Original commit hash: 161ce6f2561e0370065593d8dd669d5ab5f1d43e

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: 840a1b2fae697613251edd62c08edd6ae9636b2d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 29 10:19:36 2023 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.51.17

[Issue Description]
Update MRC version.

[Resolution]
Updating MrcVersion.h and ReleaseNotes

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform]
All

Registers impacted: None

Hsd-es-id: 22014478540
Original commit date: Thu Oct 26 06:16:50 2023 +0000
Original commit hash: f2df314bb397d19c94c56f4bd3486bd103fcc1dc

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: 43c58815d780b6bd55432571101b8f8430dec1a0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 29 10:19:25 2023 -0800 
-------------------------------------------------------------------------------- 
[LNL] Port from MTL: Add PPR BDAT support and improve PPR BIOS menu

[Feature Description]
Port multiple BDAT / BIOS menu related commits for Post Package Repair.

add BDAT support for Ppr
1. Report a summary of Ppr status: detected, repaired, attempts
and uncorrects
2. Report a list status for each detected fail.
in order to get the report status:
3. Add new fields to FailRange structure to save attempts and
repair status.
4. Rework Ppr to not clean FailRange after each run.
5. add gSsaBiosResultPprGuid, gPprResultMetadataGuid,
gPprResultColumnsGuid for BDat HOB.

Improve PPR BIOS menu and enable at fastboot
1. Add PPR stat into BIOS menu.
2. Add PPR sub menu in BIOS.
3. Add RunOnce, RunAtFastboot, PprRepairType,
PprErrorInjection, PprForceRepair into menu.
4. Convert INJECT_MEMTEST_FAILURES_0001 codes to
compile-in always.
5. Add XMarch, XMarchG, YMarchShort, YMarchLong knobs.
6. Save Ppr BDAT at both ColdBoot and Fastboot.
7. Delete a few PPR statistics fields from SaveData
as PPR runs at fastboot and change such statistics.

Add bdatlist uefi app
1. Provide a UEFI app bdatlist to show bdat info.

Allow users to repair specific physical address
1. Add BIOS knob to allow users to input a
physical(CMI) address;
2. BIOS calls addrdecode to decode the address
to memory address;
3. MRC PPR forces to repair the memory address
without running detection when the physical
address is non-zero.
4. Change PprRepairType default value to 0 to prevent
unintended row repair
5. Expose SOFT PPR to external release.

Deal with corner case of 24Gb row size
1. Multiply row size by 3/4 when 24Gb SDRAM present.
2. Disable global bind when PPR flow starts, restore value when done

Package/Module: OneSiliconPkg/IpBlock/MemoryInit/Lnl,
LunarLakeBoardPkg, LunarLakeFspPkg, LunarLakePlatSamplePkg,
OneSiliconPkg/Bdat

[Impacted Platform]
All when PPR enabled

Hsd-es-id: 14019562380
Original commit date: Fri Jun 30 16:12:22 2023 -0700
Change-Id: I8a10d9d3c6a502224185c52d233ba0625e137eed
Original commit hash: eab616ee3a598d8f7bfac5dbc05f9d045b92b6fa

-------------------------------------------------------------------------------- 
[Changed Files]
Features/FirmwareGuard/TelemetryFeaturePkg/HealthDriver/MrcHealthDxe/MrcHealthDxe.c
LunarLakeBoardPkg/BoardPkg.dsc
LunarLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
LunarLakeFspPkg/Upd/FspmUpd.dsc
LunarLakePlatSamplePkg/Include/SetupVariable.h
LunarLakePlatSamplePkg/Library/DxeDriverBdat/BdatList.c
LunarLakePlatSamplePkg/Library/DxeDriverBdat/BdatList.inf
LunarLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
LunarLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformPolicySetup.c
LunarLakePlatSamplePkg/PlatformPkg.dsc
LunarLakePlatSamplePkg/Setup/MemorySetup.c
LunarLakePlatSamplePkg/Setup/SaSetup.c
LunarLakePlatSamplePkg/Setup/SaSetup.hfr
LunarLakePlatSamplePkg/Setup/SaSetup.uni
LunarLakePlatSamplePkg/Setup/Setup.inf
LunarLakePlatSamplePkg/Setup/SetupCallbackExList.h
LunarLakePlatSamplePkg/Setup/SetupId.h
OneSiliconPkg/Bdat/Dxe/BdatAccessHandler.h
OneSiliconPkg/Bdat/Dxe/BdatFactory.c
OneSiliconPkg/Bdat/Dxe/BdatFactory.h
OneSiliconPkg/Bdat/Include/Bdat4.h
OneSiliconPkg/Include/ConfigBlock/Memory/Ver5/MemoryConfig.h
OneSiliconPkg/Include/MemInfoHob.h
OneSiliconPkg/Include/Protocol/MemInfo.h
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/MemoryInit.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/Source/Api/BlueMrcGeneral.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/Source/Api/BlueMrcStartMemoryConfiguration.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/Source/BdatLib/MrcBdat.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/Source/Include/MrcAmt.h
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/Source/Include/MrcPpr.h
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/Source/ServicesLib/MrcAmt.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/Source/ServicesLib/MrcPpr.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcInterface.h
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcRmtData.h
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/PeiMemPolicyLib/PeiMemPolicyLib.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20TestCtl.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.h
OneSiliconPkg/IpBlock/MemoryInit/Lnl/PeiMemoryInitLib.inf
OneSiliconPkg/IpBlock/MemoryInit/Lnl/PeiMemoryInitLibFsp.inf

================================================================================ 
Commit: 28443187eb030c5daa2cbe766cd97c751e5e6abf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 29 10:19:10 2023 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.51.16

[Issue Description]
Update MRC version.

[Resolution]
Updating MrcVersion.h and ReleaseNotes

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform]
All

Registers impacted: None

Hsd-es-id: 22014478540
Original commit date: Thu Oct 26 04:31:27 2023 +0000
Original commit hash: 6f31b5bfc7cdfe6a43de9f356184f023fd2a2407

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: 3cfc97cf5e64790e6a7d97db1dcf95811c35f3b1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 29 10:18:58 2023 -0800 
-------------------------------------------------------------------------------- 
[LNL] Change default SAGV points to 2400 4800 6400 7200

[Feature Description]
Change default SAGV points:
from: 2400,3200,4800,6400
to: 2400,4800,6400,7200

Package/Module: OneSiliconPkg/MemoryInit

[Impacted Platform] all

Hsd-es-id: 14020694534
Original commit date: Wed Oct 25 18:27:13 2023 -0700
Change-Id: I3a78ad95e5652560e1a8cc1fe3f24dc2796da2b4
Original commit hash: 37119e6c7c96abd100773e7f50018eccecf72957

-------------------------------------------------------------------------------- 
[Changed Files]
LunarLakeFspPkg/Upd/FspmUpd.dsc
LunarLakePlatSamplePkg/Setup/SaSetup.hfr
LunarLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 6f83d05148e6eb55aadcdf99d4e972bdf059a82b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 29 10:18:46 2023 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.51.15

[Issue Description]
Update MRC version.

[Resolution]
Updating MrcVersion.h and ReleaseNotes

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform]
All

Registers impacted: None

Hsd-es-id: 22014478540
Original commit date: Wed Oct 25 10:53:20 2023 +0000
Original commit hash: 91634b311b2fa5f966988fced6101afe85fafb07

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: 48c6ef5c48bec994d1a4f5a631c37c6864ebfecf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 29 10:18:35 2023 -0800 
-------------------------------------------------------------------------------- 
[LNL] LP5 Dram ODT new implementation

[Feature Description]
New implementation of Dram ODT for LP5.
Feature is enabled for 7200 frequency and above

Package/Module: OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform]
ALL

Hsd-es-id: 13011317216
Original commit date: Wed Oct 18 16:24:09 2023 +0300
Change-Id: I31ad6ae8293bfc6287d4141b834f2b6bb3f4b574
Original commit hash: 33ba03f006f2b9d8e57504f9c056a8d5c59d9955

-------------------------------------------------------------------------------- 
[Changed Files]
LunarLakeFspPkg/Upd/FspmUpd.dsc
LunarLakePlatSamplePkg/Setup/SaSetup.hfr
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/PeiMemPolicyLib/PeiMemPolicyLib.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/PeiMemoryInitLib/Source/Include/MrcCrosser.h

================================================================================ 
Commit: da91dd854d84039733a6186c5513a247b1fa5856 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 29 10:18:22 2023 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.51.14

[Issue Description]
Update MRC version.

[Resolution]
Updating MrcVersion.h and ReleaseNotes

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform]
All

Registers impacted: None

Hsd-es-id: 22014478540
Original commit date: Wed Oct 25 09:03:33 2023 +0000
Original commit hash: 9e03e2643e2b22e8ebba3e653c98378a823e81c7

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: 2aafa2bfa1f9ff47bedbaa50f9240e8868e96634 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 29 10:18:12 2023 -0800 
-------------------------------------------------------------------------------- 
[LNL-M | LP5] Add BIOS knob for ProbelessTrace ddrpl_activate

[Feature Description]
Add BIOS knob for ProbelessTrace activating DDRPL_Activate in
MC0_CH0_CR_PL_AGENT_CFG_DTF_REG and in MC0_DDRPL_CFG_DTF_REG

Package/Module: MemoryInit/Lnl

[Impacted Platform]
ALL

Hsd-es-id: 13011297381
Original commit date: Mon Oct 2 16:28:38 2023 +0300
Change-Id: I0d1dd9f0b113b8ff4dc761e599039d661407727e
Original commit hash: 76d5ff7ebe7ba3ab3c7cf7db85aa00fc789014a8

-------------------------------------------------------------------------------- 
[Changed Files]
LunarLakeFspPkg/Upd/FspmUpd.dsc
LunarLakePlatSamplePkg/Include/SetupVariable.h
LunarLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/Source/Chip/Mc/MrcMaintenance.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/PeiMemPolicyLib/PeiMemPolicyLib.c

================================================================================ 
Commit: d201494fb9a3eccd3d4ff58c5b9466ffc0ff0034 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 29 10:17:59 2023 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.51.13

[Issue Description]
Update MRC version.

[Resolution]
Updating MrcVersion.h and ReleaseNotes

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform]
All

Registers impacted: None

Hsd-es-id: 22014478540
Original commit date: Wed Oct 25 06:44:23 2023 +0000
Original commit hash: ef0676ab1a54202a8116092c421daee3986f22bf

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: 72bb65cc249bd6c84b8f629b5ad4687daf4572bd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 29 10:17:48 2023 -0800 
-------------------------------------------------------------------------------- 
[LNL-B0] Configure MRS FSM to issue CAS (WS_OFF)

[Feature Description]
LNL B0 added support for MRS FSM to issue (CAS WS_OFF) and ensure WCK2CK
sync is OFF at DRAM side, before SOC stops WCK from toggling.
MRC need to configure MRS FSM to send MRW to the non-existing MR127.
MC modeling will decode it and change it to CAS(WCK_OFF) + NOP

This should be done in LP5 only, and if WCK is in always_on mode
(MR18 OP[4] =1). Storage value is a don't care.
MRC can allocate storage for the command or share storage pointer with
any other command. As for the flow, MR127 should be executed after
the 1st REFab and before FSP-WR (MR16 programming).

Package/Module: OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform] All

Hsd-es-id: 13011222133
Original commit date: Mon Sep 4 11:45:35 2023 +0300
Change-Id: I4870c3af9ec8be6a44bde3f804272410ec11c203
Original commit hash: cdd75abe029da69a684ca13f98ae9534ed4249b4

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/Source/Chip/Mc/MrcSchedulerParameters.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcInterface.h
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/PeiMemoryInitLib/Source/ServicesLib/MrcCommon.c

================================================================================ 
Commit: 39a0fc2ad03362e18e2c1208d9225c3cc410731a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 29 10:17:35 2023 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.51.12

[Issue Description]
Update MRC version.

[Resolution]
Updating MrcVersion.h and ReleaseNotes

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform]
All

Registers impacted: None

Hsd-es-id: 22014478540
Original commit date: Wed Oct 25 03:52:44 2023 +0000
Original commit hash: 6f3918970f0d964d75329bca9b8ee0e6a42e78a7

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: 27397c01abd34c6c34d991383190087dbe891d69 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 29 10:17:25 2023 -0800 
-------------------------------------------------------------------------------- 
[LNL-B0][MC] configure MRS to issue 2 ABR during SAGV flow

[Feature Description]
E-DVFSC is performed as part of SAGV, meaning during self-refresh,
which is a JEDEC violation.
The solution is to configure generic MRS to issue REFab at beginning
of the MRS flow and in the end of flow (2 REF in total during MRS).

Also updated the MR printout in MrcSaGvFinal and increased save/restore
table size to reflect Generic MRS FSM storage increase in B0.

Package/Module: OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform] All

Hsd-es-id: 13011110431
Original commit date: Tue Aug 1 14:04:49 2023 +0300
Change-Id: Id737bcc5bb0cda04a07f5b5fb03efc7f9480cda2
Original commit hash: d75efc139eb83df84ece01c823044b7ef7521adc

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/Source/ServicesLib/BlueMrcCommon.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcInterface.h
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/PeiMemoryInitLib/Source/Chip/MrcChipApi.h
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/PeiMemoryInitLib/Source/ServicesLib/MrcCommon.c

================================================================================ 
Commit: 4b856a2d5bacbd67bd5f7cb02c388fa3cb9602e3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 29 10:17:13 2023 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.51.11

[Issue Description]
Update MRC version.

[Resolution]
Updating MrcVersion.h and ReleaseNotes

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform]
All

Registers impacted: None

Hsd-es-id: 22014478540
Original commit date: Tue Oct 24 11:30:14 2023 +0000
Original commit hash: 14f7cb8b2318934026ae4069bde1bcb5c698b67e

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: 25a87e6d31d36f22cab0dd5221cc8c74a0ba26ff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 29 10:17:01 2023 -0800 
-------------------------------------------------------------------------------- 
[LNL] Remove LP5 specific decrement for RxRankMux in MrcGetSetSideEffect

[Feature Description]
Port from MTL:
Remove TGL specific change from MrcGetSetSideEffect function
Remove code associated with this change

Package/Module: MemoryInit/Lnl

[Impacted Platform]
ALL

Hsd-es-id: 15013625199
Original commit date: Mon Jun 12 19:57:33 2023 -0700
Change-Id: I5c4793817427075b5ec6f594843bfeeee27e9b3d
Original commit hash: 2d07bee4c21812d389e136097d62060186b61639

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c

================================================================================ 
Commit: 529b09bd5bf588e58a81ee9258bb6567743f304e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 29 10:16:49 2023 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.51.10

[Issue Description]
Update MRC version.

[Resolution]
Updating MrcVersion.h and ReleaseNotes

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform]
All

Registers impacted: None

Hsd-es-id: 22014478540
Original commit date: Tue Oct 24 10:03:18 2023 +0000
Original commit hash: 931743070bc5d644646fcbb3eab205acfe79373a

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: f3312d4f244fe61d24557aabf41b54fbc8f1cf4f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 29 10:16:26 2023 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.51.9

[Issue Description]
Update MRC version.

[Resolution]
Updating MrcVersion.h and ReleaseNotes

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform]
All

Registers impacted: None

Hsd-es-id: 22014478540
Original commit date: Tue Oct 24 08:40:10 2023 +0000
Original commit hash: ca570a64e572477b68bdd6fb406e1a5fd4300360

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: 3478dba81d9335af619812f050f2455c28874d15 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 29 10:16:14 2023 -0800 
-------------------------------------------------------------------------------- 
[LNL] LP5 Pre Emphasis update Mr58 in Save and Restore tables

[Feature Description]
Update Mr58 for Lp5 Pre-Emphasis in MRC Save/Restore structures

Package/Module: OneSiliconPkg/MemoryInit

[Impacted Platform]
ALL

Hsd-es-id: 13011326671
Original commit date: Sun Oct 22 14:53:59 2023 +0300
Change-Id: I96c77765780a7c553cdd462a0469daa0464f1b56
Original commit hash: 64a204967106b75d566ab557f680fb10ee4c3069

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/Source/JedecLib/Lpddr5/BlueMrcLpddr5.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/PeiMemoryInitLib/Source/ServicesLib/MrcCommon.c

================================================================================ 
Commit: 8a60ba8dc8f64d27d691c639cc489e5101197716 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 29 10:16:01 2023 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.51.8

[Issue Description]
Update MRC version.

[Resolution]
Updating MrcVersion.h and ReleaseNotes

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform]
All

Registers impacted: None

Hsd-es-id: 22014478540
Original commit date: Tue Oct 24 02:50:25 2023 +0000
Original commit hash: fe03c9be8e0738c7693b06af994f82d47b55318e

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: 0dfff521598570c79c3a2b3c7402815613745a93 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 29 10:15:48 2023 -0800 
-------------------------------------------------------------------------------- 
[LNL] JEDEC Init should use FSP switch flow for both points

[Feature Description]
JEDEC Init should program each FSP point from the opposite point,
to satisfy the JEDEC requirement of crossing 6400 boundary.
E.g. FSP0 MR's are programmed from FSP1, and then FSP1 MR's
are programmed from FSP0.

Package/Module: OneSiliconPkg/MemoryInit

[Impacted Platform] all

Hsd-es-id: 14020663141
Original commit date: Mon Oct 23 18:20:57 2023 -0700
Change-Id: I82d4f162c5e5a42755c271b6eb95f025fb5221fb
Original commit hash: 60fff7e120c864a62b90c5f23d149ba2dc9518a7

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/Source/JedecLib/Lpddr5/BlueMrcLpddr5.c

================================================================================ 
Commit: 4fa414a76d4ade363685bd25f96dd519ec514630 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 29 10:15:35 2023 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.51.7

[Issue Description]
Update MRC version.

[Resolution]
Updating MrcVersion.h and ReleaseNotes

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform]
All

Registers impacted: None

Hsd-es-id: 22014478540
Original commit date: Mon Oct 23 23:31:19 2023 +0000
Original commit hash: 65c5f13538fb97b31c9d92a95e938b2fa2136f1a

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: 29ba21e4e170418a65d0e5225947123997ec79cc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 29 10:15:23 2023 -0800 
-------------------------------------------------------------------------------- 
[LNL-M] Improve CmdV Margins

[Feature Description]
- Remove following line to improve CmdV Margins

CaVrefMv = DIVIDECEIL ((CaVrefMv * 2), 3);

Package/Module: OneSiliconPkg/MemoryInit

[Impacted Platform] All

Hsd-es-id: 14020659167
Original commit date: Mon Oct 23 11:26:30 2023 -0700
Change-Id: I1c695df9eec7b36b62fd2eafe270ce0a05308ab3
Original commit hash: 7814c6028eeb581192c2dac67f36b4f151c2d2b9

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c

================================================================================ 
Commit: 17acc5a769c17e30fb6245a2ccca0549819c6238 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 29 10:15:12 2023 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.51.6

[Issue Description]
Update MRC version.

[Resolution]
Updating MrcVersion.h and ReleaseNotes

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform]
All

Registers impacted: None

Hsd-es-id: 22014478540
Original commit date: Mon Oct 23 20:59:19 2023 +0000
Original commit hash: 94e10347b949b028a3e3e6ed86c75f1be0c09120

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: d0e5315b5f2021107059952f1ae5eb8a089e0224 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 29 10:14:49 2023 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.51.5

[Issue Description]
Update MRC version.

[Resolution]
Updating MrcVersion.h and ReleaseNotes

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform]
All

Registers impacted: None

Hsd-es-id: 22014478540
Original commit date: Mon Oct 23 16:23:07 2023 +0000
Original commit hash: eb07270db30ac0f285c8e24360bafd5a06583b13

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: d0254fe6c3e9d78059d6ae51eb852de3212e4faa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 29 10:14:26 2023 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.51.4

[Issue Description]
Update MRC version.

[Resolution]
Updating MrcVersion.h and ReleaseNotes

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform]
All

Registers impacted: None

Hsd-es-id: 22014478540
Original commit date: Mon Oct 23 14:29:58 2023 +0000
Original commit hash: 020cfb006d9546cff6748ad8e5030f4a36f42fd3

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: ce9798a2f553ec63f5d793476c3d3111ba9e916c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 29 10:14:03 2023 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.51.3

[Issue Description]
Update MRC version.

[Resolution]
Updating MrcVersion.h and ReleaseNotes

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform]
All

Registers impacted: None

Hsd-es-id: 22014478540
Original commit date: Mon Oct 23 13:16:52 2023 +0000
Original commit hash: 92b7f657859e6148042d1e35a0a8bf019b73ec44

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: a88cbf9c5d040a6927822bd704b68ceafd334c10 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 29 10:13:50 2023 -0800 
-------------------------------------------------------------------------------- 
[LNL] CTE changes for B0 model MrcJedecInitLpddr5 FSP Op and Wr

[Feature Description]
MrcJedecInitLpddr5 writing FSP0 from FSP1 and vise versa,
with VRCG high

Package/Module: OneSiliconPkg/MemoryInit

[Impacted Platform] all

Hsd-es-id: 13011312449
Original commit date: Wed Oct 11 12:39:14 2023 +0300
Change-Id: Ic3208c0b70221e93da89153fed3df181edc739d3
Original commit hash: afac7e3cfd3dd5498a850aee4cd641e9726441d8

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/Source/JedecLib/Lpddr5/BlueMrcLpddr5.c

================================================================================ 
Commit: 4f409882d2e53d4501b14e91921d6ad8fc79a31d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 29 10:13:38 2023 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.51.2

[Issue Description]
Update MRC version.

[Resolution]
Updating MrcVersion.h and ReleaseNotes

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform]
All

Registers impacted: None

Hsd-es-id: 22014478540
Original commit date: Mon Oct 23 12:31:00 2023 +0000
Original commit hash: fc592c37c69a62a750245ef90e8db57823472c99

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: ce40071b05212dffd361fee599dbbe11fdbc9e8e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 29 10:13:26 2023 -0800 
-------------------------------------------------------------------------------- 
[LNL-M][LPDDR5] Need to Set VRCG to MRS_FSM programming in Blue

[Issue Description]
As part of the porting: Need to disable VRCG before enabling refresh
during scrub flow.
MrcMcFinalize set VRCG in cold, so MR data base used to be saved
with this value in MrcSaveMCValues.
MrcSetFspVrcg set to Normal was moved to MrcSaGvFinal so VRCG was back
to Normal in MrcSaGvFinal before MrcSaveMCValues.

[Resolution]
In MTL MrcSetFspVrcg is done as part of MrcJedecInitLpddr5.
Add MrcSetFspVrcg to MrcJedecInitLpddr5 for setting VRCG before MRS_FSM
programming in Blue.

Package/Module: OneSiliconPkg/MemoryInit

[Impacted Platform]
ALL

Hsd-es-id: 13011327691
Original commit date: Thu Oct 19 17:34:53 2023 +0300
Change-Id: If32d7134d50e09f3f8932efa4b84580d1947e877
Original commit hash: 364f861a80775fd335b1b38f3d7d0caabb5ca20f

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/Source/JedecLib/Lpddr5/BlueMrcLpddr5.c

================================================================================ 
Commit: 377130af9396132dfefeee37a73c46312a2d3dad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 29 10:13:14 2023 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.51.1

[Issue Description]
Update MRC version.

[Resolution]
Updating MrcVersion.h and ReleaseNotes

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform]
All

Registers impacted: None

Hsd-es-id: 22014478540
Original commit date: Sun Oct 22 09:14:44 2023 +0000
Original commit hash: 8b3be14d8a07bcdf621eb223132fbd8a5236170c

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: cec462ead71d4f46f376b37507f5f2def3dafc52 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 29 10:12:48 2023 -0800 
-------------------------------------------------------------------------------- 
Update MrcVersion.h and ReleaseNotes to 0.1.51.0

[Issue Description]
Need to update lunarlake_family to the most recent MRC version.

[Resolution]
Updating MrcVersion.h and ReleaseNotes

Package/Module:OneSiliconPkg/MemoryInit/lnl

[Impacted Platform]
All

Registers impacted: None

Hsd-es-id: 22018951360
Original commit date: Fri Oct 20 17:23:45 2023 -0700
Change-Id: I6de8455678ebbbdcd5b1109dec2b7dd5b3bc2348
Original commit hash: bbd28bd11f20dec52e78e9325c5f5c27508f4d6b

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: 58ba80a6b13b32181c15e4c7c706a51e34cb3ef5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 29 10:12:37 2023 -0800 
-------------------------------------------------------------------------------- 
Update MrcVersion.h and ReleaseNotes to 0.1.50.0

[Issue Description]
Need to update lunarlake_family to the most recent MRC version.

[Resolution]
Updating MrcVersion.h and ReleaseNotes

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform]
All

Registers impacted: None

Hsd-es-id: 22018951360
Original commit date: Thu Oct 12 11:32:53 2023 -0700
Change-Id: I049c16267a3a53db5c2179c77ff0e68f418d2270
Original commit hash: 77f38fa6ea9de4a24bbf615eabad9c9fbb23dc96

-------------------------------------------------------------------------------- 
[Changed Files]
LunarLakeFspPkg/Upd/FspmUpd.dsc
LunarLakePlatSamplePkg/Include/SetupVariable.h
OneSiliconPkg/Include/ConfigBlock/Memory/Ver5/MemoryConfig.h
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/Source/UcManagement/MrcUcPayloadData.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: 3fbdcdf98ca6af0827668ea3fc6cd7df3eadacc7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 29 10:12:25 2023 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.49.15

[Issue Description]
Update MRC version.

[Resolution]
Updating MrcVersion.h and ReleaseNotes

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform]
All

Registers impacted: None

Hsd-es-id: 22014478540
Original commit date: Thu Oct 19 01:12:36 2023 +0000
Original commit hash: 56631ff69d3b9b5f926031b0b4fb25ac5281acc1

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: 0992236aee172a3f7d2d339ef8f66f0fb88c3caa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 29 10:12:13 2023 -0800 
-------------------------------------------------------------------------------- 
[LNL-M | LP5] PORT from MTL: Add EV automation CMOS/scratchpad

[Feature Description]
- Implement and adapt additional CMOS/scratchpad hooks into LNL in
order to enable EV automation and debug
- Full list of LNL CMOS hooks in feature request 22012117217
under comments section
- Added MRC LocalStub support for debug environment
- Added test cases INI files to test the CMOS hooks in the
automated LocalStub CI runs

Package/Module: OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform]
All

Hsd-es-id: 14018036159
Original commit date: Tue Aug 1 10:49:26 2023 -0700
Change-Id: Ief6bd7f7c58a71d56a9092a63258ac70a2cda1ab
Original commit hash: 76bce8edab5cd075115ae6c081dc2956f9713ab7

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/Source/Api/BlueMrcGeneral.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcInterface.h
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcTypes.h
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/PeiMemoryInitLib/Source/Api/MrcDebugPrintCommon.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/PeiMemoryInitLib/Source/Include/MrcCommon.h

================================================================================ 
Commit: d43df3a083f3bc086a97bb27de1cb87805b7bbd6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 29 10:12:01 2023 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.49.14

[Issue Description]
Update MRC version.

[Resolution]
Updating MrcVersion.h and ReleaseNotes

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform]
All

Registers impacted: None

Hsd-es-id: 22014478540
Original commit date: Tue Oct 17 04:09:31 2023 +0000
Original commit hash: 15ecb7909570b62413e2e04d046d4de59a995f70

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: b12d2dea6e8a61c5c39f38fc10bf73f74e3c8e16 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 29 10:11:50 2023 -0800 
-------------------------------------------------------------------------------- 
[LNL B0][MRC][MC]Not enough storage in MRS FSM for per lane DFE

[Feature Description]
MC MRS FSM storage increased between A0 to B0 to accommodate additional
MRs, aiming to support DFE per lane
Link to the design HSD provided below

This commit does not contain the actual Per Lane DFE training,
PR title is taken from design HSD title.
EV still evaluating added value of this functionality.
Once added - also actual MRS FSM configuration will be updated with

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform]
ALL

Hsd-es-id: 14018491725
Original commit date: Tue Sep 19 16:15:26 2023 +0300
Change-Id: I3678dad0ad02d11c90c13b3da23c06a0cf76b659
Original commit hash: 2250095ccc3a7c6bd716bc3e4fc5940e911f8d96

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/Source/ServicesLib/BlueMrcReset.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/PeiMemoryInitLib/Source/Chip/MrcChipApi.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/PeiMemoryInitLib/Source/Chip/MrcChipApi.h

================================================================================ 
Commit: 8cdd4b462f904190f6cd795d91b28f5accd5bd05 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 29 10:11:38 2023 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.49.13

[Issue Description]
Update MRC version.

[Resolution]
Updating MrcVersion.h and ReleaseNotes

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform]
All

Registers impacted: None

Hsd-es-id: 22014478540
Original commit date: Tue Oct 17 00:20:31 2023 +0000
Original commit hash: bb71f2a71e3992951ade7045a69897f5fb95a9cd

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: 5caf84dde47dc4e2ddcbe85a18555c5c10c47b8e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 29 10:11:12 2023 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.49.12

[Issue Description]
Update MRC version.

[Resolution]
Updating MrcVersion.h and ReleaseNotes

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform]
All

Registers impacted: None

Hsd-es-id: 22014478540
Original commit date: Mon Oct 16 23:09:24 2023 +0000
Original commit hash: 5909d5db3984daee8ff6fded831455acce2e34bd

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: 9c354bf72ffed4b774459a73f0569d595aa3097b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 29 10:11:00 2023 -0800 
-------------------------------------------------------------------------------- 
[LNL] CTE changes for Xtensa simulation

[Feature Description]
- MrcUcLoadGreenCode: skip both zero preload and green bin load if we
use fast backdoor load on CTE (default mode)
- Green Makefile: update sram/iram/dram generation steps
- genECC script: update for DOS vs. UNIX EOL handling

Package/Module: OneSiliconPkg/MemoryInit

[Impacted Platform] all

Hsd-es-id: 14020597232
Original commit date: Mon Oct 16 13:24:49 2023 -0700
Change-Id: I37187137740ab9aac93c4a3edd7e18592fb24c2b
Original commit hash: 561c037342bb17ee917ed4403568be178f9a9234

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/Source/UcManagement/MrcUcManagement.c

================================================================================ 
Commit: d99abdf2059ece1c5772987f404fd04510083bc6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 29 10:10:47 2023 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.49.11

[Issue Description]
Update MRC version.

[Resolution]
Updating MrcVersion.h and ReleaseNotes

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform]
All

Registers impacted: None

Hsd-es-id: 22014478540
Original commit date: Sat Oct 14 01:43:02 2023 +0000
Original commit hash: 52a654010152cad294c150f5d5eae3c6dc1f1caa

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: b87c9acd173487b3094c5a7f95ef7222f6ca9be0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 29 10:10:25 2023 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.49.10

[Issue Description]
Update MRC version.

[Resolution]
Updating MrcVersion.h and ReleaseNotes

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform]
All

Registers impacted: None

Hsd-es-id: 22014478540
Original commit date: Fri Oct 13 05:25:08 2023 +0000
Original commit hash: 6f70b7f7fc7ee81598c50fd619eaf04b48248c45

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: 1a5667b5bbe79a1357c59566f77fbc95adeb621b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 29 10:09:58 2023 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.49.9

[Issue Description]
Update MRC version.

[Resolution]
Updating MrcVersion.h and ReleaseNotes

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform]
All

Registers impacted: None

Hsd-es-id: 22014478540
Original commit date: Fri Oct 13 04:10:41 2023 +0000
Original commit hash: f6f5c2516242c3281758b395154a1254ea472d0f

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: 5ef3fc0241c058ebcba107cc3a17c9f18724ea86 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 29 10:09:45 2023 -0800 
-------------------------------------------------------------------------------- 
[LNL-M | LP5] Enable LpMode4 By Default

[Feature Description]
Enable LpMode4 by default

Package/Module: OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform]
ALL

Hsd-es-id: 13011289759
Original commit date: Thu Oct 5 11:50:05 2023 +0300
Change-Id: I6d87744a3bb4e6d1358228e8c8724efb7b07a53d
Original commit hash: e76b0d96e77007c51b6b0fe2d478c68d2b023adb

-------------------------------------------------------------------------------- 
[Changed Files]
LunarLakeFspPkg/Upd/FspmUpd.dsc
LunarLakePlatSamplePkg/Setup/SaSetup.hfr
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/PeiMemPolicyLib/PeiMemPolicyLib.c

================================================================================ 
Commit: b8b61ea222f5e0ae9951d4b26a1f795353a30d0c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 29 10:09:33 2023 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.49.8

[Issue Description]
Update MRC version.

[Resolution]
Updating MrcVersion.h and ReleaseNotes

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform]
All

Registers impacted: None

Hsd-es-id: 22014478540
Original commit date: Fri Oct 13 01:31:25 2023 +0000
Original commit hash: b015b5c4cbf35a3635bb72b79f8f869ec86264e4

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: ca675dc64fb61486b0f9fe1af674feb62966b10d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 29 10:09:22 2023 -0800 
-------------------------------------------------------------------------------- 
[LNL-M] Move Consolidated Green Bins outside Binaries dir Pt1

[Feature Description]
- Move Green bins to Binaries/LunarLakeBinPkg/MemoryInit,
the current Binaries/LunarLakeBinPkg/Binaries does not allow
the bins to be made external.
- Extl and Intl build will use the same debug/release Green bin.
Path is updated to reflect this.
- Remove external build features from makefiles, MrcPayload.c/h,
and the generating script
- corrected timestamp size in Green bin validation script and add
more detailed error printouts

Package/Module: OneSiliconPkg/MemoryInit

[Impacted Platform] All

Hsd-es-id: 14020521865
Original commit date: Fri Oct 6 21:36:16 2023 -0700
Change-Id: Iaa5e155db6373bee3133a2d5a19940bc5619af29
Original commit hash: beabd955e997243b86714ed81bea9434550e9f0e

-------------------------------------------------------------------------------- 
[Changed Files]
LunarLakeFspPkg/LunarLakeFspPkg.fdf
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/Source/UcManagement/MrcUcPayloadData.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/Source/UcManagement/MrcUcPayloadData.h

================================================================================ 
Commit: c8aca08da023123e53eb1d64a29e77e2494b3714 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 29 10:09:11 2023 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.49.7

[Issue Description]
Update MRC version.

[Resolution]
Updating MrcVersion.h and ReleaseNotes

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform]
All

Registers impacted: None

Hsd-es-id: 22014478540
Original commit date: Fri Oct 13 00:30:39 2023 +0000
Original commit hash: 6181b971486fe304243f13b40a8976b8b3d4d840

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: 82bb9c948d8878015a122139ec7bed058ea1e9d9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 29 10:08:47 2023 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.49.6

[Issue Description]
Update MRC version.

[Resolution]
Updating MrcVersion.h and ReleaseNotes

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform]
All

Registers impacted: None

Hsd-es-id: 22014478540
Original commit date: Thu Oct 12 14:09:08 2023 +0000
Original commit hash: 0474aa30e4820cd25b606961d67b5730bdf7d588

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: 40c0a429c20803c17f24ec3bf01152f0c5bf0b0b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 29 10:08:35 2023 -0800 
-------------------------------------------------------------------------------- 
[LNL] LP5 Pre Emphasis Training enable

[Feature Description]
Enable Pre-Emphasis training to improve Rx margins
LPDDR5X SDRAM features Pre-Emphasis for DQ to compensate
transmission loss as optional function.
The Pre-Emphasis can be enabled at >= 6400Mbps frequency.

Package/Module: MRC

[Impacted Platform]
ALL

Hsd-es-id: 14019826847
Original commit date: Sun Jun 18 17:58:49 2023 +0300
Change-Id: I978fe2bf30aff19b1944f9688dffa7756f6c8df6
Original commit hash: 503c2066e3eef3331180a314c2b1870ee44a95a4

-------------------------------------------------------------------------------- 
[Changed Files]
LunarLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
LunarLakeFspPkg/Upd/FspmUpd.dsc
LunarLakePlatSamplePkg/Include/SetupVariable.h
LunarLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
LunarLakePlatSamplePkg/Setup/SaSetup.hfr
LunarLakePlatSamplePkg/Setup/SaSetup.uni
OneSiliconPkg/Include/ConfigBlock/Memory/Ver5/MemoryConfig.h
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/MemoryInit.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/Source/Api/BlueMrcGeneral.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcDebugHook.h
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcInterface.h
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/PeiMemPolicyLib/PeiMemPolicyLib.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/PeiMemoryInitLib/Source/Api/MrcDebugPrint.h
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/PeiMemoryInitLib/Source/Include/MrcCommon.h
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/PeiMemoryInitLib/Source/Include/MrcCrosser.h
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.h

================================================================================ 
Commit: e77273946343375dfee2fa71d63e0b041bc89bed 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 29 10:08:23 2023 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.49.5

[Issue Description]
Update MRC version.

[Resolution]
Updating MrcVersion.h and ReleaseNotes

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform]
All

Registers impacted: None

Hsd-es-id: 22014478540
Original commit date: Thu Oct 12 00:12:11 2023 +0000
Original commit hash: 2cb4195b2cc29bc0dd8dd2308a4145783731fc13

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: 0cbf718c97c6a0c3a63f748a46d14d515bf1d4f2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 29 10:07:55 2023 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.49.4

[Issue Description]
Update MRC version.

[Resolution]
Updating MrcVersion.h and ReleaseNotes

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform]
All

Registers impacted: None

Hsd-es-id: 22014478540
Original commit date: Wed Oct 11 17:40:25 2023 +0000
Original commit hash: 321d7d28b816474df7cdd842bcabafc8ec2fa554

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: ce90c8e135de6295bf5ab3ec052e0cf2ca46ab1d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 29 10:07:39 2023 -0800 
-------------------------------------------------------------------------------- 
[LNL] Revert - Disable periodic comp when LPmode4 is enabled for SAGV0

[Feature Description]

Reverted PR mitigated design restriction -
No periodic comp allowed during LPmode 4.

New Pcode patch introduced, addressing the restriction.
MRC change in reverted PR being changed - instead of logic to be:
LpMOde4 + EnPeriodicComp + SaGV pt0 --> DisablePeriodicComp
Now it is:
LpMOde4 + EnPeriodicComp + SaGV Disabled --> DisablePeriodicComp

Package/Module: OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform]
ALL

Hsd-es-id: 13011275353
Original commit date: Wed Sep 27 10:28:50 2023 +0300
Change-Id: I6d296fbc79e2e14cdaf4b1fa12486b1a7fed9698
Original commit hash: 49814b65b253289355c6f7960a4feab400631a97

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/Source/Api/BlueMrcGeneral.c

================================================================================ 
Commit: 6e9f50271fc4158898bcab38fb3af07be61b5aa9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 29 10:07:22 2023 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.49.3

[Issue Description]
Update MRC version.

[Resolution]
Updating MrcVersion.h and ReleaseNotes

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform]
All

Registers impacted: None

Hsd-es-id: 22014478540
Original commit date: Wed Oct 11 06:36:37 2023 +0000
Original commit hash: ba5cf46b9afc1b0224fb2347a78c6f0e701eb3c1

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: 913d22be5389b9b815273c7a45bcd1a7ba007862 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 29 10:06:55 2023 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.49.2

[Issue Description]
Update MRC version.

[Resolution]
Updating MrcVersion.h and ReleaseNotes

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform]
All

Registers impacted: None

Hsd-es-id: 22014478540
Original commit date: Wed Oct 11 01:22:23 2023 +0000
Original commit hash: a7b7c347b52ed53ef178bf3d13cb73b04d13b67e

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: 8e9d4580c83f1042d375719fd82eda53c3ee4e7c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 29 10:06:44 2023 -0800 
-------------------------------------------------------------------------------- 
[LNL-M][A0] Margin collapsed after Read DCA training

[Feature Description]
RxDLL may loose lock due to DIMM DCA change.
MRC should issue an RxDLL reset after each DIMM DCA setting test during
Read DCA training.
New GetSet:
GsmIocForceRxDllReset DATASHARED_DDRCRDLLCONTROL1.ForceDLLReset

Package/Module: OneSiliconPkg/MemoryInit

[Impacted Platform] all

Hsd-es-id: 14020534709
Original commit date: Sun Oct 8 23:46:27 2023 -0700
Change-Id: I75c361d764ae9d5652fbd05afac1b84982f2508c
Original commit hash: 26ea418534b11429fe58c069d703b26e4eff82d8

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/Include/BlueMrcCommonTypes.h
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Green/PeiMemoryInitLib/Source/Include/GreenMrcCommonTypes.h

================================================================================ 
Commit: 7cf2c2c87bfff40e6b29a7c10cd3d36362447c16 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 29 10:06:32 2023 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.49.1

[Issue Description]
Update MRC version.

[Resolution]
Updating MrcVersion.h and ReleaseNotes

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform]
All

Registers impacted: None

Hsd-es-id: 22014478540
Original commit date: Wed Oct 11 00:37:08 2023 +0000
Original commit hash: 0fbdfb24f6e68b62b1994218d462d66f0a1ec31a

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: c8d5e5b1dd299c9510c0b1ca71d31e6d691d068d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 29 10:06:09 2023 -0800 
-------------------------------------------------------------------------------- 
Update MrcVersion.h and ReleaseNotes to 0.1.49.0

[Issue Description]
Need to update lunarlake_family to the most recent MRC version.

[Resolution]
Updating MrcVersion.h and ReleaseNotes

Package/Module:OneSiliconPkg/MemoryInit/lnl

[Impacted Platform]
All

Registers impacted: None

Hsd-es-id: 22018946101
Original commit date: Tue Oct 10 15:57:13 2023 -0700
Change-Id: I70597fb373eeb35442b08e691e732b68962e5357
Original commit hash: 90e3b52395679aed6f95607b2e08683bedc32cc4

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: e15c46e52d3681758c97616402a774d09e954a71 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 29 10:05:57 2023 -0800 
-------------------------------------------------------------------------------- 
"[TeamCity] LNL LunarLake_lunarlake_program_platform_Daily Daily Updating Version/ID: LunarLake_2422_85

Hsd-es-id: N/A"
Original commit date: Sun Oct 29 20:01:48 2023 -0700
Original commit hash: f4d19968c9bc62a33f17bc2756a68b2cc57e72e8

-------------------------------------------------------------------------------- 
[Changed Files]
LunarLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 7d1840706f96f19cbee3f28664e51951e892fa6e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 29 10:05:46 2023 -0800 
-------------------------------------------------------------------------------- 
Update Max and Min cTDP naming

[Feature Description]
Update cTDP naming
- Add Min Assured Power
- Add Max Assured Power

Package/Module:
LunarLakePlatSamplePkg

[Impacted Platform]
Lnl-M

Hsd-es-id: 15014506998
Original commit date: Wed Oct 25 23:44:52 2023 +0530
Change-Id: If7873989d5d2f06c92b74b97682a89f6da22f775
Original commit hash: 592b2e51c446c75f3a46ced00d84e25b8ad2024c

-------------------------------------------------------------------------------- 
[Changed Files]
LunarLakePlatSamplePkg/Include/SetupVariable.h
LunarLakePlatSamplePkg/Setup/CpuSetup.c
LunarLakePlatSamplePkg/Setup/CpuSetup.hfr
LunarLakePlatSamplePkg/Setup/CpuSetup.uni

================================================================================ 
Commit: 72905ac4b6b8c2435ff7b32ce527902aa4231767 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 29 10:05:34 2023 -0800 
-------------------------------------------------------------------------------- 
PRMRR SAF IMR Enabled test shall be skipped if PRMRR MSR is disabled

[Issue Description]
When PRMRR MSR BASE is not configured and PRMRR MSR is disabled,
PRMRR SAF IMR Enabled test should be skipped. This skip condition
was missing in the code.

[Resolution]
PRMRR MSR BASE/PRMRR MSR Enabled condition was added to run or skip
the test.

Package/Module:
LunarLakePlatSamplePkg/HstiIhvDxe

[Impacted Platform]
ALL

Hsd-es-id: 16022068694
Original commit date: Thu Oct 26 16:58:56 2023 -0700
Change-Id: I2ae72080244815a1f6f0e799e7c5c45e6d645a70
Original commit hash: 929c91845b30c470c387d70197e821892986e6bc

-------------------------------------------------------------------------------- 
[Changed Files]
LunarLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecureCpuConfiguration.c

================================================================================ 
Commit: bd0914b4f6c98041f8fd471116b27a649e52c6df 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 29 10:05:21 2023 -0800 
-------------------------------------------------------------------------------- 
[SOC I/O] Disable UFS support in BIOS

[Feature Description]
UFS is not POR.
BIOS shall disable the UFS setup option by default.

Package/Module:
PlatSamplePkg/setup

[Impacted Platform]
LNL

Hsd-es-id: 16022310289
Original commit date: Wed Oct 25 23:41:08 2023 +0530
Change-Id: Ic47409e2a21c319f3693bb55b7cf55d62a3bc10b
Original commit hash: ce771bc8cd552b071011ddb86364bc4c0cfa74d4

-------------------------------------------------------------------------------- 
[Changed Files]
LunarLakePlatSamplePkg/Setup/PchUfsSingleController.hfr

================================================================================ 
Commit: 2ce4c7c0d899ce5738d92ca4e9c399b646e93f0f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Nov 29 10:04:35 2023 -0800 
-------------------------------------------------------------------------------- 
"[TeamCity] LNL LunarLake_lunarlake_program_platform_Daily Daily Updating Version/ID: LunarLake_2422_84

Hsd-es-id: N/A"
Original commit date: Wed Oct 18 13:14:08 2023 -0700
Original commit hash: c056546693c42e0c2a473fa9cdd3b849c4ea3c7d

-------------------------------------------------------------------------------- 
[Changed Files]
Doxygen/BoardApi.chm
Doxygen/FspApi.chm
Doxygen/LunarLake_FSP_Integration_Guide.chm
Doxygen/LunarLake_FSP_Integration_Guide.pdf
Doxygen/PlatApi.chm
Doxygen/SiPkgApi.chm
LICENSE.txt
OneSiliconPkg/SiPkg.dec
