=====================
Opened log file
=====================
Created pcores directory
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.2 Build EDK_P.28xd

Xilinx EDK 14.2 Build EDK_P.28xd

Copied C:/Xilinx/14.2/ISE_DS/EDK/data/xflow/bitgen_zynq.ut to etc directory
Copied file C:/Xilinx/14.2/ISE_DS/EDK/data/xflow/fast_runtime_zynq.opt to etc
directory

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Checking platform address map ...
Created backup of etc/bitgen.ut to etc/bitgen.ut.virtex5
Copied C:/Xilinx/14.2/ISE_DS/EDK/data/xflow/bitgen_zynq.ut to etc directory
Created backup of etc/fast_runtime.opt to etc/fast_runtime.opt.virtex5
Copied file C:/Xilinx/14.2/ISE_DS/EDK/data/xflow/fast_runtime_zynq.opt to etc
directory
No changes to be saved in MHS file
Saved project XMP file
Saved Make file
Xilinx Platform Studio (XPS)
Xilinx EDK 14.2 Build EDK_P.28xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Assigned Driver generic 1.00.a for instance processing_system7_0
processing_system7_0 has been added to the project
INFO:EDK:3901 - please connect bus interface, set up port and generate address manually
Writing filter settings....
Done writing filter settings to:
	C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\edk\system\etc\system.filters
Done writing Tab View settings to:
	C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\edk\system\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.2 Build EDK_P.28xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\edk\system\etc\system.filters
Done writing Tab View settings to:
	C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\edk\system\etc\system.gui
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.2 Build EDK_P.28xd

Xilinx EDK 14.2 Build EDK_P.28xd

WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\e
   dk\system\system.mhs line 28 
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\e
   dk\system\system.mhs line 28 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 314 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 314 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.2 Build EDK_P.28xd

Xilinx EDK 14.2 Build EDK_P.28xd

WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\e
   dk\system\system.mhs line 28 
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\e
   dk\system\system.mhs line 28 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 314 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0

Checking platform address map ...
Xilinx Platform Studio (XPS)
Xilinx EDK 14.2 Build EDK_P.28xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\edk\system\etc\system.filters
Done writing Tab View settings to:
	C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\edk\system\etc\system.gui
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.2 Build EDK_P.28xd

Xilinx EDK 14.2 Build EDK_P.28xd

WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\e
   dk\system\system.mhs line 28 
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\e
   dk\system\system.mhs line 28 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 314 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0

Checking platform address map ...
Xilinx Platform Studio (XPS)
Xilinx EDK 14.2 Build EDK_P.28xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\edk\system\etc\system.filters
Done writing Tab View settings to:
	C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\edk\system\etc\system.gui
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.2 Build EDK_P.28xd

Xilinx EDK 14.2 Build EDK_P.28xd

WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\e
   dk\system\system.mhs line 28 
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\e
   dk\system\system.mhs line 28 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 314 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 314 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.2 Build EDK_P.28xd

Xilinx EDK 14.2 Build EDK_P.28xd

WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\e
   dk\system\system.mhs line 28 
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\e
   dk\system\system.mhs line 28 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 314 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0

Checking platform address map ...
Xilinx Platform Studio (XPS)
Xilinx EDK 14.2 Build EDK_P.28xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Assigned Driver gpio 3.00.a for instance axi_gpio_0
axi_gpio_0 has been added to the project
ERROR:EDK:4125 - IPNAME: axi_gpio, INSTANCE: axi_gpio_0, PARAMETER: C_BASEADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_gpio, INSTANCE: axi_gpio_0, PARAMETER: C_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:2137 - Peripheral axi_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Assigned Driver generic 1.00.a for instance axi_interconnect_1
Address Map for Processor processing_system7_0
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) axi_gpio_0	axi_interconnect_1
INFO:EDK - Do connection by refering to bus interface of a processing_system7_0 in design
INFO:EDK - Create new axi_interconnect IP instance axi_interconnect_1
INFO:EDK - Connect clock port M_AXI_GP0_ACLK to processing_system7_0_FCLK_CLK0
INFO:EDK - Connect bus interface S_AXI to axi_interconnect_1
INFO:EDK - Connect clock port S_AXI_ACLK to processing_system7_0_FCLK_CLK0
INFO:EDK - Successfully did connection by refering to M_AXI_GP0 bus interface in processing_system7_0
INFO:EDK - External IO port grouping doneINFO:EDK - Generate address successfully
INFO:EDK - Successfully finished auto bus connection for IP instance: axi_gpio_0
Make instance axi_gpio_0 port GPIO_IO_O external with net as port name
Instance axi_gpio_0 port GPIO_IO_O connector undefined, using axi_gpio_0_GPIO_IO_O
Writing filter settings....
Done writing filter settings to:
	C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\edk\system\etc\system.filters
Done writing Tab View settings to:
	C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\edk\system\etc\system.gui
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.2 Build EDK_P.28xd

Xilinx EDK 14.2 Build EDK_P.28xd

WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\e
   dk\system\system.mhs line 30 
WARNING:EDK - IPNAME: axi_gpio, INSTANCE: axi_gpio_0 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\e
   dk\system\system.mhs line 116 
WARNING:EDK - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\e
   dk\system\system.mhs line 126 
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\e
   dk\system\system.mhs line 30 
WARNING:EDK - IPNAME: axi_gpio, INSTANCE: axi_gpio_0 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\e
   dk\system\system.mhs line 116 
WARNING:EDK - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\e
   dk\system\system.mhs line 126 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 314 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) axi_gpio_0	axi_interconnect_1

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 314 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) axi_gpio_0	axi_interconnect_1

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.2 Build EDK_P.28xd

Xilinx EDK 14.2 Build EDK_P.28xd

WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\e
   dk\system\system.mhs line 30 
WARNING:EDK - IPNAME: axi_gpio, INSTANCE: axi_gpio_0 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\e
   dk\system\system.mhs line 116 
WARNING:EDK - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\e
   dk\system\system.mhs line 126 
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\e
   dk\system\system.mhs line 30 
WARNING:EDK - IPNAME: axi_gpio, INSTANCE: axi_gpio_0 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\e
   dk\system\system.mhs line 116 
WARNING:EDK - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\e
   dk\system\system.mhs line 126 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 314 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) axi_gpio_0	axi_interconnect_1

Checking platform address map ...

Running DRCs...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 314 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) axi_gpio_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 1
slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 345 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 346 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 347 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 148 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 314 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) axi_gpio_0	axi_interconnect_1

Checking platform address map ...
Done!
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.2 Build EDK_P.28xd

Xilinx EDK 14.2 Build EDK_P.28xd

WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\e
   dk\system\system.mhs line 30 
WARNING:EDK - IPNAME: axi_gpio, INSTANCE: axi_gpio_0 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\e
   dk\system\system.mhs line 116 
WARNING:EDK - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\e
   dk\system\system.mhs line 126 
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\e
   dk\system\system.mhs line 30 
WARNING:EDK - IPNAME: axi_gpio, INSTANCE: axi_gpio_0 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\e
   dk\system\system.mhs line 116 
WARNING:EDK - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\e
   dk\system\system.mhs line 126 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 314 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) axi_gpio_0	axi_interconnect_1

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 314 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) axi_gpio_0	axi_interconnect_1

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.2 Build EDK_P.28xd

Xilinx EDK 14.2 Build EDK_P.28xd

WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\e
   dk\system\system.mhs line 30 
WARNING:EDK - IPNAME: axi_gpio, INSTANCE: axi_gpio_0 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\e
   dk\system\system.mhs line 116 
WARNING:EDK - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\e
   dk\system\system.mhs line 126 
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\e
   dk\system\system.mhs line 30 
WARNING:EDK - IPNAME: axi_gpio, INSTANCE: axi_gpio_0 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\e
   dk\system\system.mhs line 116 
WARNING:EDK - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\e
   dk\system\system.mhs line 126 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 314 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) axi_gpio_0	axi_interconnect_1

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.2 Build EDK_P.28xd

Xilinx EDK 14.2 Build EDK_P.28xd

WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\e
   dk\system\system.mhs line 30 
WARNING:EDK - IPNAME: axi_gpio, INSTANCE: axi_gpio_0 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\e
   dk\system\system.mhs line 116 
WARNING:EDK - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\e
   dk\system\system.mhs line 126 
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\e
   dk\system\system.mhs line 30 
WARNING:EDK - IPNAME: axi_gpio, INSTANCE: axi_gpio_0 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\e
   dk\system\system.mhs line 116 
WARNING:EDK - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\e
   dk\system\system.mhs line 126 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 314 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) axi_gpio_0	axi_interconnect_1

Checking platform address map ...
Xilinx Platform Studio (XPS)
Xilinx EDK 14.2 Build EDK_P.28xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Make instance axi_gpio_0 port GPIO2_IO_I external with net as port name
Instance axi_gpio_0 port GPIO2_IO_I connector undefined, using axi_gpio_0_GPIO2_IO_I
Writing filter settings....
Done writing filter settings to:
	C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\edk\system\etc\system.filters
Done writing Tab View settings to:
	C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\edk\system\etc\system.gui
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.2 Build EDK_P.28xd

Xilinx EDK 14.2 Build EDK_P.28xd

WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\e
   dk\system\system.mhs line 31 
WARNING:EDK - IPNAME: axi_gpio, INSTANCE: axi_gpio_0 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\e
   dk\system\system.mhs line 118 
WARNING:EDK - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\e
   dk\system\system.mhs line 134 
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\e
   dk\system\system.mhs line 31 
WARNING:EDK - IPNAME: axi_gpio, INSTANCE: axi_gpio_0 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\e
   dk\system\system.mhs line 118 
WARNING:EDK - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\e
   dk\system\system.mhs line 134 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 314 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) axi_gpio_0	axi_interconnect_1

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 314 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) axi_gpio_0	axi_interconnect_1

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.2 Build EDK_P.28xd

Xilinx EDK 14.2 Build EDK_P.28xd

WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\e
   dk\system\system.mhs line 31 
WARNING:EDK - IPNAME: axi_gpio, INSTANCE: axi_gpio_0 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\e
   dk\system\system.mhs line 118 
WARNING:EDK - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\e
   dk\system\system.mhs line 134 
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\e
   dk\system\system.mhs line 31 
WARNING:EDK - IPNAME: axi_gpio, INSTANCE: axi_gpio_0 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\e
   dk\system\system.mhs line 118 
WARNING:EDK - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\e
   dk\system\system.mhs line 134 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 314 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) axi_gpio_0	axi_interconnect_1

Checking platform address map ...

Running DRCs...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 314 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) axi_gpio_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 1
slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 345 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 346 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 347 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 148 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 314 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) axi_gpio_0	axi_interconnect_1

Checking platform address map ...
Done!
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.2 Build EDK_P.28xd

Xilinx EDK 14.2 Build EDK_P.28xd

WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\e
   dk\system\system.mhs line 31 
WARNING:EDK - IPNAME: axi_gpio, INSTANCE: axi_gpio_0 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\e
   dk\system\system.mhs line 118 
WARNING:EDK - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\e
   dk\system\system.mhs line 134 
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\e
   dk\system\system.mhs line 31 
WARNING:EDK - IPNAME: axi_gpio, INSTANCE: axi_gpio_0 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\e
   dk\system\system.mhs line 118 
WARNING:EDK - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\e
   dk\system\system.mhs line 134 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 314 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) axi_gpio_0	axi_interconnect_1

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 314 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) axi_gpio_0	axi_interconnect_1

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.2 Build EDK_P.28xd

Xilinx EDK 14.2 Build EDK_P.28xd

WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\e
   dk\system\system.mhs line 31 
WARNING:EDK - IPNAME: axi_gpio, INSTANCE: axi_gpio_0 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\e
   dk\system\system.mhs line 118 
WARNING:EDK - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\e
   dk\system\system.mhs line 134 
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\e
   dk\system\system.mhs line 31 
WARNING:EDK - IPNAME: axi_gpio, INSTANCE: axi_gpio_0 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\e
   dk\system\system.mhs line 118 
WARNING:EDK - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\e
   dk\system\system.mhs line 134 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 314 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) axi_gpio_0	axi_interconnect_1

Checking platform address map ...
Xilinx Platform Studio (XPS)
Xilinx EDK 14.2 Build EDK_P.28xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\edk\system\etc\system.filters
Done writing Tab View settings to:
	C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\edk\system\etc\system.gui
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.2 Build EDK_P.28xd

Xilinx EDK 14.2 Build EDK_P.28xd

WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\e
   dk\system\system.mhs line 31 
WARNING:EDK - IPNAME: axi_gpio, INSTANCE: axi_gpio_0 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\e
   dk\system\system.mhs line 118 
WARNING:EDK - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\e
   dk\system\system.mhs line 134 
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\e
   dk\system\system.mhs line 31 
WARNING:EDK - IPNAME: axi_gpio, INSTANCE: axi_gpio_0 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\e
   dk\system\system.mhs line 118 
WARNING:EDK - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\e
   dk\system\system.mhs line 134 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 314 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) axi_gpio_0	axi_interconnect_1

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.2 Build EDK_P.28xd

Xilinx EDK 14.2 Build EDK_P.28xd

WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\e
   dk\system\system.mhs line 31 
WARNING:EDK - IPNAME: axi_gpio, INSTANCE: axi_gpio_0 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\e
   dk\system\system.mhs line 118 
WARNING:EDK - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\e
   dk\system\system.mhs line 134 
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\e
   dk\system\system.mhs line 31 
WARNING:EDK - IPNAME: axi_gpio, INSTANCE: axi_gpio_0 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\e
   dk\system\system.mhs line 118 
WARNING:EDK - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\e
   dk\system\system.mhs line 134 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 314 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) axi_gpio_0	axi_interconnect_1

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 314 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) axi_gpio_0	axi_interconnect_1

Checking platform address map ...
Xilinx Platform Studio (XPS)
Xilinx EDK 14.2 Build EDK_P.28xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Make instance axi_gpio_0 port GPIO2_IO_I external with net as port name
Instance axi_gpio_0 port GPIO2_IO_I connector undefined, using axi_gpio_0_GPIO2_IO_I
Make instance axi_gpio_0 port GPIO2_IO_I external with net as port name
Instance axi_gpio_0 port GPIO2_IO_I connector undefined, using axi_gpio_0_GPIO2_IO_I
Writing filter settings....
Done writing filter settings to:
	C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\edk\system\etc\system.filters
Done writing Tab View settings to:
	C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\edk\system\etc\system.gui
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.2 Build EDK_P.28xd

Xilinx EDK 14.2 Build EDK_P.28xd

WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\e
   dk\system\system.mhs line 31 
WARNING:EDK - IPNAME: axi_gpio, INSTANCE: axi_gpio_0 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\e
   dk\system\system.mhs line 118 
WARNING:EDK - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\e
   dk\system\system.mhs line 134 
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\e
   dk\system\system.mhs line 31 
WARNING:EDK - IPNAME: axi_gpio, INSTANCE: axi_gpio_0 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\e
   dk\system\system.mhs line 118 
WARNING:EDK - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\e
   dk\system\system.mhs line 134 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 314 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) axi_gpio_0	axi_interconnect_1

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 314 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) axi_gpio_0	axi_interconnect_1

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.2 Build EDK_P.28xd

Xilinx EDK 14.2 Build EDK_P.28xd

WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\e
   dk\system\system.mhs line 31 
WARNING:EDK - IPNAME: axi_gpio, INSTANCE: axi_gpio_0 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\e
   dk\system\system.mhs line 118 
WARNING:EDK - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\e
   dk\system\system.mhs line 134 
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\e
   dk\system\system.mhs line 31 
WARNING:EDK - IPNAME: axi_gpio, INSTANCE: axi_gpio_0 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\e
   dk\system\system.mhs line 118 
WARNING:EDK - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\e
   dk\system\system.mhs line 134 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 314 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) axi_gpio_0	axi_interconnect_1

Checking platform address map ...

Running DRCs...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 314 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) axi_gpio_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 1
slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 345 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 346 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 347 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 148 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 314 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) axi_gpio_0	axi_interconnect_1

Checking platform address map ...
Done!
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.2 Build EDK_P.28xd

Xilinx EDK 14.2 Build EDK_P.28xd

WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\e
   dk\system\system.mhs line 31 
WARNING:EDK - IPNAME: axi_gpio, INSTANCE: axi_gpio_0 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\e
   dk\system\system.mhs line 118 
WARNING:EDK - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\e
   dk\system\system.mhs line 134 
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\e
   dk\system\system.mhs line 31 
WARNING:EDK - IPNAME: axi_gpio, INSTANCE: axi_gpio_0 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\e
   dk\system\system.mhs line 118 
WARNING:EDK - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\e
   dk\system\system.mhs line 134 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 314 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) axi_gpio_0	axi_interconnect_1

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 314 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) axi_gpio_0	axi_interconnect_1

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.2 Build EDK_P.28xd

Xilinx EDK 14.2 Build EDK_P.28xd

WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\e
   dk\system\system.mhs line 31 
WARNING:EDK - IPNAME: axi_gpio, INSTANCE: axi_gpio_0 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\e
   dk\system\system.mhs line 118 
WARNING:EDK - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\e
   dk\system\system.mhs line 134 
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\e
   dk\system\system.mhs line 31 
WARNING:EDK - IPNAME: axi_gpio, INSTANCE: axi_gpio_0 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\e
   dk\system\system.mhs line 118 
WARNING:EDK - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\e
   dk\system\system.mhs line 134 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 314 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) axi_gpio_0	axi_interconnect_1

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 314 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) axi_gpio_0	axi_interconnect_1

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.2 Build EDK_P.28xd

Xilinx EDK 14.2 Build EDK_P.28xd

WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\e
   dk\system\system.mhs line 31 
WARNING:EDK - IPNAME: axi_gpio, INSTANCE: axi_gpio_0 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\e
   dk\system\system.mhs line 118 
WARNING:EDK - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\e
   dk\system\system.mhs line 134 
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\e
   dk\system\system.mhs line 31 
WARNING:EDK - IPNAME: axi_gpio, INSTANCE: axi_gpio_0 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\e
   dk\system\system.mhs line 118 
WARNING:EDK - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\e
   dk\system\system.mhs line 134 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 314 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) axi_gpio_0	axi_interconnect_1

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.2 Build EDK_P.28xd

Xilinx EDK 14.2 Build EDK_P.28xd

WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\e
   dk\system\system.mhs line 31 
WARNING:EDK - IPNAME: axi_gpio, INSTANCE: axi_gpio_0 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\e
   dk\system\system.mhs line 118 
WARNING:EDK - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\e
   dk\system\system.mhs line 134 
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\e
   dk\system\system.mhs line 31 
WARNING:EDK - IPNAME: axi_gpio, INSTANCE: axi_gpio_0 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\e
   dk\system\system.mhs line 118 
WARNING:EDK - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\e
   dk\system\system.mhs line 134 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 314 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) axi_gpio_0	axi_interconnect_1

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.2 Build EDK_P.28xd

Xilinx EDK 14.2 Build EDK_P.28xd

WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\e
   dk\system\system.mhs line 31 
WARNING:EDK - IPNAME: axi_gpio, INSTANCE: axi_gpio_0 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\e
   dk\system\system.mhs line 118 
WARNING:EDK - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\e
   dk\system\system.mhs line 134 
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\e
   dk\system\system.mhs line 31 
WARNING:EDK - IPNAME: axi_gpio, INSTANCE: axi_gpio_0 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\e
   dk\system\system.mhs line 118 
WARNING:EDK - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\e
   dk\system\system.mhs line 134 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 314 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) axi_gpio_0	axi_interconnect_1

Checking platform address map ...
Xilinx Platform Studio (XPS)
Xilinx EDK 14.2 Build EDK_P.28xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\edk\system\etc\system.filters
Done writing Tab View settings to:
	C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\edk\system\etc\system.gui
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.2 Build EDK_P.28xd

Xilinx EDK 14.2 Build EDK_P.28xd

WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\e
   dk\system\system.mhs line 31 
WARNING:EDK - IPNAME: axi_gpio, INSTANCE: axi_gpio_0 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\e
   dk\system\system.mhs line 118 
WARNING:EDK - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\e
   dk\system\system.mhs line 134 
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\e
   dk\system\system.mhs line 31 
WARNING:EDK - IPNAME: axi_gpio, INSTANCE: axi_gpio_0 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\e
   dk\system\system.mhs line 118 
WARNING:EDK - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\e
   dk\system\system.mhs line 134 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 314 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) axi_gpio_0	axi_interconnect_1

Checking platform address map ...

Running DRCs...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 314 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) axi_gpio_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 1
slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 345 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 346 
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 347 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 148 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 314 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) axi_gpio_0	axi_interconnect_1

Checking platform address map ...
Done!
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.2 Build EDK_P.28xd

Xilinx EDK 14.2 Build EDK_P.28xd

WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\e
   dk\system\system.mhs line 31 
WARNING:EDK - IPNAME: axi_gpio, INSTANCE: axi_gpio_0 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\e
   dk\system\system.mhs line 118 
WARNING:EDK - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\e
   dk\system\system.mhs line 134 
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\e
   dk\system\system.mhs line 31 
WARNING:EDK - IPNAME: axi_gpio, INSTANCE: axi_gpio_0 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\e
   dk\system\system.mhs line 118 
WARNING:EDK - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\e
   dk\system\system.mhs line 134 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 314 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) axi_gpio_0	axi_interconnect_1

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 314 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) axi_gpio_0	axi_interconnect_1

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.2 Build EDK_P.28xd

Xilinx EDK 14.2 Build EDK_P.28xd

WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\e
   dk\system\system.mhs line 31 
WARNING:EDK - IPNAME: axi_gpio, INSTANCE: axi_gpio_0 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\e
   dk\system\system.mhs line 118 
WARNING:EDK - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\e
   dk\system\system.mhs line 134 
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\e
   dk\system\system.mhs line 31 
WARNING:EDK - IPNAME: axi_gpio, INSTANCE: axi_gpio_0 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\e
   dk\system\system.mhs line 118 
WARNING:EDK - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Intro\LED_Controller\LED_Controller.srcs\sources_1\e
   dk\system\system.mhs line 134 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 314 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) axi_gpio_0	axi_interconnect_1

Checking platform address map ...
Xilinx Platform Studio (XPS)
Xilinx EDK 14.2 Build EDK_P.28xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	C:\Speedway\Fall_12\Zynq_Linux\lab1_1\LED_Controller\LED_Controller.srcs\sources_1\edk\system\etc\system.filters
Done writing Tab View settings to:
	C:\Speedway\Fall_12\Zynq_Linux\lab1_1\LED_Controller\LED_Controller.srcs\sources_1\edk\system\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.2 Build EDK_P.28xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	C:\Speedway\Fall_12\Zynq_Linux\lab1_1\LED_Controller\LED_Controller.srcs\sources_1\edk\system\etc\system.filters
Done writing Tab View settings to:
	C:\Speedway\Fall_12\Zynq_Linux\lab1_1\LED_Controller\LED_Controller.srcs\sources_1\edk\system\etc\system.gui
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.2 Build EDK_P.28xd

Xilinx EDK 14.2 Build EDK_P.28xd

WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Linux\lab1_1\LED_Controller\LED_Controller.srcs\sour
   ces_1\edk\system\system.mhs line 31 
WARNING:EDK - IPNAME: axi_gpio, INSTANCE: axi_gpio_0 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Linux\lab1_1\LED_Controller\LED_Controller.srcs\sour
   ces_1\edk\system\system.mhs line 118 
WARNING:EDK - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Linux\lab1_1\LED_Controller\LED_Controller.srcs\sour
   ces_1\edk\system\system.mhs line 134 
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Linux\lab1_1\LED_Controller\LED_Controller.srcs\sour
   ces_1\edk\system\system.mhs line 31 
WARNING:EDK - IPNAME: axi_gpio, INSTANCE: axi_gpio_0 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Linux\lab1_1\LED_Controller\LED_Controller.srcs\sour
   ces_1\edk\system\system.mhs line 118 
WARNING:EDK - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Linux\lab1_1\LED_Controller\LED_Controller.srcs\sour
   ces_1\edk\system\system.mhs line 134 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 314 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) axi_gpio_0	axi_interconnect_1

Checking platform address map ...
Xilinx Platform Studio (XPS)
Xilinx EDK 14.2 Build EDK_P.28xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	C:\Speedway\Fall_12\Zynq_Linux\lab1_1\LED_Controller\LED_Controller.srcs\sources_1\edk\system\etc\system.filters
Done writing Tab View settings to:
	C:\Speedway\Fall_12\Zynq_Linux\lab1_1\LED_Controller\LED_Controller.srcs\sources_1\edk\system\etc\system.gui
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.2 Build EDK_P.28xd

Xilinx EDK 14.2 Build EDK_P.28xd

WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Linux\lab1_1\LED_Controller\LED_Controller.srcs\sour
   ces_1\edk\system\system.mhs line 31 
WARNING:EDK - IPNAME: axi_gpio, INSTANCE: axi_gpio_0 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Linux\lab1_1\LED_Controller\LED_Controller.srcs\sour
   ces_1\edk\system\system.mhs line 118 
WARNING:EDK - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Linux\lab1_1\LED_Controller\LED_Controller.srcs\sour
   ces_1\edk\system\system.mhs line 134 
WARNING:EDK - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Linux\lab1_1\LED_Controller\LED_Controller.srcs\sour
   ces_1\edk\system\system.mhs line 31 
WARNING:EDK - IPNAME: axi_gpio, INSTANCE: axi_gpio_0 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Linux\lab1_1\LED_Controller\LED_Controller.srcs\sour
   ces_1\edk\system\system.mhs line 118 
WARNING:EDK - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Speedway\Fall_12\Zynq_Linux\lab1_1\LED_Controller\LED_Controller.srcs\sour
   ces_1\edk\system\system.mhs line 134 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 314 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) axi_gpio_0	axi_interconnect_1

Checking platform address map ...
