// Generated by CIRCT 42e53322a
module bsg_expand_bitmask_in_width_p8_expand_p1(	// /tmp/tmp.l3n7bnq8C7/11197_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_expand_bitmask_in_width_p8_expand_p1.cleaned.mlir:2:3
  input  [7:0] i,	// /tmp/tmp.l3n7bnq8C7/11197_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_expand_bitmask_in_width_p8_expand_p1.cleaned.mlir:2:58
  output [7:0] o	// /tmp/tmp.l3n7bnq8C7/11197_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_expand_bitmask_in_width_p8_expand_p1.cleaned.mlir:2:71
);

  assign o = i;	// /tmp/tmp.l3n7bnq8C7/11197_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_expand_bitmask_in_width_p8_expand_p1.cleaned.mlir:3:5
endmodule

