# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../LittleNet_ACC.gen/sources_1/bd/main_design/ipshared/ec67/hdl" --include "../../../../LittleNet_ACC.gen/sources_1/bd/main_design/ipshared/da1e/hdl" --include "../../../../LittleNet_ACC.gen/sources_1/bd/main_design/ipshared/25b7/hdl/verilog" --include "../../../../LittleNet_ACC.gen/sources_1/bd/main_design/ipshared/896c/hdl/verilog" --include "C:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" \
"../../../../LittleNet_ACC.gen/sources_1/ip/ROM_PW_5_0/sim/ROM_PW_5_0.v" \
"../../../../LittleNet_ACC.gen/sources_1/ip/ROM_PW_4_2/sim/ROM_PW_4_2.v" \
"../../../../LittleNet_ACC.gen/sources_1/ip/ROM_DW_4_1/sim/ROM_DW_4_1.v" \
"../../../../LittleNet_ACC.gen/sources_1/ip/ROM_PW_4_0/sim/ROM_PW_4_0.v" \
"../../../../LittleNet_ACC.gen/sources_1/ip/ROM_DW_3_2/sim/ROM_DW_3_2.v" \
"../../../../LittleNet_ACC.gen/sources_1/ip/ROM_PW_3_1/sim/ROM_PW_3_1.v" \
"../../../../LittleNet_ACC.gen/sources_1/ip/ROM_DW_3_0/sim/ROM_DW_3_0.v" \
"../../../../LittleNet_ACC.gen/sources_1/ip/ROM_PW_2_2/sim/ROM_PW_2_2.v" \
"../../../../LittleNet_ACC.gen/sources_1/ip/ROM_DW_2_1/sim/ROM_DW_2_1.v" \
"../../../../LittleNet_ACC.gen/sources_1/ip/ROM_PW_2_0/sim/ROM_PW_2_0.v" \
"../../../../LittleNet_ACC.gen/sources_1/ip/ROM_DW_1_2/sim/ROM_DW_1_2.v" \
"../../../../LittleNet_ACC.gen/sources_1/ip/ROM_PW_1_1/sim/ROM_PW_1_1.v" \
"../../../../LittleNet_ACC.gen/sources_1/ip/ROM_DW_1_0/sim/ROM_DW_1_0.v" \
"../../../../LittleNet_ACC.gen/sources_1/ip/RAM_A32_5824e_13a_B8_15a/sim/RAM_A32_5824e_13a_B8_15a.v" \
"../../../../LittleNet_ACC.gen/sources_1/ip/RAM_A32_2912e_12a_B8_14a/sim/RAM_A32_2912e_12a_B8_14a.v" \
"../../../../LittleNet_ACC.gen/sources_1/ip/RAM_A32_10400e_14a_B8_16a/sim/RAM_A32_10400e_14a_B8_16a.v" \
"../../../../LittleNet_ACC.gen/sources_1/ip/RAM_A32_20000e_15a_B8_17a/sim/RAM_A32_20000e_15a_B8_17a.v" \
"../../../../LittleNet_ACC.gen/sources_1/ip/RAM_A32_10000e_14a_B8_16a/sim/RAM_A32_10000e_14a_B8_16a.v" \
"../../../../LittleNet_ACC.gen/sources_1/ip/RAM_A32_75000e_17a_B8_19a/sim/RAM_A32_75000e_17a_B8_19a.v" \
"../../../../LittleNet_ACC.gen/sources_1/ip/RAM_A32_15000e_14a_B8_16a/sim/RAM_A32_15000e_14a_B8_16a.v" \

sv xil_defaultlib  --include "../../../../LittleNet_ACC.gen/sources_1/bd/main_design/ipshared/ec67/hdl" --include "../../../../LittleNet_ACC.gen/sources_1/bd/main_design/ipshared/da1e/hdl" --include "../../../../LittleNet_ACC.gen/sources_1/bd/main_design/ipshared/25b7/hdl/verilog" --include "../../../../LittleNet_ACC.gen/sources_1/bd/main_design/ipshared/896c/hdl/verilog" --include "C:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" \
"../../../../LittleNet_ACC.srcs/sources_1/new/delay_line.sv" \
"../../../../LittleNet_ACC.srcs/sources_1/new/depthwise_conv2d_unit.sv" \
"../../../../LittleNet_ACC.srcs/sources_1/new/little_net_acc.sv" \
"../../../../LittleNet_ACC.srcs/sources_1/new/maxpool2d_unit.sv" \
"../../../../LittleNet_ACC.srcs/sources_1/new/mux_writer_unit.sv" \
"../../../../LittleNet_ACC.srcs/sources_1/new/packaged_littlenet.sv" \
"../../../../LittleNet_ACC.srcs/sources_1/new/pointwise_conv2d_unit.sv" \
"../../../../LittleNet_ACC.srcs/sources_1/new/shift_reg.sv" \
"../../../../LittleNet_ACC.srcs/sources_1/new/sliding_window_unit.sv" \
"../../../../LittleNet_ACC.srcs/sources_1/new/streamer_unit.sv" \
"../../../../LittleNet_ACC.srcs/sources_1/new/utils.sv" \
"../../../../LittleNet_ACC.srcs/sources_1/new/weights_loading_unit.sv" \
"../../../../LittleNet_ACC.srcs/sim_1/new/little_net_acc_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
