/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Copyright (c) 2022 MediaTek Inc.
 *
 * Author: Ming-Hsuan Chiang <Ming-Hsuan.Chiang@mediatek>
 *
 */

const unsigned char fdvt_FPGA_DMA0_outer0_output_frame01[] = {
0x99,0x00,0x96,0x00,
0xaa,0x00,0xab,0x00,
0x0a,0xf0,0x5f,0x3f,
0x00,0x00,0x00,0x00,
0x00,0x00,0x00,0x00,
0x22,0x98,0xd0,0x40,
0x00,0xe8,0xa3,0x8f,
0xfe,0xf6,0x06,0x00,
0xc0,0x00,0x90,0x00,
0xd2,0x00,0xa8,0x00,
0x15,0xb4,0x5f,0x3f,
0x00,0x00,0x00,0x00,
0x00,0x00,0x00,0x00,
0x14,0xc8,0xd0,0x40,
0x03,0xf4,0xa3,0xbf,
0xfd,0xf6,0x0a,0x00,
0xc0,0x00,0x8e,0x00,
0xd3,0x00,0xa6,0x00,
0x15,0xb4,0x8f,0x3f,
0x00,0x00,0x00,0x00,
0x00,0x00,0x00,0x00,
0x3f,0xc8,0xd0,0x40,
0x03,0xf4,0xa3,0xbf,
0xfd,0xf6,0x0e,0x00,
0x99,0x00,0xc6,0x00,
0xab,0x00,0xde,0x00,
0x19,0xe0,0x3f,0x3e,
0x00,0x00,0x00,0x00,
0x00,0x00,0x00,0x00,
0x19,0x2c,0x91,0x41,
0x03,0xdb,0x3f,0xbf,
0xfd,0xf3,0x12,0x00,
0x97,0x00,0xc7,0x00,
0xaa,0x00,0xe3,0x00,
0x1d,0xc4,0x6f,0x3e,
0x00,0x00,0x00,0x00,
0x00,0x00,0x00,0x00,
0x1c,0x5c,0xd1,0x40,
0x03,0xdb,0x6f,0xff,
0xfc,0xf3,0x16,0x00};
