// Seed: 1558119477
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  assign id_1 = 1;
endmodule
module module_1 (
    output wire id_0,
    input  wand id_1
);
  wire id_3;
  wor  id_4 = (id_1.sum);
  wire id_5;
  module_0(
      id_5, id_3
  );
endmodule
module module_0 (
    input wire id_0,
    input tri0 id_1,
    output tri0 id_2,
    output uwire id_3,
    output supply0 id_4,
    output wor module_2
);
  assign id_5 = 1;
  assign id_5 = 1;
  xor (id_5, id_1, id_0, id_7);
  wire id_7;
  module_0(
      id_7, id_7
  );
  initial begin
    begin
      $display(id_0);
    end
  end
endmodule
