-------------------------------------------------------------------------------
-- fir_branch_parallel.vhd
-- Parallel-MAC FIR Branch for Polyphase Channelizer (ZCU102 path)
-------------------------------------------------------------------------------
-- Open Research Institute
-- Project: Polyphase Channelizer (Haifuraiya configuration)
-- Target:  Xilinx Zynq UltraScale+ MPSoC (ZCU102, xczu9eg-ffvb1156-2-e)
--
-------------------------------------------------------------------------------
-- OVERVIEW
-------------------------------------------------------------------------------
-- This is a drop-in replacement for fir_branch.vhd that exploits the
-- abundance of DSP slices on the ZU9EG (2,520 DSP48E2). Where the iCE40
-- version uses a single multiplier walked across taps over M cycles,
-- this version instantiates all TAPS_PER_BRANCH multipliers in parallel
-- and sums them through an adder tree that synthesis builds from the
-- expression. Per-branch DSP cost: TAPS_PER_BRANCH (24 for Haifuraiya).
-- Total filterbank DSP cost: N_CHANNELS * TAPS_PER_BRANCH = 1,536, well
-- under the 2,520 budget.
--
-- This entity is also self-contained on coefficients: it reads its own
-- slice of the prototype filter from COEFF_FILE at elaboration time,
-- using the same branch-major file layout the iCE40 ROM-loader assumes
-- (branch k's TAPS_PER_BRANCH coefficients live at file lines
-- BRANCH_INDEX*TAPS_PER_BRANCH .. (BRANCH_INDEX+1)*TAPS_PER_BRANCH - 1).
-- This means: no coeff_rom instance, no LOAD_COEFFS state at the
-- filterbank, no ready latency. Each branch owns its data path end to end.
--
-------------------------------------------------------------------------------
-- TIMING
-------------------------------------------------------------------------------
--   Latency: 3 clocks from sample_valid to result_valid.
--
--   The 24-tap MAC is split into two parallel 12-tap halves so the DSP
--   cascade depth in each cycle is roughly half what a single
--   combinational 24-tap MAC would be.  Mult+add fusion is preserved
--   within each half (one DSP48E2 per tap with PCIN/PCOUT cascade),
--   which is what closes timing at 100 MHz on ZCU102 -2.
--
--   Cycle T   : sample arrives (sample_valid=1, sample_in=X)
--               -> delay line shift queued
--               -> valid_d <= 1
--   Cycle T+1 : taps register reflects new sample
--               -> two 12-tap half-MACs combinational settle
--               -> mac_partial_a <= sum of taps[0..11]  * COEFFS[0..11]
--               -> mac_partial_b <= sum of taps[12..23] * COEFFS[12..23]
--               -> valid_dd <= valid_d (=1)
--   Cycle T+2 : mac_reg <= mac_partial_a + mac_partial_b (final add)
--               -> valid_q <= valid_dd (=1)
--   Cycle T+2 (after edge) : result_valid='1', result=MAC of new taps
--
-- For Haifuraiya at 100 MHz with 10 Msps input (10 clk/sample), each
-- branch sees its sample once every N*10 = 640 clocks. 3-clock MAC
-- latency is comfortable in that envelope.  The parent filterbank
-- already pipelines frame_complete through three stages (d0->d1->d2)
-- so outputs_valid is aligned with the last branch's mac_reg without
-- any further filterbank change.
--
-------------------------------------------------------------------------------
-- BLOCK DIAGRAM
-------------------------------------------------------------------------------
--
--                         ┌──────────────────────────────────────────┐
--                         │            fir_branch_parallel           │
--                         │                                          │
--    sample_in ──────────►│──┐                                       │
--                         │  │   ┌─────────────────┐                 │
--    sample_valid ───────►│──┴──►│   delay line    │                 │
--                         │      │   M registers   │                 │
--                         │      └────────┬────────┘                 │
--                         │               │ M parallel taps          │
--                         │               ▼                          │
--                         │      ┌─────────────────┐                 │
--                         │      │ 12-tap half-MAC │  (DSP48E2       │
--                         │      │ taps[0..11]     │   cascade with  │
--                         │      │   * COEFFS      │   mult+add      │
--                         │      └────────┬────────┘   fusion)       │
--                         │               ▼                          │
--                         │      ┌─────────────────┐                 │
--                         │      │ mac_partial_a   │ (pipeline reg)  │
--                         │      └────────┬────────┘                 │
--                         │               │                          │
--                         │      (in parallel)                       │
--                         │      ┌─────────────────┐                 │
--                         │      │ 12-tap half-MAC │  (DSP48E2       │
--                         │      │ taps[12..23]    │   cascade with  │
--                         │      │   * COEFFS      │   mult+add      │
--                         │      └────────┬────────┘   fusion)       │
--                         │               ▼                          │
--                         │      ┌─────────────────┐                 │
--                         │      │ mac_partial_b   │ (pipeline reg)  │
--                         │      └────────┬────────┘                 │
--                         │               │                          │
--                         │      ┌────────▼────────┐                 │
--                         │      │  final add reg  │────► result     │
--                         │      │    (mac_reg)    │                 │
--                         │      └─────────────────┘                 │
--                         │                                          │
--                         │   COEFFS read from COEFF_FILE at         │
--                         │   elaboration; constant after that       │
--                         │                                          │
--                         └──────────────────────────────────────────┘
--
-------------------------------------------------------------------------------

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

-- Coefficients come from a generated VHDL-93 package, not a runtime hex
-- file. See haifuraiya_coeffs_pkg.vhd / gen_coeff_pkg.py.
use work.haifuraiya_coeffs_pkg.all;

entity fir_branch_parallel is
    generic (
        -- Number of taps in this branch
        TAPS_PER_BRANCH : positive := 24;

        -- Sample width (signed)
        DATA_WIDTH      : positive := 16;

        -- Coefficient width (signed)
        COEFF_WIDTH     : positive := 16;

        -- Accumulator/output width
        -- Need DATA_WIDTH + COEFF_WIDTH + ceil(log2(TAPS_PER_BRANCH))
        -- For Haifuraiya: 16 + 16 + 5 = 37 minimum; using 40 with margin
        ACCUM_WIDTH     : positive := 40;

        -- Kept for upstream-instantiation compatibility; ignored at
        -- elaboration. Coefficients come from haifuraiya_coeffs_pkg.
        COEFF_FILE      : string  := "";

        -- This branch's index within the filterbank.
        -- Coefficients are read from file lines:
        --   BRANCH_INDEX*TAPS_PER_BRANCH .. (BRANCH_INDEX+1)*TAPS_PER_BRANCH - 1
        BRANCH_INDEX    : natural
    );
    port (
        clk          : in  std_logic;
        reset        : in  std_logic;

        sample_in    : in  std_logic_vector(DATA_WIDTH - 1 downto 0);
        sample_valid : in  std_logic;

        result       : out std_logic_vector(ACCUM_WIDTH - 1 downto 0);
        result_valid : out std_logic
    );
end entity fir_branch_parallel;

architecture rtl of fir_branch_parallel is

    ---------------------------------------------------------------------------
    -- Local types
    ---------------------------------------------------------------------------
    type sample_array_t is array (0 to TAPS_PER_BRANCH - 1) of
        signed(DATA_WIDTH - 1 downto 0);
    type coeff_array_t is array (0 to TAPS_PER_BRANCH - 1) of
        signed(COEFF_WIDTH - 1 downto 0);

    ---------------------------------------------------------------------------
    -- Pull this branch's coefficient slice out of the embedded flat array.
    -- Layout is branch-major (matches the original .hex file order):
    -- branch B tap T at HAIFURAIYA_COEFFS_FLAT(B * TAPS_PER_BRANCH + T).
    ---------------------------------------------------------------------------
    function get_branch_coeffs return coeff_array_t is
        variable r : coeff_array_t;
    begin
        for t in 0 to TAPS_PER_BRANCH - 1 loop
            r(t) := signed(HAIFURAIYA_COEFFS_FLAT(
                              BRANCH_INDEX * TAPS_PER_BRANCH + t));
        end loop;
        return r;
    end function;

    constant COEFFS : coeff_array_t := get_branch_coeffs;

    ---------------------------------------------------------------------------
    -- Internal signals
    ---------------------------------------------------------------------------
    signal taps          : sample_array_t := (others => (others => '0'));
    -- Two registered 12-tap partial-MAC results.  Vivado collapses the
    -- multiplier and the per-tap add of each half into a DSP48E2
    -- PCIN/PCOUT cascade, so the critical path inside each half is one
    -- DSP-cascade hop per tap (12 hops) instead of all 24 in series.
    signal mac_partial_a : signed(ACCUM_WIDTH - 1 downto 0) := (others => '0');
    signal mac_partial_b : signed(ACCUM_WIDTH - 1 downto 0) := (others => '0');
    signal mac_reg       : signed(ACCUM_WIDTH - 1 downto 0) := (others => '0');
    -- Three-stage valid pipeline tracks the three MAC pipeline stages:
    --   valid_d  : sample_valid registered (matches taps update)
    --   valid_dd : valid_d registered      (matches mac_partial_{a,b} update)
    --   valid_q  : valid_dd registered     (matches mac_reg update)
    signal valid_d  : std_logic := '0';
    signal valid_dd : std_logic := '0';
    signal valid_q  : std_logic := '0';

begin

    ---------------------------------------------------------------------------
    -- Stage 1: Delay line shift on each new sample
    -- Owns: taps array. No cross-process writes.
    ---------------------------------------------------------------------------
    p_shift : process(clk)
    begin
        if rising_edge(clk) then
            if reset = '1' then
                taps <= (others => (others => '0'));
            elsif sample_valid = '1' then
                taps(0) <= signed(sample_in);
                for i in 1 to TAPS_PER_BRANCH - 1 loop
                    taps(i) <= taps(i - 1);
                end loop;
            end if;
        end if;
    end process p_shift;

    ---------------------------------------------------------------------------
    -- Stage 2: Two parallel 12-tap half-MACs (DSP48E2 cascades)
    -- Owns: mac_partial_a, mac_partial_b.  Each half is a combinational
    -- 12-tap MAC computed inside one clock period and registered at the
    -- output.  The for-loops written as variable accumulators steer
    -- Vivado toward PCIN/PCOUT cascades inside the DSP48E2 chain, with
    -- mult+add fused per tap.  Splitting at TAPS_PER_BRANCH/2 cuts the
    -- cascade depth roughly in half compared to a 24-tap MAC tree,
    -- which is what makes 100 MHz close on ZCU102 -2.
    --
    -- COEFFS are elaboration-time constants, so trivial coefficients
    -- (zero, +/-1, small powers of two) still get folded away and
    -- reduce DSP count below the naive TAPS_PER_BRANCH per branch.
    ---------------------------------------------------------------------------
    p_mac_halves : process(clk)
        variable acc_a : signed(ACCUM_WIDTH - 1 downto 0);
        variable acc_b : signed(ACCUM_WIDTH - 1 downto 0);
    begin
        if rising_edge(clk) then
            if reset = '1' then
                mac_partial_a <= (others => '0');
                mac_partial_b <= (others => '0');
            else
                -- First half: taps[0 .. TAPS_PER_BRANCH/2 - 1]
                acc_a := (others => '0');
                for i in 0 to (TAPS_PER_BRANCH / 2) - 1 loop
                    acc_a := acc_a + resize(taps(i) * COEFFS(i), ACCUM_WIDTH);
                end loop;
                mac_partial_a <= acc_a;

                -- Second half: taps[TAPS_PER_BRANCH/2 .. TAPS_PER_BRANCH - 1]
                acc_b := (others => '0');
                for i in TAPS_PER_BRANCH / 2 to TAPS_PER_BRANCH - 1 loop
                    acc_b := acc_b + resize(taps(i) * COEFFS(i), ACCUM_WIDTH);
                end loop;
                mac_partial_b <= acc_b;
            end if;
        end if;
    end process p_mac_halves;

    ---------------------------------------------------------------------------
    -- Stage 3: Final add of the two half-MAC results
    -- Owns: mac_reg.  Single ACCUM_WIDTH-wide adder; trivially fast.
    ---------------------------------------------------------------------------
    p_final_sum : process(clk)
    begin
        if rising_edge(clk) then
            if reset = '1' then
                mac_reg <= (others => '0');
            else
                mac_reg <= mac_partial_a + mac_partial_b;
            end if;
        end if;
    end process p_final_sum;

    ---------------------------------------------------------------------------
    -- Stage 4: Valid pipeline
    -- Owns: valid_d, valid_dd, valid_q.  Three stages track the three
    -- data pipeline stages above (taps update, mac_partial_* update,
    -- mac_reg update).
    ---------------------------------------------------------------------------
    p_valid : process(clk)
    begin
        if rising_edge(clk) then
            if reset = '1' then
                valid_d  <= '0';
                valid_dd <= '0';
                valid_q  <= '0';
            else
                valid_d  <= sample_valid;
                valid_dd <= valid_d;
                valid_q  <= valid_dd;
            end if;
        end if;
    end process p_valid;

    result       <= std_logic_vector(mac_reg);
    result_valid <= valid_q;

end architecture rtl;
