Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2.2 (lin64) Build 6060944 Thu Mar 06 19:10:09 MST 2025
| Date         : Tue Apr 15 23:16:57 2025
| Host         : fedora running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
SYNTH-10   Warning   Wide multiplier                3           
TIMING-18  Warning   Missing input or output delay  22          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     76.394        0.000                      0                 3533        0.065        0.000                      0                 3533       49.500        0.000                       0                  1297  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              76.394        0.000                      0                 3533        0.065        0.000                      0                 3533       49.500        0.000                       0                  1297  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       76.394ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             76.394ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_p0_score_reg_q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        23.418ns  (logic 8.212ns (35.067%)  route 15.206ns (64.933%))
  Logic Levels:           13  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 104.840 - 100.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        1.572     5.156    reset_cond/clk_IBUF_BUFG
    SLICE_X52Y47         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y47         FDSE (Prop_fdse_C_Q)         0.518     5.674 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=1108, routed)        7.097    12.772    game_datapath/game_cu/D_game_fsm_q_reg[4]_2[0]
    SLICE_X58Y55         LUT6 (Prop_lut6_I1_O)        0.124    12.896 f  game_datapath/game_cu/out_sig0__0_i_39/O
                         net (fo=2, routed)           1.193    14.089    game_datapath/game_cu/out_sig0__0_i_39_n_0
    SLICE_X56Y57         LUT6 (Prop_lut6_I5_O)        0.124    14.213 r  game_datapath/game_cu/out_sig0__0_i_17/O
                         net (fo=23, routed)          1.812    16.025    game_datapath/game_alu/out_sig0__1_4[0]
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      4.036    20.061 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    20.063    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    21.581 r  game_datapath/game_alu/out_sig0__1/P[0]
                         net (fo=2, routed)           1.343    22.924    game_datapath/game_alu/out_sig0__1_n_105
    SLICE_X54Y49         LUT2 (Prop_lut2_I0_O)        0.124    23.048 r  game_datapath/game_alu/i__carry_i_3/O
                         net (fo=1, routed)           0.000    23.048    game_datapath/game_alu/i__carry_i_3_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.581 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.001    23.581    game_datapath/game_alu/out_sig0_inferred__1/i__carry_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.698 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.698    game_datapath/game_alu/out_sig0_inferred__1/i__carry__0_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.815 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.815    game_datapath/game_alu/out_sig0_inferred__1/i__carry__1_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    24.138 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__2/O[1]
                         net (fo=1, routed)           0.789    24.928    game_datapath/game_cu/D_correct_button_reg_q[31]_i_17_0[1]
    SLICE_X53Y53         LUT5 (Prop_lut5_I2_O)        0.306    25.234 r  game_datapath/game_cu/D_correct_button_reg_q[29]_i_12/O
                         net (fo=1, routed)           0.520    25.754    game_datapath/game_cu/D_correct_button_reg_q[29]_i_12_n_0
    SLICE_X52Y53         LUT6 (Prop_lut6_I5_O)        0.124    25.878 r  game_datapath/game_cu/D_correct_button_reg_q[29]_i_10/O
                         net (fo=1, routed)           0.417    26.296    game_datapath/game_cu/D_correct_button_reg_q[29]_i_10_n_0
    SLICE_X52Y54         LUT3 (Prop_lut3_I1_O)        0.124    26.420 f  game_datapath/game_cu/D_correct_button_reg_q[29]_i_6/O
                         net (fo=1, routed)           0.677    27.097    game_datapath/game_cu/D_correct_button_reg_q[29]_i_6_n_0
    SLICE_X46Y54         LUT5 (Prop_lut5_I4_O)        0.124    27.221 r  game_datapath/game_cu/D_correct_button_reg_q[29]_i_1/O
                         net (fo=10, routed)          1.354    28.574    game_datapath/game_regfiles/D_correct_button_reg_q_reg[31]_1[29]
    SLICE_X42Y58         FDRE                                         r  game_datapath/game_regfiles/D_p0_score_reg_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        1.436   104.840    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X42Y58         FDRE                                         r  game_datapath/game_regfiles/D_p0_score_reg_q_reg[29]/C
                         clock pessimism              0.179   105.020    
                         clock uncertainty           -0.035   104.984    
    SLICE_X42Y58         FDRE (Setup_fdre_C_D)       -0.016   104.968    game_datapath/game_regfiles/D_p0_score_reg_q_reg[29]
  -------------------------------------------------------------------
                         required time                        104.968    
                         arrival time                         -28.574    
  -------------------------------------------------------------------
                         slack                                 76.394    

Slack (MET) :             76.451ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        23.337ns  (logic 8.435ns (36.145%)  route 14.902ns (63.855%))
  Logic Levels:           13  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 104.840 - 100.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        1.572     5.156    reset_cond/clk_IBUF_BUFG
    SLICE_X52Y47         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y47         FDSE (Prop_fdse_C_Q)         0.518     5.674 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=1108, routed)        7.097    12.772    game_datapath/game_cu/D_game_fsm_q_reg[4]_2[0]
    SLICE_X58Y55         LUT6 (Prop_lut6_I1_O)        0.124    12.896 f  game_datapath/game_cu/out_sig0__0_i_39/O
                         net (fo=2, routed)           1.193    14.089    game_datapath/game_cu/out_sig0__0_i_39_n_0
    SLICE_X56Y57         LUT6 (Prop_lut6_I5_O)        0.124    14.213 r  game_datapath/game_cu/out_sig0__0_i_17/O
                         net (fo=23, routed)          1.812    16.025    game_datapath/game_alu/out_sig0__1_4[0]
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      4.036    20.061 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    20.063    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    21.581 r  game_datapath/game_alu/out_sig0__1/P[0]
                         net (fo=2, routed)           1.343    22.924    game_datapath/game_alu/out_sig0__1_n_105
    SLICE_X54Y49         LUT2 (Prop_lut2_I0_O)        0.124    23.048 r  game_datapath/game_alu/i__carry_i_3/O
                         net (fo=1, routed)           0.000    23.048    game_datapath/game_alu/i__carry_i_3_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.581 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.001    23.581    game_datapath/game_alu/out_sig0_inferred__1/i__carry_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.698 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.698    game_datapath/game_alu/out_sig0_inferred__1/i__carry__0_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.815 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.815    game_datapath/game_alu/out_sig0_inferred__1/i__carry__1_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    24.130 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__2/O[3]
                         net (fo=1, routed)           0.967    25.097    game_datapath/game_cu/D_correct_button_reg_q[31]_i_17_0[3]
    SLICE_X53Y53         LUT5 (Prop_lut5_I2_O)        0.307    25.404 r  game_datapath/game_cu/D_correct_button_reg_q[31]_i_27/O
                         net (fo=1, routed)           0.436    25.841    game_datapath/game_cu/D_correct_button_reg_q[31]_i_27_n_0
    SLICE_X52Y53         LUT6 (Prop_lut6_I5_O)        0.124    25.965 r  game_datapath/game_cu/D_correct_button_reg_q[31]_i_17/O
                         net (fo=1, routed)           0.594    26.559    game_datapath/game_cu/D_correct_button_reg_q[31]_i_17_n_0
    SLICE_X52Y54         LUT3 (Prop_lut3_I1_O)        0.150    26.709 f  game_datapath/game_cu/D_correct_button_reg_q[31]_i_8/O
                         net (fo=1, routed)           0.309    27.018    game_datapath/game_cu/D_correct_button_reg_q[31]_i_8_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I5_O)        0.328    27.346 r  game_datapath/game_cu/D_correct_button_reg_q[31]_i_2/O
                         net (fo=10, routed)          1.148    28.493    game_datapath/game_regfiles/D_correct_button_reg_q_reg[31]_1[31]
    SLICE_X40Y57         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        1.436   104.840    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X40Y57         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[31]/C
                         clock pessimism              0.179   105.020    
                         clock uncertainty           -0.035   104.984    
    SLICE_X40Y57         FDRE (Setup_fdre_C_D)       -0.040   104.944    game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[31]
  -------------------------------------------------------------------
                         required time                        104.944    
                         arrival time                         -28.493    
  -------------------------------------------------------------------
                         slack                                 76.451    

Slack (MET) :             76.458ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_data_reg_q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        23.339ns  (logic 8.212ns (35.186%)  route 15.127ns (64.814%))
  Logic Levels:           13  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 104.837 - 100.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        1.572     5.156    reset_cond/clk_IBUF_BUFG
    SLICE_X52Y47         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y47         FDSE (Prop_fdse_C_Q)         0.518     5.674 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=1108, routed)        7.097    12.772    game_datapath/game_cu/D_game_fsm_q_reg[4]_2[0]
    SLICE_X58Y55         LUT6 (Prop_lut6_I1_O)        0.124    12.896 f  game_datapath/game_cu/out_sig0__0_i_39/O
                         net (fo=2, routed)           1.193    14.089    game_datapath/game_cu/out_sig0__0_i_39_n_0
    SLICE_X56Y57         LUT6 (Prop_lut6_I5_O)        0.124    14.213 r  game_datapath/game_cu/out_sig0__0_i_17/O
                         net (fo=23, routed)          1.812    16.025    game_datapath/game_alu/out_sig0__1_4[0]
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      4.036    20.061 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    20.063    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    21.581 r  game_datapath/game_alu/out_sig0__1/P[0]
                         net (fo=2, routed)           1.343    22.924    game_datapath/game_alu/out_sig0__1_n_105
    SLICE_X54Y49         LUT2 (Prop_lut2_I0_O)        0.124    23.048 r  game_datapath/game_alu/i__carry_i_3/O
                         net (fo=1, routed)           0.000    23.048    game_datapath/game_alu/i__carry_i_3_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.581 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.001    23.581    game_datapath/game_alu/out_sig0_inferred__1/i__carry_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.698 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.698    game_datapath/game_alu/out_sig0_inferred__1/i__carry__0_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.815 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.815    game_datapath/game_alu/out_sig0_inferred__1/i__carry__1_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    24.138 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__2/O[1]
                         net (fo=1, routed)           0.789    24.928    game_datapath/game_cu/D_correct_button_reg_q[31]_i_17_0[1]
    SLICE_X53Y53         LUT5 (Prop_lut5_I2_O)        0.306    25.234 r  game_datapath/game_cu/D_correct_button_reg_q[29]_i_12/O
                         net (fo=1, routed)           0.520    25.754    game_datapath/game_cu/D_correct_button_reg_q[29]_i_12_n_0
    SLICE_X52Y53         LUT6 (Prop_lut6_I5_O)        0.124    25.878 r  game_datapath/game_cu/D_correct_button_reg_q[29]_i_10/O
                         net (fo=1, routed)           0.417    26.296    game_datapath/game_cu/D_correct_button_reg_q[29]_i_10_n_0
    SLICE_X52Y54         LUT3 (Prop_lut3_I1_O)        0.124    26.420 f  game_datapath/game_cu/D_correct_button_reg_q[29]_i_6/O
                         net (fo=1, routed)           0.677    27.097    game_datapath/game_cu/D_correct_button_reg_q[29]_i_6_n_0
    SLICE_X46Y54         LUT5 (Prop_lut5_I4_O)        0.124    27.221 r  game_datapath/game_cu/D_correct_button_reg_q[29]_i_1/O
                         net (fo=10, routed)          1.275    28.495    game_datapath/game_regfiles/D_correct_button_reg_q_reg[31]_1[29]
    SLICE_X38Y59         FDRE                                         r  game_datapath/game_regfiles/D_data_reg_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        1.433   104.837    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X38Y59         FDRE                                         r  game_datapath/game_regfiles/D_data_reg_q_reg[29]/C
                         clock pessimism              0.179   105.017    
                         clock uncertainty           -0.035   104.981    
    SLICE_X38Y59         FDRE (Setup_fdre_C_D)       -0.028   104.953    game_datapath/game_regfiles/D_data_reg_q_reg[29]
  -------------------------------------------------------------------
                         required time                        104.953    
                         arrival time                         -28.495    
  -------------------------------------------------------------------
                         slack                                 76.458    

Slack (MET) :             76.464ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_motor_speed_reg_q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        23.296ns  (logic 8.435ns (36.208%)  route 14.861ns (63.792%))
  Logic Levels:           13  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 104.839 - 100.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        1.572     5.156    reset_cond/clk_IBUF_BUFG
    SLICE_X52Y47         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y47         FDSE (Prop_fdse_C_Q)         0.518     5.674 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=1108, routed)        7.097    12.772    game_datapath/game_cu/D_game_fsm_q_reg[4]_2[0]
    SLICE_X58Y55         LUT6 (Prop_lut6_I1_O)        0.124    12.896 f  game_datapath/game_cu/out_sig0__0_i_39/O
                         net (fo=2, routed)           1.193    14.089    game_datapath/game_cu/out_sig0__0_i_39_n_0
    SLICE_X56Y57         LUT6 (Prop_lut6_I5_O)        0.124    14.213 r  game_datapath/game_cu/out_sig0__0_i_17/O
                         net (fo=23, routed)          1.812    16.025    game_datapath/game_alu/out_sig0__1_4[0]
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      4.036    20.061 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    20.063    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    21.581 r  game_datapath/game_alu/out_sig0__1/P[0]
                         net (fo=2, routed)           1.343    22.924    game_datapath/game_alu/out_sig0__1_n_105
    SLICE_X54Y49         LUT2 (Prop_lut2_I0_O)        0.124    23.048 r  game_datapath/game_alu/i__carry_i_3/O
                         net (fo=1, routed)           0.000    23.048    game_datapath/game_alu/i__carry_i_3_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.581 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.001    23.581    game_datapath/game_alu/out_sig0_inferred__1/i__carry_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.698 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.698    game_datapath/game_alu/out_sig0_inferred__1/i__carry__0_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.815 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.815    game_datapath/game_alu/out_sig0_inferred__1/i__carry__1_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    24.130 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__2/O[3]
                         net (fo=1, routed)           0.967    25.097    game_datapath/game_cu/D_correct_button_reg_q[31]_i_17_0[3]
    SLICE_X53Y53         LUT5 (Prop_lut5_I2_O)        0.307    25.404 r  game_datapath/game_cu/D_correct_button_reg_q[31]_i_27/O
                         net (fo=1, routed)           0.436    25.841    game_datapath/game_cu/D_correct_button_reg_q[31]_i_27_n_0
    SLICE_X52Y53         LUT6 (Prop_lut6_I5_O)        0.124    25.965 r  game_datapath/game_cu/D_correct_button_reg_q[31]_i_17/O
                         net (fo=1, routed)           0.594    26.559    game_datapath/game_cu/D_correct_button_reg_q[31]_i_17_n_0
    SLICE_X52Y54         LUT3 (Prop_lut3_I1_O)        0.150    26.709 f  game_datapath/game_cu/D_correct_button_reg_q[31]_i_8/O
                         net (fo=1, routed)           0.309    27.018    game_datapath/game_cu/D_correct_button_reg_q[31]_i_8_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I5_O)        0.328    27.346 r  game_datapath/game_cu/D_correct_button_reg_q[31]_i_2/O
                         net (fo=10, routed)          1.107    28.452    game_datapath/game_regfiles/D_correct_button_reg_q_reg[31]_1[31]
    SLICE_X43Y60         FDRE                                         r  game_datapath/game_regfiles/D_motor_speed_reg_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        1.435   104.839    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X43Y60         FDRE                                         r  game_datapath/game_regfiles/D_motor_speed_reg_q_reg[31]/C
                         clock pessimism              0.179   105.019    
                         clock uncertainty           -0.035   104.983    
    SLICE_X43Y60         FDRE (Setup_fdre_C_D)       -0.067   104.916    game_datapath/game_regfiles/D_motor_speed_reg_q_reg[31]
  -------------------------------------------------------------------
                         required time                        104.916    
                         arrival time                         -28.452    
  -------------------------------------------------------------------
                         slack                                 76.464    

Slack (MET) :             76.479ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_data_reg_q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        23.316ns  (logic 8.435ns (36.177%)  route 14.881ns (63.823%))
  Logic Levels:           13  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 104.837 - 100.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        1.572     5.156    reset_cond/clk_IBUF_BUFG
    SLICE_X52Y47         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y47         FDSE (Prop_fdse_C_Q)         0.518     5.674 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=1108, routed)        7.097    12.772    game_datapath/game_cu/D_game_fsm_q_reg[4]_2[0]
    SLICE_X58Y55         LUT6 (Prop_lut6_I1_O)        0.124    12.896 f  game_datapath/game_cu/out_sig0__0_i_39/O
                         net (fo=2, routed)           1.193    14.089    game_datapath/game_cu/out_sig0__0_i_39_n_0
    SLICE_X56Y57         LUT6 (Prop_lut6_I5_O)        0.124    14.213 r  game_datapath/game_cu/out_sig0__0_i_17/O
                         net (fo=23, routed)          1.812    16.025    game_datapath/game_alu/out_sig0__1_4[0]
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      4.036    20.061 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    20.063    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    21.581 r  game_datapath/game_alu/out_sig0__1/P[0]
                         net (fo=2, routed)           1.343    22.924    game_datapath/game_alu/out_sig0__1_n_105
    SLICE_X54Y49         LUT2 (Prop_lut2_I0_O)        0.124    23.048 r  game_datapath/game_alu/i__carry_i_3/O
                         net (fo=1, routed)           0.000    23.048    game_datapath/game_alu/i__carry_i_3_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.581 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.001    23.581    game_datapath/game_alu/out_sig0_inferred__1/i__carry_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.698 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.698    game_datapath/game_alu/out_sig0_inferred__1/i__carry__0_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.815 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.815    game_datapath/game_alu/out_sig0_inferred__1/i__carry__1_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    24.130 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__2/O[3]
                         net (fo=1, routed)           0.967    25.097    game_datapath/game_cu/D_correct_button_reg_q[31]_i_17_0[3]
    SLICE_X53Y53         LUT5 (Prop_lut5_I2_O)        0.307    25.404 r  game_datapath/game_cu/D_correct_button_reg_q[31]_i_27/O
                         net (fo=1, routed)           0.436    25.841    game_datapath/game_cu/D_correct_button_reg_q[31]_i_27_n_0
    SLICE_X52Y53         LUT6 (Prop_lut6_I5_O)        0.124    25.965 r  game_datapath/game_cu/D_correct_button_reg_q[31]_i_17/O
                         net (fo=1, routed)           0.594    26.559    game_datapath/game_cu/D_correct_button_reg_q[31]_i_17_n_0
    SLICE_X52Y54         LUT3 (Prop_lut3_I1_O)        0.150    26.709 f  game_datapath/game_cu/D_correct_button_reg_q[31]_i_8/O
                         net (fo=1, routed)           0.309    27.018    game_datapath/game_cu/D_correct_button_reg_q[31]_i_8_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I5_O)        0.328    27.346 r  game_datapath/game_cu/D_correct_button_reg_q[31]_i_2/O
                         net (fo=10, routed)          1.127    28.473    game_datapath/game_regfiles/D_correct_button_reg_q_reg[31]_1[31]
    SLICE_X38Y59         FDRE                                         r  game_datapath/game_regfiles/D_data_reg_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        1.433   104.837    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X38Y59         FDRE                                         r  game_datapath/game_regfiles/D_data_reg_q_reg[31]/C
                         clock pessimism              0.179   105.017    
                         clock uncertainty           -0.035   104.981    
    SLICE_X38Y59         FDRE (Setup_fdre_C_D)       -0.030   104.951    game_datapath/game_regfiles/D_data_reg_q_reg[31]
  -------------------------------------------------------------------
                         required time                        104.951    
                         arrival time                         -28.473    
  -------------------------------------------------------------------
                         slack                                 76.479    

Slack (MET) :             76.562ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_temp_reg_q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        23.185ns  (logic 8.435ns (36.381%)  route 14.750ns (63.619%))
  Logic Levels:           13  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 104.840 - 100.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        1.572     5.156    reset_cond/clk_IBUF_BUFG
    SLICE_X52Y47         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y47         FDSE (Prop_fdse_C_Q)         0.518     5.674 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=1108, routed)        7.097    12.772    game_datapath/game_cu/D_game_fsm_q_reg[4]_2[0]
    SLICE_X58Y55         LUT6 (Prop_lut6_I1_O)        0.124    12.896 f  game_datapath/game_cu/out_sig0__0_i_39/O
                         net (fo=2, routed)           1.193    14.089    game_datapath/game_cu/out_sig0__0_i_39_n_0
    SLICE_X56Y57         LUT6 (Prop_lut6_I5_O)        0.124    14.213 r  game_datapath/game_cu/out_sig0__0_i_17/O
                         net (fo=23, routed)          1.812    16.025    game_datapath/game_alu/out_sig0__1_4[0]
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      4.036    20.061 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    20.063    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    21.581 r  game_datapath/game_alu/out_sig0__1/P[0]
                         net (fo=2, routed)           1.343    22.924    game_datapath/game_alu/out_sig0__1_n_105
    SLICE_X54Y49         LUT2 (Prop_lut2_I0_O)        0.124    23.048 r  game_datapath/game_alu/i__carry_i_3/O
                         net (fo=1, routed)           0.000    23.048    game_datapath/game_alu/i__carry_i_3_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.581 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.001    23.581    game_datapath/game_alu/out_sig0_inferred__1/i__carry_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.698 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.698    game_datapath/game_alu/out_sig0_inferred__1/i__carry__0_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.815 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.815    game_datapath/game_alu/out_sig0_inferred__1/i__carry__1_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    24.130 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__2/O[3]
                         net (fo=1, routed)           0.967    25.097    game_datapath/game_cu/D_correct_button_reg_q[31]_i_17_0[3]
    SLICE_X53Y53         LUT5 (Prop_lut5_I2_O)        0.307    25.404 r  game_datapath/game_cu/D_correct_button_reg_q[31]_i_27/O
                         net (fo=1, routed)           0.436    25.841    game_datapath/game_cu/D_correct_button_reg_q[31]_i_27_n_0
    SLICE_X52Y53         LUT6 (Prop_lut6_I5_O)        0.124    25.965 r  game_datapath/game_cu/D_correct_button_reg_q[31]_i_17/O
                         net (fo=1, routed)           0.594    26.559    game_datapath/game_cu/D_correct_button_reg_q[31]_i_17_n_0
    SLICE_X52Y54         LUT3 (Prop_lut3_I1_O)        0.150    26.709 f  game_datapath/game_cu/D_correct_button_reg_q[31]_i_8/O
                         net (fo=1, routed)           0.309    27.018    game_datapath/game_cu/D_correct_button_reg_q[31]_i_8_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I5_O)        0.328    27.346 r  game_datapath/game_cu/D_correct_button_reg_q[31]_i_2/O
                         net (fo=10, routed)          0.996    28.341    game_datapath/game_regfiles/D_correct_button_reg_q_reg[31]_1[31]
    SLICE_X40Y58         FDRE                                         r  game_datapath/game_regfiles/D_temp_reg_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        1.436   104.840    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X40Y58         FDRE                                         r  game_datapath/game_regfiles/D_temp_reg_q_reg[31]/C
                         clock pessimism              0.179   105.020    
                         clock uncertainty           -0.035   104.984    
    SLICE_X40Y58         FDRE (Setup_fdre_C_D)       -0.081   104.903    game_datapath/game_regfiles/D_temp_reg_q_reg[31]
  -------------------------------------------------------------------
                         required time                        104.903    
                         arrival time                         -28.341    
  -------------------------------------------------------------------
                         slack                                 76.562    

Slack (MET) :             76.608ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_p1_score_reg_q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        23.159ns  (logic 8.435ns (36.423%)  route 14.724ns (63.577%))
  Logic Levels:           13  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 104.840 - 100.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        1.572     5.156    reset_cond/clk_IBUF_BUFG
    SLICE_X52Y47         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y47         FDSE (Prop_fdse_C_Q)         0.518     5.674 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=1108, routed)        7.097    12.772    game_datapath/game_cu/D_game_fsm_q_reg[4]_2[0]
    SLICE_X58Y55         LUT6 (Prop_lut6_I1_O)        0.124    12.896 f  game_datapath/game_cu/out_sig0__0_i_39/O
                         net (fo=2, routed)           1.193    14.089    game_datapath/game_cu/out_sig0__0_i_39_n_0
    SLICE_X56Y57         LUT6 (Prop_lut6_I5_O)        0.124    14.213 r  game_datapath/game_cu/out_sig0__0_i_17/O
                         net (fo=23, routed)          1.812    16.025    game_datapath/game_alu/out_sig0__1_4[0]
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      4.036    20.061 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    20.063    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    21.581 r  game_datapath/game_alu/out_sig0__1/P[0]
                         net (fo=2, routed)           1.343    22.924    game_datapath/game_alu/out_sig0__1_n_105
    SLICE_X54Y49         LUT2 (Prop_lut2_I0_O)        0.124    23.048 r  game_datapath/game_alu/i__carry_i_3/O
                         net (fo=1, routed)           0.000    23.048    game_datapath/game_alu/i__carry_i_3_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.581 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.001    23.581    game_datapath/game_alu/out_sig0_inferred__1/i__carry_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.698 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.698    game_datapath/game_alu/out_sig0_inferred__1/i__carry__0_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.815 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.815    game_datapath/game_alu/out_sig0_inferred__1/i__carry__1_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    24.130 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__2/O[3]
                         net (fo=1, routed)           0.967    25.097    game_datapath/game_cu/D_correct_button_reg_q[31]_i_17_0[3]
    SLICE_X53Y53         LUT5 (Prop_lut5_I2_O)        0.307    25.404 r  game_datapath/game_cu/D_correct_button_reg_q[31]_i_27/O
                         net (fo=1, routed)           0.436    25.841    game_datapath/game_cu/D_correct_button_reg_q[31]_i_27_n_0
    SLICE_X52Y53         LUT6 (Prop_lut6_I5_O)        0.124    25.965 r  game_datapath/game_cu/D_correct_button_reg_q[31]_i_17/O
                         net (fo=1, routed)           0.594    26.559    game_datapath/game_cu/D_correct_button_reg_q[31]_i_17_n_0
    SLICE_X52Y54         LUT3 (Prop_lut3_I1_O)        0.150    26.709 f  game_datapath/game_cu/D_correct_button_reg_q[31]_i_8/O
                         net (fo=1, routed)           0.309    27.018    game_datapath/game_cu/D_correct_button_reg_q[31]_i_8_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I5_O)        0.328    27.346 r  game_datapath/game_cu/D_correct_button_reg_q[31]_i_2/O
                         net (fo=10, routed)          0.970    28.315    game_datapath/game_regfiles/D_correct_button_reg_q_reg[31]_1[31]
    SLICE_X43Y58         FDRE                                         r  game_datapath/game_regfiles/D_p1_score_reg_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        1.436   104.840    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X43Y58         FDRE                                         r  game_datapath/game_regfiles/D_p1_score_reg_q_reg[31]/C
                         clock pessimism              0.179   105.020    
                         clock uncertainty           -0.035   104.984    
    SLICE_X43Y58         FDRE (Setup_fdre_C_D)       -0.061   104.923    game_datapath/game_regfiles/D_p1_score_reg_q_reg[31]
  -------------------------------------------------------------------
                         required time                        104.923    
                         arrival time                         -28.315    
  -------------------------------------------------------------------
                         slack                                 76.608    

Slack (MET) :             76.708ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_p1_score_reg_q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        23.039ns  (logic 8.212ns (35.643%)  route 14.827ns (64.357%))
  Logic Levels:           13  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 104.840 - 100.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        1.572     5.156    reset_cond/clk_IBUF_BUFG
    SLICE_X52Y47         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y47         FDSE (Prop_fdse_C_Q)         0.518     5.674 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=1108, routed)        7.097    12.772    game_datapath/game_cu/D_game_fsm_q_reg[4]_2[0]
    SLICE_X58Y55         LUT6 (Prop_lut6_I1_O)        0.124    12.896 f  game_datapath/game_cu/out_sig0__0_i_39/O
                         net (fo=2, routed)           1.193    14.089    game_datapath/game_cu/out_sig0__0_i_39_n_0
    SLICE_X56Y57         LUT6 (Prop_lut6_I5_O)        0.124    14.213 r  game_datapath/game_cu/out_sig0__0_i_17/O
                         net (fo=23, routed)          1.812    16.025    game_datapath/game_alu/out_sig0__1_4[0]
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      4.036    20.061 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    20.063    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    21.581 r  game_datapath/game_alu/out_sig0__1/P[0]
                         net (fo=2, routed)           1.343    22.924    game_datapath/game_alu/out_sig0__1_n_105
    SLICE_X54Y49         LUT2 (Prop_lut2_I0_O)        0.124    23.048 r  game_datapath/game_alu/i__carry_i_3/O
                         net (fo=1, routed)           0.000    23.048    game_datapath/game_alu/i__carry_i_3_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.581 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.001    23.581    game_datapath/game_alu/out_sig0_inferred__1/i__carry_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.698 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.698    game_datapath/game_alu/out_sig0_inferred__1/i__carry__0_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.815 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.815    game_datapath/game_alu/out_sig0_inferred__1/i__carry__1_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    24.138 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__2/O[1]
                         net (fo=1, routed)           0.789    24.928    game_datapath/game_cu/D_correct_button_reg_q[31]_i_17_0[1]
    SLICE_X53Y53         LUT5 (Prop_lut5_I2_O)        0.306    25.234 r  game_datapath/game_cu/D_correct_button_reg_q[29]_i_12/O
                         net (fo=1, routed)           0.520    25.754    game_datapath/game_cu/D_correct_button_reg_q[29]_i_12_n_0
    SLICE_X52Y53         LUT6 (Prop_lut6_I5_O)        0.124    25.878 r  game_datapath/game_cu/D_correct_button_reg_q[29]_i_10/O
                         net (fo=1, routed)           0.417    26.296    game_datapath/game_cu/D_correct_button_reg_q[29]_i_10_n_0
    SLICE_X52Y54         LUT3 (Prop_lut3_I1_O)        0.124    26.420 f  game_datapath/game_cu/D_correct_button_reg_q[29]_i_6/O
                         net (fo=1, routed)           0.677    27.097    game_datapath/game_cu/D_correct_button_reg_q[29]_i_6_n_0
    SLICE_X46Y54         LUT5 (Prop_lut5_I4_O)        0.124    27.221 r  game_datapath/game_cu/D_correct_button_reg_q[29]_i_1/O
                         net (fo=10, routed)          0.975    28.196    game_datapath/game_regfiles/D_correct_button_reg_q_reg[31]_1[29]
    SLICE_X43Y58         FDRE                                         r  game_datapath/game_regfiles/D_p1_score_reg_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        1.436   104.840    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X43Y58         FDRE                                         r  game_datapath/game_regfiles/D_p1_score_reg_q_reg[29]/C
                         clock pessimism              0.179   105.020    
                         clock uncertainty           -0.035   104.984    
    SLICE_X43Y58         FDRE (Setup_fdre_C_D)       -0.081   104.903    game_datapath/game_regfiles/D_p1_score_reg_q_reg[29]
  -------------------------------------------------------------------
                         required time                        104.903    
                         arrival time                         -28.196    
  -------------------------------------------------------------------
                         slack                                 76.708    

Slack (MET) :             76.750ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_counter_reg_q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        23.034ns  (logic 8.435ns (36.620%)  route 14.599ns (63.380%))
  Logic Levels:           13  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 104.839 - 100.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        1.572     5.156    reset_cond/clk_IBUF_BUFG
    SLICE_X52Y47         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y47         FDSE (Prop_fdse_C_Q)         0.518     5.674 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=1108, routed)        7.097    12.772    game_datapath/game_cu/D_game_fsm_q_reg[4]_2[0]
    SLICE_X58Y55         LUT6 (Prop_lut6_I1_O)        0.124    12.896 f  game_datapath/game_cu/out_sig0__0_i_39/O
                         net (fo=2, routed)           1.193    14.089    game_datapath/game_cu/out_sig0__0_i_39_n_0
    SLICE_X56Y57         LUT6 (Prop_lut6_I5_O)        0.124    14.213 r  game_datapath/game_cu/out_sig0__0_i_17/O
                         net (fo=23, routed)          1.812    16.025    game_datapath/game_alu/out_sig0__1_4[0]
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      4.036    20.061 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    20.063    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    21.581 r  game_datapath/game_alu/out_sig0__1/P[0]
                         net (fo=2, routed)           1.343    22.924    game_datapath/game_alu/out_sig0__1_n_105
    SLICE_X54Y49         LUT2 (Prop_lut2_I0_O)        0.124    23.048 r  game_datapath/game_alu/i__carry_i_3/O
                         net (fo=1, routed)           0.000    23.048    game_datapath/game_alu/i__carry_i_3_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.581 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.001    23.581    game_datapath/game_alu/out_sig0_inferred__1/i__carry_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.698 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.698    game_datapath/game_alu/out_sig0_inferred__1/i__carry__0_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.815 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.815    game_datapath/game_alu/out_sig0_inferred__1/i__carry__1_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    24.130 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__2/O[3]
                         net (fo=1, routed)           0.967    25.097    game_datapath/game_cu/D_correct_button_reg_q[31]_i_17_0[3]
    SLICE_X53Y53         LUT5 (Prop_lut5_I2_O)        0.307    25.404 r  game_datapath/game_cu/D_correct_button_reg_q[31]_i_27/O
                         net (fo=1, routed)           0.436    25.841    game_datapath/game_cu/D_correct_button_reg_q[31]_i_27_n_0
    SLICE_X52Y53         LUT6 (Prop_lut6_I5_O)        0.124    25.965 r  game_datapath/game_cu/D_correct_button_reg_q[31]_i_17/O
                         net (fo=1, routed)           0.594    26.559    game_datapath/game_cu/D_correct_button_reg_q[31]_i_17_n_0
    SLICE_X52Y54         LUT3 (Prop_lut3_I1_O)        0.150    26.709 f  game_datapath/game_cu/D_correct_button_reg_q[31]_i_8/O
                         net (fo=1, routed)           0.309    27.018    game_datapath/game_cu/D_correct_button_reg_q[31]_i_8_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I5_O)        0.328    27.346 r  game_datapath/game_cu/D_correct_button_reg_q[31]_i_2/O
                         net (fo=10, routed)          0.845    28.190    game_datapath/game_regfiles/D_correct_button_reg_q_reg[31]_1[31]
    SLICE_X43Y59         FDRE                                         r  game_datapath/game_regfiles/D_counter_reg_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        1.435   104.839    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X43Y59         FDRE                                         r  game_datapath/game_regfiles/D_counter_reg_q_reg[31]/C
                         clock pessimism              0.179   105.019    
                         clock uncertainty           -0.035   104.983    
    SLICE_X43Y59         FDRE (Setup_fdre_C_D)       -0.043   104.940    game_datapath/game_regfiles/D_counter_reg_q_reg[31]
  -------------------------------------------------------------------
                         required time                        104.940    
                         arrival time                         -28.190    
  -------------------------------------------------------------------
                         slack                                 76.750    

Slack (MET) :             76.781ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_counter_reg_q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        22.999ns  (logic 8.212ns (35.705%)  route 14.787ns (64.295%))
  Logic Levels:           13  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 104.839 - 100.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        1.572     5.156    reset_cond/clk_IBUF_BUFG
    SLICE_X52Y47         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y47         FDSE (Prop_fdse_C_Q)         0.518     5.674 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=1108, routed)        7.097    12.772    game_datapath/game_cu/D_game_fsm_q_reg[4]_2[0]
    SLICE_X58Y55         LUT6 (Prop_lut6_I1_O)        0.124    12.896 f  game_datapath/game_cu/out_sig0__0_i_39/O
                         net (fo=2, routed)           1.193    14.089    game_datapath/game_cu/out_sig0__0_i_39_n_0
    SLICE_X56Y57         LUT6 (Prop_lut6_I5_O)        0.124    14.213 r  game_datapath/game_cu/out_sig0__0_i_17/O
                         net (fo=23, routed)          1.812    16.025    game_datapath/game_alu/out_sig0__1_4[0]
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      4.036    20.061 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    20.063    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    21.581 r  game_datapath/game_alu/out_sig0__1/P[0]
                         net (fo=2, routed)           1.343    22.924    game_datapath/game_alu/out_sig0__1_n_105
    SLICE_X54Y49         LUT2 (Prop_lut2_I0_O)        0.124    23.048 r  game_datapath/game_alu/i__carry_i_3/O
                         net (fo=1, routed)           0.000    23.048    game_datapath/game_alu/i__carry_i_3_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.581 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.001    23.581    game_datapath/game_alu/out_sig0_inferred__1/i__carry_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.698 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.698    game_datapath/game_alu/out_sig0_inferred__1/i__carry__0_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.815 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.815    game_datapath/game_alu/out_sig0_inferred__1/i__carry__1_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    24.138 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__2/O[1]
                         net (fo=1, routed)           0.789    24.928    game_datapath/game_cu/D_correct_button_reg_q[31]_i_17_0[1]
    SLICE_X53Y53         LUT5 (Prop_lut5_I2_O)        0.306    25.234 r  game_datapath/game_cu/D_correct_button_reg_q[29]_i_12/O
                         net (fo=1, routed)           0.520    25.754    game_datapath/game_cu/D_correct_button_reg_q[29]_i_12_n_0
    SLICE_X52Y53         LUT6 (Prop_lut6_I5_O)        0.124    25.878 r  game_datapath/game_cu/D_correct_button_reg_q[29]_i_10/O
                         net (fo=1, routed)           0.417    26.296    game_datapath/game_cu/D_correct_button_reg_q[29]_i_10_n_0
    SLICE_X52Y54         LUT3 (Prop_lut3_I1_O)        0.124    26.420 f  game_datapath/game_cu/D_correct_button_reg_q[29]_i_6/O
                         net (fo=1, routed)           0.677    27.097    game_datapath/game_cu/D_correct_button_reg_q[29]_i_6_n_0
    SLICE_X46Y54         LUT5 (Prop_lut5_I4_O)        0.124    27.221 r  game_datapath/game_cu/D_correct_button_reg_q[29]_i_1/O
                         net (fo=10, routed)          0.935    28.156    game_datapath/game_regfiles/D_correct_button_reg_q_reg[31]_1[29]
    SLICE_X43Y59         FDRE                                         r  game_datapath/game_regfiles/D_counter_reg_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        1.435   104.839    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X43Y59         FDRE                                         r  game_datapath/game_regfiles/D_counter_reg_q_reg[29]/C
                         clock pessimism              0.179   105.019    
                         clock uncertainty           -0.035   104.983    
    SLICE_X43Y59         FDRE (Setup_fdre_C_D)       -0.047   104.936    game_datapath/game_regfiles/D_counter_reg_q_reg[29]
  -------------------------------------------------------------------
                         required time                        104.936    
                         arrival time                         -28.156    
  -------------------------------------------------------------------
                         slack                                 76.781    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 game_datapath/game_regfiles/D_data_reg_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debugger/D_data_dff_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.164ns (43.595%)  route 0.212ns (56.405%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        0.559     1.503    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X34Y57         FDRE                                         r  game_datapath/game_regfiles/D_data_reg_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y57         FDRE (Prop_fdre_C_Q)         0.164     1.667 r  game_datapath/game_regfiles/D_data_reg_q_reg[16]/Q
                         net (fo=1, routed)           0.212     1.879    debugger/D_data_dff_q_reg[31]_0[16]
    SLICE_X36Y57         FDRE                                         r  debugger/D_data_dff_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        0.828     2.018    debugger/clk_IBUF_BUFG
    SLICE_X36Y57         FDRE                                         r  debugger/D_data_dff_q_reg[16]/C
                         clock pessimism             -0.251     1.768    
    SLICE_X36Y57         FDRE (Hold_fdre_C_D)         0.046     1.814    debugger/D_data_dff_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 game_datapath/game_regfiles/D_data_reg_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debugger/D_data_dff_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.164ns (36.987%)  route 0.279ns (63.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        0.567     1.511    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X52Y49         FDRE                                         r  game_datapath/game_regfiles/D_data_reg_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y49         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  game_datapath/game_regfiles/D_data_reg_q_reg[6]/Q
                         net (fo=1, routed)           0.279     1.954    debugger/D_data_dff_q_reg[31]_0[6]
    SLICE_X52Y50         FDRE                                         r  debugger/D_data_dff_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        0.835     2.025    debugger/clk_IBUF_BUFG
    SLICE_X52Y50         FDRE                                         r  debugger/D_data_dff_q_reg[6]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X52Y50         FDRE (Hold_fdre_C_D)         0.087     1.867    debugger/D_data_dff_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.867    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1235985583[1].p0_button_cond/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_1235985583[1].p0_button_cond/D_ctr_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.373ns (74.723%)  route 0.126ns (25.277%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        0.596     1.540    forLoop_idx_0_1235985583[1].p0_button_cond/clk_IBUF_BUFG
    SLICE_X64Y49         FDRE                                         r  forLoop_idx_0_1235985583[1].p0_button_cond/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.164     1.704 r  forLoop_idx_0_1235985583[1].p0_button_cond/D_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.125     1.829    forLoop_idx_0_1235985583[1].p0_button_cond/D_ctr_q_reg[6]
    SLICE_X64Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.985 r  forLoop_idx_0_1235985583[1].p0_button_cond/D_ctr_q_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.986    forLoop_idx_0_1235985583[1].p0_button_cond/D_ctr_q_reg[4]_i_1__1_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.039 r  forLoop_idx_0_1235985583[1].p0_button_cond/D_ctr_q_reg[8]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     2.039    forLoop_idx_0_1235985583[1].p0_button_cond/D_ctr_q_reg[8]_i_1__1_n_7
    SLICE_X64Y50         FDRE                                         r  forLoop_idx_0_1235985583[1].p0_button_cond/D_ctr_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        0.864     2.054    forLoop_idx_0_1235985583[1].p0_button_cond/clk_IBUF_BUFG
    SLICE_X64Y50         FDRE                                         r  forLoop_idx_0_1235985583[1].p0_button_cond/D_ctr_q_reg[8]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X64Y50         FDRE (Hold_fdre_C_D)         0.134     1.943    forLoop_idx_0_1235985583[1].p0_button_cond/D_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1235985583[1].p0_button_cond/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_1235985583[1].p0_button_cond/D_ctr_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.386ns (75.365%)  route 0.126ns (24.635%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        0.596     1.540    forLoop_idx_0_1235985583[1].p0_button_cond/clk_IBUF_BUFG
    SLICE_X64Y49         FDRE                                         r  forLoop_idx_0_1235985583[1].p0_button_cond/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.164     1.704 r  forLoop_idx_0_1235985583[1].p0_button_cond/D_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.125     1.829    forLoop_idx_0_1235985583[1].p0_button_cond/D_ctr_q_reg[6]
    SLICE_X64Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.985 r  forLoop_idx_0_1235985583[1].p0_button_cond/D_ctr_q_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.986    forLoop_idx_0_1235985583[1].p0_button_cond/D_ctr_q_reg[4]_i_1__1_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.052 r  forLoop_idx_0_1235985583[1].p0_button_cond/D_ctr_q_reg[8]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     2.052    forLoop_idx_0_1235985583[1].p0_button_cond/D_ctr_q_reg[8]_i_1__1_n_5
    SLICE_X64Y50         FDRE                                         r  forLoop_idx_0_1235985583[1].p0_button_cond/D_ctr_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        0.864     2.054    forLoop_idx_0_1235985583[1].p0_button_cond/clk_IBUF_BUFG
    SLICE_X64Y50         FDRE                                         r  forLoop_idx_0_1235985583[1].p0_button_cond/D_ctr_q_reg[10]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X64Y50         FDRE (Hold_fdre_C_D)         0.134     1.943    forLoop_idx_0_1235985583[1].p0_button_cond/D_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1235985583[1].p0_button_cond/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_1235985583[1].p0_button_cond/D_ctr_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.409ns (76.423%)  route 0.126ns (23.577%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        0.596     1.540    forLoop_idx_0_1235985583[1].p0_button_cond/clk_IBUF_BUFG
    SLICE_X64Y49         FDRE                                         r  forLoop_idx_0_1235985583[1].p0_button_cond/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.164     1.704 r  forLoop_idx_0_1235985583[1].p0_button_cond/D_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.125     1.829    forLoop_idx_0_1235985583[1].p0_button_cond/D_ctr_q_reg[6]
    SLICE_X64Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.985 r  forLoop_idx_0_1235985583[1].p0_button_cond/D_ctr_q_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.986    forLoop_idx_0_1235985583[1].p0_button_cond/D_ctr_q_reg[4]_i_1__1_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.075 r  forLoop_idx_0_1235985583[1].p0_button_cond/D_ctr_q_reg[8]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     2.075    forLoop_idx_0_1235985583[1].p0_button_cond/D_ctr_q_reg[8]_i_1__1_n_6
    SLICE_X64Y50         FDRE                                         r  forLoop_idx_0_1235985583[1].p0_button_cond/D_ctr_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        0.864     2.054    forLoop_idx_0_1235985583[1].p0_button_cond/clk_IBUF_BUFG
    SLICE_X64Y50         FDRE                                         r  forLoop_idx_0_1235985583[1].p0_button_cond/D_ctr_q_reg[9]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X64Y50         FDRE (Hold_fdre_C_D)         0.134     1.943    forLoop_idx_0_1235985583[1].p0_button_cond/D_ctr_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1235985583[1].p0_button_cond/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_1235985583[1].p0_button_cond/D_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.411ns (76.511%)  route 0.126ns (23.489%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        0.596     1.540    forLoop_idx_0_1235985583[1].p0_button_cond/clk_IBUF_BUFG
    SLICE_X64Y49         FDRE                                         r  forLoop_idx_0_1235985583[1].p0_button_cond/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.164     1.704 r  forLoop_idx_0_1235985583[1].p0_button_cond/D_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.125     1.829    forLoop_idx_0_1235985583[1].p0_button_cond/D_ctr_q_reg[6]
    SLICE_X64Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.985 r  forLoop_idx_0_1235985583[1].p0_button_cond/D_ctr_q_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.986    forLoop_idx_0_1235985583[1].p0_button_cond/D_ctr_q_reg[4]_i_1__1_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.077 r  forLoop_idx_0_1235985583[1].p0_button_cond/D_ctr_q_reg[8]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     2.077    forLoop_idx_0_1235985583[1].p0_button_cond/D_ctr_q_reg[8]_i_1__1_n_4
    SLICE_X64Y50         FDRE                                         r  forLoop_idx_0_1235985583[1].p0_button_cond/D_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        0.864     2.054    forLoop_idx_0_1235985583[1].p0_button_cond/clk_IBUF_BUFG
    SLICE_X64Y50         FDRE                                         r  forLoop_idx_0_1235985583[1].p0_button_cond/D_ctr_q_reg[11]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X64Y50         FDRE (Hold_fdre_C_D)         0.134     1.943    forLoop_idx_0_1235985583[1].p0_button_cond/D_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1235985583[1].p0_button_cond/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_1235985583[1].p0_button_cond/D_ctr_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.413ns (76.598%)  route 0.126ns (23.402%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        0.596     1.540    forLoop_idx_0_1235985583[1].p0_button_cond/clk_IBUF_BUFG
    SLICE_X64Y49         FDRE                                         r  forLoop_idx_0_1235985583[1].p0_button_cond/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.164     1.704 r  forLoop_idx_0_1235985583[1].p0_button_cond/D_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.125     1.829    forLoop_idx_0_1235985583[1].p0_button_cond/D_ctr_q_reg[6]
    SLICE_X64Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.985 r  forLoop_idx_0_1235985583[1].p0_button_cond/D_ctr_q_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.986    forLoop_idx_0_1235985583[1].p0_button_cond/D_ctr_q_reg[4]_i_1__1_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.026 r  forLoop_idx_0_1235985583[1].p0_button_cond/D_ctr_q_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     2.026    forLoop_idx_0_1235985583[1].p0_button_cond/D_ctr_q_reg[8]_i_1__1_n_0
    SLICE_X64Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.079 r  forLoop_idx_0_1235985583[1].p0_button_cond/D_ctr_q_reg[12]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     2.079    forLoop_idx_0_1235985583[1].p0_button_cond/D_ctr_q_reg[12]_i_1__1_n_7
    SLICE_X64Y51         FDRE                                         r  forLoop_idx_0_1235985583[1].p0_button_cond/D_ctr_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        0.864     2.054    forLoop_idx_0_1235985583[1].p0_button_cond/clk_IBUF_BUFG
    SLICE_X64Y51         FDRE                                         r  forLoop_idx_0_1235985583[1].p0_button_cond/D_ctr_q_reg[12]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X64Y51         FDRE (Hold_fdre_C_D)         0.134     1.943    forLoop_idx_0_1235985583[1].p0_button_cond/D_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.079    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 tx/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tx/D_ctr_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.333%)  route 0.090ns (32.667%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        0.562     1.506    tx/clk_IBUF_BUFG
    SLICE_X43Y41         FDRE                                         r  tx/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.141     1.647 f  tx/D_ctr_q_reg[6]/Q
                         net (fo=8, routed)           0.090     1.737    tx/D_ctr_q_reg_n_0_[6]
    SLICE_X42Y41         LUT5 (Prop_lut5_I2_O)        0.045     1.782 r  tx/D_ctr_q[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.782    tx/D_ctr_q[5]_i_1__0_n_0
    SLICE_X42Y41         FDRE                                         r  tx/D_ctr_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        0.832     2.022    tx/clk_IBUF_BUFG
    SLICE_X42Y41         FDRE                                         r  tx/D_ctr_q_reg[5]/C
                         clock pessimism             -0.503     1.519    
    SLICE_X42Y41         FDRE (Hold_fdre_C_D)         0.120     1.639    tx/D_ctr_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 game_datapath/game_regfiles/D_data_reg_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debugger/D_data_dff_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.164ns (32.244%)  route 0.345ns (67.756%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        0.567     1.511    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X54Y49         FDRE                                         r  game_datapath/game_regfiles/D_data_reg_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y49         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  game_datapath/game_regfiles/D_data_reg_q_reg[1]/Q
                         net (fo=1, routed)           0.345     2.019    debugger/D_data_dff_q_reg[31]_0[1]
    SLICE_X54Y50         FDRE                                         r  debugger/D_data_dff_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        0.835     2.025    debugger/clk_IBUF_BUFG
    SLICE_X54Y50         FDRE                                         r  debugger/D_data_dff_q_reg[1]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X54Y50         FDRE (Hold_fdre_C_D)         0.089     1.869    debugger/D_data_dff_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.869    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 game_datapath/game_cu/D_game_fsm_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_cu/D_game_fsm_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.209ns (40.616%)  route 0.306ns (59.384%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        0.595     1.539    game_datapath/game_cu/clk_IBUF_BUFG
    SLICE_X60Y48         FDRE                                         r  game_datapath/game_cu/D_game_fsm_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y48         FDRE (Prop_fdre_C_Q)         0.164     1.703 r  game_datapath/game_cu/D_game_fsm_q_reg[1]/Q
                         net (fo=45, routed)          0.306     2.008    game_datapath/game_cu/sel0[1]
    SLICE_X58Y51         LUT6 (Prop_lut6_I2_O)        0.045     2.053 r  game_datapath/game_cu/D_game_fsm_q[5]_i_1/O
                         net (fo=1, routed)           0.000     2.053    game_datapath/game_cu/D_game_fsm_q[5]_i_1_n_0
    SLICE_X58Y51         FDRE                                         r  game_datapath/game_cu/D_game_fsm_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        0.863     2.052    game_datapath/game_cu/clk_IBUF_BUFG
    SLICE_X58Y51         FDRE                                         r  game_datapath/game_cu/D_game_fsm_q_reg[5]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X58Y51         FDRE (Hold_fdre_C_D)         0.091     1.898    game_datapath/game_cu/D_game_fsm_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.156    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X62Y55   center_button_cond/D_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X62Y57   center_button_cond/D_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X62Y57   center_button_cond/D_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X62Y58   center_button_cond/D_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X62Y58   center_button_cond/D_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X62Y55   center_button_cond/D_ctr_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X62Y55   center_button_cond/D_ctr_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X62Y55   center_button_cond/D_ctr_q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X62Y56   center_button_cond/D_ctr_q_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X62Y55   center_button_cond/D_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X62Y55   center_button_cond/D_ctr_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X62Y57   center_button_cond/D_ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X62Y57   center_button_cond/D_ctr_q_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X62Y57   center_button_cond/D_ctr_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X62Y57   center_button_cond/D_ctr_q_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X62Y58   center_button_cond/D_ctr_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X62Y58   center_button_cond/D_ctr_q_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X62Y58   center_button_cond/D_ctr_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X62Y58   center_button_cond/D_ctr_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X62Y55   center_button_cond/D_ctr_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X62Y55   center_button_cond/D_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X62Y57   center_button_cond/D_ctr_q_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X62Y57   center_button_cond/D_ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X62Y57   center_button_cond/D_ctr_q_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X62Y57   center_button_cond/D_ctr_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X62Y58   center_button_cond/D_ctr_q_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X62Y58   center_button_cond/D_ctr_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X62Y58   center_button_cond/D_ctr_q_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X62Y58   center_button_cond/D_ctr_q_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_p1_score_reg_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p1_score[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.758ns  (logic 4.231ns (43.362%)  route 5.527ns (56.638%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        1.557     5.141    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X56Y59         FDRE                                         r  game_datapath/game_regfiles/D_p1_score_reg_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y59         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  game_datapath/game_regfiles/D_p1_score_reg_q_reg[0]/Q
                         net (fo=5, routed)           1.154     6.813    game_datapath/game_regfiles/D_p1_score_reg_q_reg[31]_0[0]
    SLICE_X53Y57         LUT2 (Prop_lut2_I0_O)        0.124     6.937 r  game_datapath/game_regfiles/p1_score_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.372    11.310    p1_score_OBUF[0]
    N6                   OBUF (Prop_obuf_I_O)         3.589    14.899 r  p1_score_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.899    p1_score[0]
    N6                                                                r  p1_score[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 motor/pwm/ctr/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            motorIN2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.380ns  (logic 5.068ns (54.025%)  route 4.312ns (45.975%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        1.625     5.209    motor/pwm/ctr/clk_IBUF_BUFG
    SLICE_X60Y53         FDRE                                         r  motor/pwm/ctr/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y53         FDRE (Prop_fdre_C_Q)         0.518     5.727 f  motor/pwm/ctr/D_ctr_q_reg[3]/Q
                         net (fo=4, routed)           1.114     6.841    motor/pwm/ctr/M_ctr_value[0]
    SLICE_X59Y54         LUT3 (Prop_lut3_I0_O)        0.124     6.965 r  motor/pwm/ctr/pulse0_carry_i_8/O
                         net (fo=1, routed)           0.000     6.965    motor/pwm/ctr_n_6
    SLICE_X59Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.497 r  motor/pwm/pulse0_carry/CO[3]
                         net (fo=2, routed)           0.942     8.439    motor/pwm/ctr/CO[0]
    SLICE_X59Y55         LUT2 (Prop_lut2_I0_O)        0.150     8.589 r  motor/pwm/ctr/motorIN2_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.257    10.846    motorIN2_OBUF
    F3                   OBUF (Prop_obuf_I_O)         3.744    14.589 r  motorIN2_OBUF_inst/O
                         net (fo=0)                   0.000    14.589    motorIN2
    F3                                                                r  motorIN2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 motor/pwm/ctr/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            motorIN1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.287ns  (logic 4.839ns (52.107%)  route 4.448ns (47.893%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        1.625     5.209    motor/pwm/ctr/clk_IBUF_BUFG
    SLICE_X60Y53         FDRE                                         r  motor/pwm/ctr/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y53         FDRE (Prop_fdre_C_Q)         0.518     5.727 f  motor/pwm/ctr/D_ctr_q_reg[3]/Q
                         net (fo=4, routed)           1.114     6.841    motor/pwm/ctr/M_ctr_value[0]
    SLICE_X59Y54         LUT3 (Prop_lut3_I0_O)        0.124     6.965 r  motor/pwm/ctr/pulse0_carry_i_8/O
                         net (fo=1, routed)           0.000     6.965    motor/pwm/ctr_n_6
    SLICE_X59Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.497 r  motor/pwm/pulse0_carry/CO[3]
                         net (fo=2, routed)           0.942     8.439    motor/pwm/ctr/CO[0]
    SLICE_X59Y55         LUT2 (Prop_lut2_I0_O)        0.124     8.563 r  motor/pwm/ctr/motorIN1_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.392    10.955    motorIN1_OBUF
    F4                   OBUF (Prop_obuf_I_O)         3.541    14.496 r  motorIN1_OBUF_inst/O
                         net (fo=0)                   0.000    14.496    motorIN1
    F4                                                                r  motorIN1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_p0_score_reg_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p0_score[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.221ns  (logic 4.171ns (45.231%)  route 5.050ns (54.769%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        1.559     5.143    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X57Y56         FDRE                                         r  game_datapath/game_regfiles/D_p0_score_reg_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y56         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  game_datapath/game_regfiles/D_p0_score_reg_q_reg[1]/Q
                         net (fo=5, routed)           0.681     6.280    game_datapath/game_regfiles/D_p0_score_reg_q_reg[31]_0[1]
    SLICE_X57Y56         LUT2 (Prop_lut2_I1_O)        0.124     6.404 r  game_datapath/game_regfiles/p0_score_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.370    10.773    p0_score_OBUF[0]
    M6                   OBUF (Prop_obuf_I_O)         3.591    14.364 r  p0_score_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.364    p0_score[0]
    M6                                                                r  p0_score[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_p1_score_reg_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p1_score[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.151ns  (logic 4.412ns (61.692%)  route 2.740ns (38.308%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        1.557     5.141    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X56Y59         FDRE                                         r  game_datapath/game_regfiles/D_p1_score_reg_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y59         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  game_datapath/game_regfiles/D_p1_score_reg_q_reg[0]/Q
                         net (fo=5, routed)           0.818     6.477    game_datapath/game_regfiles/D_p1_score_reg_q_reg[31]_0[0]
    SLICE_X56Y57         LUT2 (Prop_lut2_I0_O)        0.146     6.623 r  game_datapath/game_regfiles/p1_score_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.922     8.545    p1_score_OBUF[2]
    H3                   OBUF (Prop_obuf_I_O)         3.748    12.292 r  p1_score_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.292    p1_score[2]
    H3                                                                r  p1_score[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_p0_score_reg_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p0_score[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.087ns  (logic 4.351ns (61.396%)  route 2.736ns (38.604%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        1.559     5.143    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X57Y56         FDRE                                         r  game_datapath/game_regfiles/D_p0_score_reg_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y56         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  game_datapath/game_regfiles/D_p0_score_reg_q_reg[1]/Q
                         net (fo=5, routed)           0.681     6.280    game_datapath/game_regfiles/D_p0_score_reg_q_reg[31]_0[1]
    SLICE_X57Y56         LUT2 (Prop_lut2_I1_O)        0.152     6.432 r  game_datapath/game_regfiles/p0_score_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.055     8.487    p0_score_OBUF[2]
    J3                   OBUF (Prop_obuf_I_O)         3.743    12.230 r  p0_score_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.230    p0_score[2]
    J3                                                                r  p0_score[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx/D_tx_reg_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.951ns  (logic 4.002ns (57.573%)  route 2.949ns (42.427%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        1.565     5.149    tx/clk_IBUF_BUFG
    SLICE_X40Y42         FDRE                                         r  tx/D_tx_reg_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y42         FDRE (Prop_fdre_C_Q)         0.456     5.605 r  tx/D_tx_reg_q_reg/Q
                         net (fo=1, routed)           2.949     8.555    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546    12.101 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000    12.101    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p0l0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.043ns  (logic 3.977ns (65.812%)  route 2.066ns (34.188%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        1.557     5.141    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X57Y59         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y59         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           2.066     7.663    lopt_1
    H2                   OBUF (Prop_obuf_I_O)         3.521    11.184 r  p0l0_OBUF_inst/O
                         net (fo=0)                   0.000    11.184    p0l0
    H2                                                                r  p0l0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_p1_score_reg_q_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p1_score[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.014ns  (logic 4.049ns (67.323%)  route 1.965ns (32.677%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        1.557     5.141    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X56Y59         FDRE                                         r  game_datapath/game_regfiles/D_p1_score_reg_q_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y59         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  game_datapath/game_regfiles/D_p1_score_reg_q_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           1.965     7.624    lopt_5
    H4                   OBUF (Prop_obuf_I_O)         3.531    11.155 r  p1_score_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.155    p1_score[1]
    H4                                                                r  p1_score[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_p0_score_reg_q_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p0_score[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.980ns  (logic 3.997ns (66.837%)  route 1.983ns (33.162%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        1.557     5.141    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X57Y60         FDRE                                         r  game_datapath/game_regfiles/D_p0_score_reg_q_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y60         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  game_datapath/game_regfiles/D_p0_score_reg_q_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           1.983     7.580    lopt
    H5                   OBUF (Prop_obuf_I_O)         3.541    11.121 r  p0_score_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.121    p0_score[1]
    H5                                                                r  p0_score[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[1]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p1l0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.852ns  (logic 1.364ns (73.652%)  route 0.488ns (26.348%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        0.565     1.509    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X57Y59         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[1]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y59         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[1]_lopt_replica_2/Q
                         net (fo=1, routed)           0.488     2.138    lopt_2
    H1                   OBUF (Prop_obuf_I_O)         1.223     3.361 r  p1l0_OBUF_inst/O
                         net (fo=0)                   0.000     3.361    p1l0
    H1                                                                r  p1l0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[0]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p1l1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.859ns  (logic 1.393ns (74.941%)  route 0.466ns (25.059%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        0.566     1.510    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X56Y56         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[0]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y56         FDRE (Prop_fdre_C_Q)         0.164     1.674 r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[0]_lopt_replica_2/Q
                         net (fo=1, routed)           0.466     2.140    lopt_4
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.369 r  p1l1_OBUF_inst/O
                         net (fo=0)                   0.000     3.369    p1l1
    J1                                                                r  p1l1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p0l1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.874ns  (logic 1.399ns (74.629%)  route 0.475ns (25.371%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        0.566     1.510    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X56Y56         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y56         FDRE (Prop_fdre_C_Q)         0.164     1.674 r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.475     2.149    lopt_3
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.384 r  p0l1_OBUF_inst/O
                         net (fo=0)                   0.000     3.384    p0l1
    K1                                                                r  p0l1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p0l0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.887ns  (logic 1.363ns (72.232%)  route 0.524ns (27.768%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        0.565     1.509    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X57Y59         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y59         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.524     2.174    lopt_1
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.396 r  p0l0_OBUF_inst/O
                         net (fo=0)                   0.000     3.396    p0l0
    H2                                                                r  p0l0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_p1_score_reg_q_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p1_score[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.895ns  (logic 1.396ns (73.653%)  route 0.499ns (26.347%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        0.565     1.509    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X56Y59         FDRE                                         r  game_datapath/game_regfiles/D_p1_score_reg_q_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y59         FDRE (Prop_fdre_C_Q)         0.164     1.673 r  game_datapath/game_regfiles/D_p1_score_reg_q_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.499     2.172    lopt_5
    H4                   OBUF (Prop_obuf_I_O)         1.232     3.404 r  p1_score_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.404    p1_score[1]
    H4                                                                r  p1_score[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_p0_score_reg_q_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p0_score[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.899ns  (logic 1.383ns (72.817%)  route 0.516ns (27.183%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        0.564     1.508    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X57Y60         FDRE                                         r  game_datapath/game_regfiles/D_p0_score_reg_q_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y60         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  game_datapath/game_regfiles/D_p0_score_reg_q_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.516     2.165    lopt
    H5                   OBUF (Prop_obuf_I_O)         1.242     3.407 r  p0_score_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.407    p0_score[1]
    H5                                                                r  p0_score[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_p0_score_reg_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p0_score[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.198ns  (logic 1.487ns (67.661%)  route 0.711ns (32.339%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        0.566     1.510    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X57Y56         FDRE                                         r  game_datapath/game_regfiles/D_p0_score_reg_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y56         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  game_datapath/game_regfiles/D_p0_score_reg_q_reg[0]/Q
                         net (fo=5, routed)           0.179     1.830    game_datapath/game_regfiles/D_p0_score_reg_q_reg[31]_0[0]
    SLICE_X57Y56         LUT2 (Prop_lut2_I0_O)        0.042     1.872 r  game_datapath/game_regfiles/p0_score_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.531     2.404    p0_score_OBUF[2]
    J3                   OBUF (Prop_obuf_I_O)         1.304     3.708 r  p0_score_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.708    p0_score[2]
    J3                                                                r  p0_score[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_p1_score_reg_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p1_score[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.211ns  (logic 1.521ns (68.773%)  route 0.690ns (31.227%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        0.565     1.509    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X56Y59         FDRE                                         r  game_datapath/game_regfiles/D_p1_score_reg_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y59         FDRE (Prop_fdre_C_Q)         0.164     1.673 r  game_datapath/game_regfiles/D_p1_score_reg_q_reg[1]/Q
                         net (fo=5, routed)           0.210     1.883    game_datapath/game_regfiles/D_p1_score_reg_q_reg[31]_0[1]
    SLICE_X56Y57         LUT2 (Prop_lut2_I1_O)        0.046     1.929 r  game_datapath/game_regfiles/p1_score_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.480     2.409    p1_score_OBUF[2]
    H3                   OBUF (Prop_obuf_I_O)         1.311     3.720 r  p1_score_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.720    p1_score[2]
    H3                                                                r  p1_score[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx/D_tx_reg_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.352ns  (logic 1.388ns (59.003%)  route 0.964ns (40.997%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        0.562     1.506    tx/clk_IBUF_BUFG
    SLICE_X40Y42         FDRE                                         r  tx/D_tx_reg_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y42         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  tx/D_tx_reg_q_reg/Q
                         net (fo=1, routed)           0.964     2.611    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     3.858 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     3.858    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_motor_direction_reg_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            motorIN1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.544ns  (logic 1.428ns (56.130%)  route 1.116ns (43.870%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        0.564     1.508    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X55Y55         FDRE                                         r  game_datapath/game_regfiles/D_motor_direction_reg_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y55         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  game_datapath/game_regfiles/D_motor_direction_reg_q_reg[0]/Q
                         net (fo=4, routed)           0.498     2.147    motor/pwm/ctr/motorIN1[0]
    SLICE_X59Y55         LUT2 (Prop_lut2_I1_O)        0.045     2.192 r  motor/pwm/ctr/motorIN1_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.618     2.810    motorIN1_OBUF
    F4                   OBUF (Prop_obuf_I_O)         1.242     4.052 r  motorIN1_OBUF_inst/O
                         net (fo=0)                   0.000     4.052    motorIN1
    F4                                                                r  motorIN1 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.731ns  (logic 1.663ns (24.703%)  route 5.069ns (75.297%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.151     5.661    reset_cond/rst_n_IBUF
    SLICE_X59Y45         LUT1 (Prop_lut1_I0_O)        0.153     5.814 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.918     6.731    reset_cond/M_reset_cond_in
    SLICE_X52Y47         FDSE                                         r  reset_cond/D_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        1.453     4.858    reset_cond/clk_IBUF_BUFG
    SLICE_X52Y47         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.625ns  (logic 1.663ns (25.101%)  route 4.962ns (74.899%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.151     5.661    reset_cond/rst_n_IBUF
    SLICE_X59Y45         LUT1 (Prop_lut1_I0_O)        0.153     5.814 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.811     6.625    reset_cond/M_reset_cond_in
    SLICE_X59Y45         FDSE                                         r  reset_cond/D_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        1.518     4.923    reset_cond/clk_IBUF_BUFG
    SLICE_X59Y45         FDSE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.625ns  (logic 1.663ns (25.101%)  route 4.962ns (74.899%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.151     5.661    reset_cond/rst_n_IBUF
    SLICE_X59Y45         LUT1 (Prop_lut1_I0_O)        0.153     5.814 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.811     6.625    reset_cond/M_reset_cond_in
    SLICE_X59Y45         FDSE                                         r  reset_cond/D_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        1.518     4.923    reset_cond/clk_IBUF_BUFG
    SLICE_X59Y45         FDSE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.625ns  (logic 1.663ns (25.101%)  route 4.962ns (74.899%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.151     5.661    reset_cond/rst_n_IBUF
    SLICE_X59Y45         LUT1 (Prop_lut1_I0_O)        0.153     5.814 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.811     6.625    reset_cond/M_reset_cond_in
    SLICE_X59Y45         FDSE                                         r  reset_cond/D_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        1.518     4.923    reset_cond/clk_IBUF_BUFG
    SLICE_X59Y45         FDSE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            rx/D_rxd_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.214ns  (logic 1.495ns (35.483%)  route 2.719ns (64.517%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           2.719     4.214    rx/usb_rx_IBUF
    SLICE_X59Y39         FDRE                                         r  rx/D_rxd_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        1.516     4.921    rx/clk_IBUF_BUFG
    SLICE_X59Y39         FDRE                                         r  rx/D_rxd_q_reg/C

Slack:                    inf
  Source:                 p0_button[0]
                            (input port)
  Destination:            forLoop_idx_0_1235985583[0].p0_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.863ns  (logic 1.489ns (38.538%)  route 2.375ns (61.462%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.925ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  p0_button[0] (IN)
                         net (fo=0)                   0.000     0.000    p0_button[0]
    C7                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  p0_button_IBUF[0]_inst/O
                         net (fo=1, routed)           2.375     3.863    forLoop_idx_0_1235985583[0].p0_button_cond/sync/D[0]
    SLICE_X62Y47         FDRE                                         r  forLoop_idx_0_1235985583[0].p0_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        1.520     4.925    forLoop_idx_0_1235985583[0].p0_button_cond/sync/clk_IBUF_BUFG
    SLICE_X62Y47         FDRE                                         r  forLoop_idx_0_1235985583[0].p0_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p1_button[2]
                            (input port)
  Destination:            forLoop_idx_0_1862961998[2].p1_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.787ns  (logic 1.496ns (39.499%)  route 2.291ns (60.501%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A5                                                0.000     0.000 r  p1_button[2] (IN)
                         net (fo=0)                   0.000     0.000    p1_button[2]
    A5                   IBUF (Prop_ibuf_I_O)         1.496     1.496 r  p1_button_IBUF[2]_inst/O
                         net (fo=1, routed)           2.291     3.787    forLoop_idx_0_1862961998[2].p1_button_cond/sync/D[0]
    SLICE_X63Y58         FDRE                                         r  forLoop_idx_0_1862961998[2].p1_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        1.508     4.912    forLoop_idx_0_1862961998[2].p1_button_cond/sync/clk_IBUF_BUFG
    SLICE_X63Y58         FDRE                                         r  forLoop_idx_0_1862961998[2].p1_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p0_button[2]
                            (input port)
  Destination:            forLoop_idx_0_1235985583[2].p0_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.643ns  (logic 1.501ns (41.198%)  route 2.142ns (58.802%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  p0_button[2] (IN)
                         net (fo=0)                   0.000     0.000    p0_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  p0_button_IBUF[2]_inst/O
                         net (fo=1, routed)           2.142     3.643    forLoop_idx_0_1235985583[2].p0_button_cond/sync/D[0]
    SLICE_X65Y59         FDRE                                         r  forLoop_idx_0_1235985583[2].p0_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        1.507     4.911    forLoop_idx_0_1235985583[2].p0_button_cond/sync/clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  forLoop_idx_0_1235985583[2].p0_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 center_button
                            (input port)
  Destination:            center_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.528ns  (logic 1.491ns (42.260%)  route 2.037ns (57.740%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B6                                                0.000     0.000 r  center_button (IN)
                         net (fo=0)                   0.000     0.000    center_button
    B6                   IBUF (Prop_ibuf_I_O)         1.491     1.491 r  center_button_IBUF_inst/O
                         net (fo=1, routed)           2.037     3.528    center_button_cond/sync/D[0]
    SLICE_X63Y58         FDRE                                         r  center_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        1.508     4.912    center_button_cond/sync/clk_IBUF_BUFG
    SLICE_X63Y58         FDRE                                         r  center_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p0_button[1]
                            (input port)
  Destination:            forLoop_idx_0_1235985583[1].p0_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.363ns  (logic 1.492ns (44.372%)  route 1.871ns (55.628%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.914ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  p0_button[1] (IN)
                         net (fo=0)                   0.000     0.000    p0_button[1]
    C6                   IBUF (Prop_ibuf_I_O)         1.492     1.492 r  p0_button_IBUF[1]_inst/O
                         net (fo=1, routed)           1.871     3.363    forLoop_idx_0_1235985583[1].p0_button_cond/sync/D[0]
    SLICE_X64Y52         FDRE                                         r  forLoop_idx_0_1235985583[1].p0_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        1.510     4.914    forLoop_idx_0_1235985583[1].p0_button_cond/sync/clk_IBUF_BUFG
    SLICE_X64Y52         FDRE                                         r  forLoop_idx_0_1235985583[1].p0_button_cond/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 p1_button[1]
                            (input port)
  Destination:            forLoop_idx_0_1862961998[1].p1_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.937ns  (logic 0.254ns (27.126%)  route 0.682ns (72.874%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E5                                                0.000     0.000 r  p1_button[1] (IN)
                         net (fo=0)                   0.000     0.000    p1_button[1]
    E5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  p1_button_IBUF[1]_inst/O
                         net (fo=1, routed)           0.682     0.937    forLoop_idx_0_1862961998[1].p1_button_cond/sync/D[0]
    SLICE_X64Y52         FDRE                                         r  forLoop_idx_0_1862961998[1].p1_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        0.864     2.054    forLoop_idx_0_1862961998[1].p1_button_cond/sync/clk_IBUF_BUFG
    SLICE_X64Y52         FDRE                                         r  forLoop_idx_0_1862961998[1].p1_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p1_button[0]
                            (input port)
  Destination:            forLoop_idx_0_1862961998[0].p1_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.943ns  (logic 0.253ns (26.867%)  route 0.689ns (73.133%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F5                                                0.000     0.000 r  p1_button[0] (IN)
                         net (fo=0)                   0.000     0.000    p1_button[0]
    F5                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  p1_button_IBUF[0]_inst/O
                         net (fo=1, routed)           0.689     0.943    forLoop_idx_0_1862961998[0].p1_button_cond/sync/D[0]
    SLICE_X62Y49         FDRE                                         r  forLoop_idx_0_1862961998[0].p1_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        0.867     2.057    forLoop_idx_0_1862961998[0].p1_button_cond/sync/clk_IBUF_BUFG
    SLICE_X62Y49         FDRE                                         r  forLoop_idx_0_1862961998[0].p1_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p0_button[1]
                            (input port)
  Destination:            forLoop_idx_0_1235985583[1].p0_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.003ns  (logic 0.260ns (25.895%)  route 0.744ns (74.105%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  p0_button[1] (IN)
                         net (fo=0)                   0.000     0.000    p0_button[1]
    C6                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  p0_button_IBUF[1]_inst/O
                         net (fo=1, routed)           0.744     1.003    forLoop_idx_0_1235985583[1].p0_button_cond/sync/D[0]
    SLICE_X64Y52         FDRE                                         r  forLoop_idx_0_1235985583[1].p0_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        0.864     2.054    forLoop_idx_0_1235985583[1].p0_button_cond/sync/clk_IBUF_BUFG
    SLICE_X64Y52         FDRE                                         r  forLoop_idx_0_1235985583[1].p0_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 center_button
                            (input port)
  Destination:            center_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.047ns  (logic 0.259ns (24.709%)  route 0.788ns (75.291%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B6                                                0.000     0.000 r  center_button (IN)
                         net (fo=0)                   0.000     0.000    center_button
    B6                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  center_button_IBUF_inst/O
                         net (fo=1, routed)           0.788     1.047    center_button_cond/sync/D[0]
    SLICE_X63Y58         FDRE                                         r  center_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        0.862     2.052    center_button_cond/sync/clk_IBUF_BUFG
    SLICE_X63Y58         FDRE                                         r  center_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p0_button[2]
                            (input port)
  Destination:            forLoop_idx_0_1235985583[2].p0_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.163ns  (logic 0.268ns (23.069%)  route 0.895ns (76.931%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  p0_button[2] (IN)
                         net (fo=0)                   0.000     0.000    p0_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         0.268     0.268 r  p0_button_IBUF[2]_inst/O
                         net (fo=1, routed)           0.895     1.163    forLoop_idx_0_1235985583[2].p0_button_cond/sync/D[0]
    SLICE_X65Y59         FDRE                                         r  forLoop_idx_0_1235985583[2].p0_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        0.862     2.052    forLoop_idx_0_1235985583[2].p0_button_cond/sync/clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  forLoop_idx_0_1235985583[2].p0_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p1_button[2]
                            (input port)
  Destination:            forLoop_idx_0_1862961998[2].p1_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.214ns  (logic 0.264ns (21.719%)  route 0.950ns (78.281%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A5                                                0.000     0.000 r  p1_button[2] (IN)
                         net (fo=0)                   0.000     0.000    p1_button[2]
    A5                   IBUF (Prop_ibuf_I_O)         0.264     0.264 r  p1_button_IBUF[2]_inst/O
                         net (fo=1, routed)           0.950     1.214    forLoop_idx_0_1862961998[2].p1_button_cond/sync/D[0]
    SLICE_X63Y58         FDRE                                         r  forLoop_idx_0_1862961998[2].p1_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        0.862     2.052    forLoop_idx_0_1862961998[2].p1_button_cond/sync/clk_IBUF_BUFG
    SLICE_X63Y58         FDRE                                         r  forLoop_idx_0_1862961998[2].p1_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p0_button[0]
                            (input port)
  Destination:            forLoop_idx_0_1235985583[0].p0_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.232ns  (logic 0.257ns (20.829%)  route 0.976ns (79.171%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  p0_button[0] (IN)
                         net (fo=0)                   0.000     0.000    p0_button[0]
    C7                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  p0_button_IBUF[0]_inst/O
                         net (fo=1, routed)           0.976     1.232    forLoop_idx_0_1235985583[0].p0_button_cond/sync/D[0]
    SLICE_X62Y47         FDRE                                         r  forLoop_idx_0_1235985583[0].p0_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        0.867     2.057    forLoop_idx_0_1235985583[0].p0_button_cond/sync/clk_IBUF_BUFG
    SLICE_X62Y47         FDRE                                         r  forLoop_idx_0_1235985583[0].p0_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            rx/D_rxd_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.566ns  (logic 0.263ns (16.798%)  route 1.303ns (83.202%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.303     1.566    rx/usb_rx_IBUF
    SLICE_X59Y39         FDRE                                         r  rx/D_rxd_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        0.862     2.052    rx/clk_IBUF_BUFG
    SLICE_X59Y39         FDRE                                         r  rx/D_rxd_q_reg/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.628ns  (logic 0.319ns (12.154%)  route 2.309ns (87.846%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.917     2.194    reset_cond/rst_n_IBUF
    SLICE_X59Y45         LUT1 (Prop_lut1_I0_O)        0.042     2.236 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.392     2.628    reset_cond/M_reset_cond_in
    SLICE_X52Y47         FDSE                                         r  reset_cond/D_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        0.838     2.028    reset_cond/clk_IBUF_BUFG
    SLICE_X52Y47         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.643ns  (logic 0.319ns (12.084%)  route 2.324ns (87.916%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.917     2.194    reset_cond/rst_n_IBUF
    SLICE_X59Y45         LUT1 (Prop_lut1_I0_O)        0.042     2.236 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.407     2.643    reset_cond/M_reset_cond_in
    SLICE_X59Y45         FDSE                                         r  reset_cond/D_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1296, routed)        0.864     2.054    reset_cond/clk_IBUF_BUFG
    SLICE_X59Y45         FDSE                                         r  reset_cond/D_stage_q_reg[0]/C





