# Mabrains RISC-V Linux Capable SOC on Skywaters 130nm

[![License](https://img.shields.io/badge/License-Apache%202.0-blue.svg)](https://opensource.org/licenses/Apache-2.0) [![UPRJ_CI](https://github.com/efabless/caravel_project_example/actions/workflows/user_project_ci.yml/badge.svg)](https://github.com/efabless/caravel_project_example/actions/workflows/user_project_ci.yml) [![Caravel Build](https://github.com/efabless/caravel_project_example/actions/workflows/caravel_build.yml/badge.svg)](https://github.com/efabless/caravel_project_example/actions/workflows/caravel_build.yml)


## Introduction
This project is the realization of an Open Source implementation for RISC-V that is linux capable.

## Cores Investigated
The following cores were investigated:


## Implemented Core
We have choosen the following core for the following reasons:

| Core | Configuration | Number of Gates | Core Synthesized Size |
|-----------------------|--------|---------------|---------------|---------------|
| [Rocket-Chip](https://github.com/mabrains/rocket-chip) | - | 1000 | 10 mm^2 |


## Caravel Usage Documentation

Refer to [README](docs/source/index.rst) for this sample project documentation. 

## Contributors
Thanke for all the contributions of the Mabrains Interns August Cycle:
* Mariam Mohamed
* Rawan Adel
* Rawan Ramadan
* Amira Emad
* Moataz Alaa

