<?xml version="1.0"?>
<configuration platform="PCH_D1500" >
<!--
XML configuration file for C610 series PCH
  Intel(R) D1500 Series Chipset Family Platform Controller Hub (PCH)
   332050-332054
-->
<!--
# *********************************************************
#
#                   PRE-RELEASE NOTICE
#
#    This software specifically enables pre-production
#    hardware provided by Intel Corporation.  The terms
#    describing your rights and responsibilities to use
#    such hardware are covered by a separate evaluation
#    agreement.  Of specific note in that agreement is
#    the requirement that you do not release or publish
#    information on the hardware without the specific
#    written authorization of Intel Corporation.
#
#    Intel Corporation requests that you do not release,
#    publish, or distribute this software until you are
#    specifically authorized.  These terms are deleted
#    upon publication of this software.
#
# *********************************************************

CHIPSEC: Platform Security Assessment Framework
Copyright (c) 2019-2020, Intel Corporation

This program is free software; you can redistribute it and/or
modify it under the terms of the GNU General Public License
as published by the Free Software Foundation; Version 2.

This program is distributed in the hope that it will be useful,
but WITHOUT ANY WARRANTY; without even the implied warranty of
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
GNU General Public License for more details.

You should have received a copy of the GNU General Public License
along with this program; if not, write to the Free Software
Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301, USA.

Contact information:
chipsec@intel.com
-->

  <!-- #################################### -->
  <!--                                      -->
  <!-- Information                          -->
  <!--                                      -->
  <!-- #################################### -->
  <info>
    <sku did="0x8C54" name="D-1500" code="PCH_D1500" longname='Xeon Processor D-1500 SOC' detection_value='0x05' />
  </info>

  <pci>
    <device name="LPC"        bus="0" dev="0x1F" fun="0" vid="0x8086" did="0x8C54" />
  </pci>

  <registers>

    <!-- LPC Interface Bridge -->
    <register name="GEN_PMCON_LOCK" type="pcicfg" device="LPC" offset="0xA6" size="1" desc="General Power Management Configuration Lock">
      <field name="ACPI_BASE_LOCK"   bit="1" size="1" desc="Lock down ACPI Base Address (ABASE)"/>
      <field name="SLP_STR_POL_LOCK" bit="2" size="1" desc="SLP Stretching Policy Lock-Down"/>
    </register>

    <!-- PCH Root Complex Register Base MMIO registers -->

    <!-- PCH ABASE (PMBASE) I/O registers -->
    <register name="SMI_EN" type="iobar" bar="ABASE" offset="0x30" size="4" desc="SMI Control and Enable">
      <field name="GBL_SMI_EN"         bit="0"  size="1"/>
      <field name="EOS"                bit="1"  size="1"/>
      <field name="BIOS_EN"            bit="2"  size="1"/>
      <field name="LEGACY_USB_EN"      bit="3"  size="1"/>
      <field name="SLP_SMI_EN"         bit="4"  size="1"/>
      <field name="APMC_EN"            bit="5"  size="1"/>
      <field name="SWSMI_TMR_EN"       bit="6"  size="1"/>
      <field name="BIOS_RLS"           bit="7"  size="1"/>
      <field name="MCSMI_EN"           bit="11" size="1"/>
      <field name="TCO_EN"             bit="13" size="1"/>
      <field name="PERIODIC_EN"        bit="14" size="1"/>
      <field name="LEGACY_USB2_EN"     bit="17" size="1"/>
      <field name="INTEL_USB2_EN"      bit="18" size="1"/>
      <field name="GPIO_UNLOCK_SMI_EN" bit="27" size="1"/>
      <field name="ME_SMI_EN"          bit="30" size="1"/>
      <field name="xHCI_SMI_EN"        bit="31" size="1"/>
    </register>

    <!-- ~~~~~~~~~~~~~~~~~~~~~~~~~~~~ -->
    <!--      Undefined Registers     -->
    <!-- ~~~~~~~~~~~~~~~~~~~~~~~~~~~~ -->
    <register name="IMC1_SMBSTAT_0" undef="Not defined for platform" />
    <register name="IMC1_SMBCMD_0"  undef="Not defined for platform" />
    <register name="IMC1_SMBCNTL_0" undef="Not defined for platform" />
    <register name="IMC1_SMBSTAT_1" undef="Not defined for platform" />
    <register name="IMC1_SMBCMD_1"  undef="Not defined for platform" />
    <register name="IMC1_SMBCNTL_1" undef="Not defined for platform" />

  </registers>

  <controls>
    <control name="ACPIBaseLock" register="GEN_PMCON_LOCK" field="ACPI_BASE_LOCK" desc="Lock Down ACPI Base Address" />
  </controls>

</configuration>
