{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1724825528015 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1724825528017 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 28 11:42:07 2024 " "Processing started: Wed Aug 28 11:42:07 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1724825528017 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825528017 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Example_4_Video_In -c Example_4_Video_In " "Command: quartus_map --read_settings_files=on --write_settings_files=off Example_4_Video_In -c Example_4_Video_In" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825528018 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1724825528841 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1724825528842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/video_system.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/video_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System " "Found entity 1: Video_System" {  } { { "Video_System/synthesis/Video_System.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/Video_System.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825536353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825536353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/video_system.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/video_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System " "Found entity 1: Video_System" {  } { { "Video_System/synthesis/Video_System.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/Video_System.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825536356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825536356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "Video_System/synthesis/submodules/altera_reset_controller.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825536370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825536370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "Video_System/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825536381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825536381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_avalon_st_adapter " "Found entity 1: Video_System_avalon_st_adapter" {  } { { "Video_System/synthesis/submodules/Video_System_avalon_st_adapter.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825536384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825536384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_avalon_st_adapter_channel_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_avalon_st_adapter_channel_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_avalon_st_adapter_channel_adapter_0 " "Found entity 1: Video_System_avalon_st_adapter_channel_adapter_0" {  } { { "Video_System/synthesis/submodules/Video_System_avalon_st_adapter_channel_adapter_0.sv" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_avalon_st_adapter_channel_adapter_0.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825536394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825536394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_irq_mapper " "Found entity 1: Video_System_irq_mapper" {  } { { "Video_System/synthesis/submodules/Video_System_irq_mapper.sv" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825536396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825536396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_mm_interconnect_0 " "Found entity 1: Video_System_mm_interconnect_0" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825536425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825536425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: Video_System_mm_interconnect_0_avalon_st_adapter_001" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825536439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825536439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: Video_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825536451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825536451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_mm_interconnect_0_avalon_st_adapter " "Found entity 1: Video_System_mm_interconnect_0_avalon_st_adapter" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_avalon_st_adapter.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825536462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825536462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: Video_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825536474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825536474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "Video_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825536490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825536490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "Video_System/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825536491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825536491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "Video_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825536493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825536493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_mm_interconnect_0_rsp_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_mm_interconnect_0_rsp_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_mm_interconnect_0_rsp_mux_003 " "Found entity 1: Video_System_mm_interconnect_0_rsp_mux_003" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_rsp_mux_003.sv" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_rsp_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825536506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825536506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file video_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "Video_System/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825536508 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "Video_System/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825536508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825536508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_mm_interconnect_0_rsp_mux_002 " "Found entity 1: Video_System_mm_interconnect_0_rsp_mux_002" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_rsp_mux_002.sv" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825536521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825536521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_mm_interconnect_0_rsp_mux " "Found entity 1: Video_System_mm_interconnect_0_rsp_mux" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_rsp_mux.sv" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825536523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825536523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_mm_interconnect_0_rsp_demux_001 " "Found entity 1: Video_System_mm_interconnect_0_rsp_demux_001" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_rsp_demux_001.sv" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825536525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825536525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_mm_interconnect_0_rsp_demux " "Found entity 1: Video_System_mm_interconnect_0_rsp_demux" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_rsp_demux.sv" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825536537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825536537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_mm_interconnect_0_cmd_mux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_mm_interconnect_0_cmd_mux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_mm_interconnect_0_cmd_mux_004 " "Found entity 1: Video_System_mm_interconnect_0_cmd_mux_004" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_cmd_mux_004.sv" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_cmd_mux_004.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825536551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825536551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_mm_interconnect_0_cmd_mux_001 " "Found entity 1: Video_System_mm_interconnect_0_cmd_mux_001" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_cmd_mux_001.sv" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825536553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825536553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_mm_interconnect_0_cmd_mux " "Found entity 1: Video_System_mm_interconnect_0_cmd_mux" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_cmd_mux.sv" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825536566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825536566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_mm_interconnect_0_cmd_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_mm_interconnect_0_cmd_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_mm_interconnect_0_cmd_demux_003 " "Found entity 1: Video_System_mm_interconnect_0_cmd_demux_003" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_cmd_demux_003.sv" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_cmd_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825536578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825536578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_mm_interconnect_0_cmd_demux_002 " "Found entity 1: Video_System_mm_interconnect_0_cmd_demux_002" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_cmd_demux_002.sv" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825536588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825536588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_mm_interconnect_0_cmd_demux " "Found entity 1: Video_System_mm_interconnect_0_cmd_demux" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_cmd_demux.sv" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825536591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825536591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "Video_System/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825536599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825536599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "Video_System/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825536609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825536609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file video_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "Video_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825536625 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "Video_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825536625 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "Video_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825536625 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "Video_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825536625 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "Video_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825536625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825536625 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "Video_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1724825536645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "Video_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825536646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825536646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "Video_System/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825536660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825536660 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "Video_System/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1724825536673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "Video_System/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825536673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825536673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "Video_System/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825536676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825536676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "Video_System/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825536688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825536688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "Video_System/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825536690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825536690 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Video_System_mm_interconnect_0_router_008.sv(48) " "Verilog HDL Declaration information at Video_System_mm_interconnect_0_router_008.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_008.sv" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_008.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1724825536692 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Video_System_mm_interconnect_0_router_008.sv(49) " "Verilog HDL Declaration information at Video_System_mm_interconnect_0_router_008.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_008.sv" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_008.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1724825536692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_mm_interconnect_0_router_008.sv 2 2 " "Found 2 design units, including 2 entities, in source file video_system/synthesis/submodules/video_system_mm_interconnect_0_router_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_mm_interconnect_0_router_008_default_decode " "Found entity 1: Video_System_mm_interconnect_0_router_008_default_decode" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_008.sv" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_008.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825536693 ""} { "Info" "ISGN_ENTITY_NAME" "2 Video_System_mm_interconnect_0_router_008 " "Found entity 2: Video_System_mm_interconnect_0_router_008" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_008.sv" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_008.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825536693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825536693 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Video_System_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at Video_System_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_005.sv" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1724825536694 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Video_System_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at Video_System_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_005.sv" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1724825536695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file video_system/synthesis/submodules/video_system_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_mm_interconnect_0_router_005_default_decode " "Found entity 1: Video_System_mm_interconnect_0_router_005_default_decode" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_005.sv" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825536695 ""} { "Info" "ISGN_ENTITY_NAME" "2 Video_System_mm_interconnect_0_router_005 " "Found entity 2: Video_System_mm_interconnect_0_router_005" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_005.sv" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825536695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825536695 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Video_System_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at Video_System_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_004.sv" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1724825536697 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Video_System_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at Video_System_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_004.sv" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1724825536697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file video_system/synthesis/submodules/video_system_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_mm_interconnect_0_router_004_default_decode " "Found entity 1: Video_System_mm_interconnect_0_router_004_default_decode" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_004.sv" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825536698 ""} { "Info" "ISGN_ENTITY_NAME" "2 Video_System_mm_interconnect_0_router_004 " "Found entity 2: Video_System_mm_interconnect_0_router_004" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_004.sv" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825536698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825536698 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Video_System_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at Video_System_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_003.sv" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1724825536709 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Video_System_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at Video_System_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_003.sv" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1724825536710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file video_system/synthesis/submodules/video_system_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_mm_interconnect_0_router_003_default_decode " "Found entity 1: Video_System_mm_interconnect_0_router_003_default_decode" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_003.sv" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825536710 ""} { "Info" "ISGN_ENTITY_NAME" "2 Video_System_mm_interconnect_0_router_003 " "Found entity 2: Video_System_mm_interconnect_0_router_003" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_003.sv" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825536710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825536710 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Video_System_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at Video_System_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_002.sv" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1724825536722 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Video_System_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at Video_System_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_002.sv" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1724825536722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file video_system/synthesis/submodules/video_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_mm_interconnect_0_router_002_default_decode " "Found entity 1: Video_System_mm_interconnect_0_router_002_default_decode" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_002.sv" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825536723 ""} { "Info" "ISGN_ENTITY_NAME" "2 Video_System_mm_interconnect_0_router_002 " "Found entity 2: Video_System_mm_interconnect_0_router_002" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_002.sv" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825536723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825536723 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Video_System_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at Video_System_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router.sv" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1724825536725 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Video_System_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at Video_System_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router.sv" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1724825536725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file video_system/synthesis/submodules/video_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_mm_interconnect_0_router_default_decode " "Found entity 1: Video_System_mm_interconnect_0_router_default_decode" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router.sv" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825536725 ""} { "Info" "ISGN_ENTITY_NAME" "2 Video_System_mm_interconnect_0_router " "Found entity 2: Video_System_mm_interconnect_0_router" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router.sv" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825536725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825536725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "Video_System/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825536741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825536741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "Video_System/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825536751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825536751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "Video_System/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825536764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825536764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "Video_System/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825536777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825536777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "Video_System/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825536791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825536791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_video_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_video_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_video_pll_0 " "Found entity 1: Video_System_video_pll_0" {  } { { "Video_System/synthesis/submodules/Video_System_video_pll_0.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_video_pll_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825536793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825536793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "Video_System/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825536805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825536805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_altpll " "Found entity 1: altera_up_altpll" {  } { { "Video_System/synthesis/submodules/altera_up_altpll.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825536816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825536816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_video_scaler_shrink.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_video_scaler_shrink.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_shrink " "Found entity 1: altera_up_video_scaler_shrink" {  } { { "Video_System/synthesis/submodules/altera_up_video_scaler_shrink.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_shrink.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825536818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825536818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_video_scaler_multiply_width.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_video_scaler_multiply_width.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_multiply_width " "Found entity 1: altera_up_video_scaler_multiply_width" {  } { { "Video_System/synthesis/submodules/altera_up_video_scaler_multiply_width.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_multiply_width.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825536819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825536819 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "altera_up_video_scaler_multiply_height.v(291) " "Verilog HDL Module Instantiation warning at altera_up_video_scaler_multiply_height.v(291): ignored dangling comma in List of Port Connections" {  } { { "Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 291 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1724825536821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_multiply_height " "Found entity 1: altera_up_video_scaler_multiply_height" {  } { { "Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825536821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825536821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_video_scaler.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_video_scaler.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_Video_Scaler " "Found entity 1: Video_System_Video_Scaler" {  } { { "Video_System/synthesis/submodules/Video_System_Video_Scaler.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Video_Scaler.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825536823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825536823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_video_rgb_resampler.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_video_rgb_resampler.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_Video_RGB_Resampler " "Found entity 1: Video_System_Video_RGB_Resampler" {  } { { "Video_System/synthesis/submodules/Video_System_Video_RGB_Resampler.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Video_RGB_Resampler.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825536826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825536826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_video_itu_656_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_video_itu_656_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_itu_656_decoder " "Found entity 1: altera_up_video_itu_656_decoder" {  } { { "Video_System/synthesis/submodules/altera_up_video_itu_656_decoder.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_video_itu_656_decoder.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825536838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825536838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_video_decoder_add_endofpacket.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_video_decoder_add_endofpacket.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_decoder_add_endofpacket " "Found entity 1: altera_up_video_decoder_add_endofpacket" {  } { { "Video_System/synthesis/submodules/altera_up_video_decoder_add_endofpacket.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_video_decoder_add_endofpacket.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825536849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825536849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_video_camera_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_video_camera_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_camera_decoder " "Found entity 1: altera_up_video_camera_decoder" {  } { { "Video_System/synthesis/submodules/altera_up_video_camera_decoder.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_video_camera_decoder.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825536852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825536852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_video_dual_clock_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_video_dual_clock_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dual_clock_fifo " "Found entity 1: altera_up_video_dual_clock_fifo" {  } { { "Video_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825536854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825536854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_video_in_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_video_in_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_Video_In_Decoder " "Found entity 1: Video_System_Video_In_Decoder" {  } { { "Video_System/synthesis/submodules/Video_System_Video_In_Decoder.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Video_In_Decoder.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825536857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825536857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_video_dma_control_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_video_dma_control_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dma_control_slave " "Found entity 1: altera_up_video_dma_control_slave" {  } { { "Video_System/synthesis/submodules/altera_up_video_dma_control_slave.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_video_dma_control_slave.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825536859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825536859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_video_dma_to_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_video_dma_to_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dma_to_memory " "Found entity 1: altera_up_video_dma_to_memory" {  } { { "Video_System/synthesis/submodules/altera_up_video_dma_to_memory.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_video_dma_to_memory.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825536862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825536862 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "altera_up_video_dma_to_stream.v(274) " "Verilog HDL Module Instantiation warning at altera_up_video_dma_to_stream.v(274): ignored dangling comma in List of Port Connections" {  } { { "Video_System/synthesis/submodules/altera_up_video_dma_to_stream.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1724825536872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_video_dma_to_stream.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_video_dma_to_stream.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dma_to_stream " "Found entity 1: altera_up_video_dma_to_stream" {  } { { "Video_System/synthesis/submodules/altera_up_video_dma_to_stream.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_video_dma_to_stream.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825536872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825536872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_video_dma.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_video_dma.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_Video_DMA " "Found entity 1: Video_System_Video_DMA" {  } { { "Video_System/synthesis/submodules/Video_System_Video_DMA.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Video_DMA.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825536875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825536875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_video_clipper_add.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_video_clipper_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_clipper_add " "Found entity 1: altera_up_video_clipper_add" {  } { { "Video_System/synthesis/submodules/altera_up_video_clipper_add.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_video_clipper_add.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825536877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825536877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_video_clipper_drop.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_video_clipper_drop.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_clipper_drop " "Found entity 1: altera_up_video_clipper_drop" {  } { { "Video_System/synthesis/submodules/altera_up_video_clipper_drop.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_video_clipper_drop.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825536890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825536890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_video_clipper_counters.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_video_clipper_counters.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_clipper_counters " "Found entity 1: altera_up_video_clipper_counters" {  } { { "Video_System/synthesis/submodules/altera_up_video_clipper_counters.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_video_clipper_counters.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825536901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825536901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_video_clipper.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_video_clipper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_Video_Clipper " "Found entity 1: Video_System_Video_Clipper" {  } { { "Video_System/synthesis/submodules/Video_System_Video_Clipper.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Video_Clipper.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825536912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825536912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_avalon_video_vga_timing.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_avalon_video_vga_timing.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_video_vga_timing " "Found entity 1: altera_up_avalon_video_vga_timing" {  } { { "Video_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825536927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825536927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_VGA_Controller " "Found entity 1: Video_System_VGA_Controller" {  } { { "Video_System/synthesis/submodules/Video_System_VGA_Controller.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_VGA_Controller.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825536939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825536939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_pixel_scaler.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_pixel_scaler.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_Pixel_Scaler " "Found entity 1: Video_System_Pixel_Scaler" {  } { { "Video_System/synthesis/submodules/Video_System_Pixel_Scaler.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Scaler.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825536942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825536942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_pixel_rgb_resampler.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_pixel_rgb_resampler.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_Pixel_RGB_Resampler " "Found entity 1: Video_System_Pixel_RGB_Resampler" {  } { { "Video_System/synthesis/submodules/Video_System_Pixel_RGB_Resampler.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Pixel_RGB_Resampler.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825536945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825536945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_pixel_buffer_dma.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_pixel_buffer_dma.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_Pixel_Buffer_DMA " "Found entity 1: Video_System_Pixel_Buffer_DMA" {  } { { "Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825536956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825536956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_pixel_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_pixel_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_Pixel_Buffer " "Found entity 1: Video_System_Pixel_Buffer" {  } { { "Video_System/synthesis/submodules/Video_System_Pixel_Buffer.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Buffer.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825536958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825536958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_onchip_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_onchip_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_Onchip_Memory " "Found entity 1: Video_System_Onchip_Memory" {  } { { "Video_System/synthesis/submodules/Video_System_Onchip_Memory.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Onchip_Memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825536961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825536961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_dual_clock_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_dual_clock_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_Dual_Clock_FIFO " "Found entity 1: Video_System_Dual_Clock_FIFO" {  } { { "Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825536963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825536963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_ycrcb_to_rgb_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_ycrcb_to_rgb_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_YCrCb_to_RGB_converter " "Found entity 1: altera_up_YCrCb_to_RGB_converter" {  } { { "Video_System/synthesis/submodules/altera_up_YCrCb_to_RGB_converter.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_YCrCb_to_RGB_converter.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825536975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825536975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_rgb_to_ycrcb_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_rgb_to_ycrcb_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_RGB_to_YCrCb_converter " "Found entity 1: altera_up_RGB_to_YCrCb_converter" {  } { { "Video_System/synthesis/submodules/altera_up_RGB_to_YCrCb_converter.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_RGB_to_YCrCb_converter.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825536985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825536985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_color_space_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_color_space_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_Color_Space_Converter " "Found entity 1: Video_System_Color_Space_Converter" {  } { { "Video_System/synthesis/submodules/Video_System_Color_Space_Converter.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Color_Space_Converter.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825536988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825536988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_chroma_resampler.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_chroma_resampler.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_Chroma_Resampler " "Found entity 1: Video_System_Chroma_Resampler" {  } { { "Video_System/synthesis/submodules/Video_System_Chroma_Resampler.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Chroma_Resampler.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825536991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825536991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_CPU " "Found entity 1: Video_System_CPU" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825536993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825536993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_cpu_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file video_system/synthesis/submodules/video_system_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_CPU_cpu_register_bank_a_module " "Found entity 1: Video_System_CPU_cpu_register_bank_a_module" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_cpu.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_CPU_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825537015 ""} { "Info" "ISGN_ENTITY_NAME" "2 Video_System_CPU_cpu_register_bank_b_module " "Found entity 2: Video_System_CPU_cpu_register_bank_b_module" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_cpu.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_CPU_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825537015 ""} { "Info" "ISGN_ENTITY_NAME" "3 Video_System_CPU_cpu_nios2_oci_debug " "Found entity 3: Video_System_CPU_cpu_nios2_oci_debug" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_cpu.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_CPU_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825537015 ""} { "Info" "ISGN_ENTITY_NAME" "4 Video_System_CPU_cpu_nios2_oci_break " "Found entity 4: Video_System_CPU_cpu_nios2_oci_break" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_cpu.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_CPU_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825537015 ""} { "Info" "ISGN_ENTITY_NAME" "5 Video_System_CPU_cpu_nios2_oci_xbrk " "Found entity 5: Video_System_CPU_cpu_nios2_oci_xbrk" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_cpu.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_CPU_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825537015 ""} { "Info" "ISGN_ENTITY_NAME" "6 Video_System_CPU_cpu_nios2_oci_dbrk " "Found entity 6: Video_System_CPU_cpu_nios2_oci_dbrk" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_cpu.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_CPU_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825537015 ""} { "Info" "ISGN_ENTITY_NAME" "7 Video_System_CPU_cpu_nios2_oci_itrace " "Found entity 7: Video_System_CPU_cpu_nios2_oci_itrace" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_cpu.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_CPU_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825537015 ""} { "Info" "ISGN_ENTITY_NAME" "8 Video_System_CPU_cpu_nios2_oci_td_mode " "Found entity 8: Video_System_CPU_cpu_nios2_oci_td_mode" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_cpu.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_CPU_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825537015 ""} { "Info" "ISGN_ENTITY_NAME" "9 Video_System_CPU_cpu_nios2_oci_dtrace " "Found entity 9: Video_System_CPU_cpu_nios2_oci_dtrace" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_cpu.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_CPU_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825537015 ""} { "Info" "ISGN_ENTITY_NAME" "10 Video_System_CPU_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: Video_System_CPU_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_cpu.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_CPU_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825537015 ""} { "Info" "ISGN_ENTITY_NAME" "11 Video_System_CPU_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: Video_System_CPU_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_cpu.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_CPU_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825537015 ""} { "Info" "ISGN_ENTITY_NAME" "12 Video_System_CPU_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: Video_System_CPU_cpu_nios2_oci_fifo_cnt_inc" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_cpu.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_CPU_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825537015 ""} { "Info" "ISGN_ENTITY_NAME" "13 Video_System_CPU_cpu_nios2_oci_fifo " "Found entity 13: Video_System_CPU_cpu_nios2_oci_fifo" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_cpu.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_CPU_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825537015 ""} { "Info" "ISGN_ENTITY_NAME" "14 Video_System_CPU_cpu_nios2_oci_pib " "Found entity 14: Video_System_CPU_cpu_nios2_oci_pib" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_cpu.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_CPU_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825537015 ""} { "Info" "ISGN_ENTITY_NAME" "15 Video_System_CPU_cpu_nios2_oci_im " "Found entity 15: Video_System_CPU_cpu_nios2_oci_im" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_cpu.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_CPU_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825537015 ""} { "Info" "ISGN_ENTITY_NAME" "16 Video_System_CPU_cpu_nios2_performance_monitors " "Found entity 16: Video_System_CPU_cpu_nios2_performance_monitors" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_cpu.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_CPU_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825537015 ""} { "Info" "ISGN_ENTITY_NAME" "17 Video_System_CPU_cpu_nios2_avalon_reg " "Found entity 17: Video_System_CPU_cpu_nios2_avalon_reg" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_cpu.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_CPU_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825537015 ""} { "Info" "ISGN_ENTITY_NAME" "18 Video_System_CPU_cpu_ociram_sp_ram_module " "Found entity 18: Video_System_CPU_cpu_ociram_sp_ram_module" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_cpu.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_CPU_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825537015 ""} { "Info" "ISGN_ENTITY_NAME" "19 Video_System_CPU_cpu_nios2_ocimem " "Found entity 19: Video_System_CPU_cpu_nios2_ocimem" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_cpu.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_CPU_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825537015 ""} { "Info" "ISGN_ENTITY_NAME" "20 Video_System_CPU_cpu_nios2_oci " "Found entity 20: Video_System_CPU_cpu_nios2_oci" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_cpu.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_CPU_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825537015 ""} { "Info" "ISGN_ENTITY_NAME" "21 Video_System_CPU_cpu " "Found entity 21: Video_System_CPU_cpu" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_cpu.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_CPU_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825537015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825537015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_CPU_cpu_debug_slave_sysclk " "Found entity 1: Video_System_CPU_cpu_debug_slave_sysclk" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_cpu_debug_slave_sysclk.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_CPU_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825537019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825537019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_CPU_cpu_debug_slave_tck " "Found entity 1: Video_System_CPU_cpu_debug_slave_tck" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_cpu_debug_slave_tck.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_CPU_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825537031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825537031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_CPU_cpu_debug_slave_wrapper " "Found entity 1: Video_System_CPU_cpu_debug_slave_wrapper" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_cpu_debug_slave_wrapper.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_CPU_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825537043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825537043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_CPU_cpu_test_bench " "Found entity 1: Video_System_CPU_cpu_test_bench" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_cpu_test_bench.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_CPU_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825537057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825537057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_av_config_serial_bus_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_serial_bus_controller " "Found entity 1: altera_up_av_config_serial_bus_controller" {  } { { "Video_System/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825537069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825537069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_slow_clock_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_slow_clock_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_slow_clock_generator " "Found entity 1: altera_up_slow_clock_generator" {  } { { "Video_System/synthesis/submodules/altera_up_slow_clock_generator.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_slow_clock_generator.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825537080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825537080 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "altera_up_av_config_auto_init altera_up_av_config_auto_init.v(51) " "Verilog Module Declaration warning at altera_up_av_config_auto_init.v(51): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"altera_up_av_config_auto_init\"" {  } { { "Video_System/synthesis/submodules/altera_up_av_config_auto_init.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_av_config_auto_init.v" 51 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825537083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_av_config_auto_init.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_av_config_auto_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init " "Found entity 1: altera_up_av_config_auto_init" {  } { { "Video_System/synthesis/submodules/altera_up_av_config_auto_init.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_av_config_auto_init.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825537083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825537083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_av_config_auto_init_dc2.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_av_config_auto_init_dc2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_dc2 " "Found entity 1: altera_up_av_config_auto_init_dc2" {  } { { "Video_System/synthesis/submodules/altera_up_av_config_auto_init_dc2.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_av_config_auto_init_dc2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825537086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825537086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_av_config_auto_init_d5m.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_av_config_auto_init_d5m.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_d5m " "Found entity 1: altera_up_av_config_auto_init_d5m" {  } { { "Video_System/synthesis/submodules/altera_up_av_config_auto_init_d5m.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_av_config_auto_init_d5m.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825537088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825537088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_av_config_auto_init_lcm.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_av_config_auto_init_lcm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_lcm " "Found entity 1: altera_up_av_config_auto_init_lcm" {  } { { "Video_System/synthesis/submodules/altera_up_av_config_auto_init_lcm.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_av_config_auto_init_lcm.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825537100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825537100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_av_config_auto_init_ltm.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_av_config_auto_init_ltm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ltm " "Found entity 1: altera_up_av_config_auto_init_ltm" {  } { { "Video_System/synthesis/submodules/altera_up_av_config_auto_init_ltm.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_av_config_auto_init_ltm.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825537112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825537112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de1_soc " "Found entity 1: altera_up_av_config_auto_init_ob_de1_soc" {  } { { "Video_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825537124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825537124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de2_115 " "Found entity 1: altera_up_av_config_auto_init_ob_de2_115" {  } { { "Video_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825537126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825537126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de2i_150.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de2i_150.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de2i_150 " "Found entity 1: altera_up_av_config_auto_init_ob_de2i_150" {  } { { "Video_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de2i_150.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de2i_150.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825537128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825537128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de10_standard.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de10_standard.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de10_standard " "Found entity 1: altera_up_av_config_auto_init_ob_de10_standard" {  } { { "Video_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de10_standard.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de10_standard.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825537131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825537131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_audio " "Found entity 1: altera_up_av_config_auto_init_ob_audio" {  } { { "Video_System/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825537133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825537133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_adv7180 " "Found entity 1: altera_up_av_config_auto_init_ob_adv7180" {  } { { "Video_System/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825537137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825537137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_adv7181 " "Found entity 1: altera_up_av_config_auto_init_ob_adv7181" {  } { { "Video_System/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825537139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825537139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_system/synthesis/submodules/video_system_av_config.v 1 1 " "Found 1 design units, including 1 entities, in source file video_system/synthesis/submodules/video_system_av_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_AV_Config " "Found entity 1: Video_System_AV_Config" {  } { { "Video_System/synthesis/submodules/Video_System_AV_Config.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_AV_Config.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825537149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825537149 ""}
{ "Warning" "WSGN_SEARCH_FILE" "example_4_video_in.v 1 1 " "Using design file example_4_video_in.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Example_4_Video_In " "Found entity 1: Example_4_Video_In" {  } { { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825537338 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1724825537338 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Example_4_Video_In " "Elaborating entity \"Example_4_Video_In\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1724825537343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System Video_System:Video_System " "Elaborating entity \"Video_System\" for hierarchy \"Video_System:Video_System\"" {  } { { "example_4_video_in.v" "Video_System" { Text "E:/camera_working/verilog/example_4_video_in.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825537350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_AV_Config Video_System:Video_System\|Video_System_AV_Config:av_config " "Elaborating entity \"Video_System_AV_Config\" for hierarchy \"Video_System:Video_System\|Video_System_AV_Config:av_config\"" {  } { { "Video_System/synthesis/Video_System.v" "av_config" { Text "E:/camera_working/verilog/Video_System/synthesis/Video_System.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825537374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init Video_System:Video_System\|Video_System_AV_Config:av_config\|altera_up_av_config_auto_init:AV_Config_Auto_Init " "Elaborating entity \"altera_up_av_config_auto_init\" for hierarchy \"Video_System:Video_System\|Video_System_AV_Config:av_config\|altera_up_av_config_auto_init:AV_Config_Auto_Init\"" {  } { { "Video_System/synthesis/submodules/Video_System_AV_Config.v" "AV_Config_Auto_Init" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_AV_Config.v" 412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825537395 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 altera_up_av_config_auto_init.v(137) " "Verilog HDL assignment warning at altera_up_av_config_auto_init.v(137): truncated value with size 32 to match size of target (6)" {  } { { "Video_System/synthesis/submodules/altera_up_av_config_auto_init.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_av_config_auto_init.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724825537396 "|Example_4_Video_In|Video_System:Video_System|Video_System_AV_Config:av_config|altera_up_av_config_auto_init:AV_Config_Auto_Init"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init_ob_de2_115 Video_System:Video_System\|Video_System_AV_Config:av_config\|altera_up_av_config_auto_init_ob_de2_115:Auto_Init_OB_Devices_ROM " "Elaborating entity \"altera_up_av_config_auto_init_ob_de2_115\" for hierarchy \"Video_System:Video_System\|Video_System_AV_Config:av_config\|altera_up_av_config_auto_init_ob_de2_115:Auto_Init_OB_Devices_ROM\"" {  } { { "Video_System/synthesis/submodules/Video_System_AV_Config.v" "Auto_Init_OB_Devices_ROM" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_AV_Config.v" 427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825537403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init_ob_audio Video_System:Video_System\|Video_System_AV_Config:av_config\|altera_up_av_config_auto_init_ob_de2_115:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_audio:Auto_Init_Audio_ROM " "Elaborating entity \"altera_up_av_config_auto_init_ob_audio\" for hierarchy \"Video_System:Video_System\|Video_System_AV_Config:av_config\|altera_up_av_config_auto_init_ob_de2_115:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_audio:Auto_Init_Audio_ROM\"" {  } { { "Video_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" "Auto_Init_Audio_ROM" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825537410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init_ob_adv7180 Video_System:Video_System\|Video_System_AV_Config:av_config\|altera_up_av_config_auto_init_ob_de2_115:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM " "Elaborating entity \"altera_up_av_config_auto_init_ob_adv7180\" for hierarchy \"Video_System:Video_System\|Video_System_AV_Config:av_config\|altera_up_av_config_auto_init_ob_de2_115:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM\"" {  } { { "Video_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" "Auto_Init_Video_ROM" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825537417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_serial_bus_controller Video_System:Video_System\|Video_System_AV_Config:av_config\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller " "Elaborating entity \"altera_up_av_config_serial_bus_controller\" for hierarchy \"Video_System:Video_System\|Video_System_AV_Config:av_config\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\"" {  } { { "Video_System/synthesis/submodules/Video_System_AV_Config.v" "Serial_Bus_Controller" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_AV_Config.v" 464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825537425 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 altera_up_av_config_serial_bus_controller.v(241) " "Verilog HDL assignment warning at altera_up_av_config_serial_bus_controller.v(241): truncated value with size 32 to match size of target (5)" {  } { { "Video_System/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724825537427 "|Example_4_Video_In|Video_System:Video_System|Video_System_AV_Config:av_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_slow_clock_generator Video_System:Video_System\|Video_System_AV_Config:av_config\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\|altera_up_slow_clock_generator:Serial_Config_Clock_Generator " "Elaborating entity \"altera_up_slow_clock_generator\" for hierarchy \"Video_System:Video_System\|Video_System_AV_Config:av_config\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\|altera_up_slow_clock_generator:Serial_Config_Clock_Generator\"" {  } { { "Video_System/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" "Serial_Config_Clock_Generator" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825537440 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 altera_up_slow_clock_generator.v(109) " "Verilog HDL assignment warning at altera_up_slow_clock_generator.v(109): truncated value with size 32 to match size of target (11)" {  } { { "Video_System/synthesis/submodules/altera_up_slow_clock_generator.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_slow_clock_generator.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724825537440 "|Example_4_Video_In|Video_System:Video_System|Video_System_AV_Config:av_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU Video_System:Video_System\|Video_System_CPU:cpu " "Elaborating entity \"Video_System_CPU\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\"" {  } { { "Video_System/synthesis/Video_System.v" "cpu" { Text "E:/camera_working/verilog/Video_System/synthesis/Video_System.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825537446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_cpu Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu " "Elaborating entity \"Video_System_CPU_cpu\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "cpu" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825537455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_cpu_test_bench Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_test_bench:the_Video_System_CPU_cpu_test_bench " "Elaborating entity \"Video_System_CPU_cpu_test_bench\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_test_bench:the_Video_System_CPU_cpu_test_bench\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_cpu.v" "the_Video_System_CPU_cpu_test_bench" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_CPU_cpu.v" 3563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825537546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_cpu_register_bank_a_module Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_register_bank_a_module:Video_System_CPU_cpu_register_bank_a " "Elaborating entity \"Video_System_CPU_cpu_register_bank_a_module\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_register_bank_a_module:Video_System_CPU_cpu_register_bank_a\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_cpu.v" "Video_System_CPU_cpu_register_bank_a" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_CPU_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825537560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_register_bank_a_module:Video_System_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_register_bank_a_module:Video_System_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_cpu.v" "the_altsyncram" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_CPU_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825537595 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_register_bank_a_module:Video_System_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_register_bank_a_module:Video_System_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_cpu.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_CPU_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825537605 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_register_bank_a_module:Video_System_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_register_bank_a_module:Video_System_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825537605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825537605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825537605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825537605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825537605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825537605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825537605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825537605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825537605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825537605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825537605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825537605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825537605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825537605 ""}  } { { "Video_System/synthesis/submodules/Video_System_CPU_cpu.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_CPU_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1724825537605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "E:/camera_working/verilog/db/altsyncram_6mc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825537648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825537648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_register_bank_a_module:Video_System_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_register_bank_a_module:Video_System_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus_17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825537648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_cpu_register_bank_b_module Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_register_bank_b_module:Video_System_CPU_cpu_register_bank_b " "Elaborating entity \"Video_System_CPU_cpu_register_bank_b_module\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_register_bank_b_module:Video_System_CPU_cpu_register_bank_b\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_cpu.v" "Video_System_CPU_cpu_register_bank_b" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_CPU_cpu.v" 4097 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825537661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_cpu_nios2_oci Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci " "Elaborating entity \"Video_System_CPU_cpu_nios2_oci\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_cpu.v" "the_Video_System_CPU_cpu_nios2_oci" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_CPU_cpu.v" 4593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825537675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_cpu_nios2_oci_debug Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_nios2_oci_debug:the_Video_System_CPU_cpu_nios2_oci_debug " "Elaborating entity \"Video_System_CPU_cpu_nios2_oci_debug\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_nios2_oci_debug:the_Video_System_CPU_cpu_nios2_oci_debug\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_cpu.v" "the_Video_System_CPU_cpu_nios2_oci_debug" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_CPU_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825537697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_nios2_oci_debug:the_Video_System_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_nios2_oci_debug:the_Video_System_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_cpu.v" "the_altera_std_synchronizer" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_CPU_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825537714 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_nios2_oci_debug:the_Video_System_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_nios2_oci_debug:the_Video_System_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_cpu.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_CPU_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825537718 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_nios2_oci_debug:the_Video_System_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_nios2_oci_debug:the_Video_System_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825537718 ""}  } { { "Video_System/synthesis/submodules/Video_System_CPU_cpu.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_CPU_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1724825537718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_cpu_nios2_oci_break Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_nios2_oci_break:the_Video_System_CPU_cpu_nios2_oci_break " "Elaborating entity \"Video_System_CPU_cpu_nios2_oci_break\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_nios2_oci_break:the_Video_System_CPU_cpu_nios2_oci_break\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_cpu.v" "the_Video_System_CPU_cpu_nios2_oci_break" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_CPU_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825537720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_cpu_nios2_oci_xbrk Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_nios2_oci_xbrk:the_Video_System_CPU_cpu_nios2_oci_xbrk " "Elaborating entity \"Video_System_CPU_cpu_nios2_oci_xbrk\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_nios2_oci_xbrk:the_Video_System_CPU_cpu_nios2_oci_xbrk\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_cpu.v" "the_Video_System_CPU_cpu_nios2_oci_xbrk" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_CPU_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825537752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_cpu_nios2_oci_dbrk Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_nios2_oci_dbrk:the_Video_System_CPU_cpu_nios2_oci_dbrk " "Elaborating entity \"Video_System_CPU_cpu_nios2_oci_dbrk\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_nios2_oci_dbrk:the_Video_System_CPU_cpu_nios2_oci_dbrk\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_cpu.v" "the_Video_System_CPU_cpu_nios2_oci_dbrk" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_CPU_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825537758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_cpu_nios2_oci_itrace Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_nios2_oci_itrace:the_Video_System_CPU_cpu_nios2_oci_itrace " "Elaborating entity \"Video_System_CPU_cpu_nios2_oci_itrace\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_nios2_oci_itrace:the_Video_System_CPU_cpu_nios2_oci_itrace\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_cpu.v" "the_Video_System_CPU_cpu_nios2_oci_itrace" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_CPU_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825537765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_cpu_nios2_oci_dtrace Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_nios2_oci_dtrace:the_Video_System_CPU_cpu_nios2_oci_dtrace " "Elaborating entity \"Video_System_CPU_cpu_nios2_oci_dtrace\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_nios2_oci_dtrace:the_Video_System_CPU_cpu_nios2_oci_dtrace\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_cpu.v" "the_Video_System_CPU_cpu_nios2_oci_dtrace" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_CPU_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825537772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_cpu_nios2_oci_td_mode Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_nios2_oci_dtrace:the_Video_System_CPU_cpu_nios2_oci_dtrace\|Video_System_CPU_cpu_nios2_oci_td_mode:Video_System_CPU_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"Video_System_CPU_cpu_nios2_oci_td_mode\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_nios2_oci_dtrace:the_Video_System_CPU_cpu_nios2_oci_dtrace\|Video_System_CPU_cpu_nios2_oci_td_mode:Video_System_CPU_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_cpu.v" "Video_System_CPU_cpu_nios2_oci_trc_ctrl_td_mode" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_CPU_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825537806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_cpu_nios2_oci_fifo Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_nios2_oci_fifo:the_Video_System_CPU_cpu_nios2_oci_fifo " "Elaborating entity \"Video_System_CPU_cpu_nios2_oci_fifo\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_nios2_oci_fifo:the_Video_System_CPU_cpu_nios2_oci_fifo\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_cpu.v" "the_Video_System_CPU_cpu_nios2_oci_fifo" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_CPU_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825537811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_cpu_nios2_oci_compute_input_tm_cnt Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_nios2_oci_fifo:the_Video_System_CPU_cpu_nios2_oci_fifo\|Video_System_CPU_cpu_nios2_oci_compute_input_tm_cnt:the_Video_System_CPU_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"Video_System_CPU_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_nios2_oci_fifo:the_Video_System_CPU_cpu_nios2_oci_fifo\|Video_System_CPU_cpu_nios2_oci_compute_input_tm_cnt:the_Video_System_CPU_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_cpu.v" "the_Video_System_CPU_cpu_nios2_oci_compute_input_tm_cnt" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_CPU_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825537839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_cpu_nios2_oci_fifo_wrptr_inc Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_nios2_oci_fifo:the_Video_System_CPU_cpu_nios2_oci_fifo\|Video_System_CPU_cpu_nios2_oci_fifo_wrptr_inc:the_Video_System_CPU_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"Video_System_CPU_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_nios2_oci_fifo:the_Video_System_CPU_cpu_nios2_oci_fifo\|Video_System_CPU_cpu_nios2_oci_fifo_wrptr_inc:the_Video_System_CPU_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_cpu.v" "the_Video_System_CPU_cpu_nios2_oci_fifo_wrptr_inc" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_CPU_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825537846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_cpu_nios2_oci_fifo_cnt_inc Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_nios2_oci_fifo:the_Video_System_CPU_cpu_nios2_oci_fifo\|Video_System_CPU_cpu_nios2_oci_fifo_cnt_inc:the_Video_System_CPU_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"Video_System_CPU_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_nios2_oci_fifo:the_Video_System_CPU_cpu_nios2_oci_fifo\|Video_System_CPU_cpu_nios2_oci_fifo_cnt_inc:the_Video_System_CPU_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_cpu.v" "the_Video_System_CPU_cpu_nios2_oci_fifo_cnt_inc" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_CPU_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825537852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_cpu_nios2_oci_pib Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_nios2_oci_pib:the_Video_System_CPU_cpu_nios2_oci_pib " "Elaborating entity \"Video_System_CPU_cpu_nios2_oci_pib\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_nios2_oci_pib:the_Video_System_CPU_cpu_nios2_oci_pib\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_cpu.v" "the_Video_System_CPU_cpu_nios2_oci_pib" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_CPU_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825537857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_cpu_nios2_oci_im Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_nios2_oci_im:the_Video_System_CPU_cpu_nios2_oci_im " "Elaborating entity \"Video_System_CPU_cpu_nios2_oci_im\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_nios2_oci_im:the_Video_System_CPU_cpu_nios2_oci_im\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_cpu.v" "the_Video_System_CPU_cpu_nios2_oci_im" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_CPU_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825537861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_cpu_nios2_avalon_reg Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_nios2_avalon_reg:the_Video_System_CPU_cpu_nios2_avalon_reg " "Elaborating entity \"Video_System_CPU_cpu_nios2_avalon_reg\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_nios2_avalon_reg:the_Video_System_CPU_cpu_nios2_avalon_reg\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_cpu.v" "the_Video_System_CPU_cpu_nios2_avalon_reg" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_CPU_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825537872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_cpu_nios2_ocimem Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_nios2_ocimem:the_Video_System_CPU_cpu_nios2_ocimem " "Elaborating entity \"Video_System_CPU_cpu_nios2_ocimem\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_nios2_ocimem:the_Video_System_CPU_cpu_nios2_ocimem\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_cpu.v" "the_Video_System_CPU_cpu_nios2_ocimem" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_CPU_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825537879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_cpu_ociram_sp_ram_module Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_nios2_ocimem:the_Video_System_CPU_cpu_nios2_ocimem\|Video_System_CPU_cpu_ociram_sp_ram_module:Video_System_CPU_cpu_ociram_sp_ram " "Elaborating entity \"Video_System_CPU_cpu_ociram_sp_ram_module\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_nios2_ocimem:the_Video_System_CPU_cpu_nios2_ocimem\|Video_System_CPU_cpu_ociram_sp_ram_module:Video_System_CPU_cpu_ociram_sp_ram\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_cpu.v" "Video_System_CPU_cpu_ociram_sp_ram" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_CPU_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825537909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_nios2_ocimem:the_Video_System_CPU_cpu_nios2_ocimem\|Video_System_CPU_cpu_ociram_sp_ram_module:Video_System_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_nios2_ocimem:the_Video_System_CPU_cpu_nios2_ocimem\|Video_System_CPU_cpu_ociram_sp_ram_module:Video_System_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_cpu.v" "the_altsyncram" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_CPU_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825537919 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_nios2_ocimem:the_Video_System_CPU_cpu_nios2_ocimem\|Video_System_CPU_cpu_ociram_sp_ram_module:Video_System_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_nios2_ocimem:the_Video_System_CPU_cpu_nios2_ocimem\|Video_System_CPU_cpu_ociram_sp_ram_module:Video_System_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_cpu.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_CPU_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825537930 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_nios2_ocimem:the_Video_System_CPU_cpu_nios2_ocimem\|Video_System_CPU_cpu_ociram_sp_ram_module:Video_System_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_nios2_ocimem:the_Video_System_CPU_cpu_nios2_ocimem\|Video_System_CPU_cpu_ociram_sp_ram_module:Video_System_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825537930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825537930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825537930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825537930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825537930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825537930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825537930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825537930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825537930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825537930 ""}  } { { "Video_System/synthesis/submodules/Video_System_CPU_cpu.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_CPU_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1724825537930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "E:/camera_working/verilog/db/altsyncram_ac71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825537973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825537973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_nios2_ocimem:the_Video_System_CPU_cpu_nios2_ocimem\|Video_System_CPU_cpu_ociram_sp_ram_module:Video_System_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_nios2_ocimem:the_Video_System_CPU_cpu_nios2_ocimem\|Video_System_CPU_cpu_ociram_sp_ram_module:Video_System_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus_17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825537974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_cpu_debug_slave_wrapper Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_debug_slave_wrapper:the_Video_System_CPU_cpu_debug_slave_wrapper " "Elaborating entity \"Video_System_CPU_cpu_debug_slave_wrapper\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_debug_slave_wrapper:the_Video_System_CPU_cpu_debug_slave_wrapper\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_cpu.v" "the_Video_System_CPU_cpu_debug_slave_wrapper" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_CPU_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825537987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_cpu_debug_slave_tck Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_debug_slave_wrapper:the_Video_System_CPU_cpu_debug_slave_wrapper\|Video_System_CPU_cpu_debug_slave_tck:the_Video_System_CPU_cpu_debug_slave_tck " "Elaborating entity \"Video_System_CPU_cpu_debug_slave_tck\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_debug_slave_wrapper:the_Video_System_CPU_cpu_debug_slave_wrapper\|Video_System_CPU_cpu_debug_slave_tck:the_Video_System_CPU_cpu_debug_slave_tck\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_cpu_debug_slave_wrapper.v" "the_Video_System_CPU_cpu_debug_slave_tck" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_CPU_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825537996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_cpu_debug_slave_sysclk Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_debug_slave_wrapper:the_Video_System_CPU_cpu_debug_slave_wrapper\|Video_System_CPU_cpu_debug_slave_sysclk:the_Video_System_CPU_cpu_debug_slave_sysclk " "Elaborating entity \"Video_System_CPU_cpu_debug_slave_sysclk\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_debug_slave_wrapper:the_Video_System_CPU_cpu_debug_slave_wrapper\|Video_System_CPU_cpu_debug_slave_sysclk:the_Video_System_CPU_cpu_debug_slave_sysclk\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_cpu_debug_slave_wrapper.v" "the_Video_System_CPU_cpu_debug_slave_sysclk" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_CPU_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825538031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_debug_slave_wrapper:the_Video_System_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Video_System_CPU_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_debug_slave_wrapper:the_Video_System_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Video_System_CPU_cpu_debug_slave_phy\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_cpu_debug_slave_wrapper.v" "Video_System_CPU_cpu_debug_slave_phy" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_CPU_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825538071 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_debug_slave_wrapper:the_Video_System_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Video_System_CPU_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_debug_slave_wrapper:the_Video_System_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Video_System_CPU_cpu_debug_slave_phy\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_cpu_debug_slave_wrapper.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_CPU_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825538075 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_debug_slave_wrapper:the_Video_System_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Video_System_CPU_cpu_debug_slave_phy " "Instantiated megafunction \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_debug_slave_wrapper:the_Video_System_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Video_System_CPU_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825538075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825538075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825538075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825538075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825538075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825538075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825538075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825538075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825538075 ""}  } { { "Video_System/synthesis/submodules/Video_System_CPU_cpu_debug_slave_wrapper.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_CPU_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1724825538075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_debug_slave_wrapper:the_Video_System_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Video_System_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_debug_slave_wrapper:the_Video_System_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Video_System_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "d:/quartus_17/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825538076 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_debug_slave_wrapper:the_Video_System_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Video_System_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_debug_slave_wrapper:the_Video_System_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Video_System_CPU_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_debug_slave_wrapper:the_Video_System_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Video_System_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_debug_slave_wrapper:the_Video_System_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Video_System_CPU_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "d:/quartus_17/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "Video_System/synthesis/submodules/Video_System_CPU_cpu_debug_slave_wrapper.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_CPU_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825538081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_debug_slave_wrapper:the_Video_System_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Video_System_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_debug_slave_wrapper:the_Video_System_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Video_System_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "d:/quartus_17/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825538570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_debug_slave_wrapper:the_Video_System_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Video_System_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_debug_slave_wrapper:the_Video_System_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Video_System_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/quartus_17/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825538679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_Chroma_Resampler Video_System:Video_System\|Video_System_Chroma_Resampler:chroma_resampler " "Elaborating entity \"Video_System_Chroma_Resampler\" for hierarchy \"Video_System:Video_System\|Video_System_Chroma_Resampler:chroma_resampler\"" {  } { { "Video_System/synthesis/Video_System.v" "chroma_resampler" { Text "E:/camera_working/verilog/Video_System/synthesis/Video_System.v" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825538705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_Color_Space_Converter Video_System:Video_System\|Video_System_Color_Space_Converter:color_space_converter " "Elaborating entity \"Video_System_Color_Space_Converter\" for hierarchy \"Video_System:Video_System\|Video_System_Color_Space_Converter:color_space_converter\"" {  } { { "Video_System/synthesis/Video_System.v" "color_space_converter" { Text "E:/camera_working/verilog/Video_System/synthesis/Video_System.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825538714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_YCrCb_to_RGB_converter Video_System:Video_System\|Video_System_Color_Space_Converter:color_space_converter\|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB " "Elaborating entity \"altera_up_YCrCb_to_RGB_converter\" for hierarchy \"Video_System:Video_System\|Video_System_Color_Space_Converter:color_space_converter\|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB\"" {  } { { "Video_System/synthesis/submodules/Video_System_Color_Space_Converter.v" "YCrCb_to_RGB" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Color_Space_Converter.v" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825538724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult Video_System:Video_System\|Video_System_Color_Space_Converter:color_space_converter\|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB\|lpm_mult:lpm_mult_component_0 " "Elaborating entity \"lpm_mult\" for hierarchy \"Video_System:Video_System\|Video_System_Color_Space_Converter:color_space_converter\|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB\|lpm_mult:lpm_mult_component_0\"" {  } { { "Video_System/synthesis/submodules/altera_up_YCrCb_to_RGB_converter.v" "lpm_mult_component_0" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_YCrCb_to_RGB_converter.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825538759 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Video_System:Video_System\|Video_System_Color_Space_Converter:color_space_converter\|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB\|lpm_mult:lpm_mult_component_0 " "Elaborated megafunction instantiation \"Video_System:Video_System\|Video_System_Color_Space_Converter:color_space_converter\|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB\|lpm_mult:lpm_mult_component_0\"" {  } { { "Video_System/synthesis/submodules/altera_up_YCrCb_to_RGB_converter.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_YCrCb_to_RGB_converter.v" 294 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825538767 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Video_System:Video_System\|Video_System_Color_Space_Converter:color_space_converter\|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB\|lpm_mult:lpm_mult_component_0 " "Instantiated megafunction \"Video_System:Video_System\|Video_System_Color_Space_Converter:color_space_converter\|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB\|lpm_mult:lpm_mult_component_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 18 " "Parameter \"lpm_widtha\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825538767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 18 " "Parameter \"lpm_widthb\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825538767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 36 " "Parameter \"lpm_widthp\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825538767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825538767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825538767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825538767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint INPUT_B_IS_CONSTANT=YES,MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"INPUT_B_IS_CONSTANT=YES,MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825538767 ""}  } { { "Video_System/synthesis/submodules/altera_up_YCrCb_to_RGB_converter.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_YCrCb_to_RGB_converter.v" 294 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1724825538767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_duq.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_duq.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_duq " "Found entity 1: mult_duq" {  } { { "db/mult_duq.tdf" "" { Text "E:/camera_working/verilog/db/mult_duq.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825538803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825538803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_duq Video_System:Video_System\|Video_System_Color_Space_Converter:color_space_converter\|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB\|lpm_mult:lpm_mult_component_0\|mult_duq:auto_generated " "Elaborating entity \"mult_duq\" for hierarchy \"Video_System:Video_System\|Video_System_Color_Space_Converter:color_space_converter\|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB\|lpm_mult:lpm_mult_component_0\|mult_duq:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "d:/quartus_17/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825538804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_Dual_Clock_FIFO Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo " "Elaborating entity \"Video_System_Dual_Clock_FIFO\" for hierarchy \"Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\"" {  } { { "Video_System/synthesis/Video_System.v" "dual_clock_fifo" { Text "E:/camera_working/verilog/Video_System/synthesis/Video_System.v" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825538827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO " "Elaborating entity \"dcfifo\" for hierarchy \"Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\"" {  } { { "Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" "Data_FIFO" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825539051 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO " "Elaborated megafunction instantiation \"Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\"" {  } { { "Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" 155 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825539091 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO " "Instantiated megafunction \"Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825539091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=7 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825539091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825539091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825539091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825539091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825539091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825539091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825539091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825539091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825539091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825539091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825539091 ""}  } { { "Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" 155 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1724825539091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_nsj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_nsj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_nsj1 " "Found entity 1: dcfifo_nsj1" {  } { { "db/dcfifo_nsj1.tdf" "" { Text "E:/camera_working/verilog/db/dcfifo_nsj1.tdf" 43 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825539130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825539130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_nsj1 Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated " "Elaborating entity \"dcfifo_nsj1\" for hierarchy \"Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/quartus_17/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825539130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_tgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_tgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_tgb " "Found entity 1: a_gray2bin_tgb" {  } { { "db/a_gray2bin_tgb.tdf" "" { Text "E:/camera_working/verilog/db/a_gray2bin_tgb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825539143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825539143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_tgb Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|a_gray2bin_tgb:wrptr_g_gray2bin " "Elaborating entity \"a_gray2bin_tgb\" for hierarchy \"Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|a_gray2bin_tgb:wrptr_g_gray2bin\"" {  } { { "db/dcfifo_nsj1.tdf" "wrptr_g_gray2bin" { Text "E:/camera_working/verilog/db/dcfifo_nsj1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825539144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_qn6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_qn6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_qn6 " "Found entity 1: a_graycounter_qn6" {  } { { "db/a_graycounter_qn6.tdf" "" { Text "E:/camera_working/verilog/db/a_graycounter_qn6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825539184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825539184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_qn6 Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|a_graycounter_qn6:rdptr_g1p " "Elaborating entity \"a_graycounter_qn6\" for hierarchy \"Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|a_graycounter_qn6:rdptr_g1p\"" {  } { { "db/dcfifo_nsj1.tdf" "rdptr_g1p" { Text "E:/camera_working/verilog/db/dcfifo_nsj1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825539185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_m5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_m5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_m5c " "Found entity 1: a_graycounter_m5c" {  } { { "db/a_graycounter_m5c.tdf" "" { Text "E:/camera_working/verilog/db/a_graycounter_m5c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825539224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825539224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_m5c Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|a_graycounter_m5c:wrptr_g1p " "Elaborating entity \"a_graycounter_m5c\" for hierarchy \"Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|a_graycounter_m5c:wrptr_g1p\"" {  } { { "db/dcfifo_nsj1.tdf" "wrptr_g1p" { Text "E:/camera_working/verilog/db/dcfifo_nsj1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825539225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j421.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j421.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j421 " "Found entity 1: altsyncram_j421" {  } { { "db/altsyncram_j421.tdf" "" { Text "E:/camera_working/verilog/db/altsyncram_j421.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825539268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825539268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_j421 Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram " "Elaborating entity \"altsyncram_j421\" for hierarchy \"Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\"" {  } { { "db/dcfifo_nsj1.tdf" "fifo_ram" { Text "E:/camera_working/verilog/db/dcfifo_nsj1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825539269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_g9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_g9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_g9l " "Found entity 1: alt_synch_pipe_g9l" {  } { { "db/alt_synch_pipe_g9l.tdf" "" { Text "E:/camera_working/verilog/db/alt_synch_pipe_g9l.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825539289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825539289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_g9l Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp " "Elaborating entity \"alt_synch_pipe_g9l\" for hierarchy \"Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp\"" {  } { { "db/dcfifo_nsj1.tdf" "rs_dgwp" { Text "E:/camera_working/verilog/db/dcfifo_nsj1.tdf" 78 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825539290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_1v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_1v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_1v8 " "Found entity 1: dffpipe_1v8" {  } { { "db/dffpipe_1v8.tdf" "" { Text "E:/camera_working/verilog/db/dffpipe_1v8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825539301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825539301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_1v8 Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp\|dffpipe_1v8:dffpipe12 " "Elaborating entity \"dffpipe_1v8\" for hierarchy \"Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp\|dffpipe_1v8:dffpipe12\"" {  } { { "db/alt_synch_pipe_g9l.tdf" "dffpipe12" { Text "E:/camera_working/verilog/db/alt_synch_pipe_g9l.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825539302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_0v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_0v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_0v8 " "Found entity 1: dffpipe_0v8" {  } { { "db/dffpipe_0v8.tdf" "" { Text "E:/camera_working/verilog/db/dffpipe_0v8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825539314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825539314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_0v8 Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|dffpipe_0v8:ws_brp " "Elaborating entity \"dffpipe_0v8\" for hierarchy \"Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|dffpipe_0v8:ws_brp\"" {  } { { "db/dcfifo_nsj1.tdf" "ws_brp" { Text "E:/camera_working/verilog/db/dcfifo_nsj1.tdf" 79 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825539315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_h9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_h9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_h9l " "Found entity 1: alt_synch_pipe_h9l" {  } { { "db/alt_synch_pipe_h9l.tdf" "" { Text "E:/camera_working/verilog/db/alt_synch_pipe_h9l.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825539327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825539327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_h9l Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp " "Elaborating entity \"alt_synch_pipe_h9l\" for hierarchy \"Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp\"" {  } { { "db/dcfifo_nsj1.tdf" "ws_dgrp" { Text "E:/camera_working/verilog/db/dcfifo_nsj1.tdf" 81 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825539328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_2v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_2v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_2v8 " "Found entity 1: dffpipe_2v8" {  } { { "db/dffpipe_2v8.tdf" "" { Text "E:/camera_working/verilog/db/dffpipe_2v8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825539339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825539339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_2v8 Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp\|dffpipe_2v8:dffpipe16 " "Elaborating entity \"dffpipe_2v8\" for hierarchy \"Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp\|dffpipe_2v8:dffpipe16\"" {  } { { "db/alt_synch_pipe_h9l.tdf" "dffpipe16" { Text "E:/camera_working/verilog/db/alt_synch_pipe_h9l.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825539340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_a66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_a66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_a66 " "Found entity 1: cmpr_a66" {  } { { "db/cmpr_a66.tdf" "" { Text "E:/camera_working/verilog/db/cmpr_a66.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825539380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825539380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_a66 Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|cmpr_a66:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_a66\" for hierarchy \"Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|cmpr_a66:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_nsj1.tdf" "rdempty_eq_comp1_lsb" { Text "E:/camera_working/verilog/db/dcfifo_nsj1.tdf" 85 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825539381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_j28.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_j28.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_j28 " "Found entity 1: mux_j28" {  } { { "db/mux_j28.tdf" "" { Text "E:/camera_working/verilog/db/mux_j28.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825539424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825539424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_j28 Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_j28\" for hierarchy \"Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_nsj1.tdf" "rdemp_eq_comp_lsb_mux" { Text "E:/camera_working/verilog/db/dcfifo_nsj1.tdf" 93 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825539425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_Onchip_Memory Video_System:Video_System\|Video_System_Onchip_Memory:onchip_memory " "Elaborating entity \"Video_System_Onchip_Memory\" for hierarchy \"Video_System:Video_System\|Video_System_Onchip_Memory:onchip_memory\"" {  } { { "Video_System/synthesis/Video_System.v" "onchip_memory" { Text "E:/camera_working/verilog/Video_System/synthesis/Video_System.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825539434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Video_System:Video_System\|Video_System_Onchip_Memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Video_System:Video_System\|Video_System_Onchip_Memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "Video_System/synthesis/submodules/Video_System_Onchip_Memory.v" "the_altsyncram" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Onchip_Memory.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825539443 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Video_System:Video_System\|Video_System_Onchip_Memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Video_System:Video_System\|Video_System_Onchip_Memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "Video_System/synthesis/submodules/Video_System_Onchip_Memory.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Onchip_Memory.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825539453 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Video_System:Video_System\|Video_System_Onchip_Memory:onchip_memory\|altsyncram:the_altsyncram " "Instantiated megafunction \"Video_System:Video_System\|Video_System_Onchip_Memory:onchip_memory\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825539453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Video_System_Onchip_Memory.hex " "Parameter \"init_file\" = \"Video_System_Onchip_Memory.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825539453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825539453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4096 " "Parameter \"maximum_depth\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825539453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825539453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825539453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825539453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825539453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825539453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825539453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825539453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825539453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825539453 ""}  } { { "Video_System/synthesis/submodules/Video_System_Onchip_Memory.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Onchip_Memory.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1724825539453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qgh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qgh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qgh1 " "Found entity 1: altsyncram_qgh1" {  } { { "db/altsyncram_qgh1.tdf" "" { Text "E:/camera_working/verilog/db/altsyncram_qgh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825539494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825539494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qgh1 Video_System:Video_System\|Video_System_Onchip_Memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_qgh1:auto_generated " "Elaborating entity \"altsyncram_qgh1\" for hierarchy \"Video_System:Video_System\|Video_System_Onchip_Memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_qgh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus_17/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825539494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_Pixel_Buffer Video_System:Video_System\|Video_System_Pixel_Buffer:pixel_buffer " "Elaborating entity \"Video_System_Pixel_Buffer\" for hierarchy \"Video_System:Video_System\|Video_System_Pixel_Buffer:pixel_buffer\"" {  } { { "Video_System/synthesis/Video_System.v" "pixel_buffer" { Text "E:/camera_working/verilog/Video_System/synthesis/Video_System.v" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825539624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_Pixel_Buffer_DMA Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma " "Elaborating entity \"Video_System_Pixel_Buffer_DMA\" for hierarchy \"Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\"" {  } { { "Video_System/synthesis/Video_System.v" "pixel_buffer_dma" { Text "E:/camera_working/verilog/Video_System/synthesis/Video_System.v" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825539632 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Video_System_Pixel_Buffer_DMA.v(237) " "Verilog HDL assignment warning at Video_System_Pixel_Buffer_DMA.v(237): truncated value with size 32 to match size of target (16)" {  } { { "Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724825539633 "|Example_4_Video_In|Video_System:Video_System|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Video_System_Pixel_Buffer_DMA.v(238) " "Verilog HDL assignment warning at Video_System_Pixel_Buffer_DMA.v(238): truncated value with size 32 to match size of target (16)" {  } { { "Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724825539634 "|Example_4_Video_In|Video_System:Video_System|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Video_System_Pixel_Buffer_DMA.v(243) " "Verilog HDL assignment warning at Video_System_Pixel_Buffer_DMA.v(243): truncated value with size 32 to match size of target (8)" {  } { { "Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724825539634 "|Example_4_Video_In|Video_System:Video_System|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Video_System_Pixel_Buffer_DMA.v(244) " "Verilog HDL assignment warning at Video_System_Pixel_Buffer_DMA.v(244): truncated value with size 32 to match size of target (8)" {  } { { "Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724825539634 "|Example_4_Video_In|Video_System:Video_System|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Video_System_Pixel_Buffer_DMA.v(324) " "Verilog HDL assignment warning at Video_System_Pixel_Buffer_DMA.v(324): truncated value with size 32 to match size of target (9)" {  } { { "Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" 324 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724825539635 "|Example_4_Video_In|Video_System:Video_System|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Video_System_Pixel_Buffer_DMA.v(338) " "Verilog HDL assignment warning at Video_System_Pixel_Buffer_DMA.v(338): truncated value with size 32 to match size of target (8)" {  } { { "Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724825539635 "|Example_4_Video_In|Video_System:Video_System|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer " "Elaborating entity \"scfifo\" for hierarchy \"Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\"" {  } { { "Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" "Image_Buffer" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825539794 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer " "Elaborated megafunction instantiation \"Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\"" {  } { { "Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" 396 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825539833 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer " "Instantiated megafunction \"Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825539833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 32 " "Parameter \"almost_empty_value\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825539833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 96 " "Parameter \"almost_full_value\" = \"96\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825539833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825539833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825539833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825539833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825539833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 18 " "Parameter \"lpm_width\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825539833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825539833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825539833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825539833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825539833 ""}  } { { "Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" 396 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1724825539833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_p4a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_p4a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_p4a1 " "Found entity 1: scfifo_p4a1" {  } { { "db/scfifo_p4a1.tdf" "" { Text "E:/camera_working/verilog/db/scfifo_p4a1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825539872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825539872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_p4a1 Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated " "Elaborating entity \"scfifo_p4a1\" for hierarchy \"Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/quartus_17/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825539873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_es31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_es31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_es31 " "Found entity 1: a_dpfifo_es31" {  } { { "db/a_dpfifo_es31.tdf" "" { Text "E:/camera_working/verilog/db/a_dpfifo_es31.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825539884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825539884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_es31 Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo " "Elaborating entity \"a_dpfifo_es31\" for hierarchy \"Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\"" {  } { { "db/scfifo_p4a1.tdf" "dpfifo" { Text "E:/camera_working/verilog/db/scfifo_p4a1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825539885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ftb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ftb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ftb1 " "Found entity 1: altsyncram_ftb1" {  } { { "db/altsyncram_ftb1.tdf" "" { Text "E:/camera_working/verilog/db/altsyncram_ftb1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825539929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825539929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ftb1 Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|altsyncram_ftb1:FIFOram " "Elaborating entity \"altsyncram_ftb1\" for hierarchy \"Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|altsyncram_ftb1:FIFOram\"" {  } { { "db/a_dpfifo_es31.tdf" "FIFOram" { Text "E:/camera_working/verilog/db/a_dpfifo_es31.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825539930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ks8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ks8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ks8 " "Found entity 1: cmpr_ks8" {  } { { "db/cmpr_ks8.tdf" "" { Text "E:/camera_working/verilog/db/cmpr_ks8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825539973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825539973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ks8 Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cmpr_ks8:almost_full_comparer " "Elaborating entity \"cmpr_ks8\" for hierarchy \"Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cmpr_ks8:almost_full_comparer\"" {  } { { "db/a_dpfifo_es31.tdf" "almost_full_comparer" { Text "E:/camera_working/verilog/db/a_dpfifo_es31.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825539974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ks8 Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cmpr_ks8:three_comparison " "Elaborating entity \"cmpr_ks8\" for hierarchy \"Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cmpr_ks8:three_comparison\"" {  } { { "db/a_dpfifo_es31.tdf" "three_comparison" { Text "E:/camera_working/verilog/db/a_dpfifo_es31.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825539979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_v9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_v9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_v9b " "Found entity 1: cntr_v9b" {  } { { "db/cntr_v9b.tdf" "" { Text "E:/camera_working/verilog/db/cntr_v9b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825540019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825540019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_v9b Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cntr_v9b:rd_ptr_msb " "Elaborating entity \"cntr_v9b\" for hierarchy \"Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cntr_v9b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_es31.tdf" "rd_ptr_msb" { Text "E:/camera_working/verilog/db/a_dpfifo_es31.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825540020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ca7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ca7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ca7 " "Found entity 1: cntr_ca7" {  } { { "db/cntr_ca7.tdf" "" { Text "E:/camera_working/verilog/db/cntr_ca7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825540061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825540061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ca7 Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cntr_ca7:usedw_counter " "Elaborating entity \"cntr_ca7\" for hierarchy \"Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cntr_ca7:usedw_counter\"" {  } { { "db/a_dpfifo_es31.tdf" "usedw_counter" { Text "E:/camera_working/verilog/db/a_dpfifo_es31.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825540062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0ab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0ab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0ab " "Found entity 1: cntr_0ab" {  } { { "db/cntr_0ab.tdf" "" { Text "E:/camera_working/verilog/db/cntr_0ab.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825540101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825540101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0ab Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cntr_0ab:wr_ptr " "Elaborating entity \"cntr_0ab\" for hierarchy \"Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cntr_0ab:wr_ptr\"" {  } { { "db/a_dpfifo_es31.tdf" "wr_ptr" { Text "E:/camera_working/verilog/db/a_dpfifo_es31.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825540102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_Pixel_RGB_Resampler Video_System:Video_System\|Video_System_Pixel_RGB_Resampler:pixel_rgb_resampler " "Elaborating entity \"Video_System_Pixel_RGB_Resampler\" for hierarchy \"Video_System:Video_System\|Video_System_Pixel_RGB_Resampler:pixel_rgb_resampler\"" {  } { { "Video_System/synthesis/Video_System.v" "pixel_rgb_resampler" { Text "E:/camera_working/verilog/Video_System/synthesis/Video_System.v" 318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825540109 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a Video_System_Pixel_RGB_Resampler.v(106) " "Verilog HDL or VHDL warning at Video_System_Pixel_RGB_Resampler.v(106): object \"a\" assigned a value but never read" {  } { { "Video_System/synthesis/submodules/Video_System_Pixel_RGB_Resampler.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Pixel_RGB_Resampler.v" 106 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1724825540110 "|Example_4_Video_In|Video_System:Video_System|Video_System_Pixel_RGB_Resampler:pixel_rgb_resampler"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_Pixel_Scaler Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler " "Elaborating entity \"Video_System_Pixel_Scaler\" for hierarchy \"Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\"" {  } { { "Video_System/synthesis/Video_System.v" "pixel_scaler" { Text "E:/camera_working/verilog/Video_System/synthesis/Video_System.v" 334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825540117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_scaler_multiply_height Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height " "Elaborating entity \"altera_up_video_scaler_multiply_height\" for hierarchy \"Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\"" {  } { { "Video_System/synthesis/submodules/Video_System_Pixel_Scaler.v" "Multiply_Height" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Scaler.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825540123 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 altera_up_video_scaler_multiply_height.v(206) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_height.v(206): truncated value with size 32 to match size of target (9)" {  } { { "Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724825540125 "|Example_4_Video_In|Video_System:Video_System|Video_System_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 altera_up_video_scaler_multiply_height.v(218) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_height.v(218): truncated value with size 32 to match size of target (9)" {  } { { "Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724825540125 "|Example_4_Video_In|Video_System:Video_System|Video_System_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altera_up_video_scaler_multiply_height.v(229) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_height.v(229): truncated value with size 32 to match size of target (1)" {  } { { "Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724825540125 "|Example_4_Video_In|Video_System:Video_System|Video_System_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\"" {  } { { "Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "Multiply_Height_FIFO" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825540261 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO " "Elaborated megafunction instantiation \"Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\"" {  } { { "Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 291 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825540300 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO " "Instantiated megafunction \"Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825540300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825540300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 321 " "Parameter \"lpm_numwords\" = \"321\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825540300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825540300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825540300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825540300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825540300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825540300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825540300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825540300 ""}  } { { "Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 291 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1724825540300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_ci31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_ci31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_ci31 " "Found entity 1: scfifo_ci31" {  } { { "db/scfifo_ci31.tdf" "" { Text "E:/camera_working/verilog/db/scfifo_ci31.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825540337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825540337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_ci31 Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated " "Elaborating entity \"scfifo_ci31\" for hierarchy \"Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/quartus_17/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825540338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_v931.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_v931.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_v931 " "Found entity 1: a_dpfifo_v931" {  } { { "db/a_dpfifo_v931.tdf" "" { Text "E:/camera_working/verilog/db/a_dpfifo_v931.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825540349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825540349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_v931 Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo " "Elaborating entity \"a_dpfifo_v931\" for hierarchy \"Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\"" {  } { { "db/scfifo_ci31.tdf" "dpfifo" { Text "E:/camera_working/verilog/db/scfifo_ci31.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825540350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5tb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5tb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5tb1 " "Found entity 1: altsyncram_5tb1" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "E:/camera_working/verilog/db/altsyncram_5tb1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825540395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825540395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5tb1 Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_5tb1:FIFOram " "Elaborating entity \"altsyncram_5tb1\" for hierarchy \"Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_5tb1:FIFOram\"" {  } { { "db/a_dpfifo_v931.tdf" "FIFOram" { Text "E:/camera_working/verilog/db/a_dpfifo_v931.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825540396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ms8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ms8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ms8 " "Found entity 1: cmpr_ms8" {  } { { "db/cmpr_ms8.tdf" "" { Text "E:/camera_working/verilog/db/cmpr_ms8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825540444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825540444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ms8 Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cmpr_ms8:almost_full_comparer " "Elaborating entity \"cmpr_ms8\" for hierarchy \"Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cmpr_ms8:almost_full_comparer\"" {  } { { "db/a_dpfifo_v931.tdf" "almost_full_comparer" { Text "E:/camera_working/verilog/db/a_dpfifo_v931.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825540445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ms8 Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cmpr_ms8:three_comparison " "Elaborating entity \"cmpr_ms8\" for hierarchy \"Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cmpr_ms8:three_comparison\"" {  } { { "db/a_dpfifo_v931.tdf" "three_comparison" { Text "E:/camera_working/verilog/db/a_dpfifo_v931.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825540448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ab " "Found entity 1: cntr_1ab" {  } { { "db/cntr_1ab.tdf" "" { Text "E:/camera_working/verilog/db/cntr_1ab.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825540489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825540489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ab Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_1ab:rd_ptr_msb " "Elaborating entity \"cntr_1ab\" for hierarchy \"Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_1ab:rd_ptr_msb\"" {  } { { "db/a_dpfifo_v931.tdf" "rd_ptr_msb" { Text "E:/camera_working/verilog/db/a_dpfifo_v931.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825540490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ea7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ea7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ea7 " "Found entity 1: cntr_ea7" {  } { { "db/cntr_ea7.tdf" "" { Text "E:/camera_working/verilog/db/cntr_ea7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825540529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825540529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ea7 Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_ea7:usedw_counter " "Elaborating entity \"cntr_ea7\" for hierarchy \"Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_ea7:usedw_counter\"" {  } { { "db/a_dpfifo_v931.tdf" "usedw_counter" { Text "E:/camera_working/verilog/db/a_dpfifo_v931.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825540530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_2ab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_2ab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_2ab " "Found entity 1: cntr_2ab" {  } { { "db/cntr_2ab.tdf" "" { Text "E:/camera_working/verilog/db/cntr_2ab.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825540570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825540570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_2ab Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_2ab:wr_ptr " "Elaborating entity \"cntr_2ab\" for hierarchy \"Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_2ab:wr_ptr\"" {  } { { "db/a_dpfifo_v931.tdf" "wr_ptr" { Text "E:/camera_working/verilog/db/a_dpfifo_v931.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825540571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_scaler_multiply_width Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_width:Multiply_Width " "Elaborating entity \"altera_up_video_scaler_multiply_width\" for hierarchy \"Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_width:Multiply_Width\"" {  } { { "Video_System/synthesis/submodules/Video_System_Pixel_Scaler.v" "Multiply_Width" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Scaler.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825540578 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 altera_up_video_scaler_multiply_width.v(132) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_width.v(132): truncated value with size 2 to match size of target (1)" {  } { { "Video_System/synthesis/submodules/altera_up_video_scaler_multiply_width.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_multiply_width.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724825540578 "|Example_4_Video_In|Video_System:Video_System|Video_System_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_width:Multiply_Width"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altera_up_video_scaler_multiply_width.v(175) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_width.v(175): truncated value with size 32 to match size of target (1)" {  } { { "Video_System/synthesis/submodules/altera_up_video_scaler_multiply_width.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_multiply_width.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724825540579 "|Example_4_Video_In|Video_System:Video_System|Video_System_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_width:Multiply_Width"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_VGA_Controller Video_System:Video_System\|Video_System_VGA_Controller:vga_controller " "Elaborating entity \"Video_System_VGA_Controller\" for hierarchy \"Video_System:Video_System\|Video_System_VGA_Controller:vga_controller\"" {  } { { "Video_System/synthesis/Video_System.v" "vga_controller" { Text "E:/camera_working/verilog/Video_System/synthesis/Video_System.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825540587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_video_vga_timing Video_System:Video_System\|Video_System_VGA_Controller:vga_controller\|altera_up_avalon_video_vga_timing:VGA_Timing " "Elaborating entity \"altera_up_avalon_video_vga_timing\" for hierarchy \"Video_System:Video_System\|Video_System_VGA_Controller:vga_controller\|altera_up_avalon_video_vga_timing:VGA_Timing\"" {  } { { "Video_System/synthesis/submodules/Video_System_VGA_Controller.v" "VGA_Timing" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_VGA_Controller.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825540596 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(199) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(199): truncated value with size 32 to match size of target (10)" {  } { { "Video_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724825540598 "|Example_4_Video_In|Video_System:Video_System|Video_System_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(200) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(200): truncated value with size 32 to match size of target (10)" {  } { { "Video_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724825540598 "|Example_4_Video_In|Video_System:Video_System|Video_System_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_Video_Clipper Video_System:Video_System\|Video_System_Video_Clipper:video_clipper " "Elaborating entity \"Video_System_Video_Clipper\" for hierarchy \"Video_System:Video_System\|Video_System_Video_Clipper:video_clipper\"" {  } { { "Video_System/synthesis/Video_System.v" "video_clipper" { Text "E:/camera_working/verilog/Video_System/synthesis/Video_System.v" 367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825540610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_clipper_drop Video_System:Video_System\|Video_System_Video_Clipper:video_clipper\|altera_up_video_clipper_drop:Clipper_Drop " "Elaborating entity \"altera_up_video_clipper_drop\" for hierarchy \"Video_System:Video_System\|Video_System_Video_Clipper:video_clipper\|altera_up_video_clipper_drop:Clipper_Drop\"" {  } { { "Video_System/synthesis/submodules/Video_System_Video_Clipper.v" "Clipper_Drop" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Video_Clipper.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825540615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_clipper_counters Video_System:Video_System\|Video_System_Video_Clipper:video_clipper\|altera_up_video_clipper_drop:Clipper_Drop\|altera_up_video_clipper_counters:Clipper_Drop_Counters " "Elaborating entity \"altera_up_video_clipper_counters\" for hierarchy \"Video_System:Video_System\|Video_System_Video_Clipper:video_clipper\|altera_up_video_clipper_drop:Clipper_Drop\|altera_up_video_clipper_counters:Clipper_Drop_Counters\"" {  } { { "Video_System/synthesis/submodules/altera_up_video_clipper_drop.v" "Clipper_Drop_Counters" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_video_clipper_drop.v" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825540623 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_video_clipper_counters.v(120) " "Verilog HDL assignment warning at altera_up_video_clipper_counters.v(120): truncated value with size 32 to match size of target (10)" {  } { { "Video_System/synthesis/submodules/altera_up_video_clipper_counters.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_video_clipper_counters.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724825540624 "|Example_4_Video_In|Video_System:Video_System|Video_System_Video_Clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 altera_up_video_clipper_counters.v(131) " "Verilog HDL assignment warning at altera_up_video_clipper_counters.v(131): truncated value with size 32 to match size of target (8)" {  } { { "Video_System/synthesis/submodules/altera_up_video_clipper_counters.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_video_clipper_counters.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724825540624 "|Example_4_Video_In|Video_System:Video_System|Video_System_Video_Clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_clipper_add Video_System:Video_System\|Video_System_Video_Clipper:video_clipper\|altera_up_video_clipper_add:Clipper_Add " "Elaborating entity \"altera_up_video_clipper_add\" for hierarchy \"Video_System:Video_System\|Video_System_Video_Clipper:video_clipper\|altera_up_video_clipper_add:Clipper_Add\"" {  } { { "Video_System/synthesis/submodules/Video_System_Video_Clipper.v" "Clipper_Add" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Video_Clipper.v" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825540631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_clipper_counters Video_System:Video_System\|Video_System_Video_Clipper:video_clipper\|altera_up_video_clipper_add:Clipper_Add\|altera_up_video_clipper_counters:Clipper_Add_Counters " "Elaborating entity \"altera_up_video_clipper_counters\" for hierarchy \"Video_System:Video_System\|Video_System_Video_Clipper:video_clipper\|altera_up_video_clipper_add:Clipper_Add\|altera_up_video_clipper_counters:Clipper_Add_Counters\"" {  } { { "Video_System/synthesis/submodules/altera_up_video_clipper_add.v" "Clipper_Add_Counters" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_video_clipper_add.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825540638 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_video_clipper_counters.v(120) " "Verilog HDL assignment warning at altera_up_video_clipper_counters.v(120): truncated value with size 32 to match size of target (10)" {  } { { "Video_System/synthesis/submodules/altera_up_video_clipper_counters.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_video_clipper_counters.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724825540639 "|Example_4_Video_In|Video_System:Video_System|Video_System_Video_Clipper:video_clipper|altera_up_video_clipper_add:Clipper_Add|altera_up_video_clipper_counters:Clipper_Add_Counters"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 altera_up_video_clipper_counters.v(131) " "Verilog HDL assignment warning at altera_up_video_clipper_counters.v(131): truncated value with size 32 to match size of target (8)" {  } { { "Video_System/synthesis/submodules/altera_up_video_clipper_counters.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_video_clipper_counters.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724825540639 "|Example_4_Video_In|Video_System:Video_System|Video_System_Video_Clipper:video_clipper|altera_up_video_clipper_add:Clipper_Add|altera_up_video_clipper_counters:Clipper_Add_Counters"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_Video_DMA Video_System:Video_System\|Video_System_Video_DMA:video_dma " "Elaborating entity \"Video_System_Video_DMA\" for hierarchy \"Video_System:Video_System\|Video_System_Video_DMA:video_dma\"" {  } { { "Video_System/synthesis/Video_System.v" "video_dma" { Text "E:/camera_working/verilog/Video_System/synthesis/Video_System.v" 387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825540647 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Video_System_Video_DMA.v(172) " "Verilog HDL assignment warning at Video_System_Video_DMA.v(172): truncated value with size 32 to match size of target (8)" {  } { { "Video_System/synthesis/submodules/Video_System_Video_DMA.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Video_DMA.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724825540647 "|Example_4_Video_In|Video_System:Video_System|Video_System_Video_DMA:video_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Video_System_Video_DMA.v(175) " "Verilog HDL assignment warning at Video_System_Video_DMA.v(175): truncated value with size 32 to match size of target (9)" {  } { { "Video_System/synthesis/submodules/Video_System_Video_DMA.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Video_DMA.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724825540647 "|Example_4_Video_In|Video_System:Video_System|Video_System_Video_DMA:video_dma"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_dma_control_slave Video_System:Video_System\|Video_System_Video_DMA:video_dma\|altera_up_video_dma_control_slave:DMA_Control_Slave " "Elaborating entity \"altera_up_video_dma_control_slave\" for hierarchy \"Video_System:Video_System\|Video_System_Video_DMA:video_dma\|altera_up_video_dma_control_slave:DMA_Control_Slave\"" {  } { { "Video_System/synthesis/submodules/Video_System_Video_DMA.v" "DMA_Control_Slave" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Video_DMA.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825540655 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 altera_up_video_dma_control_slave.v(128) " "Verilog HDL assignment warning at altera_up_video_dma_control_slave.v(128): truncated value with size 32 to match size of target (16)" {  } { { "Video_System/synthesis/submodules/altera_up_video_dma_control_slave.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_video_dma_control_slave.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724825540656 "|Example_4_Video_In|Video_System:Video_System|Video_System_Video_DMA:video_dma|altera_up_video_dma_control_slave:DMA_Control_Slave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 altera_up_video_dma_control_slave.v(129) " "Verilog HDL assignment warning at altera_up_video_dma_control_slave.v(129): truncated value with size 32 to match size of target (16)" {  } { { "Video_System/synthesis/submodules/altera_up_video_dma_control_slave.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_video_dma_control_slave.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724825540656 "|Example_4_Video_In|Video_System:Video_System|Video_System_Video_DMA:video_dma|altera_up_video_dma_control_slave:DMA_Control_Slave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_dma_to_memory Video_System:Video_System\|Video_System_Video_DMA:video_dma\|altera_up_video_dma_to_memory:From_Stream_to_Memory " "Elaborating entity \"altera_up_video_dma_to_memory\" for hierarchy \"Video_System:Video_System\|Video_System_Video_DMA:video_dma\|altera_up_video_dma_to_memory:From_Stream_to_Memory\"" {  } { { "Video_System/synthesis/submodules/Video_System_Video_DMA.v" "From_Stream_to_Memory" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Video_DMA.v" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825540671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_Video_In_Decoder Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder " "Elaborating entity \"Video_System_Video_In_Decoder\" for hierarchy \"Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\"" {  } { { "Video_System/synthesis/Video_System.v" "video_in_decoder" { Text "E:/camera_working/verilog/Video_System/synthesis/Video_System.v" 404 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825540677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_itu_656_decoder Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_itu_656_decoder:ITU_R_656_Decoder " "Elaborating entity \"altera_up_video_itu_656_decoder\" for hierarchy \"Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_itu_656_decoder:ITU_R_656_Decoder\"" {  } { { "Video_System/synthesis/submodules/Video_System_Video_In_Decoder.v" "ITU_R_656_Decoder" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Video_In_Decoder.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825540683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_decoder_add_endofpacket Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_itu_656_decoder:ITU_R_656_Decoder\|altera_up_video_decoder_add_endofpacket:Add_EndofPacket " "Elaborating entity \"altera_up_video_decoder_add_endofpacket\" for hierarchy \"Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_itu_656_decoder:ITU_R_656_Decoder\|altera_up_video_decoder_add_endofpacket:Add_EndofPacket\"" {  } { { "Video_System/synthesis/submodules/altera_up_video_itu_656_decoder.v" "Add_EndofPacket" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_video_itu_656_decoder.v" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825540692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_dual_clock_fifo Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO " "Elaborating entity \"altera_up_video_dual_clock_fifo\" for hierarchy \"Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\"" {  } { { "Video_System/synthesis/submodules/Video_System_Video_In_Decoder.v" "Video_In_Dual_Clock_FIFO" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Video_In_Decoder.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825540700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\"" {  } { { "Video_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" "dcfifo_component" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825540901 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\"" {  } { { "Video_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" 108 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825540941 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component " "Instantiated megafunction \"Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825540941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5, " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5,\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825540941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825540941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825540941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825540941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 18 " "Parameter \"lpm_width\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825540941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825540941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825540941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825540941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825540941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825540941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825540941 ""}  } { { "Video_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" 108 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1724825540941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_37l1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_37l1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_37l1 " "Found entity 1: dcfifo_37l1" {  } { { "db/dcfifo_37l1.tdf" "" { Text "E:/camera_working/verilog/db/dcfifo_37l1.tdf" 41 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825540980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825540980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_37l1 Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_37l1:auto_generated " "Elaborating entity \"dcfifo_37l1\" for hierarchy \"Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_37l1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/quartus_17/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825540980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r421.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r421.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r421 " "Found entity 1: altsyncram_r421" {  } { { "db/altsyncram_r421.tdf" "" { Text "E:/camera_working/verilog/db/altsyncram_r421.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825541030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825541030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r421 Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_37l1:auto_generated\|altsyncram_r421:fifo_ram " "Elaborating entity \"altsyncram_r421\" for hierarchy \"Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_37l1:auto_generated\|altsyncram_r421:fifo_ram\"" {  } { { "db/dcfifo_37l1.tdf" "fifo_ram" { Text "E:/camera_working/verilog/db/dcfifo_37l1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825541031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_i9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_i9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_i9l " "Found entity 1: alt_synch_pipe_i9l" {  } { { "db/alt_synch_pipe_i9l.tdf" "" { Text "E:/camera_working/verilog/db/alt_synch_pipe_i9l.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825541048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825541048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_i9l Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_37l1:auto_generated\|alt_synch_pipe_i9l:rs_dgwp " "Elaborating entity \"alt_synch_pipe_i9l\" for hierarchy \"Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_37l1:auto_generated\|alt_synch_pipe_i9l:rs_dgwp\"" {  } { { "db/dcfifo_37l1.tdf" "rs_dgwp" { Text "E:/camera_working/verilog/db/dcfifo_37l1.tdf" 70 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825541049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3v8 " "Found entity 1: dffpipe_3v8" {  } { { "db/dffpipe_3v8.tdf" "" { Text "E:/camera_working/verilog/db/dffpipe_3v8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825541060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825541060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3v8 Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_37l1:auto_generated\|alt_synch_pipe_i9l:rs_dgwp\|dffpipe_3v8:dffpipe6 " "Elaborating entity \"dffpipe_3v8\" for hierarchy \"Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_37l1:auto_generated\|alt_synch_pipe_i9l:rs_dgwp\|dffpipe_3v8:dffpipe6\"" {  } { { "db/alt_synch_pipe_i9l.tdf" "dffpipe6" { Text "E:/camera_working/verilog/db/alt_synch_pipe_i9l.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825541061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_j9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_j9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_j9l " "Found entity 1: alt_synch_pipe_j9l" {  } { { "db/alt_synch_pipe_j9l.tdf" "" { Text "E:/camera_working/verilog/db/alt_synch_pipe_j9l.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825541076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825541076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_j9l Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_37l1:auto_generated\|alt_synch_pipe_j9l:ws_dgrp " "Elaborating entity \"alt_synch_pipe_j9l\" for hierarchy \"Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_37l1:auto_generated\|alt_synch_pipe_j9l:ws_dgrp\"" {  } { { "db/dcfifo_37l1.tdf" "ws_dgrp" { Text "E:/camera_working/verilog/db/dcfifo_37l1.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825541077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_4v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_4v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_4v8 " "Found entity 1: dffpipe_4v8" {  } { { "db/dffpipe_4v8.tdf" "" { Text "E:/camera_working/verilog/db/dffpipe_4v8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825541088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825541088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_4v8 Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_37l1:auto_generated\|alt_synch_pipe_j9l:ws_dgrp\|dffpipe_4v8:dffpipe9 " "Elaborating entity \"dffpipe_4v8\" for hierarchy \"Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_37l1:auto_generated\|alt_synch_pipe_j9l:ws_dgrp\|dffpipe_4v8:dffpipe9\"" {  } { { "db/alt_synch_pipe_j9l.tdf" "dffpipe9" { Text "E:/camera_working/verilog/db/alt_synch_pipe_j9l.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825541089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_e66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_e66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_e66 " "Found entity 1: cmpr_e66" {  } { { "db/cmpr_e66.tdf" "" { Text "E:/camera_working/verilog/db/cmpr_e66.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825541127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825541127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_e66 Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_37l1:auto_generated\|cmpr_e66:rdempty_eq_comp " "Elaborating entity \"cmpr_e66\" for hierarchy \"Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_37l1:auto_generated\|cmpr_e66:rdempty_eq_comp\"" {  } { { "db/dcfifo_37l1.tdf" "rdempty_eq_comp" { Text "E:/camera_working/verilog/db/dcfifo_37l1.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825541128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_Video_RGB_Resampler Video_System:Video_System\|Video_System_Video_RGB_Resampler:video_rgb_resampler " "Elaborating entity \"Video_System_Video_RGB_Resampler\" for hierarchy \"Video_System:Video_System\|Video_System_Video_RGB_Resampler:video_rgb_resampler\"" {  } { { "Video_System/synthesis/Video_System.v" "video_rgb_resampler" { Text "E:/camera_working/verilog/Video_System/synthesis/Video_System.v" 419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825541135 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a Video_System_Video_RGB_Resampler.v(106) " "Verilog HDL or VHDL warning at Video_System_Video_RGB_Resampler.v(106): object \"a\" assigned a value but never read" {  } { { "Video_System/synthesis/submodules/Video_System_Video_RGB_Resampler.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Video_RGB_Resampler.v" 106 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1724825541136 "|Example_4_Video_In|Video_System:Video_System|Video_System_Video_RGB_Resampler:video_rgb_resampler"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Video_System_Video_RGB_Resampler.v(142) " "Verilog HDL assignment warning at Video_System_Video_RGB_Resampler.v(142): truncated value with size 2 to match size of target (1)" {  } { { "Video_System/synthesis/submodules/Video_System_Video_RGB_Resampler.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Video_RGB_Resampler.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724825541136 "|Example_4_Video_In|Video_System:Video_System|Video_System_Video_RGB_Resampler:video_rgb_resampler"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_Video_Scaler Video_System:Video_System\|Video_System_Video_Scaler:video_scaler " "Elaborating entity \"Video_System_Video_Scaler\" for hierarchy \"Video_System:Video_System\|Video_System_Video_Scaler:video_scaler\"" {  } { { "Video_System/synthesis/Video_System.v" "video_scaler" { Text "E:/camera_working/verilog/Video_System/synthesis/Video_System.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825541141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_scaler_shrink Video_System:Video_System\|Video_System_Video_Scaler:video_scaler\|altera_up_video_scaler_shrink:Shrink_Frame " "Elaborating entity \"altera_up_video_scaler_shrink\" for hierarchy \"Video_System:Video_System\|Video_System_Video_Scaler:video_scaler\|altera_up_video_scaler_shrink:Shrink_Frame\"" {  } { { "Video_System/synthesis/submodules/Video_System_Video_Scaler.v" "Shrink_Frame" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Video_Scaler.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825541147 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_video_scaler_shrink.v(196) " "Verilog HDL assignment warning at altera_up_video_scaler_shrink.v(196): truncated value with size 32 to match size of target (10)" {  } { { "Video_System/synthesis/submodules/altera_up_video_scaler_shrink.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_shrink.v" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724825541149 "|Example_4_Video_In|Video_System:Video_System|Video_System_Video_Scaler:video_scaler|altera_up_video_scaler_shrink:Shrink_Frame"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 altera_up_video_scaler_shrink.v(209) " "Verilog HDL assignment warning at altera_up_video_scaler_shrink.v(209): truncated value with size 32 to match size of target (8)" {  } { { "Video_System/synthesis/submodules/altera_up_video_scaler_shrink.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_shrink.v" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724825541149 "|Example_4_Video_In|Video_System:Video_System|Video_System_Video_Scaler:video_scaler|altera_up_video_scaler_shrink:Shrink_Frame"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_video_pll_0 Video_System:Video_System\|Video_System_video_pll_0:video_pll_0 " "Elaborating entity \"Video_System_video_pll_0\" for hierarchy \"Video_System:Video_System\|Video_System_video_pll_0:video_pll_0\"" {  } { { "Video_System/synthesis/Video_System.v" "video_pll_0" { Text "E:/camera_working/verilog/Video_System/synthesis/Video_System.v" 442 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825541158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_altpll Video_System:Video_System\|Video_System_video_pll_0:video_pll_0\|altera_up_altpll:video_pll " "Elaborating entity \"altera_up_altpll\" for hierarchy \"Video_System:Video_System\|Video_System_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\"" {  } { { "Video_System/synthesis/submodules/Video_System_video_pll_0.v" "video_pll" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_video_pll_0.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825541163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll Video_System:Video_System\|Video_System_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards " "Elaborating entity \"altpll\" for hierarchy \"Video_System:Video_System\|Video_System_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\"" {  } { { "Video_System/synthesis/submodules/altera_up_altpll.v" "PLL_for_DE_Series_Boards" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825541191 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Video_System:Video_System\|Video_System_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards " "Elaborated megafunction instantiation \"Video_System:Video_System\|Video_System_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\"" {  } { { "Video_System/synthesis/submodules/altera_up_altpll.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825541202 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Video_System:Video_System\|Video_System_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards " "Instantiated megafunction \"Video_System:Video_System\|Video_System_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825541202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825541202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825541202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825541202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825541202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825541202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825541202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825541202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 3 " "Parameter \"clk2_divide_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825541202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825541202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 2 " "Parameter \"clk2_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825541202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825541202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825541202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825541202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825541202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV " "Parameter \"intended_device_family\" = \"Cyclone IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825541202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825541202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825541202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825541202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825541202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825541202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825541202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825541202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825541202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825541202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825541202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825541202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825541202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825541202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825541202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825541202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825541202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825541202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825541202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825541202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825541202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825541202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825541202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825541202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825541202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825541202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825541202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825541202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825541202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825541202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825541202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825541202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825541202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825541202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825541202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825541202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825541202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825541202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825541202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825541202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825541202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825541202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena0 PORT_UNUSED " "Parameter \"port_extclkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825541202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena1 PORT_UNUSED " "Parameter \"port_extclkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825541202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena2 PORT_UNUSED " "Parameter \"port_extclkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825541202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena3 PORT_UNUSED " "Parameter \"port_extclkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825541202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825541202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825541202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724825541202 ""}  } { { "Video_System/synthesis/submodules/altera_up_altpll.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1724825541202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_8fb2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_8fb2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_8fb2 " "Found entity 1: altpll_8fb2" {  } { { "db/altpll_8fb2.tdf" "" { Text "E:/camera_working/verilog/db/altpll_8fb2.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825541243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825541243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_8fb2 Video_System:Video_System\|Video_System_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated " "Elaborating entity \"altpll_8fb2\" for hierarchy \"Video_System:Video_System\|Video_System_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/quartus_17/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825541244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_reset_from_locked_signal Video_System:Video_System\|Video_System_video_pll_0:video_pll_0\|altera_up_avalon_reset_from_locked_signal:reset_from_locked " "Elaborating entity \"altera_up_avalon_reset_from_locked_signal\" for hierarchy \"Video_System:Video_System\|Video_System_video_pll_0:video_pll_0\|altera_up_avalon_reset_from_locked_signal:reset_from_locked\"" {  } { { "Video_System/synthesis/submodules/Video_System_video_pll_0.v" "reset_from_locked" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_video_pll_0.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825541250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_mm_interconnect_0 Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"Video_System_mm_interconnect_0\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\"" {  } { { "Video_System/synthesis/Video_System.v" "mm_interconnect_0" { Text "E:/camera_working/verilog/Video_System/synthesis/Video_System.v" 511 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825541255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:video_dma_avalon_dma_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:video_dma_avalon_dma_master_translator\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "video_dma_avalon_dma_master_translator" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 660 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825541478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "pixel_buffer_dma_avalon_pixel_dma_master_translator" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 720 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825541488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "cpu_data_master_translator" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825541498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825541510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pixel_buffer_avalon_sram_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pixel_buffer_avalon_sram_slave_translator\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "pixel_buffer_avalon_sram_slave_translator" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 904 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825541522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:av_config_avalon_av_config_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:av_config_avalon_av_config_slave_translator\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "av_config_avalon_av_config_slave_translator" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 968 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825541533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pixel_buffer_dma_avalon_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pixel_buffer_dma_avalon_control_slave_translator\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "pixel_buffer_dma_avalon_control_slave_translator" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 1032 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825541545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "cpu_debug_mem_slave_translator" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 1160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825541559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory_s1_translator\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "onchip_memory_s1_translator" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 1224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825541571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:video_dma_avalon_dma_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:video_dma_avalon_dma_master_agent\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "video_dma_avalon_dma_master_agent" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 1305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825541583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:pixel_buffer_dma_avalon_pixel_dma_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:pixel_buffer_dma_avalon_pixel_dma_master_agent\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "pixel_buffer_dma_avalon_pixel_dma_master_agent" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 1386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825541594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "cpu_data_master_agent" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 1467 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825541603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 1548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825541614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pixel_buffer_avalon_sram_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pixel_buffer_avalon_sram_slave_agent\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "pixel_buffer_avalon_sram_slave_agent" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 1632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825541624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pixel_buffer_avalon_sram_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pixel_buffer_avalon_sram_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Video_System/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825541638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_agent_rsp_fifo\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "pixel_buffer_avalon_sram_slave_agent_rsp_fifo" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 1673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825541653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_agent_rdata_fifo\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "pixel_buffer_avalon_sram_slave_agent_rdata_fifo" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 1714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825541684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:av_config_avalon_av_config_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:av_config_avalon_av_config_slave_agent\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "av_config_avalon_av_config_slave_agent" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 1798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825541698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:av_config_avalon_av_config_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:av_config_avalon_av_config_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Video_System/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825541714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:av_config_avalon_av_config_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:av_config_avalon_av_config_slave_agent_rsp_fifo\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "av_config_avalon_av_config_slave_agent_rsp_fifo" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 1839 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825541729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_mm_interconnect_0_router Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_router:router " "Elaborating entity \"Video_System_mm_interconnect_0_router\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_router:router\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "router" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 2355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825541771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_mm_interconnect_0_router_default_decode Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_router:router\|Video_System_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"Video_System_mm_interconnect_0_router_default_decode\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_router:router\|Video_System_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router.sv" "the_default_decode" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825541787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_mm_interconnect_0_router_002 Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"Video_System_mm_interconnect_0_router_002\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_router_002:router_002\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "router_002" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 2387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825541794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_mm_interconnect_0_router_002_default_decode Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_router_002:router_002\|Video_System_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"Video_System_mm_interconnect_0_router_002_default_decode\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_router_002:router_002\|Video_System_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_002.sv" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825541814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_mm_interconnect_0_router_003 Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"Video_System_mm_interconnect_0_router_003\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_router_003:router_003\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "router_003" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 2403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825541818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_mm_interconnect_0_router_003_default_decode Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_router_003:router_003\|Video_System_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"Video_System_mm_interconnect_0_router_003_default_decode\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_router_003:router_003\|Video_System_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_003.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825541834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_mm_interconnect_0_router_004 Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"Video_System_mm_interconnect_0_router_004\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_router_004:router_004\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "router_004" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 2419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825541838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_mm_interconnect_0_router_004_default_decode Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_router_004:router_004\|Video_System_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"Video_System_mm_interconnect_0_router_004_default_decode\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_router_004:router_004\|Video_System_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_004.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825541846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_mm_interconnect_0_router_005 Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"Video_System_mm_interconnect_0_router_005\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_router_005:router_005\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "router_005" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 2435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825541850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_mm_interconnect_0_router_005_default_decode Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_router_005:router_005\|Video_System_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"Video_System_mm_interconnect_0_router_005_default_decode\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_router_005:router_005\|Video_System_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_005.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825541858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_mm_interconnect_0_router_008 Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_router_008:router_008 " "Elaborating entity \"Video_System_mm_interconnect_0_router_008\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_router_008:router_008\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "router_008" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 2483 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825541867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_mm_interconnect_0_router_008_default_decode Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_router_008:router_008\|Video_System_mm_interconnect_0_router_008_default_decode:the_default_decode " "Elaborating entity \"Video_System_mm_interconnect_0_router_008_default_decode\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_router_008:router_008\|Video_System_mm_interconnect_0_router_008_default_decode:the_default_decode\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_008.sv" "the_default_decode" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_008.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825541874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pixel_buffer_avalon_sram_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pixel_buffer_avalon_sram_slave_burst_adapter\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "pixel_buffer_avalon_sram_slave_burst_adapter" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 2549 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825541882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pixel_buffer_avalon_sram_slave_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pixel_buffer_avalon_sram_slave_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "Video_System/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825541889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_mm_interconnect_0_cmd_demux Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"Video_System_mm_interconnect_0_cmd_demux\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "cmd_demux" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 2566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825541895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_mm_interconnect_0_cmd_demux_002 Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"Video_System_mm_interconnect_0_cmd_demux_002\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "cmd_demux_002" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 2630 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825541902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_mm_interconnect_0_cmd_demux_003 Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_cmd_demux_003:cmd_demux_003 " "Elaborating entity \"Video_System_mm_interconnect_0_cmd_demux_003\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_cmd_demux_003:cmd_demux_003\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "cmd_demux_003" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 2653 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825541916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_mm_interconnect_0_cmd_mux Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"Video_System_mm_interconnect_0_cmd_mux\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "cmd_mux" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 2682 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825541924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_cmd_mux.sv" "arb" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_cmd_mux.sv" 348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825541939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Video_System/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825541946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_mm_interconnect_0_cmd_mux_001 Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"Video_System_mm_interconnect_0_cmd_mux_001\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "cmd_mux_001" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 2699 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825541953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_mm_interconnect_0_cmd_mux_004 Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_cmd_mux_004:cmd_mux_004 " "Elaborating entity \"Video_System_mm_interconnect_0_cmd_mux_004\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_cmd_mux_004:cmd_mux_004\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "cmd_mux_004" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 2756 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825541962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_cmd_mux_004.sv" "arb" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_cmd_mux_004.sv" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825541975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Video_System/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825541980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_mm_interconnect_0_rsp_demux Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"Video_System_mm_interconnect_0_rsp_demux\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "rsp_demux" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 2808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825541988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_mm_interconnect_0_rsp_demux_001 Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"Video_System_mm_interconnect_0_rsp_demux_001\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "rsp_demux_001" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 2825 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825541997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_mm_interconnect_0_rsp_mux Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"Video_System_mm_interconnect_0_rsp_mux\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "rsp_mux" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 2922 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825542010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_mm_interconnect_0_rsp_mux_002 Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"Video_System_mm_interconnect_0_rsp_mux_002\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "rsp_mux_002" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 2986 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825542017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_rsp_mux_002.sv" "arb" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_rsp_mux_002.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825542044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Video_System/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825542049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_mm_interconnect_0_rsp_mux_003 Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_rsp_mux_003:rsp_mux_003 " "Elaborating entity \"Video_System_mm_interconnect_0_rsp_mux_003\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_rsp_mux_003:rsp_mux_003\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "rsp_mux_003" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 3009 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825542055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_rsp_mux_003:rsp_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_rsp_mux_003:rsp_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_rsp_mux_003.sv" "arb" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_rsp_mux_003.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825542066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:cpu_data_master_to_pixel_buffer_avalon_sram_slave_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:cpu_data_master_to_pixel_buffer_avalon_sram_slave_cmd_width_adapter\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "cpu_data_master_to_pixel_buffer_avalon_sram_slave_cmd_width_adapter" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 3075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825542074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:pixel_buffer_avalon_sram_slave_to_cpu_data_master_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:pixel_buffer_avalon_sram_slave_to_cpu_data_master_rsp_width_adapter\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "pixel_buffer_avalon_sram_slave_to_cpu_data_master_rsp_width_adapter" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 3141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825542101 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "Video_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1724825542109 "|Example_4_Video_In|Video_System:Video_System|Video_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_sram_slave_to_cpu_data_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "Video_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1724825542110 "|Example_4_Video_In|Video_System:Video_System|Video_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_sram_slave_to_cpu_data_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "Video_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1724825542110 "|Example_4_Video_In|Video_System:Video_System|Video_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_sram_slave_to_cpu_data_master_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_mm_interconnect_0_avalon_st_adapter Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"Video_System_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "avalon_st_adapter" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 3170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825542141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0 Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|Video_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"Video_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|Video_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825542147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_mm_interconnect_0_avalon_st_adapter_001 Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"Video_System_mm_interconnect_0_avalon_st_adapter_001\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "avalon_st_adapter_001" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 3199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825542153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|Video_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0 " "Elaborating entity \"Video_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0\" for hierarchy \"Video_System:Video_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|Video_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_avalon_st_adapter_001.v" "error_adapter_0" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_avalon_st_adapter_001.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825542158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_irq_mapper Video_System:Video_System\|Video_System_irq_mapper:irq_mapper " "Elaborating entity \"Video_System_irq_mapper\" for hierarchy \"Video_System:Video_System\|Video_System_irq_mapper:irq_mapper\"" {  } { { "Video_System/synthesis/Video_System.v" "irq_mapper" { Text "E:/camera_working/verilog/Video_System/synthesis/Video_System.v" 517 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825542174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_avalon_st_adapter Video_System:Video_System\|Video_System_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"Video_System_avalon_st_adapter\" for hierarchy \"Video_System:Video_System\|Video_System_avalon_st_adapter:avalon_st_adapter\"" {  } { { "Video_System/synthesis/Video_System.v" "avalon_st_adapter" { Text "E:/camera_working/verilog/Video_System/synthesis/Video_System.v" 550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825542179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_avalon_st_adapter_channel_adapter_0 Video_System:Video_System\|Video_System_avalon_st_adapter:avalon_st_adapter\|Video_System_avalon_st_adapter_channel_adapter_0:channel_adapter_0 " "Elaborating entity \"Video_System_avalon_st_adapter_channel_adapter_0\" for hierarchy \"Video_System:Video_System\|Video_System_avalon_st_adapter:avalon_st_adapter\|Video_System_avalon_st_adapter_channel_adapter_0:channel_adapter_0\"" {  } { { "Video_System/synthesis/submodules/Video_System_avalon_st_adapter.v" "channel_adapter_0" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_avalon_st_adapter.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825542185 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel Video_System_avalon_st_adapter_channel_adapter_0.sv(78) " "Verilog HDL or VHDL warning at Video_System_avalon_st_adapter_channel_adapter_0.sv(78): object \"out_channel\" assigned a value but never read" {  } { { "Video_System/synthesis/submodules/Video_System_avalon_st_adapter_channel_adapter_0.sv" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_avalon_st_adapter_channel_adapter_0.sv" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1724825542186 "|Example_4_Video_In|Video_System:Video_System|Video_System_avalon_st_adapter:avalon_st_adapter|Video_System_avalon_st_adapter_channel_adapter_0:channel_adapter_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Video_System_avalon_st_adapter_channel_adapter_0.sv(90) " "Verilog HDL assignment warning at Video_System_avalon_st_adapter_channel_adapter_0.sv(90): truncated value with size 2 to match size of target (1)" {  } { { "Video_System/synthesis/submodules/Video_System_avalon_st_adapter_channel_adapter_0.sv" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_avalon_st_adapter_channel_adapter_0.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724825542186 "|Example_4_Video_In|Video_System:Video_System|Video_System_avalon_st_adapter:avalon_st_adapter|Video_System_avalon_st_adapter_channel_adapter_0:channel_adapter_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Video_System:Video_System\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Video_System:Video_System\|altera_reset_controller:rst_controller\"" {  } { { "Video_System/synthesis/Video_System.v" "rst_controller" { Text "E:/camera_working/verilog/Video_System/synthesis/Video_System.v" 613 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825542192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Video_System:Video_System\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Video_System:Video_System\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "Video_System/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825542200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Video_System:Video_System\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Video_System:Video_System\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "Video_System/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825542205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Video_System:Video_System\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Video_System:Video_System\|altera_reset_controller:rst_controller_001\"" {  } { { "Video_System/synthesis/Video_System.v" "rst_controller_001" { Text "E:/camera_working/verilog/Video_System/synthesis/Video_System.v" 676 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825542211 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "clk PLL_for_DE_Series_Boards 3 6 " "Port \"clk\" on the entity instantiation of \"PLL_for_DE_Series_Boards\" is connected to a signal of width 3. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic." {  } { { "Video_System/synthesis/submodules/altera_up_altpll.v" "PLL_for_DE_Series_Boards" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1724825543163 "|Example_4_Video_In|Video_System:Video_System|Video_System_video_pll_0:video_pll_0|altera_up_altpll:video_pll|altpll:PLL_for_DE_Series_Boards"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Video_System:Video_System\|pixel_scaler_avalon_scaler_source_channel\[1\] " "Net \"Video_System:Video_System\|pixel_scaler_avalon_scaler_source_channel\[1\]\" is missing source, defaulting to GND" {  } { { "Video_System/synthesis/Video_System.v" "pixel_scaler_avalon_scaler_source_channel\[1\]" { Text "E:/camera_working/verilog/Video_System/synthesis/Video_System.v" 144 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1724825543213 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1724825543213 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1724825543586 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.08.28.11:42:26 Progress: Loading sld01619db6/alt_sld_fab_wrapper_hw.tcl " "2024.08.28.11:42:26 Progress: Loading sld01619db6/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825546514 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825548473 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825548584 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825550926 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825550989 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825551057 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825551142 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825551145 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825551146 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1724825551842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld01619db6/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld01619db6/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld01619db6/alt_sld_fab.v" "" { Text "E:/camera_working/verilog/db/ip/sld01619db6/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825552075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825552075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld01619db6/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld01619db6/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld01619db6/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "E:/camera_working/verilog/db/ip/sld01619db6/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825552162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825552162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld01619db6/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld01619db6/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld01619db6/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "E:/camera_working/verilog/db/ip/sld01619db6/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825552178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825552178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld01619db6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld01619db6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld01619db6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "E:/camera_working/verilog/db/ip/sld01619db6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825552243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825552243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld01619db6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld01619db6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld01619db6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "E:/camera_working/verilog/db/ip/sld01619db6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825552335 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld01619db6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "E:/camera_working/verilog/db/ip/sld01619db6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825552335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825552335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld01619db6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld01619db6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld01619db6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "E:/camera_working/verilog/db/ip/sld01619db6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724825552404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825552404 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_37l1:auto_generated\|altsyncram_r421:fifo_ram\|q_b\[17\] " "Synthesized away node \"Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_37l1:auto_generated\|altsyncram_r421:fifo_ram\|q_b\[17\]\"" {  } { { "db/altsyncram_r421.tdf" "" { Text "E:/camera_working/verilog/db/altsyncram_r421.tdf" 550 2 0 } } { "db/dcfifo_37l1.tdf" "" { Text "E:/camera_working/verilog/db/dcfifo_37l1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "d:/quartus_17/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "Video_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" 108 0 0 } } { "Video_System/synthesis/submodules/Video_System_Video_In_Decoder.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Video_In_Decoder.v" 211 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/Video_System.v" 404 0 0 } } { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724825553537 "|Example_4_Video_In|Video_System:Video_System|Video_System_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|altsyncram_r421:fifo_ram|ram_block5a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[1\] " "Synthesized away node \"Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_j421.tdf" "" { Text "E:/camera_working/verilog/db/altsyncram_j421.tdf" 70 2 0 } } { "db/dcfifo_nsj1.tdf" "" { Text "E:/camera_working/verilog/db/dcfifo_nsj1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "d:/quartus_17/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" 155 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/Video_System.v" 248 0 0 } } { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724825553537 "|Example_4_Video_In|Video_System:Video_System|Video_System_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[2\] " "Synthesized away node \"Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_j421.tdf" "" { Text "E:/camera_working/verilog/db/altsyncram_j421.tdf" 100 2 0 } } { "db/dcfifo_nsj1.tdf" "" { Text "E:/camera_working/verilog/db/dcfifo_nsj1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "d:/quartus_17/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" 155 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/Video_System.v" 248 0 0 } } { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724825553537 "|Example_4_Video_In|Video_System:Video_System|Video_System_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[3\] " "Synthesized away node \"Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_j421.tdf" "" { Text "E:/camera_working/verilog/db/altsyncram_j421.tdf" 130 2 0 } } { "db/dcfifo_nsj1.tdf" "" { Text "E:/camera_working/verilog/db/dcfifo_nsj1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "d:/quartus_17/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" 155 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/Video_System.v" 248 0 0 } } { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724825553537 "|Example_4_Video_In|Video_System:Video_System|Video_System_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[12\] " "Synthesized away node \"Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_j421.tdf" "" { Text "E:/camera_working/verilog/db/altsyncram_j421.tdf" 400 2 0 } } { "db/dcfifo_nsj1.tdf" "" { Text "E:/camera_working/verilog/db/dcfifo_nsj1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "d:/quartus_17/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" 155 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/Video_System.v" 248 0 0 } } { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724825553537 "|Example_4_Video_In|Video_System:Video_System|Video_System_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[13\] " "Synthesized away node \"Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_j421.tdf" "" { Text "E:/camera_working/verilog/db/altsyncram_j421.tdf" 430 2 0 } } { "db/dcfifo_nsj1.tdf" "" { Text "E:/camera_working/verilog/db/dcfifo_nsj1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "d:/quartus_17/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" 155 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/Video_System.v" 248 0 0 } } { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724825553537 "|Example_4_Video_In|Video_System:Video_System|Video_System_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[22\] " "Synthesized away node \"Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[22\]\"" {  } { { "db/altsyncram_j421.tdf" "" { Text "E:/camera_working/verilog/db/altsyncram_j421.tdf" 700 2 0 } } { "db/dcfifo_nsj1.tdf" "" { Text "E:/camera_working/verilog/db/dcfifo_nsj1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "d:/quartus_17/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" 155 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/Video_System.v" 248 0 0 } } { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724825553537 "|Example_4_Video_In|Video_System:Video_System|Video_System_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[23\] " "Synthesized away node \"Video_System:Video_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[23\]\"" {  } { { "db/altsyncram_j421.tdf" "" { Text "E:/camera_working/verilog/db/altsyncram_j421.tdf" 730 2 0 } } { "db/dcfifo_nsj1.tdf" "" { Text "E:/camera_working/verilog/db/dcfifo_nsj1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "d:/quartus_17/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" 155 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/Video_System.v" 248 0 0 } } { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724825553537 "|Example_4_Video_In|Video_System:Video_System|Video_System_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a23"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1724825553537 ""} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_Color_Space_Converter:color_space_converter\|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB\|lpm_mult:lpm_mult_component_4\|mult_duq:auto_generated\|mac_mult1 " "Synthesized away node \"Video_System:Video_System\|Video_System_Color_Space_Converter:color_space_converter\|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB\|lpm_mult:lpm_mult_component_4\|mult_duq:auto_generated\|mac_mult1\"" {  } { { "db/mult_duq.tdf" "" { Text "E:/camera_working/verilog/db/mult_duq.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus_17/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Video_System/synthesis/submodules/altera_up_YCrCb_to_RGB_converter.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_YCrCb_to_RGB_converter.v" 390 0 0 } } { "Video_System/synthesis/submodules/Video_System_Color_Space_Converter.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Color_Space_Converter.v" 221 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/Video_System.v" 231 0 0 } } { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724825553537 "|Example_4_Video_In|Video_System:Video_System|Video_System_Color_Space_Converter:color_space_converter|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB|lpm_mult:lpm_mult_component_4|mult_duq:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_Color_Space_Converter:color_space_converter\|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB\|lpm_mult:lpm_mult_component_4\|mult_duq:auto_generated\|result\[0\] " "Synthesized away node \"Video_System:Video_System\|Video_System_Color_Space_Converter:color_space_converter\|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB\|lpm_mult:lpm_mult_component_4\|mult_duq:auto_generated\|result\[0\]\"" {  } { { "db/mult_duq.tdf" "" { Text "E:/camera_working/verilog/db/mult_duq.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus_17/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Video_System/synthesis/submodules/altera_up_YCrCb_to_RGB_converter.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_YCrCb_to_RGB_converter.v" 390 0 0 } } { "Video_System/synthesis/submodules/Video_System_Color_Space_Converter.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Color_Space_Converter.v" 221 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/Video_System.v" 231 0 0 } } { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724825553537 "|Example_4_Video_In|Video_System:Video_System|Video_System_Color_Space_Converter:color_space_converter|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB|lpm_mult:lpm_mult_component_4|mult_duq:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_Color_Space_Converter:color_space_converter\|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB\|lpm_mult:lpm_mult_component_3\|mult_duq:auto_generated\|mac_mult1 " "Synthesized away node \"Video_System:Video_System\|Video_System_Color_Space_Converter:color_space_converter\|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB\|lpm_mult:lpm_mult_component_3\|mult_duq:auto_generated\|mac_mult1\"" {  } { { "db/mult_duq.tdf" "" { Text "E:/camera_working/verilog/db/mult_duq.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus_17/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Video_System/synthesis/submodules/altera_up_YCrCb_to_RGB_converter.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_YCrCb_to_RGB_converter.v" 366 0 0 } } { "Video_System/synthesis/submodules/Video_System_Color_Space_Converter.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Color_Space_Converter.v" 221 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/Video_System.v" 231 0 0 } } { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724825553537 "|Example_4_Video_In|Video_System:Video_System|Video_System_Color_Space_Converter:color_space_converter|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB|lpm_mult:lpm_mult_component_3|mult_duq:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_Color_Space_Converter:color_space_converter\|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB\|lpm_mult:lpm_mult_component_3\|mult_duq:auto_generated\|result\[0\] " "Synthesized away node \"Video_System:Video_System\|Video_System_Color_Space_Converter:color_space_converter\|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB\|lpm_mult:lpm_mult_component_3\|mult_duq:auto_generated\|result\[0\]\"" {  } { { "db/mult_duq.tdf" "" { Text "E:/camera_working/verilog/db/mult_duq.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus_17/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Video_System/synthesis/submodules/altera_up_YCrCb_to_RGB_converter.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_YCrCb_to_RGB_converter.v" 366 0 0 } } { "Video_System/synthesis/submodules/Video_System_Color_Space_Converter.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Color_Space_Converter.v" 221 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/Video_System.v" 231 0 0 } } { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724825553537 "|Example_4_Video_In|Video_System:Video_System|Video_System_Color_Space_Converter:color_space_converter|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB|lpm_mult:lpm_mult_component_3|mult_duq:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_Color_Space_Converter:color_space_converter\|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB\|lpm_mult:lpm_mult_component_2\|mult_duq:auto_generated\|mac_mult1 " "Synthesized away node \"Video_System:Video_System\|Video_System_Color_Space_Converter:color_space_converter\|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB\|lpm_mult:lpm_mult_component_2\|mult_duq:auto_generated\|mac_mult1\"" {  } { { "db/mult_duq.tdf" "" { Text "E:/camera_working/verilog/db/mult_duq.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus_17/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Video_System/synthesis/submodules/altera_up_YCrCb_to_RGB_converter.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_YCrCb_to_RGB_converter.v" 342 0 0 } } { "Video_System/synthesis/submodules/Video_System_Color_Space_Converter.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Color_Space_Converter.v" 221 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/Video_System.v" 231 0 0 } } { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724825553537 "|Example_4_Video_In|Video_System:Video_System|Video_System_Color_Space_Converter:color_space_converter|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB|lpm_mult:lpm_mult_component_2|mult_duq:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_Color_Space_Converter:color_space_converter\|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB\|lpm_mult:lpm_mult_component_2\|mult_duq:auto_generated\|result\[0\] " "Synthesized away node \"Video_System:Video_System\|Video_System_Color_Space_Converter:color_space_converter\|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB\|lpm_mult:lpm_mult_component_2\|mult_duq:auto_generated\|result\[0\]\"" {  } { { "db/mult_duq.tdf" "" { Text "E:/camera_working/verilog/db/mult_duq.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus_17/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Video_System/synthesis/submodules/altera_up_YCrCb_to_RGB_converter.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_YCrCb_to_RGB_converter.v" 342 0 0 } } { "Video_System/synthesis/submodules/Video_System_Color_Space_Converter.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Color_Space_Converter.v" 221 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/Video_System.v" 231 0 0 } } { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724825553537 "|Example_4_Video_In|Video_System:Video_System|Video_System_Color_Space_Converter:color_space_converter|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB|lpm_mult:lpm_mult_component_2|mult_duq:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_Color_Space_Converter:color_space_converter\|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB\|lpm_mult:lpm_mult_component_1\|mult_duq:auto_generated\|mac_mult1 " "Synthesized away node \"Video_System:Video_System\|Video_System_Color_Space_Converter:color_space_converter\|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB\|lpm_mult:lpm_mult_component_1\|mult_duq:auto_generated\|mac_mult1\"" {  } { { "db/mult_duq.tdf" "" { Text "E:/camera_working/verilog/db/mult_duq.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus_17/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Video_System/synthesis/submodules/altera_up_YCrCb_to_RGB_converter.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_YCrCb_to_RGB_converter.v" 318 0 0 } } { "Video_System/synthesis/submodules/Video_System_Color_Space_Converter.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Color_Space_Converter.v" 221 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/Video_System.v" 231 0 0 } } { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724825553537 "|Example_4_Video_In|Video_System:Video_System|Video_System_Color_Space_Converter:color_space_converter|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB|lpm_mult:lpm_mult_component_1|mult_duq:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_Color_Space_Converter:color_space_converter\|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB\|lpm_mult:lpm_mult_component_1\|mult_duq:auto_generated\|result\[0\] " "Synthesized away node \"Video_System:Video_System\|Video_System_Color_Space_Converter:color_space_converter\|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB\|lpm_mult:lpm_mult_component_1\|mult_duq:auto_generated\|result\[0\]\"" {  } { { "db/mult_duq.tdf" "" { Text "E:/camera_working/verilog/db/mult_duq.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus_17/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Video_System/synthesis/submodules/altera_up_YCrCb_to_RGB_converter.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_YCrCb_to_RGB_converter.v" 318 0 0 } } { "Video_System/synthesis/submodules/Video_System_Color_Space_Converter.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Color_Space_Converter.v" 221 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/Video_System.v" 231 0 0 } } { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724825553537 "|Example_4_Video_In|Video_System:Video_System|Video_System_Color_Space_Converter:color_space_converter|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB|lpm_mult:lpm_mult_component_1|mult_duq:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_Color_Space_Converter:color_space_converter\|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB\|lpm_mult:lpm_mult_component_0\|mult_duq:auto_generated\|mac_mult1 " "Synthesized away node \"Video_System:Video_System\|Video_System_Color_Space_Converter:color_space_converter\|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB\|lpm_mult:lpm_mult_component_0\|mult_duq:auto_generated\|mac_mult1\"" {  } { { "db/mult_duq.tdf" "" { Text "E:/camera_working/verilog/db/mult_duq.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus_17/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Video_System/synthesis/submodules/altera_up_YCrCb_to_RGB_converter.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_YCrCb_to_RGB_converter.v" 294 0 0 } } { "Video_System/synthesis/submodules/Video_System_Color_Space_Converter.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Color_Space_Converter.v" 221 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/Video_System.v" 231 0 0 } } { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724825553537 "|Example_4_Video_In|Video_System:Video_System|Video_System_Color_Space_Converter:color_space_converter|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB|lpm_mult:lpm_mult_component_0|mult_duq:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_Color_Space_Converter:color_space_converter\|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB\|lpm_mult:lpm_mult_component_0\|mult_duq:auto_generated\|result\[0\] " "Synthesized away node \"Video_System:Video_System\|Video_System_Color_Space_Converter:color_space_converter\|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB\|lpm_mult:lpm_mult_component_0\|mult_duq:auto_generated\|result\[0\]\"" {  } { { "db/mult_duq.tdf" "" { Text "E:/camera_working/verilog/db/mult_duq.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "d:/quartus_17/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Video_System/synthesis/submodules/altera_up_YCrCb_to_RGB_converter.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_YCrCb_to_RGB_converter.v" 294 0 0 } } { "Video_System/synthesis/submodules/Video_System_Color_Space_Converter.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Color_Space_Converter.v" 221 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/Video_System.v" 231 0 0 } } { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724825553537 "|Example_4_Video_In|Video_System:Video_System|Video_System_Color_Space_Converter:color_space_converter|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB|lpm_mult:lpm_mult_component_0|mult_duq:auto_generated|mac_out2"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1724825553537 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1724825553537 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_37l1:auto_generated\|altsyncram_r421:fifo_ram\|q_b\[0\] " "Synthesized away node \"Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_37l1:auto_generated\|altsyncram_r421:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_r421.tdf" "" { Text "E:/camera_working/verilog/db/altsyncram_r421.tdf" 40 2 0 } } { "db/dcfifo_37l1.tdf" "" { Text "E:/camera_working/verilog/db/dcfifo_37l1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "d:/quartus_17/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "Video_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" 108 0 0 } } { "Video_System/synthesis/submodules/Video_System_Video_In_Decoder.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Video_In_Decoder.v" 211 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/Video_System.v" 404 0 0 } } { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724825553547 "|Example_4_Video_In|Video_System:Video_System|Video_System_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|altsyncram_r421:fifo_ram|ram_block5a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_37l1:auto_generated\|altsyncram_r421:fifo_ram\|q_b\[1\] " "Synthesized away node \"Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_37l1:auto_generated\|altsyncram_r421:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_r421.tdf" "" { Text "E:/camera_working/verilog/db/altsyncram_r421.tdf" 70 2 0 } } { "db/dcfifo_37l1.tdf" "" { Text "E:/camera_working/verilog/db/dcfifo_37l1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "d:/quartus_17/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "Video_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" 108 0 0 } } { "Video_System/synthesis/submodules/Video_System_Video_In_Decoder.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Video_In_Decoder.v" 211 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/Video_System.v" 404 0 0 } } { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724825553547 "|Example_4_Video_In|Video_System:Video_System|Video_System_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|altsyncram_r421:fifo_ram|ram_block5a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_37l1:auto_generated\|altsyncram_r421:fifo_ram\|q_b\[2\] " "Synthesized away node \"Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_37l1:auto_generated\|altsyncram_r421:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_r421.tdf" "" { Text "E:/camera_working/verilog/db/altsyncram_r421.tdf" 100 2 0 } } { "db/dcfifo_37l1.tdf" "" { Text "E:/camera_working/verilog/db/dcfifo_37l1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "d:/quartus_17/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "Video_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" 108 0 0 } } { "Video_System/synthesis/submodules/Video_System_Video_In_Decoder.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Video_In_Decoder.v" 211 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/Video_System.v" 404 0 0 } } { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724825553547 "|Example_4_Video_In|Video_System:Video_System|Video_System_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|altsyncram_r421:fifo_ram|ram_block5a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_37l1:auto_generated\|altsyncram_r421:fifo_ram\|q_b\[3\] " "Synthesized away node \"Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_37l1:auto_generated\|altsyncram_r421:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_r421.tdf" "" { Text "E:/camera_working/verilog/db/altsyncram_r421.tdf" 130 2 0 } } { "db/dcfifo_37l1.tdf" "" { Text "E:/camera_working/verilog/db/dcfifo_37l1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "d:/quartus_17/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "Video_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" 108 0 0 } } { "Video_System/synthesis/submodules/Video_System_Video_In_Decoder.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Video_In_Decoder.v" 211 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/Video_System.v" 404 0 0 } } { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724825553547 "|Example_4_Video_In|Video_System:Video_System|Video_System_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|altsyncram_r421:fifo_ram|ram_block5a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_37l1:auto_generated\|altsyncram_r421:fifo_ram\|q_b\[4\] " "Synthesized away node \"Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_37l1:auto_generated\|altsyncram_r421:fifo_ram\|q_b\[4\]\"" {  } { { "db/altsyncram_r421.tdf" "" { Text "E:/camera_working/verilog/db/altsyncram_r421.tdf" 160 2 0 } } { "db/dcfifo_37l1.tdf" "" { Text "E:/camera_working/verilog/db/dcfifo_37l1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "d:/quartus_17/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "Video_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" 108 0 0 } } { "Video_System/synthesis/submodules/Video_System_Video_In_Decoder.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Video_In_Decoder.v" 211 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/Video_System.v" 404 0 0 } } { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724825553547 "|Example_4_Video_In|Video_System:Video_System|Video_System_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|altsyncram_r421:fifo_ram|ram_block5a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_37l1:auto_generated\|altsyncram_r421:fifo_ram\|q_b\[5\] " "Synthesized away node \"Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_37l1:auto_generated\|altsyncram_r421:fifo_ram\|q_b\[5\]\"" {  } { { "db/altsyncram_r421.tdf" "" { Text "E:/camera_working/verilog/db/altsyncram_r421.tdf" 190 2 0 } } { "db/dcfifo_37l1.tdf" "" { Text "E:/camera_working/verilog/db/dcfifo_37l1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "d:/quartus_17/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "Video_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" 108 0 0 } } { "Video_System/synthesis/submodules/Video_System_Video_In_Decoder.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Video_In_Decoder.v" 211 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/Video_System.v" 404 0 0 } } { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724825553547 "|Example_4_Video_In|Video_System:Video_System|Video_System_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|altsyncram_r421:fifo_ram|ram_block5a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_37l1:auto_generated\|altsyncram_r421:fifo_ram\|q_b\[6\] " "Synthesized away node \"Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_37l1:auto_generated\|altsyncram_r421:fifo_ram\|q_b\[6\]\"" {  } { { "db/altsyncram_r421.tdf" "" { Text "E:/camera_working/verilog/db/altsyncram_r421.tdf" 220 2 0 } } { "db/dcfifo_37l1.tdf" "" { Text "E:/camera_working/verilog/db/dcfifo_37l1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "d:/quartus_17/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "Video_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" 108 0 0 } } { "Video_System/synthesis/submodules/Video_System_Video_In_Decoder.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Video_In_Decoder.v" 211 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/Video_System.v" 404 0 0 } } { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724825553547 "|Example_4_Video_In|Video_System:Video_System|Video_System_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|altsyncram_r421:fifo_ram|ram_block5a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_37l1:auto_generated\|altsyncram_r421:fifo_ram\|q_b\[7\] " "Synthesized away node \"Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_37l1:auto_generated\|altsyncram_r421:fifo_ram\|q_b\[7\]\"" {  } { { "db/altsyncram_r421.tdf" "" { Text "E:/camera_working/verilog/db/altsyncram_r421.tdf" 250 2 0 } } { "db/dcfifo_37l1.tdf" "" { Text "E:/camera_working/verilog/db/dcfifo_37l1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "d:/quartus_17/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "Video_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" 108 0 0 } } { "Video_System/synthesis/submodules/Video_System_Video_In_Decoder.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Video_In_Decoder.v" 211 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/Video_System.v" 404 0 0 } } { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724825553547 "|Example_4_Video_In|Video_System:Video_System|Video_System_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|altsyncram_r421:fifo_ram|ram_block5a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_37l1:auto_generated\|altsyncram_r421:fifo_ram\|q_b\[8\] " "Synthesized away node \"Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_37l1:auto_generated\|altsyncram_r421:fifo_ram\|q_b\[8\]\"" {  } { { "db/altsyncram_r421.tdf" "" { Text "E:/camera_working/verilog/db/altsyncram_r421.tdf" 280 2 0 } } { "db/dcfifo_37l1.tdf" "" { Text "E:/camera_working/verilog/db/dcfifo_37l1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "d:/quartus_17/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "Video_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" 108 0 0 } } { "Video_System/synthesis/submodules/Video_System_Video_In_Decoder.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Video_In_Decoder.v" 211 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/Video_System.v" 404 0 0 } } { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724825553547 "|Example_4_Video_In|Video_System:Video_System|Video_System_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|altsyncram_r421:fifo_ram|ram_block5a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_37l1:auto_generated\|altsyncram_r421:fifo_ram\|q_b\[9\] " "Synthesized away node \"Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_37l1:auto_generated\|altsyncram_r421:fifo_ram\|q_b\[9\]\"" {  } { { "db/altsyncram_r421.tdf" "" { Text "E:/camera_working/verilog/db/altsyncram_r421.tdf" 310 2 0 } } { "db/dcfifo_37l1.tdf" "" { Text "E:/camera_working/verilog/db/dcfifo_37l1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "d:/quartus_17/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "Video_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" 108 0 0 } } { "Video_System/synthesis/submodules/Video_System_Video_In_Decoder.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Video_In_Decoder.v" 211 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/Video_System.v" 404 0 0 } } { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724825553547 "|Example_4_Video_In|Video_System:Video_System|Video_System_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|altsyncram_r421:fifo_ram|ram_block5a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_37l1:auto_generated\|altsyncram_r421:fifo_ram\|q_b\[10\] " "Synthesized away node \"Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_37l1:auto_generated\|altsyncram_r421:fifo_ram\|q_b\[10\]\"" {  } { { "db/altsyncram_r421.tdf" "" { Text "E:/camera_working/verilog/db/altsyncram_r421.tdf" 340 2 0 } } { "db/dcfifo_37l1.tdf" "" { Text "E:/camera_working/verilog/db/dcfifo_37l1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "d:/quartus_17/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "Video_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" 108 0 0 } } { "Video_System/synthesis/submodules/Video_System_Video_In_Decoder.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Video_In_Decoder.v" 211 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/Video_System.v" 404 0 0 } } { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724825553547 "|Example_4_Video_In|Video_System:Video_System|Video_System_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|altsyncram_r421:fifo_ram|ram_block5a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_37l1:auto_generated\|altsyncram_r421:fifo_ram\|q_b\[11\] " "Synthesized away node \"Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_37l1:auto_generated\|altsyncram_r421:fifo_ram\|q_b\[11\]\"" {  } { { "db/altsyncram_r421.tdf" "" { Text "E:/camera_working/verilog/db/altsyncram_r421.tdf" 370 2 0 } } { "db/dcfifo_37l1.tdf" "" { Text "E:/camera_working/verilog/db/dcfifo_37l1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "d:/quartus_17/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "Video_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" 108 0 0 } } { "Video_System/synthesis/submodules/Video_System_Video_In_Decoder.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Video_In_Decoder.v" 211 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/Video_System.v" 404 0 0 } } { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724825553547 "|Example_4_Video_In|Video_System:Video_System|Video_System_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|altsyncram_r421:fifo_ram|ram_block5a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_37l1:auto_generated\|altsyncram_r421:fifo_ram\|q_b\[12\] " "Synthesized away node \"Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_37l1:auto_generated\|altsyncram_r421:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_r421.tdf" "" { Text "E:/camera_working/verilog/db/altsyncram_r421.tdf" 400 2 0 } } { "db/dcfifo_37l1.tdf" "" { Text "E:/camera_working/verilog/db/dcfifo_37l1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "d:/quartus_17/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "Video_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" 108 0 0 } } { "Video_System/synthesis/submodules/Video_System_Video_In_Decoder.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Video_In_Decoder.v" 211 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/Video_System.v" 404 0 0 } } { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724825553547 "|Example_4_Video_In|Video_System:Video_System|Video_System_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|altsyncram_r421:fifo_ram|ram_block5a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_37l1:auto_generated\|altsyncram_r421:fifo_ram\|q_b\[13\] " "Synthesized away node \"Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_37l1:auto_generated\|altsyncram_r421:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_r421.tdf" "" { Text "E:/camera_working/verilog/db/altsyncram_r421.tdf" 430 2 0 } } { "db/dcfifo_37l1.tdf" "" { Text "E:/camera_working/verilog/db/dcfifo_37l1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "d:/quartus_17/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "Video_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" 108 0 0 } } { "Video_System/synthesis/submodules/Video_System_Video_In_Decoder.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Video_In_Decoder.v" 211 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/Video_System.v" 404 0 0 } } { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724825553547 "|Example_4_Video_In|Video_System:Video_System|Video_System_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|altsyncram_r421:fifo_ram|ram_block5a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_37l1:auto_generated\|altsyncram_r421:fifo_ram\|q_b\[14\] " "Synthesized away node \"Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_37l1:auto_generated\|altsyncram_r421:fifo_ram\|q_b\[14\]\"" {  } { { "db/altsyncram_r421.tdf" "" { Text "E:/camera_working/verilog/db/altsyncram_r421.tdf" 460 2 0 } } { "db/dcfifo_37l1.tdf" "" { Text "E:/camera_working/verilog/db/dcfifo_37l1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "d:/quartus_17/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "Video_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" 108 0 0 } } { "Video_System/synthesis/submodules/Video_System_Video_In_Decoder.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Video_In_Decoder.v" 211 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/Video_System.v" 404 0 0 } } { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724825553547 "|Example_4_Video_In|Video_System:Video_System|Video_System_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|altsyncram_r421:fifo_ram|ram_block5a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_37l1:auto_generated\|altsyncram_r421:fifo_ram\|q_b\[15\] " "Synthesized away node \"Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_37l1:auto_generated\|altsyncram_r421:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_r421.tdf" "" { Text "E:/camera_working/verilog/db/altsyncram_r421.tdf" 490 2 0 } } { "db/dcfifo_37l1.tdf" "" { Text "E:/camera_working/verilog/db/dcfifo_37l1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "d:/quartus_17/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "Video_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" 108 0 0 } } { "Video_System/synthesis/submodules/Video_System_Video_In_Decoder.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Video_In_Decoder.v" 211 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/Video_System.v" 404 0 0 } } { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724825553547 "|Example_4_Video_In|Video_System:Video_System|Video_System_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|altsyncram_r421:fifo_ram|ram_block5a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_37l1:auto_generated\|altsyncram_r421:fifo_ram\|q_b\[16\] " "Synthesized away node \"Video_System:Video_System\|Video_System_Video_In_Decoder:video_in_decoder\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_37l1:auto_generated\|altsyncram_r421:fifo_ram\|q_b\[16\]\"" {  } { { "db/altsyncram_r421.tdf" "" { Text "E:/camera_working/verilog/db/altsyncram_r421.tdf" 520 2 0 } } { "db/dcfifo_37l1.tdf" "" { Text "E:/camera_working/verilog/db/dcfifo_37l1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "d:/quartus_17/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "Video_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" 108 0 0 } } { "Video_System/synthesis/submodules/Video_System_Video_In_Decoder.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Video_In_Decoder.v" 211 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/Video_System.v" 404 0 0 } } { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724825553547 "|Example_4_Video_In|Video_System:Video_System|Video_System_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_37l1:auto_generated|altsyncram_r421:fifo_ram|ram_block5a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_5tb1:FIFOram\|q_b\[0\] " "Synthesized away node \"Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_5tb1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "E:/camera_working/verilog/db/altsyncram_5tb1.tdf" 38 2 0 } } { "db/a_dpfifo_v931.tdf" "" { Text "E:/camera_working/verilog/db/a_dpfifo_v931.tdf" 45 2 0 } } { "db/scfifo_ci31.tdf" "" { Text "E:/camera_working/verilog/db/scfifo_ci31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/quartus_17/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 291 0 0 } } { "Video_System/synthesis/submodules/Video_System_Pixel_Scaler.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Scaler.v" 177 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/Video_System.v" 334 0 0 } } { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724825553547 "|Example_4_Video_In|Video_System:Video_System|Video_System_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_5tb1:FIFOram\|q_b\[1\] " "Synthesized away node \"Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_5tb1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "E:/camera_working/verilog/db/altsyncram_5tb1.tdf" 68 2 0 } } { "db/a_dpfifo_v931.tdf" "" { Text "E:/camera_working/verilog/db/a_dpfifo_v931.tdf" 45 2 0 } } { "db/scfifo_ci31.tdf" "" { Text "E:/camera_working/verilog/db/scfifo_ci31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/quartus_17/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 291 0 0 } } { "Video_System/synthesis/submodules/Video_System_Pixel_Scaler.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Scaler.v" 177 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/Video_System.v" 334 0 0 } } { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724825553547 "|Example_4_Video_In|Video_System:Video_System|Video_System_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_5tb1:FIFOram\|q_b\[10\] " "Synthesized away node \"Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_5tb1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "E:/camera_working/verilog/db/altsyncram_5tb1.tdf" 338 2 0 } } { "db/a_dpfifo_v931.tdf" "" { Text "E:/camera_working/verilog/db/a_dpfifo_v931.tdf" 45 2 0 } } { "db/scfifo_ci31.tdf" "" { Text "E:/camera_working/verilog/db/scfifo_ci31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/quartus_17/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 291 0 0 } } { "Video_System/synthesis/submodules/Video_System_Pixel_Scaler.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Scaler.v" 177 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/Video_System.v" 334 0 0 } } { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724825553547 "|Example_4_Video_In|Video_System:Video_System|Video_System_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_5tb1:FIFOram\|q_b\[11\] " "Synthesized away node \"Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_5tb1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "E:/camera_working/verilog/db/altsyncram_5tb1.tdf" 368 2 0 } } { "db/a_dpfifo_v931.tdf" "" { Text "E:/camera_working/verilog/db/a_dpfifo_v931.tdf" 45 2 0 } } { "db/scfifo_ci31.tdf" "" { Text "E:/camera_working/verilog/db/scfifo_ci31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/quartus_17/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 291 0 0 } } { "Video_System/synthesis/submodules/Video_System_Pixel_Scaler.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Scaler.v" 177 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/Video_System.v" 334 0 0 } } { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724825553547 "|Example_4_Video_In|Video_System:Video_System|Video_System_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_5tb1:FIFOram\|q_b\[20\] " "Synthesized away node \"Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_5tb1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "E:/camera_working/verilog/db/altsyncram_5tb1.tdf" 638 2 0 } } { "db/a_dpfifo_v931.tdf" "" { Text "E:/camera_working/verilog/db/a_dpfifo_v931.tdf" 45 2 0 } } { "db/scfifo_ci31.tdf" "" { Text "E:/camera_working/verilog/db/scfifo_ci31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/quartus_17/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 291 0 0 } } { "Video_System/synthesis/submodules/Video_System_Pixel_Scaler.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Scaler.v" 177 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/Video_System.v" 334 0 0 } } { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724825553547 "|Example_4_Video_In|Video_System:Video_System|Video_System_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_5tb1:FIFOram\|q_b\[21\] " "Synthesized away node \"Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_5tb1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "E:/camera_working/verilog/db/altsyncram_5tb1.tdf" 668 2 0 } } { "db/a_dpfifo_v931.tdf" "" { Text "E:/camera_working/verilog/db/a_dpfifo_v931.tdf" 45 2 0 } } { "db/scfifo_ci31.tdf" "" { Text "E:/camera_working/verilog/db/scfifo_ci31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/quartus_17/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 291 0 0 } } { "Video_System/synthesis/submodules/Video_System_Pixel_Scaler.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Scaler.v" 177 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/Video_System.v" 334 0 0 } } { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724825553547 "|Example_4_Video_In|Video_System:Video_System|Video_System_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_5tb1:FIFOram\|q_b\[31\] " "Synthesized away node \"Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_5tb1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "E:/camera_working/verilog/db/altsyncram_5tb1.tdf" 968 2 0 } } { "db/a_dpfifo_v931.tdf" "" { Text "E:/camera_working/verilog/db/a_dpfifo_v931.tdf" 45 2 0 } } { "db/scfifo_ci31.tdf" "" { Text "E:/camera_working/verilog/db/scfifo_ci31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/quartus_17/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 291 0 0 } } { "Video_System/synthesis/submodules/Video_System_Pixel_Scaler.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Scaler.v" 177 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/Video_System.v" 334 0 0 } } { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724825553547 "|Example_4_Video_In|Video_System:Video_System|Video_System_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|altsyncram_ftb1:FIFOram\|q_b\[17\] " "Synthesized away node \"Video_System:Video_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|altsyncram_ftb1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_ftb1.tdf" "" { Text "E:/camera_working/verilog/db/altsyncram_ftb1.tdf" 548 2 0 } } { "db/a_dpfifo_es31.tdf" "" { Text "E:/camera_working/verilog/db/a_dpfifo_es31.tdf" 46 2 0 } } { "db/scfifo_p4a1.tdf" "" { Text "E:/camera_working/verilog/db/scfifo_p4a1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/quartus_17/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" 396 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/Video_System.v" 303 0 0 } } { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724825553547 "|Example_4_Video_In|Video_System:Video_System|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|altsyncram_ftb1:FIFOram|ram_block1a17"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1724825553547 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1724825553547 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "18 " "18 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1724825556605 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Video_System/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "Video_System/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "Video_System/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "Video_System/synthesis/submodules/Video_System_CPU_cpu.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_CPU_cpu.v" 2878 -1 0 } } { "Video_System/synthesis/submodules/Video_System_CPU_cpu.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_CPU_cpu.v" 3896 -1 0 } } { "Video_System/synthesis/submodules/Video_System_CPU_cpu.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_CPU_cpu.v" 3500 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1724825556727 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1724825556727 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "TD_RESET_N VCC " "Pin \"TD_RESET_N\" is stuck at VCC" {  } { { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724825557977 "|Example_4_Video_In|TD_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 90 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724825557977 "|Example_4_Video_In|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1724825557977 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825558168 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "499 " "499 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1724825560185 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "d:/quartus_17/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1724825560293 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1724825560293 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825560396 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/camera_working/verilog/Example_4_Video_In.map.smsg " "Generated suppressed messages file E:/camera_working/verilog/Example_4_Video_In.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825560983 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1724825563700 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724825563700 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "Video_System:Video_System\|Video_System_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1 CLK\[2\] clk2_multiply_by clk2_divide_by " "PLL \"Video_System:Video_System\|Video_System_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1\" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK\[2\] is not connected" {  } { { "db/altpll_8fb2.tdf" "" { Text "E:/camera_working/verilog/db/altpll_8fb2.tdf" 28 2 0 } } { "altpll.tdf" "" { Text "d:/quartus_17/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "Video_System/synthesis/submodules/altera_up_altpll.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_altpll.v" 140 0 0 } } { "Video_System/synthesis/submodules/Video_System_video_pll_0.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_video_pll_0.v" 35 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/Video_System.v" 442 0 0 } } { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 162 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1724825563902 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "14 " "Design contains 14 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_CLK27 " "No output dependent on input pin \"TD_CLK27\"" {  } { { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724825564157 "|Example_4_Video_In|TD_CLK27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 59 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724825564157 "|Example_4_Video_In|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 59 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724825564157 "|Example_4_Video_In|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 59 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724825564157 "|Example_4_Video_In|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724825564157 "|Example_4_Video_In|TD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724825564157 "|Example_4_Video_In|TD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724825564157 "|Example_4_Video_In|TD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724825564157 "|Example_4_Video_In|TD_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724825564157 "|Example_4_Video_In|TD_DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724825564157 "|Example_4_Video_In|TD_DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724825564157 "|Example_4_Video_In|TD_DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724825564157 "|Example_4_Video_In|TD_DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "No output dependent on input pin \"TD_HS\"" {  } { { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724825564157 "|Example_4_Video_In|TD_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "No output dependent on input pin \"TD_VS\"" {  } { { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 64 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724825564157 "|Example_4_Video_In|TD_VS"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1724825564157 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3575 " "Implemented 3575 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1724825564158 ""} { "Info" "ICUT_CUT_TM_OPINS" "57 " "Implemented 57 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1724825564158 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "17 " "Implemented 17 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1724825564158 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3285 " "Implemented 3285 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1724825564158 ""} { "Info" "ICUT_CUT_TM_RAMS" "195 " "Implemented 195 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1724825564158 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1724825564158 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1724825564158 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 110 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 110 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4989 " "Peak virtual memory: 4989 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1724825564253 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 28 11:42:44 2024 " "Processing ended: Wed Aug 28 11:42:44 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1724825564253 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1724825564253 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1724825564253 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1724825564253 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1724825565648 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1724825565651 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 28 11:42:45 2024 " "Processing started: Wed Aug 28 11:42:45 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1724825565651 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1724825565651 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Example_4_Video_In -c Example_4_Video_In " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Example_4_Video_In -c Example_4_Video_In" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1724825565651 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1724825565754 ""}
{ "Info" "0" "" "Project  = Example_4_Video_In" {  } {  } 0 0 "Project  = Example_4_Video_In" 0 0 "Fitter" 0 0 1724825565754 ""}
{ "Info" "0" "" "Revision = Example_4_Video_In" {  } {  } 0 0 "Revision = Example_4_Video_In" 0 0 "Fitter" 0 0 1724825565754 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1724825565933 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1724825565934 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Example_4_Video_In EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"Example_4_Video_In\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1724825565962 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1724825566018 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1724825566018 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "Video_System:Video_System\|Video_System_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"Video_System:Video_System\|Video_System_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Video_System:Video_System\|Video_System_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|clk\[0\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for Video_System:Video_System\|Video_System_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|clk\[0\] port" {  } { { "db/altpll_8fb2.tdf" "" { Text "E:/camera_working/verilog/db/altpll_8fb2.tdf" 28 2 0 } } { "" "" { Generic "E:/camera_working/verilog/" { { 0 { 0 ""} 0 1256 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1724825566076 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Video_System:Video_System\|Video_System_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|clk\[1\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for Video_System:Video_System\|Video_System_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|clk\[1\] port" {  } { { "db/altpll_8fb2.tdf" "" { Text "E:/camera_working/verilog/db/altpll_8fb2.tdf" 28 2 0 } } { "" "" { Generic "E:/camera_working/verilog/" { { 0 { 0 ""} 0 1257 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1724825566076 ""}  } { { "db/altpll_8fb2.tdf" "" { Text "E:/camera_working/verilog/db/altpll_8fb2.tdf" 28 2 0 } } { "" "" { Generic "E:/camera_working/verilog/" { { 0 { 0 ""} 0 1256 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1724825566076 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1724825566381 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1724825566385 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1724825566703 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1724825566703 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1724825566703 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1724825566703 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1724825566703 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1724825566703 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1724825566703 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1724825566703 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1724825566703 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1724825566703 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "d:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_17/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "E:/camera_working/verilog/" { { 0 { 0 ""} 0 10869 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1724825566711 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_17/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "E:/camera_working/verilog/" { { 0 { 0 ""} 0 10871 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1724825566711 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "d:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_17/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "E:/camera_working/verilog/" { { 0 { 0 ""} 0 10873 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1724825566711 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "d:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_17/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "E:/camera_working/verilog/" { { 0 { 0 ""} 0 10875 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1724825566711 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1724825566711 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1724825566714 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1724825567343 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1724825568570 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1724825568570 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_37l1 " "Entity dcfifo_37l1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_4v8:dffpipe9\|dffe10a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_4v8:dffpipe9\|dffe10a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1724825568570 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_3v8:dffpipe6\|dffe7a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_3v8:dffpipe6\|dffe7a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1724825568570 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1724825568570 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_nsj1 " "Entity dcfifo_nsj1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1724825568570 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1724825568570 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1724825568570 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1724825568570 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1724825568570 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1724825568570 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1724825568570 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 117 *ws_dgrp\|dffpipe_4v8:dffpipe9\|dffe10a* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): *ws_dgrp\|dffpipe_4v8:dffpipe9\|dffe10a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/Quartus_17/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "D:/Quartus_17/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1724825568591 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 117 Argument <to> is not an object ID " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "D:/Quartus_17/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "D:/Quartus_17/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1724825568591 ""}  } { { "D:/Quartus_17/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "D:/Quartus_17/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1724825568591 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 117 *rs_dgwp\|dffpipe_3v8:dffpipe6\|dffe7a* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): *rs_dgwp\|dffpipe_3v8:dffpipe6\|dffe7a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/Quartus_17/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "D:/Quartus_17/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1724825568594 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 117 Argument <to> is not an object ID " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "D:/Quartus_17/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "D:/Quartus_17/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1724825568594 ""}  } { { "D:/Quartus_17/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "D:/Quartus_17/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1724825568594 ""}
{ "Info" "ISTA_SDC_FOUND" "Video_System/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'Video_System/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1724825568596 ""}
{ "Info" "ISTA_SDC_FOUND" "Video_System/synthesis/submodules/Video_System_CPU_cpu.sdc " "Reading SDC File: 'Video_System/synthesis/submodules/Video_System_CPU_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1724825568603 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_nios2_oci_debug:the_Video_System_CPU_cpu_nios2_oci_debug\|monitor_ready CLOCK_50 " "Register Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_nios2_oci_debug:the_Video_System_CPU_cpu_nios2_oci_debug\|monitor_ready is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1724825568631 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1724825568631 "|Example_4_Video_In|CLOCK_50"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: Video_System\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: Video_System\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1724825568662 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: Video_System\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: Video_System\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1724825568662 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1724825568662 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1724825568662 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1724825568662 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1724825568662 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1724825568662 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1724825568662 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1724825568662 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1724825568662 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1724825568662 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Video_System:Video_System\|Video_System_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node Video_System:Video_System\|Video_System_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1724825568984 ""}  } { { "db/altpll_8fb2.tdf" "" { Text "E:/camera_working/verilog/db/altpll_8fb2.tdf" 33 2 0 } } { "temporary_test_loc" "" { Generic "E:/camera_working/verilog/" { { 0 { 0 ""} 0 1256 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1724825568984 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Video_System:Video_System\|Video_System_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node Video_System:Video_System\|Video_System_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1724825568984 ""}  } { { "db/altpll_8fb2.tdf" "" { Text "E:/camera_working/verilog/db/altpll_8fb2.tdf" 33 2 0 } } { "temporary_test_loc" "" { Generic "E:/camera_working/verilog/" { { 0 { 0 ""} 0 1256 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1724825568984 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1724825568984 ""}  } { { "temporary_test_loc" "" { Generic "E:/camera_working/verilog/" { { 0 { 0 ""} 0 10418 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1724825568984 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Video_System:Video_System\|altera_reset_controller:rst_controller_001\|r_sync_rst  " "Automatically promoted node Video_System:Video_System\|altera_reset_controller:rst_controller_001\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1724825568984 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Video_System:Video_System\|altera_reset_controller:rst_controller_001\|WideOr0~0 " "Destination node Video_System:Video_System\|altera_reset_controller:rst_controller_001\|WideOr0~0" {  } { { "Video_System/synthesis/submodules/altera_reset_controller.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "E:/camera_working/verilog/" { { 0 { 0 ""} 0 5098 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1724825568984 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|W_rf_wren " "Destination node Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|W_rf_wren" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_cpu.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_CPU_cpu.v" 3451 -1 0 } } { "temporary_test_loc" "" { Generic "E:/camera_working/verilog/" { { 0 { 0 ""} 0 3662 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1724825568984 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_nios2_oci_debug:the_Video_System_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_nios2_oci_debug:the_Video_System_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "d:/quartus_17/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_nios2_oci_debug:the_Video_System_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "E:/camera_working/verilog/" { { 0 { 0 ""} 0 2907 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1724825568984 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1724825568984 ""}  } { { "Video_System/synthesis/submodules/altera_reset_controller.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "E:/camera_working/verilog/" { { 0 { 0 ""} 0 890 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1724825568984 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Video_System:Video_System\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node Video_System:Video_System\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1724825568984 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_2ab:wr_ptr\|counter_reg_bit\[8\] " "Destination node Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_2ab:wr_ptr\|counter_reg_bit\[8\]" {  } { { "db/cntr_2ab.tdf" "" { Text "E:/camera_working/verilog/db/cntr_2ab.tdf" 79 17 0 } } { "temporary_test_loc" "" { Generic "E:/camera_working/verilog/" { { 0 { 0 ""} 0 1649 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1724825568984 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_2ab:wr_ptr\|counter_reg_bit\[7\] " "Destination node Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_2ab:wr_ptr\|counter_reg_bit\[7\]" {  } { { "db/cntr_2ab.tdf" "" { Text "E:/camera_working/verilog/db/cntr_2ab.tdf" 79 17 0 } } { "temporary_test_loc" "" { Generic "E:/camera_working/verilog/" { { 0 { 0 ""} 0 1650 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1724825568984 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_2ab:wr_ptr\|counter_reg_bit\[6\] " "Destination node Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_2ab:wr_ptr\|counter_reg_bit\[6\]" {  } { { "db/cntr_2ab.tdf" "" { Text "E:/camera_working/verilog/db/cntr_2ab.tdf" 79 17 0 } } { "temporary_test_loc" "" { Generic "E:/camera_working/verilog/" { { 0 { 0 ""} 0 1651 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1724825568984 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_2ab:wr_ptr\|counter_reg_bit\[5\] " "Destination node Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_2ab:wr_ptr\|counter_reg_bit\[5\]" {  } { { "db/cntr_2ab.tdf" "" { Text "E:/camera_working/verilog/db/cntr_2ab.tdf" 79 17 0 } } { "temporary_test_loc" "" { Generic "E:/camera_working/verilog/" { { 0 { 0 ""} 0 1652 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1724825568984 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_2ab:wr_ptr\|counter_reg_bit\[4\] " "Destination node Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_2ab:wr_ptr\|counter_reg_bit\[4\]" {  } { { "db/cntr_2ab.tdf" "" { Text "E:/camera_working/verilog/db/cntr_2ab.tdf" 79 17 0 } } { "temporary_test_loc" "" { Generic "E:/camera_working/verilog/" { { 0 { 0 ""} 0 1653 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1724825568984 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_2ab:wr_ptr\|counter_reg_bit\[3\] " "Destination node Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_2ab:wr_ptr\|counter_reg_bit\[3\]" {  } { { "db/cntr_2ab.tdf" "" { Text "E:/camera_working/verilog/db/cntr_2ab.tdf" 79 17 0 } } { "temporary_test_loc" "" { Generic "E:/camera_working/verilog/" { { 0 { 0 ""} 0 1654 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1724825568984 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_2ab:wr_ptr\|counter_reg_bit\[2\] " "Destination node Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_2ab:wr_ptr\|counter_reg_bit\[2\]" {  } { { "db/cntr_2ab.tdf" "" { Text "E:/camera_working/verilog/db/cntr_2ab.tdf" 79 17 0 } } { "temporary_test_loc" "" { Generic "E:/camera_working/verilog/" { { 0 { 0 ""} 0 1655 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1724825568984 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_2ab:wr_ptr\|counter_reg_bit\[1\] " "Destination node Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_2ab:wr_ptr\|counter_reg_bit\[1\]" {  } { { "db/cntr_2ab.tdf" "" { Text "E:/camera_working/verilog/db/cntr_2ab.tdf" 79 17 0 } } { "temporary_test_loc" "" { Generic "E:/camera_working/verilog/" { { 0 { 0 ""} 0 1656 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1724825568984 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_2ab:wr_ptr\|counter_reg_bit\[0\] " "Destination node Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_2ab:wr_ptr\|counter_reg_bit\[0\]" {  } { { "db/cntr_2ab.tdf" "" { Text "E:/camera_working/verilog/db/cntr_2ab.tdf" 79 17 0 } } { "temporary_test_loc" "" { Generic "E:/camera_working/verilog/" { { 0 { 0 ""} 0 1657 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1724825568984 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_ea7:usedw_counter\|counter_reg_bit\[8\] " "Destination node Video_System:Video_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_ea7:usedw_counter\|counter_reg_bit\[8\]" {  } { { "db/cntr_ea7.tdf" "" { Text "E:/camera_working/verilog/db/cntr_ea7.tdf" 80 17 0 } } { "temporary_test_loc" "" { Generic "E:/camera_working/verilog/" { { 0 { 0 ""} 0 1678 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1724825568984 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1724825568984 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1724825568984 ""}  } { { "Video_System/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "E:/camera_working/verilog/" { { 0 { 0 ""} 0 897 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1724825568984 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Video_System:Video_System\|altera_reset_controller:rst_controller\|merged_reset~0  " "Automatically promoted node Video_System:Video_System\|altera_reset_controller:rst_controller\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1724825568985 ""}  } { { "Video_System/synthesis/submodules/altera_reset_controller.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_reset_controller.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "E:/camera_working/verilog/" { { 0 { 0 ""} 0 5010 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1724825568985 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Video_System:Video_System\|altera_reset_controller:rst_controller_001\|merged_reset~0  " "Automatically promoted node Video_System:Video_System\|altera_reset_controller:rst_controller_001\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1724825568985 ""}  } { { "Video_System/synthesis/submodules/altera_reset_controller.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_reset_controller.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "E:/camera_working/verilog/" { { 0 { 0 ""} 0 6860 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1724825568985 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1724825569569 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1724825569575 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1724825569576 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1724825569583 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON * " "Wildcard assignment \"Fast Output Register=ON\" to \"*\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1724825569610 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Input Register ON * " "Wildcard assignment \"Fast Input Register=ON\" to \"*\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1724825569610 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1724825569610 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1724825569610 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1724825569621 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1724825569621 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1724825569626 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1724825570087 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O Input Buffer " "Packed 16 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1724825570094 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "68 I/O Output Buffer " "Packed 68 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1724825570094 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1724825570094 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "Video_System:Video_System\|Video_System_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1 clk\[1\] VGA_CLK~output " "PLL \"Video_System:Video_System\|Video_System_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"VGA_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/altpll_8fb2.tdf" "" { Text "E:/camera_working/verilog/db/altpll_8fb2.tdf" 28 2 0 } } { "altpll.tdf" "" { Text "d:/quartus_17/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "Video_System/synthesis/submodules/altera_up_altpll.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/altera_up_altpll.v" 140 0 0 } } { "Video_System/synthesis/submodules/Video_System_video_pll_0.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/submodules/Video_System_video_pll_0.v" 35 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "E:/camera_working/verilog/Video_System/synthesis/Video_System.v" 442 0 0 } } { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 162 0 0 } } { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 86 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1724825570189 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[0\] " "Node \"DRAM_DQM\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[1\] " "Node \"DRAM_DQM\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[2\] " "Node \"DRAM_DQM\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[3\] " "Node \"DRAM_DQM\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[16\] " "Node \"DRAM_DQ\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[17\] " "Node \"DRAM_DQ\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[18\] " "Node \"DRAM_DQ\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[19\] " "Node \"DRAM_DQ\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[20\] " "Node \"DRAM_DQ\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[21\] " "Node \"DRAM_DQ\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[22\] " "Node \"DRAM_DQ\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[23\] " "Node \"DRAM_DQ\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[24\] " "Node \"DRAM_DQ\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[25\] " "Node \"DRAM_DQ\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[26\] " "Node \"DRAM_DQ\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[27\] " "Node \"DRAM_DQ\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[28\] " "Node \"DRAM_DQ\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[29\] " "Node \"DRAM_DQ\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[30\] " "Node \"DRAM_DQ\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[31\] " "Node \"DRAM_DQ\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SCLK " "Node \"EEP_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SDAT " "Node \"EEP_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[0\] " "Node \"EXT_IO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[1\] " "Node \"EXT_IO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[2\] " "Node \"EXT_IO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[3\] " "Node \"EXT_IO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[4\] " "Node \"EXT_IO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[5\] " "Node \"EXT_IO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[6\] " "Node \"EXT_IO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[0\] " "Node \"FL_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[10\] " "Node \"FL_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[11\] " "Node \"FL_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[12\] " "Node \"FL_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[13\] " "Node \"FL_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[14\] " "Node \"FL_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[15\] " "Node \"FL_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[16\] " "Node \"FL_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[17\] " "Node \"FL_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[18\] " "Node \"FL_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[19\] " "Node \"FL_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[1\] " "Node \"FL_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[20\] " "Node \"FL_ADDR\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[21\] " "Node \"FL_ADDR\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[22\] " "Node \"FL_ADDR\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[2\] " "Node \"FL_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[3\] " "Node \"FL_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[4\] " "Node \"FL_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[5\] " "Node \"FL_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[6\] " "Node \"FL_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[7\] " "Node \"FL_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[8\] " "Node \"FL_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[9\] " "Node \"FL_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_CE_N " "Node \"FL_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[0\] " "Node \"FL_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[1\] " "Node \"FL_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[2\] " "Node \"FL_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[3\] " "Node \"FL_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[4\] " "Node \"FL_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[5\] " "Node \"FL_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[6\] " "Node \"FL_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[7\] " "Node \"FL_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_OE_N " "Node \"FL_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RESET_N " "Node \"FL_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RY " "Node \"FL_RY\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WE_N " "Node \"FL_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WP_N " "Node \"FL_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[0\] " "Node \"GPIO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[10\] " "Node \"GPIO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[11\] " "Node \"GPIO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[12\] " "Node \"GPIO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[13\] " "Node \"GPIO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[14\] " "Node \"GPIO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[15\] " "Node \"GPIO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[16\] " "Node \"GPIO\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[17\] " "Node \"GPIO\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[18\] " "Node \"GPIO\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[19\] " "Node \"GPIO\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[1\] " "Node \"GPIO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[20\] " "Node \"GPIO\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[21\] " "Node \"GPIO\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[22\] " "Node \"GPIO\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[23\] " "Node \"GPIO\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[24\] " "Node \"GPIO\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[25\] " "Node \"GPIO\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[26\] " "Node \"GPIO\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[27\] " "Node \"GPIO\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[28\] " "Node \"GPIO\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[29\] " "Node \"GPIO\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[2\] " "Node \"GPIO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[30\] " "Node \"GPIO\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[31\] " "Node \"GPIO\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[32\] " "Node \"GPIO\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[33\] " "Node \"GPIO\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[34\] " "Node \"GPIO\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[35\] " "Node \"GPIO\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[3\] " "Node \"GPIO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[4\] " "Node \"GPIO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[5\] " "Node \"GPIO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[6\] " "Node \"GPIO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[7\] " "Node \"GPIO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[8\] " "Node \"GPIO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[9\] " "Node \"GPIO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[0\] " "Node \"HEX0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[1\] " "Node \"HEX0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[2\] " "Node \"HEX0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[3\] " "Node \"HEX0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[4\] " "Node \"HEX0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[5\] " "Node \"HEX0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[6\] " "Node \"HEX0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[0\] " "Node \"HEX1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[1\] " "Node \"HEX1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[2\] " "Node \"HEX1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[3\] " "Node \"HEX1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[4\] " "Node \"HEX1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[5\] " "Node \"HEX1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[6\] " "Node \"HEX1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[0\] " "Node \"HEX2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[1\] " "Node \"HEX2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[2\] " "Node \"HEX2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[3\] " "Node \"HEX2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[4\] " "Node \"HEX2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[5\] " "Node \"HEX2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[6\] " "Node \"HEX2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[0\] " "Node \"HEX3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[1\] " "Node \"HEX3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[2\] " "Node \"HEX3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[3\] " "Node \"HEX3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[4\] " "Node \"HEX3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[5\] " "Node \"HEX3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[6\] " "Node \"HEX3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[0\] " "Node \"HEX4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[1\] " "Node \"HEX4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[2\] " "Node \"HEX4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[3\] " "Node \"HEX4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[4\] " "Node \"HEX4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[5\] " "Node \"HEX4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[6\] " "Node \"HEX4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[0\] " "Node \"HEX5\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[1\] " "Node \"HEX5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[2\] " "Node \"HEX5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[3\] " "Node \"HEX5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[4\] " "Node \"HEX5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[5\] " "Node \"HEX5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[6\] " "Node \"HEX5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[0\] " "Node \"HEX6\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[1\] " "Node \"HEX6\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[2\] " "Node \"HEX6\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[3\] " "Node \"HEX6\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[4\] " "Node \"HEX6\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[5\] " "Node \"HEX6\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[6\] " "Node \"HEX6\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[0\] " "Node \"HEX7\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[1\] " "Node \"HEX7\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[2\] " "Node \"HEX7\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[3\] " "Node \"HEX7\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[4\] " "Node \"HEX7\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[5\] " "Node \"HEX7\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[6\] " "Node \"HEX7\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN0 " "Node \"HSMC_CLKIN0\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N1 " "Node \"HSMC_CLKIN_N1\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N2 " "Node \"HSMC_CLKIN_N2\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P1 " "Node \"HSMC_CLKIN_P1\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P2 " "Node \"HSMC_CLKIN_P2\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT0 " "Node \"HSMC_CLKOUT0\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N1 " "Node \"HSMC_CLKOUT_N1\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N2 " "Node \"HSMC_CLKOUT_N2\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P1 " "Node \"HSMC_CLKOUT_P1\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P2 " "Node \"HSMC_CLKOUT_P2\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[0\] " "Node \"HSMC_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[1\] " "Node \"HSMC_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[2\] " "Node \"HSMC_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[3\] " "Node \"HSMC_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[0\] " "Node \"HSMC_RX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[10\] " "Node \"HSMC_RX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[11\] " "Node \"HSMC_RX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[12\] " "Node \"HSMC_RX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[13\] " "Node \"HSMC_RX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[14\] " "Node \"HSMC_RX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[15\] " "Node \"HSMC_RX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[16\] " "Node \"HSMC_RX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[1\] " "Node \"HSMC_RX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[2\] " "Node \"HSMC_RX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[3\] " "Node \"HSMC_RX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[4\] " "Node \"HSMC_RX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[5\] " "Node \"HSMC_RX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[6\] " "Node \"HSMC_RX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[7\] " "Node \"HSMC_RX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[8\] " "Node \"HSMC_RX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[9\] " "Node \"HSMC_RX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[0\] " "Node \"HSMC_RX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[10\] " "Node \"HSMC_RX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[11\] " "Node \"HSMC_RX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[12\] " "Node \"HSMC_RX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[13\] " "Node \"HSMC_RX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[14\] " "Node \"HSMC_RX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[15\] " "Node \"HSMC_RX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[16\] " "Node \"HSMC_RX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[1\] " "Node \"HSMC_RX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[2\] " "Node \"HSMC_RX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[3\] " "Node \"HSMC_RX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[4\] " "Node \"HSMC_RX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[5\] " "Node \"HSMC_RX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[6\] " "Node \"HSMC_RX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[7\] " "Node \"HSMC_RX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[8\] " "Node \"HSMC_RX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[9\] " "Node \"HSMC_RX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[0\] " "Node \"HSMC_TX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[10\] " "Node \"HSMC_TX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[11\] " "Node \"HSMC_TX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[12\] " "Node \"HSMC_TX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[13\] " "Node \"HSMC_TX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[14\] " "Node \"HSMC_TX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[15\] " "Node \"HSMC_TX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[16\] " "Node \"HSMC_TX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[1\] " "Node \"HSMC_TX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[2\] " "Node \"HSMC_TX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[3\] " "Node \"HSMC_TX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[4\] " "Node \"HSMC_TX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[5\] " "Node \"HSMC_TX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[6\] " "Node \"HSMC_TX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[7\] " "Node \"HSMC_TX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[8\] " "Node \"HSMC_TX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[9\] " "Node \"HSMC_TX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[0\] " "Node \"HSMC_TX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[10\] " "Node \"HSMC_TX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[11\] " "Node \"HSMC_TX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[12\] " "Node \"HSMC_TX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[13\] " "Node \"HSMC_TX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[14\] " "Node \"HSMC_TX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[15\] " "Node \"HSMC_TX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[16\] " "Node \"HSMC_TX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[1\] " "Node \"HSMC_TX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[2\] " "Node \"HSMC_TX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[3\] " "Node \"HSMC_TX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[4\] " "Node \"HSMC_TX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[5\] " "Node \"HSMC_TX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[6\] " "Node \"HSMC_TX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[7\] " "Node \"HSMC_TX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[8\] " "Node \"HSMC_TX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[9\] " "Node \"HSMC_TX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_BLON " "Node \"LCD_BLON\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_BLON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[0\] " "Node \"LCD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[1\] " "Node \"LCD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[2\] " "Node \"LCD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[3\] " "Node \"LCD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[4\] " "Node \"LCD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[5\] " "Node \"LCD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[6\] " "Node \"LCD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[7\] " "Node \"LCD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_EN " "Node \"LCD_EN\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_ON " "Node \"LCD_ON\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_ON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RS " "Node \"LCD_RS\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_RS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RW " "Node \"LCD_RW\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_RW" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[0\] " "Node \"LEDG\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[1\] " "Node \"LEDG\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[2\] " "Node \"LEDG\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[3\] " "Node \"LEDG\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[4\] " "Node \"LEDG\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[5\] " "Node \"LEDG\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[6\] " "Node \"LEDG\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[7\] " "Node \"LEDG\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[8\] " "Node \"LEDG\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[0\] " "Node \"LEDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[10\] " "Node \"LEDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[11\] " "Node \"LEDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[12\] " "Node \"LEDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[13\] " "Node \"LEDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[14\] " "Node \"LEDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[15\] " "Node \"LEDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[16\] " "Node \"LEDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[17\] " "Node \"LEDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[1\] " "Node \"LEDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[2\] " "Node \"LEDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[3\] " "Node \"LEDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[4\] " "Node \"LEDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[5\] " "Node \"LEDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[6\] " "Node \"LEDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[7\] " "Node \"LEDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[8\] " "Node \"LEDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[9\] " "Node \"LEDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "NET0_GTX_CLK " "Node \"NET0_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "NET0_GTX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "NET0_INT_N " "Node \"NET0_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "NET0_INT_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "NET0_LINK100 " "Node \"NET0_LINK100\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "NET0_LINK100" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "NET0_MDC " "Node \"NET0_MDC\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "NET0_MDC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "NET0_MDIO " "Node \"NET0_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "NET0_MDIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "NET0_RESET_N " "Node \"NET0_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "NET0_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "NET0_RX_CLK " "Node \"NET0_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "NET0_RX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "NET0_RX_COL " "Node \"NET0_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "NET0_RX_COL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "NET0_RX_CRS " "Node \"NET0_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "NET0_RX_CRS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "NET0_RX_DATA\[0\] " "Node \"NET0_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "NET0_RX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "NET0_RX_DATA\[1\] " "Node \"NET0_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "NET0_RX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "NET0_RX_DATA\[2\] " "Node \"NET0_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "NET0_RX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "NET0_RX_DATA\[3\] " "Node \"NET0_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "NET0_RX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "NET0_RX_DV " "Node \"NET0_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "NET0_RX_DV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "NET0_RX_ER " "Node \"NET0_RX_ER\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "NET0_RX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "NET0_TX_CLK " "Node \"NET0_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "NET0_TX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "NET0_TX_DATA\[0\] " "Node \"NET0_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "NET0_TX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "NET0_TX_DATA\[1\] " "Node \"NET0_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "NET0_TX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "NET0_TX_DATA\[2\] " "Node \"NET0_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "NET0_TX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "NET0_TX_DATA\[3\] " "Node \"NET0_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "NET0_TX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "NET0_TX_EN " "Node \"NET0_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "NET0_TX_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "NET0_TX_ER " "Node \"NET0_TX_ER\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "NET0_TX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "NET1_GTX_CLK " "Node \"NET1_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "NET1_GTX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "NET1_INT_N " "Node \"NET1_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "NET1_INT_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "NET1_LINK100 " "Node \"NET1_LINK100\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "NET1_LINK100" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "NET1_MDC " "Node \"NET1_MDC\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "NET1_MDC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "NET1_MDIO " "Node \"NET1_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "NET1_MDIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "NET1_RESET_N " "Node \"NET1_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "NET1_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "NET1_RX_CLK " "Node \"NET1_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "NET1_RX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "NET1_RX_COL " "Node \"NET1_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "NET1_RX_COL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "NET1_RX_CRS " "Node \"NET1_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "NET1_RX_CRS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "NET1_RX_DATA\[0\] " "Node \"NET1_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "NET1_RX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "NET1_RX_DATA\[1\] " "Node \"NET1_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "NET1_RX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "NET1_RX_DATA\[2\] " "Node \"NET1_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "NET1_RX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "NET1_RX_DATA\[3\] " "Node \"NET1_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "NET1_RX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "NET1_RX_DV " "Node \"NET1_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "NET1_RX_DV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "NET1_RX_ER " "Node \"NET1_RX_ER\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "NET1_RX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "NET1_TX_CLK " "Node \"NET1_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "NET1_TX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "NET1_TX_DATA\[0\] " "Node \"NET1_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "NET1_TX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "NET1_TX_DATA\[1\] " "Node \"NET1_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "NET1_TX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "NET1_TX_DATA\[2\] " "Node \"NET1_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "NET1_TX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "NET1_TX_DATA\[3\] " "Node \"NET1_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "NET1_TX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "NET1_TX_EN " "Node \"NET1_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "NET1_TX_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "NET1_TX_ER " "Node \"NET1_TX_ER\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "NET1_TX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "NETCLK_25 " "Node \"NETCLK_25\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "NETCLK_25" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[0\] " "Node \"OTG_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[1\] " "Node \"OTG_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_CS_N " "Node \"OTG_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK_N\[0\] " "Node \"OTG_DACK_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DACK_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK_N\[1\] " "Node \"OTG_DACK_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DACK_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[0\] " "Node \"OTG_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[10\] " "Node \"OTG_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[11\] " "Node \"OTG_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[12\] " "Node \"OTG_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[13\] " "Node \"OTG_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[14\] " "Node \"OTG_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[15\] " "Node \"OTG_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[1\] " "Node \"OTG_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[2\] " "Node \"OTG_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[3\] " "Node \"OTG_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[4\] " "Node \"OTG_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[5\] " "Node \"OTG_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[6\] " "Node \"OTG_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[7\] " "Node \"OTG_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[8\] " "Node \"OTG_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[9\] " "Node \"OTG_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ\[0\] " "Node \"OTG_DREQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ\[1\] " "Node \"OTG_DREQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_FSPEED " "Node \"OTG_FSPEED\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT\[0\] " "Node \"OTG_INT\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT\[1\] " "Node \"OTG_INT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_LSPEED " "Node \"OTG_LSPEED\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_OE_N " "Node \"OTG_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RST_N " "Node \"OTG_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_WE_N " "Node \"OTG_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_KBCLK " "Node \"PS2_KBCLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_KBCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_KBDAT " "Node \"PS2_KBDAT\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_KBDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_MSCLK " "Node \"PS2_MSCLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_MSCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_MSDAT " "Node \"PS2_MSDAT\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_MSDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[0\] " "Node \"SD_DAT\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[1\] " "Node \"SD_DAT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[2\] " "Node \"SD_DAT\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[3\] " "Node \"SD_DAT\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_WP_N " "Node \"SD_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKIN " "Node \"SMA_CLKIN\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_CLKIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKOUT " "Node \"SMA_CLKOUT\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_CLKOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[0\] " "Node \"SW\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[10\] " "Node \"SW\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[11\] " "Node \"SW\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[12\] " "Node \"SW\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[13\] " "Node \"SW\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[14\] " "Node \"SW\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[15\] " "Node \"SW\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[16\] " "Node \"SW\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[17\] " "Node \"SW\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[1\] " "Node \"SW\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[2\] " "Node \"SW\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[3\] " "Node \"SW\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[4\] " "Node \"SW\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[5\] " "Node \"SW\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[6\] " "Node \"SW\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[7\] " "Node \"SW\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[8\] " "Node \"SW\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[9\] " "Node \"SW\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_CTS " "Node \"UART_CTS\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_CTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RTS " "Node \"UART_RTS\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TXD " "Node \"UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1724825570862 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1724825570862 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1724825570875 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1724825570882 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1724825572773 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1724825573227 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1724825573293 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1724825574776 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1724825574776 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1724825575476 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "27 X46_Y37 X57_Y48 " "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48" {  } { { "loc" "" { Generic "E:/camera_working/verilog/" { { 1 { 0 "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48"} { { 12 { 0 ""} 46 37 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1724825578613 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1724825578613 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1724825579067 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1724825579067 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1724825579067 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1724825579070 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.31 " "Total time spent on timing analysis during the Fitter is 0.31 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1724825579281 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1724825579314 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1724825579708 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1724825579710 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1724825580105 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1724825580877 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1724825581757 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "29 Cyclone IV E " "29 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_CLK27 3.3-V LVTTL B14 " "Pin TD_CLK27 uses I/O standard 3.3-V LVTTL at B14" {  } { { "d:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_17/quartus/bin64/pin_planner.ppl" { TD_CLK27 } } } { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } } { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "E:/camera_working/verilog/" { { 0 { 0 ""} 0 354 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724825581786 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[0\] 3.3-V LVTTL E8 " "Pin TD_DATA\[0\] uses I/O standard 3.3-V LVTTL at E8" {  } { { "d:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_17/quartus/bin64/pin_planner.ppl" { TD_DATA[0] } } } { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } } { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "E:/camera_working/verilog/" { { 0 { 0 ""} 0 285 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724825581786 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[1\] 3.3-V LVTTL A7 " "Pin TD_DATA\[1\] uses I/O standard 3.3-V LVTTL at A7" {  } { { "d:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_17/quartus/bin64/pin_planner.ppl" { TD_DATA[1] } } } { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } } { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "E:/camera_working/verilog/" { { 0 { 0 ""} 0 286 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724825581786 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[2\] 3.3-V LVTTL D8 " "Pin TD_DATA\[2\] uses I/O standard 3.3-V LVTTL at D8" {  } { { "d:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_17/quartus/bin64/pin_planner.ppl" { TD_DATA[2] } } } { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } } { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "E:/camera_working/verilog/" { { 0 { 0 ""} 0 287 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724825581786 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[3\] 3.3-V LVTTL C7 " "Pin TD_DATA\[3\] uses I/O standard 3.3-V LVTTL at C7" {  } { { "d:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_17/quartus/bin64/pin_planner.ppl" { TD_DATA[3] } } } { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } } { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "E:/camera_working/verilog/" { { 0 { 0 ""} 0 288 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724825581786 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[4\] 3.3-V LVTTL D7 " "Pin TD_DATA\[4\] uses I/O standard 3.3-V LVTTL at D7" {  } { { "d:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_17/quartus/bin64/pin_planner.ppl" { TD_DATA[4] } } } { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } } { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "E:/camera_working/verilog/" { { 0 { 0 ""} 0 289 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724825581786 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[5\] 3.3-V LVTTL D6 " "Pin TD_DATA\[5\] uses I/O standard 3.3-V LVTTL at D6" {  } { { "d:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_17/quartus/bin64/pin_planner.ppl" { TD_DATA[5] } } } { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } } { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "E:/camera_working/verilog/" { { 0 { 0 ""} 0 290 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724825581786 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[6\] 3.3-V LVTTL E7 " "Pin TD_DATA\[6\] uses I/O standard 3.3-V LVTTL at E7" {  } { { "d:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_17/quartus/bin64/pin_planner.ppl" { TD_DATA[6] } } } { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } } { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "E:/camera_working/verilog/" { { 0 { 0 ""} 0 291 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724825581786 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[7\] 3.3-V LVTTL F7 " "Pin TD_DATA\[7\] uses I/O standard 3.3-V LVTTL at F7" {  } { { "d:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_17/quartus/bin64/pin_planner.ppl" { TD_DATA[7] } } } { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } } { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "E:/camera_working/verilog/" { { 0 { 0 ""} 0 292 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724825581786 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_HS 3.3-V LVTTL E5 " "Pin TD_HS uses I/O standard 3.3-V LVTTL at E5" {  } { { "d:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_17/quartus/bin64/pin_planner.ppl" { TD_HS } } } { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } } { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "E:/camera_working/verilog/" { { 0 { 0 ""} 0 355 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724825581786 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_VS 3.3-V LVTTL E4 " "Pin TD_VS uses I/O standard 3.3-V LVTTL at E4" {  } { { "d:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_17/quartus/bin64/pin_planner.ppl" { TD_VS } } } { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } } { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "E:/camera_working/verilog/" { { 0 { 0 ""} 0 356 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724825581786 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[0\] 3.3-V LVTTL AH3 " "Pin SRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at AH3" {  } { { "d:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_17/quartus/bin64/pin_planner.ppl" { SRAM_DQ[0] } } } { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } } { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "E:/camera_working/verilog/" { { 0 { 0 ""} 0 293 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724825581786 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[1\] 3.3-V LVTTL AF4 " "Pin SRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at AF4" {  } { { "d:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_17/quartus/bin64/pin_planner.ppl" { SRAM_DQ[1] } } } { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } } { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "E:/camera_working/verilog/" { { 0 { 0 ""} 0 294 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724825581786 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[2\] 3.3-V LVTTL AG4 " "Pin SRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at AG4" {  } { { "d:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_17/quartus/bin64/pin_planner.ppl" { SRAM_DQ[2] } } } { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } } { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "E:/camera_working/verilog/" { { 0 { 0 ""} 0 295 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724825581786 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[3\] 3.3-V LVTTL AH4 " "Pin SRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at AH4" {  } { { "d:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_17/quartus/bin64/pin_planner.ppl" { SRAM_DQ[3] } } } { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } } { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "E:/camera_working/verilog/" { { 0 { 0 ""} 0 296 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724825581786 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[4\] 3.3-V LVTTL AF6 " "Pin SRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at AF6" {  } { { "d:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_17/quartus/bin64/pin_planner.ppl" { SRAM_DQ[4] } } } { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } } { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "E:/camera_working/verilog/" { { 0 { 0 ""} 0 297 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724825581786 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[5\] 3.3-V LVTTL AG6 " "Pin SRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at AG6" {  } { { "d:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_17/quartus/bin64/pin_planner.ppl" { SRAM_DQ[5] } } } { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } } { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "E:/camera_working/verilog/" { { 0 { 0 ""} 0 298 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724825581786 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[6\] 3.3-V LVTTL AH6 " "Pin SRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at AH6" {  } { { "d:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_17/quartus/bin64/pin_planner.ppl" { SRAM_DQ[6] } } } { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } } { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "E:/camera_working/verilog/" { { 0 { 0 ""} 0 299 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724825581786 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[7\] 3.3-V LVTTL AF7 " "Pin SRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at AF7" {  } { { "d:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_17/quartus/bin64/pin_planner.ppl" { SRAM_DQ[7] } } } { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } } { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "E:/camera_working/verilog/" { { 0 { 0 ""} 0 300 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724825581786 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[8\] 3.3-V LVTTL AD1 " "Pin SRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at AD1" {  } { { "d:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_17/quartus/bin64/pin_planner.ppl" { SRAM_DQ[8] } } } { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } } { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "E:/camera_working/verilog/" { { 0 { 0 ""} 0 301 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724825581786 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[9\] 3.3-V LVTTL AD2 " "Pin SRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at AD2" {  } { { "d:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_17/quartus/bin64/pin_planner.ppl" { SRAM_DQ[9] } } } { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } } { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "E:/camera_working/verilog/" { { 0 { 0 ""} 0 302 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724825581786 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[10\] 3.3-V LVTTL AE2 " "Pin SRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at AE2" {  } { { "d:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_17/quartus/bin64/pin_planner.ppl" { SRAM_DQ[10] } } } { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } } { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "E:/camera_working/verilog/" { { 0 { 0 ""} 0 303 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724825581786 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[11\] 3.3-V LVTTL AE1 " "Pin SRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at AE1" {  } { { "d:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_17/quartus/bin64/pin_planner.ppl" { SRAM_DQ[11] } } } { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } } { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "E:/camera_working/verilog/" { { 0 { 0 ""} 0 304 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724825581786 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[12\] 3.3-V LVTTL AE3 " "Pin SRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at AE3" {  } { { "d:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_17/quartus/bin64/pin_planner.ppl" { SRAM_DQ[12] } } } { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } } { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "E:/camera_working/verilog/" { { 0 { 0 ""} 0 305 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724825581786 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[13\] 3.3-V LVTTL AE4 " "Pin SRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at AE4" {  } { { "d:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_17/quartus/bin64/pin_planner.ppl" { SRAM_DQ[13] } } } { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } } { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "E:/camera_working/verilog/" { { 0 { 0 ""} 0 306 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724825581786 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[14\] 3.3-V LVTTL AF3 " "Pin SRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at AF3" {  } { { "d:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_17/quartus/bin64/pin_planner.ppl" { SRAM_DQ[14] } } } { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } } { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "E:/camera_working/verilog/" { { 0 { 0 ""} 0 307 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724825581786 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[15\] 3.3-V LVTTL AG3 " "Pin SRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at AG3" {  } { { "d:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_17/quartus/bin64/pin_planner.ppl" { SRAM_DQ[15] } } } { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } } { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "E:/camera_working/verilog/" { { 0 { 0 ""} 0 308 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724825581786 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "I2C_SDAT 3.3-V LVTTL A8 " "Pin I2C_SDAT uses I/O standard 3.3-V LVTTL at A8" {  } { { "d:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_17/quartus/bin64/pin_planner.ppl" { I2C_SDAT } } } { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 71 0 0 } } { "temporary_test_loc" "" { Generic "E:/camera_working/verilog/" { { 0 { 0 ""} 0 357 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724825581786 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL Y2 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "d:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_17/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "d:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "example_4_video_in.v" "" { Text "E:/camera_working/verilog/example_4_video_in.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "E:/camera_working/verilog/" { { 0 { 0 ""} 0 353 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724825581786 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1724825581786 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/camera_working/verilog/Example_4_Video_In.fit.smsg " "Generated suppressed messages file E:/camera_working/verilog/Example_4_Video_In.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1724825582048 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 455 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 455 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6376 " "Peak virtual memory: 6376 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1724825582911 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 28 11:43:02 2024 " "Processing ended: Wed Aug 28 11:43:02 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1724825582911 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1724825582911 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1724825582911 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1724825582911 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1724825583975 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1724825583977 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 28 11:43:03 2024 " "Processing started: Wed Aug 28 11:43:03 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1724825583977 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1724825583977 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Example_4_Video_In -c Example_4_Video_In " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Example_4_Video_In -c Example_4_Video_In" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1724825583977 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1724825584478 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1724825587067 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1724825587174 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4702 " "Peak virtual memory: 4702 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1724825588309 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 28 11:43:08 2024 " "Processing ended: Wed Aug 28 11:43:08 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1724825588309 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1724825588309 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1724825588309 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1724825588309 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1724825588980 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1724825589606 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1724825589608 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 28 11:43:09 2024 " "Processing started: Wed Aug 28 11:43:09 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1724825589608 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1724825589608 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Example_4_Video_In -c Example_4_Video_In " "Command: quartus_sta Example_4_Video_In -c Example_4_Video_In" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1724825589608 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1724825589709 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1724825590048 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1724825590048 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1724825590082 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1724825590083 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1724825590580 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1724825590580 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_37l1 " "Entity dcfifo_37l1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_4v8:dffpipe9\|dffe10a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_4v8:dffpipe9\|dffe10a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1724825590580 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_3v8:dffpipe6\|dffe7a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_3v8:dffpipe6\|dffe7a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1724825590580 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1724825590580 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_nsj1 " "Entity dcfifo_nsj1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1724825590580 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1724825590580 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1724825590580 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1724825590580 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1724825590580 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1724825590580 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1724825590580 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1297 *ws_dgrp\|dffpipe_4v8:dffpipe9\|dffe10a* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qsta_default_script.tcl(1297): *ws_dgrp\|dffpipe_4v8:dffpipe9\|dffe10a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/Quartus_17/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "D:/Quartus_17/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1724825590596 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1297 Argument <to> is not an object ID " "Ignored set_false_path at qsta_default_script.tcl(1297): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "D:/Quartus_17/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "D:/Quartus_17/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1724825590597 ""}  } { { "D:/Quartus_17/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "D:/Quartus_17/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1724825590597 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1297 *rs_dgwp\|dffpipe_3v8:dffpipe6\|dffe7a* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qsta_default_script.tcl(1297): *rs_dgwp\|dffpipe_3v8:dffpipe6\|dffe7a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/Quartus_17/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "D:/Quartus_17/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1724825590598 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1297 Argument <to> is not an object ID " "Ignored set_false_path at qsta_default_script.tcl(1297): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "D:/Quartus_17/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "D:/Quartus_17/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1724825590598 ""}  } { { "D:/Quartus_17/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "D:/Quartus_17/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1724825590598 ""}
{ "Info" "ISTA_SDC_FOUND" "Video_System/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'Video_System/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1724825590600 ""}
{ "Info" "ISTA_SDC_FOUND" "Video_System/synthesis/submodules/Video_System_CPU_cpu.sdc " "Reading SDC File: 'Video_System/synthesis/submodules/Video_System_CPU_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1724825590608 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_nios2_oci_debug:the_Video_System_CPU_cpu_nios2_oci_debug\|monitor_ready CLOCK_50 " "Register Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_nios2_oci_debug:the_Video_System_CPU_cpu_nios2_oci_debug\|monitor_ready is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1724825590629 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1724825590629 "|Example_4_Video_In|CLOCK_50"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: Video_System\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: Video_System\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1724825590641 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: Video_System\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: Video_System\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1724825590641 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1724825590641 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1724825590641 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1724825590641 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1724825590641 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1724825590642 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1724825590658 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.109 " "Worst-case setup slack is 46.109" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724825590671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724825590671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.109               0.000 altera_reserved_tck  " "   46.109               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724825590671 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1724825590671 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.402 " "Worst-case hold slack is 0.402" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724825590673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724825590673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 altera_reserved_tck  " "    0.402               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724825590673 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1724825590673 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 97.702 " "Worst-case recovery slack is 97.702" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724825590675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724825590675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.702               0.000 altera_reserved_tck  " "   97.702               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724825590675 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1724825590675 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.187 " "Worst-case removal slack is 1.187" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724825590677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724825590677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.187               0.000 altera_reserved_tck  " "    1.187               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724825590677 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1724825590677 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.624 " "Worst-case minimum pulse width slack is 49.624" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724825590679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724825590679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.624               0.000 altera_reserved_tck  " "   49.624               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724825590679 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1724825590679 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1724825590717 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1724825590717 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1724825590717 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1724825590717 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.086 ns " "Worst Case Available Settling Time: 197.086 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1724825590717 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1724825590717 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1724825590717 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1724825590717 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1724825590717 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1724825590721 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1724825590746 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1724825591150 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_nios2_oci_debug:the_Video_System_CPU_cpu_nios2_oci_debug\|monitor_ready CLOCK_50 " "Register Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_nios2_oci_debug:the_Video_System_CPU_cpu_nios2_oci_debug\|monitor_ready is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1724825591331 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1724825591331 "|Example_4_Video_In|CLOCK_50"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: Video_System\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: Video_System\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1724825591334 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: Video_System\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: Video_System\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1724825591334 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1724825591334 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1724825591335 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1724825591335 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1724825591335 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.521 " "Worst-case setup slack is 46.521" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724825591377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724825591377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.521               0.000 altera_reserved_tck  " "   46.521               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724825591377 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1724825591377 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.354 " "Worst-case hold slack is 0.354" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724825591380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724825591380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 altera_reserved_tck  " "    0.354               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724825591380 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1724825591380 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 97.911 " "Worst-case recovery slack is 97.911" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724825591382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724825591382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.911               0.000 altera_reserved_tck  " "   97.911               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724825591382 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1724825591382 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.088 " "Worst-case removal slack is 1.088" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724825591384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724825591384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.088               0.000 altera_reserved_tck  " "    1.088               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724825591384 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1724825591384 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.566 " "Worst-case minimum pulse width slack is 49.566" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724825591387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724825591387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.566               0.000 altera_reserved_tck  " "   49.566               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724825591387 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1724825591387 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1724825591422 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1724825591422 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1724825591422 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1724825591422 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.375 ns " "Worst Case Available Settling Time: 197.375 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1724825591422 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1724825591422 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1724825591422 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1724825591422 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1724825591422 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1724825591426 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_nios2_oci_debug:the_Video_System_CPU_cpu_nios2_oci_debug\|monitor_ready CLOCK_50 " "Register Video_System:Video_System\|Video_System_CPU:cpu\|Video_System_CPU_cpu:cpu\|Video_System_CPU_cpu_nios2_oci:the_Video_System_CPU_cpu_nios2_oci\|Video_System_CPU_cpu_nios2_oci_debug:the_Video_System_CPU_cpu_nios2_oci_debug\|monitor_ready is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1724825591562 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1724825591562 "|Example_4_Video_In|CLOCK_50"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: Video_System\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: Video_System\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1724825591565 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: Video_System\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: Video_System\|video_pll_0\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1724825591565 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1724825591565 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1724825591565 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1724825591565 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1724825591565 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 48.316 " "Worst-case setup slack is 48.316" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724825591602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724825591602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.316               0.000 altera_reserved_tck  " "   48.316               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724825591602 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1724825591602 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.181 " "Worst-case hold slack is 0.181" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724825591607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724825591607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 altera_reserved_tck  " "    0.181               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724825591607 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1724825591607 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 98.818 " "Worst-case recovery slack is 98.818" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724825591609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724825591609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.818               0.000 altera_reserved_tck  " "   98.818               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724825591609 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1724825591609 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.565 " "Worst-case removal slack is 0.565" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724825591612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724825591612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.565               0.000 altera_reserved_tck  " "    0.565               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724825591612 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1724825591612 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.471 " "Worst-case minimum pulse width slack is 49.471" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724825591614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724825591614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.471               0.000 altera_reserved_tck  " "   49.471               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724825591614 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1724825591614 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1724825591652 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1724825591652 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1724825591652 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1724825591652 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 198.615 ns " "Worst Case Available Settling Time: 198.615 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1724825591652 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1724825591652 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1724825591652 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1724825591652 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1724825591652 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1724825591998 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1724825592000 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 26 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4980 " "Peak virtual memory: 4980 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1724825592084 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 28 11:43:12 2024 " "Processing ended: Wed Aug 28 11:43:12 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1724825592084 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1724825592084 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1724825592084 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1724825592084 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 592 s " "Quartus Prime Full Compilation was successful. 0 errors, 592 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1724825592790 ""}
