
---------- Begin Simulation Statistics ----------
final_tick                               1589936712500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 177511                       # Simulator instruction rate (inst/s)
host_mem_usage                                 921628                       # Number of bytes of host memory used
host_op_rate                                   343428                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 11830.25                       # Real time elapsed on the host
host_tick_rate                               27901763                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2100000005                       # Number of instructions simulated
sim_ops                                    4062846009                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.330085                       # Number of seconds simulated
sim_ticks                                330084929500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   513                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1064014                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2127667                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect          101                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect     11084246                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted    244508845                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits    109458406                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups    138335017                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses     28876611                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups     273626311                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS      13878818                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted      7104823                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads      1034765538                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      597163541                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts     11115472                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches        186028581                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events    153800541                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitNonSpecStalls          786                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_1.commit.commitSquashedInsts    514328755                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts   1000000003                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps   1912327399                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    587846893                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     3.253105                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     3.270718                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0    192723038     32.78%     32.78% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     71125986     12.10%     44.88% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     49508689      8.42%     53.31% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     51989569      8.84%     62.15% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4     25653575      4.36%     66.51% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5     17572537      2.99%     69.50% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6     12976691      2.21%     71.71% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7     12496267      2.13%     73.84% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8    153800541     26.16%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    587846893                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts        342322887                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls      9052798                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts      1643818287                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads           234177025                       # Number of loads committed
system.switch_cpus_1.commit.membars               140                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass      5981876      0.31%      0.31% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu   1347117924     70.44%     70.76% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult      1217295      0.06%     70.82% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv      6666547      0.35%     71.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd     46878078      2.45%     73.62% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     73.62% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt          112      0.00%     73.62% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     73.62% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     73.62% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     73.62% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     73.62% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     73.62% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     73.62% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     73.62% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu     22286532      1.17%     74.79% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp       848244      0.04%     74.83% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt      4491778      0.23%     75.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc     12502897      0.65%     75.72% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     75.72% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     75.72% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     75.72% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     75.72% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     75.72% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     75.72% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd     49159879      2.57%     78.29% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     78.29% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     78.29% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt     45731328      2.39%     80.68% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv      1922135      0.10%     80.78% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     80.78% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult     22831089      1.19%     81.98% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.98% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.98% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     81.98% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     81.98% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     81.98% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.98% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.98% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     81.98% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     81.98% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     81.98% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.98% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     81.98% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.98% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     81.98% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     81.98% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     81.98% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead    174201768      9.11%     91.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite    100138650      5.24%     96.32% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead     59975257      3.14%     99.46% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite     10376010      0.54%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total   1912327399                       # Class of committed instruction
system.switch_cpus_1.commit.refs            344691685                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts        1000000003                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps          1912327399                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     0.660170                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.660170                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles    230971357                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts   2622222663                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       49790632                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles       314251845                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles     11132568                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles     53835276                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses         265799755                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses              804374                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses         121976128                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses              517397                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches         273626311                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines       206393118                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           637715497                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        61002                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles          349                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts           1477930191                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.ItlbSquashes            32                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus_1.fetch.MiscStallCycles        26522                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles       335316                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles      22265136                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.TlbCycles             2526                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus_1.fetch.branchRate        0.414479                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles     10768910                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches    123337224                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              2.238712                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    659981688                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     4.258472                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.463368                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      199635457     30.25%     30.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1       31560383      4.78%     35.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2       28987480      4.39%     39.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3       35481918      5.38%     44.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4       26150793      3.96%     48.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5       38294491      5.80%     54.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6       29113910      4.41%     58.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7       22284402      3.38%     62.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8      248472854     37.65%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    659981688                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads       608827068                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes      359296861                       # number of floating regfile writes
system.switch_cpus_1.idleCycles                188171                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts     15222354                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches      206260657                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           3.322687                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          388287710                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores        121909564                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles     101328248                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    295252921                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts       186374                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       279589                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts    136471306                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts   2426761378                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    266378146                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts     23960827                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts   2193537569                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents       323224                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents       619187                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles     11132568                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles      1232010                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked       180039                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads     31528390                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses        40840                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation        20269                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads       103972                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads     61075888                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores     25956642                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        20269                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect     13580110                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect      1642244                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers      2761905828                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count          2185079541                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.593253                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers      1638508200                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             3.309875                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent           2191521675                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads     2689042493                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes    1481630832                       # number of integer regfile writes
system.switch_cpus_1.ipc                     1.514762                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.514762                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass     11498143      0.52%      0.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu   1563745735     70.52%     71.04% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult      1261527      0.06%     71.09% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv      6838056      0.31%     71.40% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd     58905897      2.66%     74.06% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     74.06% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt          524      0.00%     74.06% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     74.06% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     74.06% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     74.06% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     74.06% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     74.06% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     74.06% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     74.06% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu     26507704      1.20%     75.25% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp       936457      0.04%     75.30% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt      5287771      0.24%     75.53% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc     14240111      0.64%     76.18% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     76.18% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     76.18% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     76.18% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     76.18% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     76.18% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     76.18% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd     55123263      2.49%     78.66% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.66% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.66% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt     50043876      2.26%     80.92% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv      1922728      0.09%     81.01% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     81.01% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult     24669472      1.11%     82.12% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.12% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     82.12% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     82.12% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     82.12% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     82.12% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     82.12% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     82.12% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     82.12% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     82.12% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     82.12% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     82.12% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     82.12% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     82.12% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     82.12% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     82.12% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     82.12% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    198444275      8.95%     91.07% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite    112543998      5.08%     96.14% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead     73086095      3.30%     99.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite     12442772      0.56%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total   2217498404                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses     408774887                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads    815388063                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses    402766802                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes    580636211                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt          61942210                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.027933                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu      54907164     88.64%     88.64% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     88.64% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     88.64% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     88.64% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     88.64% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0      0.00%     88.64% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     88.64% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     88.64% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     88.64% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     88.64% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     88.64% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     88.64% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     88.64% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu       228476      0.37%     89.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp        30713      0.05%     89.06% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt       761096      1.23%     90.29% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc       186978      0.30%     90.59% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     90.59% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     90.59% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     90.59% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     90.59% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     90.59% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     90.59% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd       173379      0.28%     90.87% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     90.87% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     90.87% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt       456102      0.74%     91.61% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     91.61% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     91.61% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult       440023      0.71%     92.32% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     92.32% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     92.32% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     92.32% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     92.32% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     92.32% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     92.32% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     92.32% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     92.32% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     92.32% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     92.32% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     92.32% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     92.32% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     92.32% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     92.32% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     92.32% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     92.32% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead      2339897      3.78%     96.10% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite      1893215      3.06%     99.15% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead       225895      0.36%     99.52% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite       299272      0.48%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses   1859167584                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   4356556018                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses   1782312739                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes   2360576841                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded       2426363896                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued      2217498404                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded       397482                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined    514433933                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued     15023383                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved       396696                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined    733366148                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    659981688                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     3.359939                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.961451                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0    222249444     33.68%     33.68% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     28292275      4.29%     37.96% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     39649413      6.01%     43.97% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     46572036      7.06%     51.03% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     55454110      8.40%     59.43% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     61560857      9.33%     68.76% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6     72670938     11.01%     79.77% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7     63716078      9.65%     89.42% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8     69816537     10.58%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    659981688                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 3.358982                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses         206446203                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses               53506                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads     24267862                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores      6812641                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    295252921                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores    136471306                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     875102979                       # number of misc regfile reads
system.switch_cpus_1.misc_regfile_writes           63                       # number of misc regfile writes
system.switch_cpus_1.numCycles              660169859                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles     134178940                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps   2152708135                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents     33465952                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       71935385                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents     25103083                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents      3470966                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   6228884412                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts   2551604875                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands   2838419331                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles       343994666                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents     25594798                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles     11132568                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles     98307125                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps      685711111                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups    749880925                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups   3222075568                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles       432995                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts        99472                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts       167430489                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts       155198                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads         2860662167                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        4926249370                       # The number of ROB writes
system.switch_cpus_1.timesIdled                  1608                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests          117                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1381720                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         6580                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2758254                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           6582                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests      1178662                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops         1671                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests      2357217                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops           1671                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             917783                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       308685                       # Transaction distribution
system.membus.trans_dist::CleanEvict           755326                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq            145872                       # Transaction distribution
system.membus.trans_dist::ReadExResp           145872                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        917783                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port      3191322                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total      3191322                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3191322                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port     87829760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total     87829760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                87829760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1063656                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1063656    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1063656                       # Request fanout histogram
system.membus.reqLayer2.occupancy          3620565500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         5626376500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.7                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1589936712500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1589936712500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1589936712500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1589936712500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1589936712500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1589936712500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1589936712500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1176605                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       790985                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        86235                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1683164                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            5204                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           5204                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           199921                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          199921                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         86237                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1090368                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       258708                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      3881275                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               4139983                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     11038144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    109597568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              120635712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1183861                       # Total snoops (count)
system.tol2bus.snoopTraffic                  23604032                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2565590                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002612                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.051055                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2558891     99.74%     99.74% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   6697      0.26%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2565590                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1887535000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1938038494                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         129379452                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1589936712500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst        83174                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data       114793                       # number of demand (read+write) hits
system.l2.demand_hits::total                   197967                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst        83174                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data       114793                       # number of overall hits
system.l2.overall_hits::total                  197967                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst         3062                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data      1175496                       # number of demand (read+write) misses
system.l2.demand_misses::total                1178558                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst         3062                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data      1175496                       # number of overall misses
system.l2.overall_misses::total               1178558                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst    259935500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data  98352777500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      98612713000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst    259935500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data  98352777500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     98612713000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst        86236                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data      1290289                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1376525                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst        86236                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data      1290289                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1376525                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.035507                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.911033                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.856184                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.035507                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.911033                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.856184                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 84890.757675                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 83669.172417                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83672.346206                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 84890.757675                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 83669.172417                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83672.346206                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              368810                       # number of writebacks
system.l2.writebacks::total                    368810                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst         3062                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data      1175496                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1178558                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst         3062                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data      1175496                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1178558                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst    244625500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data  92475297500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  92719923000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst    244625500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data  92475297500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  92719923000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.035507                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.911033                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.856184                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.035507                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.911033                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.856184                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 79890.757675                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 78669.172417                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 78672.346206                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 79890.757675                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 78669.172417                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 78672.346206                       # average overall mshr miss latency
system.l2.replacements                        1182189                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       422173                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           422173                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       422173                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       422173                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        86234                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            86234                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        86234                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        86234                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         1396                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          1396                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data         5201                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 5201                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus_1.data            3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  3                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.switch_cpus_1.data        41000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        41000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.switch_cpus_1.data         5204                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             5204                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus_1.data     0.000576                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.000576                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus_1.data 13666.666667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 13666.666667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.switch_cpus_1.data            3                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             3                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data        69000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        69000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.000576                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.000576                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data        23000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        23000                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus_1.data        17935                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 17935                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data       181986                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              181986                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data  14043217000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   14043217000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data       199921                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            199921                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.910290                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.910290                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 77166.468849                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77166.468849                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data       181986                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         181986                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  13133287000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  13133287000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.910290                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.910290                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 72166.468849                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72166.468849                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst        83174                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              83174                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst         3062                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3062                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst    259935500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    259935500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst        86236                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          86236                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.035507                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.035507                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 84890.757675                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84890.757675                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst         3062                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3062                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst    244625500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    244625500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.035507                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.035507                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 79890.757675                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79890.757675                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus_1.data        96858                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             96858                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus_1.data       993510                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          993510                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus_1.data  84309560500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  84309560500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus_1.data      1090368                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1090368                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.911169                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.911169                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 84860.303872                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84860.303872                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus_1.data       993510                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       993510                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data  79342010500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  79342010500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.911169                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.911169                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 79860.303872                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79860.303872                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1589936712500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         4096                       # Cycle average of tags in use
system.l2.tags.total_refs                     3040273                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1186285                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.562852                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      56.906386                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.310975                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data        11.695864                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.018023                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data    59.408061                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.inst    46.046707                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.data  3921.613984                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.013893                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000076                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.002855                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.014504                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.inst     0.011242                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.data     0.957425                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          127                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1292                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2663                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  23247957                       # Number of tag accesses
system.l2.tags.data_accesses                 23247957                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1589936712500                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.inst          408                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus_1.data       114495                       # number of demand (read+write) hits
system.l3.demand_hits::total                   114903                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.inst          408                       # number of overall hits
system.l3.overall_hits::.switch_cpus_1.data       114495                       # number of overall hits
system.l3.overall_hits::total                  114903                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst         2654                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data      1061001                       # number of demand (read+write) misses
system.l3.demand_misses::total                1063655                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst         2654                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data      1061001                       # number of overall misses
system.l3.overall_misses::total               1063655                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst    221880000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data  84205668500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total      84427548500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst    221880000                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data  84205668500                       # number of overall miss cycles
system.l3.overall_miss_latency::total     84427548500                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst         3062                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data      1175496                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              1178558                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst         3062                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data      1175496                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             1178558                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst     0.866754                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.902599                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.902505                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst     0.866754                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.902599                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.902505                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst 83602.110023                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 79364.362993                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 79374.936892                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst 83602.110023                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 79364.362993                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 79374.936892                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks              308685                       # number of writebacks
system.l3.writebacks::total                    308685                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst         2654                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data      1061001                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total           1063655                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst         2654                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data      1061001                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total          1063655                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst    195340000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data  73595658500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total  73790998500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst    195340000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data  73595658500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total  73790998500                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst     0.866754                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.902599                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.902505                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst     0.866754                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.902599                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.902505                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 73602.110023                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 69364.362993                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 69374.936892                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 73602.110023                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 69364.362993                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 69374.936892                       # average overall mshr miss latency
system.l3.replacements                        1063818                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks       368810                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           368810                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks       368810                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       368810                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks         1862                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total          1862                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_hits::.switch_cpus_1.data            2                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                    2                       # number of UpgradeReq hits
system.l3.UpgradeReq_misses::.switch_cpus_1.data            1                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total                  1                       # number of UpgradeReq misses
system.l3.UpgradeReq_miss_latency::.switch_cpus_1.data        29500                       # number of UpgradeReq miss cycles
system.l3.UpgradeReq_miss_latency::total        29500                       # number of UpgradeReq miss cycles
system.l3.UpgradeReq_accesses::.switch_cpus_1.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total                3                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_miss_rate::.switch_cpus_1.data     0.333333                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total        0.333333                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_avg_miss_latency::.switch_cpus_1.data        29500                       # average UpgradeReq miss latency
system.l3.UpgradeReq_avg_miss_latency::total        29500                       # average UpgradeReq miss latency
system.l3.UpgradeReq_mshr_misses::.switch_cpus_1.data            1                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::total             1                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data        19500                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::total        19500                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.333333                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data        19500                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::total        19500                       # average UpgradeReq mshr miss latency
system.l3.ReadExReq_hits::.switch_cpus_1.data        36114                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                 36114                       # number of ReadExReq hits
system.l3.ReadExReq_misses::.switch_cpus_1.data       145872                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total              145872                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data  11661393500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   11661393500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data       181986                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total            181986                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data     0.801556                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.801556                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 79942.644922                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 79942.644922                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data       145872                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total         145872                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  10202673500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  10202673500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.801556                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.801556                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 69942.644922                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 69942.644922                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_hits::.switch_cpus_1.inst          408                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::.switch_cpus_1.data        78381                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total             78789                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_misses::.switch_cpus_1.inst         2654                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus_1.data       915129                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total          917783                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_miss_latency::.switch_cpus_1.inst    221880000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus_1.data  72544275000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total  72766155000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_accesses::.switch_cpus_1.inst         3062                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus_1.data       993510                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total        996572                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_miss_rate::.switch_cpus_1.inst     0.866754                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.921107                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.920940                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_1.inst 83602.110023                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 79272.184577                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 79284.705644                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_1.inst         2654                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_1.data       915129                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total       917783                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.inst    195340000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data  63392985000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total  63588325000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.inst     0.866754                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.921107                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.920940                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.inst 73602.110023                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 69272.184577                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 69284.705644                       # average ReadSharedReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 1589936712500                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l3.tags.total_refs                     2418371                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                   1096586                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      2.205364                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks       3.204483                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.inst         0.823134                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.data      1992.809754                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data  1635.509697                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst   215.974012                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data 28919.678920                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.000098                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.inst        0.000025                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.data        0.060816                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.049912                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.006591                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.882559                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3          276                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        32467                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                  38779290                       # Number of tag accesses
system.l3.tags.data_accesses                 38779290                       # Number of data accesses
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1589936712500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp            996572                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty       677495                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict         1564979                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq               3                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp              3                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq           181986                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp          181986                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq       996572                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side      3535778                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side     99031552                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                         1063818                       # Total snoops (count)
system.tol3bus.snoopTraffic                  19755840                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          2242379                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.000745                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.027288                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                2240708     99.93%     99.93% # Request fanout histogram
system.tol3bus.snoop_fanout::1                   1671      0.07%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            2242379                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         1547418500                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.5                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        1767838500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 1589936712500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst       169856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data     67904064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           68073920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst       169856                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        169856                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     19755840                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        19755840                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst         2654                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data      1061001                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1063655                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       308685                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             308685                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst       514583                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data    205716947                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             206231530                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst       514583                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           514583                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       59850778                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             59850778                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       59850778                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst       514583                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data    205716947                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            266082308                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    308685.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples      2654.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples   1060832.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.070663636500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        18264                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        18264                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2489581                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             291008                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1063655                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     308685                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1063655                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   308685                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    169                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             66792                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             66536                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             66474                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             66596                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             67180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             66193                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             66157                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             66573                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             66126                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             66264                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            66413                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            65374                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            67168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            65957                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            66401                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            67282                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             19432                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             19241                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             19048                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             19388                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             19954                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             18895                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             19188                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             19152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             19271                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             19031                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            19343                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            19033                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            19340                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            19260                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            19105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            19988                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.92                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  10162410250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 5317430000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             30102772750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9555.75                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28305.75                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   876093                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  236602                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.38                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.65                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1063655                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               308685                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  792250                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  199154                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   55449                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   16609                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   7995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   8140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  15399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  17522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  17989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  18314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  18320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  18344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  18453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  18398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  18479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  19160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  18448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  18780                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  19110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  18588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  18848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  18342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       259460                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    338.464195                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   182.780440                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   365.782925                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       114141     43.99%     43.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        43441     16.74%     60.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        16531      6.37%     67.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        11542      4.45%     71.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        16053      6.19%     77.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         4838      1.86%     79.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         4543      1.75%     81.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         4494      1.73%     83.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        43877     16.91%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       259460                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        18264                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      58.228482                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.252921                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1552.913716                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095        18255     99.95%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            4      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-12287            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-28671            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::110592-114687            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::114688-118783            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::126976-131071            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         18264                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        18264                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.900405                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.870481                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.011510                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            10065     55.11%     55.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              152      0.83%     55.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             7901     43.26%     99.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              109      0.60%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               25      0.14%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               11      0.06%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         18264                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               68063104                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   10816                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                19754816                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                68073920                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             19755840                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       206.20                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        59.85                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    206.23                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     59.85                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.08                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.61                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.47                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  330088580000                       # Total gap between requests
system.mem_ctrls.avgGap                     240529.74                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst       169856                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data     67893248                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     19754816                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 514582.717415458348                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 205684179.834693104029                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 59847676.262966133654                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst         2654                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data      1061001                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       308685                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst     86177500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data  30016595250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 7921622735250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     32470.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     28290.83                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  25662480.31                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    81.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            919689120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            488826360                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          3791232900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          805816620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     26056433520.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      77143451160                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      61789706400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       170995156080                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        518.033817                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 159744679750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  11022180000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 159318069750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            932855280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            495824340                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3802057140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          805435560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     26056433520.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      76179764130                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      62601232320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       170873602290                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        517.665567                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 161846592500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  11022180000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 157216170750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1589936712500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1384118321                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    138374169                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst    206301865                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1728794355                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1384118321                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    138374169                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst    206301865                       # number of overall hits
system.cpu.icache.overall_hits::total      1728794355                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         4543                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          217                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst        91245                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          96005                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         4543                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          217                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst        91245                       # number of overall misses
system.cpu.icache.overall_misses::total         96005                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      1681000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst    933827499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    935508499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      1681000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst    933827499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    935508499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1384122864                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    138374386                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst    206393110                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1728890360                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1384122864                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    138374386                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst    206393110                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1728890360                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000003                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000002                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000442                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000056                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000003                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000002                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000442                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000056                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst  7746.543779                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 10234.286799                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  9744.372679                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst  7746.543779                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 10234.286799                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  9744.372679                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         3056                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                60                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    50.933333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        90483                       # number of writebacks
system.cpu.icache.writebacks::total             90483                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst         5008                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         5008                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst         5008                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         5008                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          217                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst        86237                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        86454                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          217                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst        86237                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        86454                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      1572500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst    804167499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    805739999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      1572500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst    804167499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    805739999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000418                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000050                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000418                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000050                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst  7246.543779                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst  9325.086668                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total  9319.869514                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst  7246.543779                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst  9325.086668                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total  9319.869514                       # average overall mshr miss latency
system.cpu.icache.replacements                  90483                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1384118321                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    138374169                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst    206301865                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1728794355                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         4543                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          217                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst        91245                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         96005                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      1681000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst    933827499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    935508499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1384122864                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    138374386                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst    206393110                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1728890360                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000442                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000056                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst  7746.543779                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 10234.286799                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  9744.372679                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst         5008                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         5008                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          217                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst        86237                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        86454                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      1572500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst    804167499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    805739999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000418                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000050                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst  7246.543779                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst  9325.086668                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total  9319.869514                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1589936712500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.989679                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1728885352                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             90997                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          18999.366485                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   424.715577                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.269725                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst    87.004376                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.829523                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000527                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.169930                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999980                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          481                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        6915652437                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       6915652437                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1589936712500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1589936712500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1589936712500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1589936712500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1589936712500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1589936712500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1589936712500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    398154979                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     39871557                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    337389031                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        775415567                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    398154979                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     39871557                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    337389031                       # number of overall hits
system.cpu.dcache.overall_hits::total       775415567                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       313373                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data        28522                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data      6624318                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        6966213                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       313373                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data        28522                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data      6624318                       # number of overall misses
system.cpu.dcache.overall_misses::total       6966213                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   1175818500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 446499187942                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 447675006442                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   1175818500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 446499187942                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 447675006442                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    398468352                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     39900079                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    344013349                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    782381780                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    398468352                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     39900079                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    344013349                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    782381780                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000786                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.000715                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.019256                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.008904                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000786                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.000715                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.019256                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.008904                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 41224.966692                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 67403.042538                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64263.755134                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 41224.966692                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 67403.042538                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64263.755134                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      8130411                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         6295                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            204112                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              47                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    39.833087                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   133.936170                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       682443                       # number of writebacks
system.cpu.dcache.writebacks::total            682443                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data      5328837                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      5328837                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data      5328837                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      5328837                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        28522                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data      1295481                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1324003                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        28522                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data      1295481                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1324003                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   1161557500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data 100337475945                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 101499033445                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   1161557500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data 100337475945                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 101499033445                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.000715                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.003766                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001692                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.000715                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.003766                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001692                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 40724.966692                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 77451.908554                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 76660.727691                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 40724.966692                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 77451.908554                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 76660.727691                       # average overall mshr miss latency
system.cpu.dcache.replacements                1631670                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    222474075                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     22231194                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data    227034265                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       471739534                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       195077                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        19101                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data      6415165                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       6629343                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    261185000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data 431737185500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 431998370500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    222669152                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     22250295                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    233449430                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    478368877                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000876                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.000858                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.027480                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.013858                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 13673.891419                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 67299.467044                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 65164.582750                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data      5324797                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      5324797                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        19101                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data      1090368                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1109469                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    251634500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data  85953593000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  86205227500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.000858                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.004671                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002319                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 13173.891419                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 78829.893210                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 77699.536896                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    175680904                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     17640363                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data    110354766                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      303676033                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       118296                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         9421                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data       209153                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       336870                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    914633500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data  14762002442                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  15676635942                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    175799200                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     17649784                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data    110563919                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    304012903                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000673                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000534                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.001892                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001108                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 97084.545165                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 70579.922076                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 46536.159177                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data         4040                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         4040                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         9421                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data       205113                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       214534                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    909923000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data  14383882945                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  15293805945                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000534                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.001855                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000706                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 96584.545165                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 70126.627493                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71288.494807                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1589936712500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.995449                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           777052994                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1632182                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            476.082320                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   384.308635                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    24.273309                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data   103.413505                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.750603                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.047409                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.201980                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999991                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          219                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          151                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        3131159302                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       3131159302                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1589936712500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 1169538795500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 420397917000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
