--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 7.853 ns
From           : SONAR_ECHO
To             : SONAR:inst54|SONAR_RESULT[7][13]
From Clock     : --
To Clock       : CLOCK_50
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 13.633 ns
From           : QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[0]
To             : HEX1[0]
From Clock     : CLOCK_50
To Clock       : --
Failed Paths   : 0

Type           : Worst-case tpd
Slack          : N/A
Required Time  : None
Actual Time    : 11.947 ns
From           : ALIVE
To             : LEDG[8]
From Clock     : --
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : 1.870 ns
From           : SW[4]
To             : DIG_IN:inst5|B_DI[4]
From Clock     : --
To Clock       : CLOCK_50
Failed Paths   : 0

Type           : Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk2'
Slack          : 1.199 ns
Required Time  : 100.00 MHz ( period = 10.000 ns )
Actual Time    : N/A
From           : VEL_CONTROL:inst52|MOTOR_CMD[6]
To             : VEL_CONTROL:inst52|MOTOR_PHASE
From Clock     : altpll0:inst|altpll:altpll_component|_clk1
To Clock       : altpll0:inst|altpll:altpll_component|_clk2
Failed Paths   : 0

Type           : Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk1'
Slack          : 5.255 ns
Required Time  : 25.00 MHz ( period = 40.000 ns )
Actual Time    : 28.78 MHz ( period = 34.745 ns )
From           : ODOMETRY:inst53|LPOS[1]
To             : ODOMETRY:inst53|THETA[15]
From Clock     : altpll0:inst|altpll:altpll_component|_clk1
To Clock       : altpll0:inst|altpll:altpll_component|_clk1
Failed Paths   : 0

Type           : Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk0'
Slack          : 10.481 ns
Required Time  : 12.50 MHz ( period = 80.000 ns )
Actual Time    : N/A
From           : TIMER:inst20|COUNT[7]
To             : VEL_CONTROL:inst52|IO_DATA_INT[1]
From Clock     : altpll0:inst|altpll:altpll_component|_clk1
To Clock       : altpll0:inst|altpll:altpll_component|_clk0
Failed Paths   : 0

Type           : Clock Setup: 'altpll1:inst11|altpll:altpll_component|_clk0'
Slack          : 62.615 ns
Required Time  : 14.73 MHz ( period = 67.901 ns )
Actual Time    : 189.18 MHz ( period = 5.286 ns )
From           : UART_INTERFACE:inst1|lpm_fifo0:inst19|dcfifo:dcfifo_component|dcfifo_e9f1:auto_generated|a_graycounter_61c:wrptr_gp|counter13a[2]
To             : UART_INTERFACE:inst1|lpm_fifo0:inst19|dcfifo:dcfifo_component|dcfifo_e9f1:auto_generated|a_graycounter_61c:wrptr_gp|counter13a[7]
From Clock     : altpll1:inst11|altpll:altpll_component|_clk0
To Clock       : altpll1:inst11|altpll:altpll_component|_clk0
Failed Paths   : 0

Type           : Clock Setup: 'AUD_DACLR'
Slack          : N/A
Required Time  : None
Actual Time    : Restricted to 260.01 MHz ( period = 3.846 ns )
From           : DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[3]
To             : DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a7~porta_address_reg3
From Clock     : AUD_DACLR
To Clock       : AUD_DACLR
Failed Paths   : 0

Type           : Clock Setup: 'AUD_BCLK'
Slack          : N/A
Required Time  : None
Actual Time    : 395.26 MHz ( period = 2.530 ns )
From           : DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[1]
To             : DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[2]
From Clock     : AUD_BCLK
To Clock       : AUD_BCLK
Failed Paths   : 0

Type           : Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk1'
Slack          : -2.208 ns
Required Time  : 25.00 MHz ( period = 40.000 ns )
Actual Time    : N/A
From           : I2C_INTERFACE:inst43|I2C_master:inst|inst25
To             : I2C_INTERFACE:inst43|I2C_master:inst|i2c_ctrl:inst2|state.get_ack
From Clock     : altpll0:inst|altpll:altpll_component|_clk1
To Clock       : altpll0:inst|altpll:altpll_component|_clk1
Failed Paths   : 38

Type           : Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk0'
Slack          : -1.778 ns
Required Time  : 12.50 MHz ( period = 80.000 ns )
Actual Time    : N/A
From           : DIG_IN:inst6|B_DI[14]
To             : I2C_INTERFACE:inst43|I2C_master:inst|lpm_dff_i2c0:inst30|lpm_ff:lpm_ff_component|dffs[14]
From Clock     : altpll0:inst|altpll:altpll_component|_clk0
To Clock       : altpll0:inst|altpll:altpll_component|_clk0
Failed Paths   : 124

Type           : Clock Hold: 'altpll1:inst11|altpll:altpll_component|_clk0'
Slack          : 0.391 ns
Required Time  : 14.73 MHz ( period = 67.901 ns )
Actual Time    : N/A
From           : UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]
To             : UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]
From Clock     : altpll1:inst11|altpll:altpll_component|_clk0
To Clock       : altpll1:inst11|altpll:altpll_component|_clk0
Failed Paths   : 0

Type           : Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk2'
Slack          : 0.535 ns
Required Time  : 100.00 MHz ( period = 10.000 ns )
Actual Time    : N/A
From           : VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11]
To             : VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11]
From Clock     : altpll0:inst|altpll:altpll_component|_clk2
To Clock       : altpll0:inst|altpll:altpll_component|_clk2
Failed Paths   : 0

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 162

--------------------------------------------------------------------------------------

