Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 3.0.0.24.1

Wed Nov 17 21:36:30 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2021 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -html -rpt ModuloAlarmaTP2_impl_1.tws ModuloAlarmaTP2_impl_1_syn.udb -gui

-----------------------------------------
Design:          MainModule
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  DESIGN CHECKING
        1.1  SDC Constraints
        1.2  Combinational Loop
    2  CLOCK SUMMARY
        2.1  Clock SERCLK_OUT_c
    3  TIMING ANALYSIS SUMMARY
        3.1  Overall (Setup and Hold)
            3.1.1  Constraint Coverage
            3.1.2  Timing Errors
            3.1.3  Total Timing Score
        3.2  Setup Summary Report
        3.3  Hold Summary Report
        3.4  Unconstrained Report
            3.4.1  Unconstrained Start/End Points
            3.4.2  Start/End Points Without Timing Constraints
    4  DETAILED REPORT
        4.1  Setup Detailed Report
        4.2  Hold Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  DESIGN CHECKING
==============================================

1.1  SDC Constraints
=====================
create_clock -name {SERCLK_OUT_c} -period 100000 [get_pins {OSCInst1/CLKLF }] 

1.2  Combinational Loop
========================
Combinational Loops
-------------------
++++ Loop1
i501_4_lut/A	->	i501_4_lut/Z

++++ Loop2
i1_4_lut/Z	->	i1_4_lut_adj_47/Z

++++ Loop3
Keyboard/i547_3_lut_4_lut/D	->	Keyboard/i547_3_lut_4_lut/Z

++++ Loop4
Keyboard/i547_3_lut_4_lut/Z	->	Keyboard/i322_3_lut/Z

++++ Loop5
Keyboard/i542_3_lut_4_lut/D	->	Keyboard/i542_3_lut_4_lut/Z

++++ Loop6
Keyboard/counter_31__I_0_add_5_11/B1	->	Keyboard/counter_31__I_0_add_5_11/S1

++++ Loop7
Keyboard/i530_3_lut_4_lut/D	->	Keyboard/i530_3_lut_4_lut/Z

++++ Loop8
Keyboard/counter_31__I_0_add_5_13/B1	->	Keyboard/counter_31__I_0_add_5_13/S1

++++ Loop9
Keyboard/i505_3_lut_4_lut/D	->	Keyboard/i505_3_lut_4_lut/Z

++++ Loop10
Keyboard/counter_31__I_0_add_5_15/B1	->	Keyboard/counter_31__I_0_add_5_15/S1

++++ Loop11
Keyboard/i627_3_lut_4_lut/D	->	Keyboard/i627_3_lut_4_lut/Z

++++ Loop12
Keyboard/counter_31__I_0_add_5_17/B1	->	Keyboard/counter_31__I_0_add_5_17/S1

++++ Loop13
Keyboard/i637_3_lut_4_lut/D	->	Keyboard/i637_3_lut_4_lut/Z

++++ Loop14
Keyboard/counter_31__I_0_add_5_19/B1	->	Keyboard/counter_31__I_0_add_5_19/S1

++++ Loop15
Keyboard/i647_3_lut_4_lut/D	->	Keyboard/i647_3_lut_4_lut/Z

++++ Loop16
Keyboard/counter_31__I_0_add_5_21/B1	->	Keyboard/counter_31__I_0_add_5_21/S1

++++ Loop17
Keyboard/i657_3_lut_4_lut/D	->	Keyboard/i657_3_lut_4_lut/Z

++++ Loop18
Keyboard/counter_31__I_0_add_5_23/B1	->	Keyboard/counter_31__I_0_add_5_23/S1

++++ Loop19
Keyboard/i667_3_lut_4_lut/D	->	Keyboard/i667_3_lut_4_lut/Z

++++ Loop20
Keyboard/counter_31__I_0_add_5_25/B1	->	Keyboard/counter_31__I_0_add_5_25/S1

++++ Loop21
Keyboard/i677_3_lut_4_lut/D	->	Keyboard/i677_3_lut_4_lut/Z

++++ Loop22
Keyboard/counter_31__I_0_add_5_27/B1	->	Keyboard/counter_31__I_0_add_5_27/S1

++++ Loop23
Keyboard/i687_3_lut_4_lut/D	->	Keyboard/i687_3_lut_4_lut/Z

++++ Loop24
Keyboard/counter_31__I_0_add_5_29/B1	->	Keyboard/counter_31__I_0_add_5_29/S1

++++ Loop25
Keyboard/i697_3_lut_4_lut/D	->	Keyboard/i697_3_lut_4_lut/Z

++++ Loop26
Keyboard/counter_31__I_0_add_5_31/B1	->	Keyboard/counter_31__I_0_add_5_31/S1

++++ Loop27
Keyboard/i702_3_lut_4_lut/D	->	Keyboard/i702_3_lut_4_lut/Z

++++ Loop28
Keyboard/i30_4_lut/Z	->	Keyboard/i702_3_lut_4_lut/Z

++++ Loop29
Keyboard/i30_4_lut/Z	->	Keyboard/i697_3_lut_4_lut/Z

++++ Loop30
Keyboard/i692_3_lut_4_lut/D	->	Keyboard/i692_3_lut_4_lut/Z

++++ Loop31
Keyboard/counter_31__I_0_add_5_31/S0	->	Keyboard/i692_3_lut_4_lut/Z

++++ Loop32
Keyboard/counter_31__I_0_add_5_31/B0	->	Keyboard/counter_31__I_0_add_5_31/CO0

++++ Loop33
Keyboard/i29_4_lut/Z	->	Keyboard/i30_4_lut/Z

++++ Loop34
Keyboard/i30_4_lut/Z	->	Keyboard/i687_3_lut_4_lut/Z

++++ Loop35
Keyboard/i682_3_lut_4_lut/D	->	Keyboard/i682_3_lut_4_lut/Z

++++ Loop36
Keyboard/counter_31__I_0_add_5_29/S0	->	Keyboard/i682_3_lut_4_lut/Z

++++ Loop37
Keyboard/counter_31__I_0_add_5_29/B0	->	Keyboard/counter_31__I_0_add_5_29/CO0

++++ Loop38
Keyboard/i18_4_lut/Z	->	Keyboard/i30_4_lut/Z

++++ Loop39
Keyboard/i30_4_lut/Z	->	Keyboard/i677_3_lut_4_lut/Z

++++ Loop40
Keyboard/i672_3_lut_4_lut/D	->	Keyboard/i672_3_lut_4_lut/Z

++++ Loop41
Keyboard/counter_31__I_0_add_5_27/S0	->	Keyboard/i672_3_lut_4_lut/Z

++++ Loop42
Keyboard/counter_31__I_0_add_5_27/B0	->	Keyboard/counter_31__I_0_add_5_27/CO0

++++ Loop43
Keyboard/i30_4_lut/Z	->	Keyboard/i667_3_lut_4_lut/Z

++++ Loop44
Keyboard/i662_3_lut_4_lut/D	->	Keyboard/i662_3_lut_4_lut/Z

++++ Loop45
Keyboard/counter_31__I_0_add_5_25/S0	->	Keyboard/i662_3_lut_4_lut/Z

++++ Loop46
Keyboard/counter_31__I_0_add_5_25/B0	->	Keyboard/counter_31__I_0_add_5_25/CO0

++++ Loop47
Keyboard/i552_3_lut_4_lut/D	->	Keyboard/i552_3_lut_4_lut/Z

++++ Loop48
Keyboard/counter_31__I_0_add_5_9/S1	->	Keyboard/i552_3_lut_4_lut/Z

++++ Loop49
Keyboard/counter_31__I_0_add_5_11/CI0	->	Keyboard/counter_31__I_0_add_5_11/CO0

++++ Loop50
Keyboard/i712_3_lut_4_lut/D	->	Keyboard/i712_3_lut_4_lut/Z

++++ Loop51
Keyboard/counter_31__I_0_add_5_17/S0	->	Keyboard/i712_3_lut_4_lut/Z

++++ Loop52
Keyboard/counter_31__I_0_add_5_17/B0	->	Keyboard/counter_31__I_0_add_5_17/CO0

++++ Loop53
Keyboard/i557_3_lut_4_lut/D	->	Keyboard/i557_3_lut_4_lut/Z

++++ Loop54
Keyboard/counter_31__I_0_add_5_9/S0	->	Keyboard/i557_3_lut_4_lut/Z

++++ Loop55
Keyboard/i562_3_lut_4_lut/D	->	Keyboard/i562_3_lut_4_lut/Z

++++ Loop56
Keyboard/counter_31__I_0_add_5_7/S1	->	Keyboard/i562_3_lut_4_lut/Z

++++ Loop57
Keyboard/i567_3_lut_4_lut/D	->	Keyboard/i567_3_lut_4_lut/Z

++++ Loop58
Keyboard/counter_31__I_0_add_5_7/S0	->	Keyboard/i567_3_lut_4_lut/Z

++++ Loop59
Keyboard/i572_3_lut_4_lut/D	->	Keyboard/i572_3_lut_4_lut/Z

++++ Loop60
Keyboard/counter_31__I_0_add_5_5/S1	->	Keyboard/i572_3_lut_4_lut/Z

++++ Loop61
Keyboard/i577_3_lut_4_lut/D	->	Keyboard/i577_3_lut_4_lut/Z

++++ Loop62
Keyboard/counter_31__I_0_add_5_5/S0	->	Keyboard/i577_3_lut_4_lut/Z

++++ Loop63
Keyboard/i346_3_lut/Z	->	Keyboard/i24_4_lut/Z

++++ Loop64
Keyboard/i510_3_lut_4_lut/D	->	Keyboard/i510_3_lut_4_lut/Z

++++ Loop65
Keyboard/counter_31__I_0_add_5_15/S0	->	Keyboard/i510_3_lut_4_lut/Z

++++ Loop66
Keyboard/counter_31__I_0_add_5_15/B0	->	Keyboard/counter_31__I_0_add_5_15/CO0

++++ Loop67
Keyboard/i294_3_lut/Z	->	Keyboard/i24_4_lut/Z

++++ Loop68
Keyboard/i582_3_lut_4_lut/D	->	Keyboard/i582_3_lut_4_lut/Z

++++ Loop69
Keyboard/counter_31__I_0_add_5_3/S1	->	Keyboard/i582_3_lut_4_lut/Z

++++ Loop70
Keyboard/i71_1_lut/Z	->	Keyboard/i6_4_lut/Z

++++ Loop71
Keyboard/i366_3_lut/Z	->	Keyboard/actualKey_1__1__I_0_i2_3_lut_4_lut/Z

++++ Loop72
Keyboard/i602_4_lut/A	->	Keyboard/i602_4_lut/Z

++++ Loop73
Keyboard/i5_3_lut/Z	->	Keyboard/i8_4_lut/Z

++++ Loop74
Keyboard/i370_3_lut/Z	->	Keyboard/actualKey_1__1__I_0_i1_3_lut_4_lut/Z

++++ Loop75
Keyboard/i607_3_lut/A	->	Keyboard/i607_3_lut/Z

++++ Loop76
Keyboard/i362_3_lut/Z	->	Keyboard/actualKey_0__1__I_0_i1_3_lut_4_lut/Z

++++ Loop77
Keyboard/i597_4_lut/A	->	Keyboard/i597_4_lut/Z

++++ Loop78
Keyboard/i358_3_lut/Z	->	Keyboard/actualKey_0__1__I_0_i2_3_lut_4_lut/Z

++++ Loop79
Keyboard/i592_4_lut/A	->	Keyboard/i592_4_lut/Z

++++ Loop80
Keyboard/equal_73_i4_2_lut/Z	->	Keyboard/actualKey_2__1__I_0_i2_3_lut_4_lut/Z

++++ Loop81
Keyboard/i72_1_lut/Z	->	Keyboard/i8_4_lut/Z

++++ Loop82
Keyboard/i378_3_lut/Z	->	Keyboard/actualKey_2__1__I_0_i1_3_lut_4_lut/Z

++++ Loop83
Keyboard/i617_4_lut/A	->	Keyboard/i617_4_lut/Z

++++ Loop84
Keyboard/actualKey_3__1__I_0_i2_3_lut_4_lut/Z	->	Keyboard/i6_4_lut/Z

++++ Loop85
Keyboard/i382_3_lut/Z	->	Keyboard/actualKey_3__1__I_0_i2_3_lut_4_lut/Z

++++ Loop86
Keyboard/i622_3_lut/A	->	Keyboard/i622_3_lut/Z

++++ Loop87
Keyboard/actualKey_3__1__I_0_i1_3_lut_4_lut/Z	->	Keyboard/i8_4_lut/Z

++++ Loop88
Keyboard/i298_3_lut/Z	->	Keyboard/actualKey_3__1__I_0_i1_3_lut_4_lut/Z

++++ Loop89
Keyboard/i515_3_lut/A	->	Keyboard/i515_3_lut/Z

++++ Loop90
Keyboard/equal_73_i4_2_lut/Z	->	Keyboard/i24_4_lut/Z

++++ Loop91
Keyboard/i587_3_lut_4_lut/D	->	Keyboard/i587_3_lut_4_lut/Z

++++ Loop92
Keyboard/counter_31__I_0_add_5_3/S0	->	Keyboard/i587_3_lut_4_lut/Z

++++ Loop93
Keyboard/i652_3_lut_4_lut/D	->	Keyboard/i652_3_lut_4_lut/Z

++++ Loop94
Keyboard/counter_31__I_0_add_5_23/S0	->	Keyboard/i652_3_lut_4_lut/Z

++++ Loop95
Keyboard/counter_31__I_0_add_5_23/B0	->	Keyboard/counter_31__I_0_add_5_23/CO0

++++ Loop96
Keyboard/i19_4_lut/Z	->	Keyboard/i30_4_lut/Z

++++ Loop97
Keyboard/i30_4_lut/Z	->	Keyboard/i647_3_lut_4_lut/Z

++++ Loop98
Keyboard/i642_3_lut_4_lut/D	->	Keyboard/i642_3_lut_4_lut/Z

++++ Loop99
Keyboard/counter_31__I_0_add_5_21/S0	->	Keyboard/i642_3_lut_4_lut/Z

++++ Loop100
Keyboard/counter_31__I_0_add_5_21/B0	->	Keyboard/counter_31__I_0_add_5_21/CO0

++++ Loop101
Keyboard/i30_4_lut/Z	->	Keyboard/i657_3_lut_4_lut/Z

++++ Loop102
Keyboard/i30_4_lut/Z	->	Keyboard/i637_3_lut_4_lut/Z

++++ Loop103
Keyboard/i632_3_lut_4_lut/D	->	Keyboard/i632_3_lut_4_lut/Z

++++ Loop104
Keyboard/counter_31__I_0_add_5_19/S0	->	Keyboard/i632_3_lut_4_lut/Z

++++ Loop105
Keyboard/counter_31__I_0_add_5_19/B0	->	Keyboard/counter_31__I_0_add_5_19/CO0

++++ Loop106
Keyboard/i30_4_lut/Z	->	Keyboard/i627_3_lut_4_lut/Z

++++ Loop107
Keyboard/i30_4_lut/Z	->	Keyboard/i542_3_lut_4_lut/Z

++++ Loop108
Keyboard/i537_3_lut_4_lut/D	->	Keyboard/i537_3_lut_4_lut/Z

++++ Loop109
Keyboard/counter_31__I_0_add_5_13/S0	->	Keyboard/i537_3_lut_4_lut/Z

++++ Loop110
Keyboard/counter_31__I_0_add_5_13/B0	->	Keyboard/counter_31__I_0_add_5_13/CO0

++++ Loop111
Keyboard/i30_4_lut/Z	->	Keyboard/i530_3_lut_4_lut/Z

++++ Loop112
Keyboard/i520_3_lut_4_lut/D	->	Keyboard/i520_3_lut_4_lut/Z

++++ Loop113
Keyboard/i302_3_lut/Z	->	Keyboard/actualKey_2__1__I_0_i2_3_lut_4_lut/Z

++++ Loop114
Keyboard/counter_31__I_0_add_5_1/S1	->	Keyboard/i520_3_lut_4_lut/Z

++++ Loop115
Keyboard/i302_3_lut/Z	->	Keyboard/i17_4_lut/Z

++++ Loop116
Keyboard/i30_4_lut/Z	->	Keyboard/i505_3_lut_4_lut/Z

++++ Loop117
Keyboard/i30_4_lut/Z	->	Keyboard/i6_4_lut/Z

++++ Loop118
Keyboard/i306_3_lut/Z	->	i3536_2_lut/Z

++++ Loop119
i503_4_lut/A	->	i503_4_lut/Z

++++ Loop120
Keyboard/i525_3_lut/A	->	Keyboard/i525_3_lut/Z

++++ Loop121
Keyboard/i374_3_lut/Z	->	Keyboard/actualKey_2__1__I_0_i2_3_lut_4_lut/Z

++++ Loop122
Keyboard/valid_i2_reset/Q	->	Keyboard/i450_3_lut/Z

++++ Loop123
Keyboard/valid_i2_set/Q	->	Keyboard/i450_3_lut/Z

++++ Loop124
Keyboard/i707_3_lut/A	->	Keyboard/i707_3_lut/Z

++++ Loop125
Keyboard/i612_3_lut/A	->	Keyboard/i612_3_lut/Z

==============================================
2  CLOCK SUMMARY
==============================================

2.1 Clock "SERCLK_OUT_c"
=======================
create_clock -name {SERCLK_OUT_c} -period 100000 [get_pins {OSCInst1/CLKLF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
           Clock SERCLK_OUT_c           |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From SERCLK_OUT_c                      |             Target |      100000.000 ns |          0.010 MHz 
                                        | Actual (all paths) |      100000.000 ns |          0.010 MHz 
OSCInst1/CLKLF (MPW)                    |   (50% duty cycle) |      100000.000 ns |          0.010 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing

==============================================
3  TIMING ANALYSIS SUMMARY
==============================================

3.1  Overall (Setup and Hold)
==============================

3.1.1  Constraint Coverage
---------------------------
Constraint Coverage: 36.3034%

3.1.2  Timing Errors
---------------------
Timing Errors: 0 endpoints (setup), 0 endpoints (hold)

3.1.3  Total Timing Score
--------------------------
Total Negative Slack: 0.000 ns (setup), 0.000 ns (hold)

3.2  Setup Summary Report
==========================

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
STATE_OUT/serial/counter_i31/D           |99971.021 ns 
STATE_OUT/serial/counter_i30/D           |99971.579 ns 
STATE_OUT/serial/counter_i29/D           |99972.137 ns 
STATE_OUT/serial/counter_i28/D           |99972.695 ns 
STATE_OUT/serial/counter_i27/D           |99973.253 ns 
STATE_OUT/serial/counter_i26/D           |99973.811 ns 
STATE_OUT/serial/counter_i25/D           |99974.369 ns 
STATE_OUT/serial/counter_i24/D           |99974.927 ns 
STATE_OUT/serial/counter_i23/D           |99975.485 ns 
STATE_OUT/serial/counter_i22/D           |99976.043 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

3.3  Hold Summary Report
=========================

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
STATE_OUT/serial/status_send/D           |    3.746 ns 
STATE_OUT/serial/counter_i4/D            |    4.196 ns 
STATE_OUT/serial/aux_i1/D                |    4.196 ns 
STATE_OUT/serial/counter_i0/D            |    4.196 ns 
STATE_OUT/cont_139__i3/D                 |    4.196 ns 
STATE_OUT/cont_139__i2/D                 |    4.196 ns 
STATE_OUT/cont_139__i1/D                 |    4.196 ns 
STATE_OUT/cont_139__i0/D                 |    4.196 ns 
STATE_OUT/waiting_c/D                    |    4.196 ns 
Sreg_i2/D                                |    4.196 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.4  Unconstrained Report
===========================

3.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
         Listing 1 Start Points         |           Type           
-------------------------------------------------------------------
STATE_OUT/serial/status_out/Q           |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                         1
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
Keyboard/counter_i9_reset/D             |    No arrival or required
Keyboard/counter_i9_reset/SP            |    No arrival or required
Keyboard/counter_i9_reset/SR            |    No arrival or required
Keyboard/actualKey[3]_i8_reset/D        |    No arrival or required
Keyboard/actualKey[3]_i8_reset/SP       |    No arrival or required
Keyboard/actualKey[3]_i8_reset/SR       |    No arrival or required
Keyboard/counter_i20_reset/D            |    No arrival or required
Keyboard/counter_i20_reset/SP           |    No arrival or required
Keyboard/counter_i20_reset/SR           |    No arrival or required
Keyboard/counter_i19_reset/D            |    No arrival or required
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                       252
                                        |                          
-------------------------------------------------------------------

3.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
SENSOR1_IN                              |                     input
SENSOR2_IN                              |                     input
KB_IN[1]                                |                     input
KB_IN[0]                                |                     input
KB_RECV                                 |                     input
SIREN_OUT                               |                    output
STATUS_OUT                              |                    output
STATUS_SEND                             |                    output
SERCLK_OUT                              |                    output
Sreg[1]                                 |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        15
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
--------------------------------------------------
There is no instance satisfying reporting criteria


==============================================
4  DETAILED REPORT
==============================================

4.1  Setup Detailed Report
===========================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/init_c/Q  (FD1P3XZ)
Path End         : STATE_OUT/serial/counter_i31/D  (FD1P3XZ)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 35
Delay Ratio      : 60.0% (route), 40.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99971.021 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  67      
SERCLK_OUT_c                                              NET DELAY      4.150         4.150  67      



STATE_OUT/init_c/CK->STATE_OUT/init_c/Q   FD1P3XZ         CK_TO_Q_DELAY     1.391         5.541  68      
STATE_OUT/init                                            NET DELAY         2.355         7.896  68      
STATE_OUT/i1_2_lut/A->STATE_OUT/i1_2_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477         8.373  1       
STATE_OUT/counter_31__N_121[0]                            NET DELAY         2.075        10.448  1       
STATE_OUT/serial/sub_11_add_2_add_5_1/B1->STATE_OUT/serial/sub_11_add_2_add_5_1/CO1
                                          FA2             B1_TO_CO1_DELAY   0.358        10.806  2       
STATE_OUT/serial/n2730                                    NET DELAY         0.280        11.086  2       
STATE_OUT/serial/sub_11_add_2_add_5_3/CI0->STATE_OUT/serial/sub_11_add_2_add_5_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        11.364  2       
STATE_OUT/serial/n6591                                    NET DELAY         0.280        11.644  2       
STATE_OUT/serial/sub_11_add_2_add_5_3/CI1->STATE_OUT/serial/sub_11_add_2_add_5_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        11.922  2       
STATE_OUT/serial/n2732                                    NET DELAY         0.280        12.202  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI0->STATE_OUT/serial/sub_11_add_2_add_5_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        12.480  2       
STATE_OUT/serial/n6594                                    NET DELAY         0.280        12.760  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI1->STATE_OUT/serial/sub_11_add_2_add_5_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        13.038  2       
STATE_OUT/serial/n2734                                    NET DELAY         0.280        13.318  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI0->STATE_OUT/serial/sub_11_add_2_add_5_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        13.596  2       
STATE_OUT/serial/n6597                                    NET DELAY         0.280        13.876  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI1->STATE_OUT/serial/sub_11_add_2_add_5_7/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        14.154  2       
STATE_OUT/serial/n2736                                    NET DELAY         0.280        14.434  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI0->STATE_OUT/serial/sub_11_add_2_add_5_9/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        14.712  2       
STATE_OUT/serial/n6600                                    NET DELAY         0.280        14.992  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI1->STATE_OUT/serial/sub_11_add_2_add_5_9/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        15.270  2       
STATE_OUT/serial/n2738                                    NET DELAY         0.280        15.550  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI0->STATE_OUT/serial/sub_11_add_2_add_5_11/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        15.828  2       
STATE_OUT/serial/n6603                                    NET DELAY         0.280        16.108  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI1->STATE_OUT/serial/sub_11_add_2_add_5_11/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        16.386  2       
STATE_OUT/serial/n2740                                    NET DELAY         0.280        16.666  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI0->STATE_OUT/serial/sub_11_add_2_add_5_13/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        16.944  2       
STATE_OUT/serial/n6606                                    NET DELAY         0.280        17.224  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI1->STATE_OUT/serial/sub_11_add_2_add_5_13/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        17.502  2       
STATE_OUT/serial/n2742                                    NET DELAY         0.280        17.782  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI0->STATE_OUT/serial/sub_11_add_2_add_5_15/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        18.060  2       
STATE_OUT/serial/n6609                                    NET DELAY         0.280        18.340  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI1->STATE_OUT/serial/sub_11_add_2_add_5_15/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        18.618  2       
STATE_OUT/serial/n2744                                    NET DELAY         0.280        18.898  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI0->STATE_OUT/serial/sub_11_add_2_add_5_17/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        19.176  2       
STATE_OUT/serial/n6612                                    NET DELAY         0.280        19.456  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI1->STATE_OUT/serial/sub_11_add_2_add_5_17/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        19.734  2       
STATE_OUT/serial/n2746                                    NET DELAY         0.280        20.014  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI0->STATE_OUT/serial/sub_11_add_2_add_5_19/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        20.292  2       
STATE_OUT/serial/n6615                                    NET DELAY         0.280        20.572  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI1->STATE_OUT/serial/sub_11_add_2_add_5_19/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        20.850  2       
STATE_OUT/serial/n2748                                    NET DELAY         0.280        21.130  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI0->STATE_OUT/serial/sub_11_add_2_add_5_21/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        21.408  2       
STATE_OUT/serial/n6618                                    NET DELAY         0.280        21.688  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI1->STATE_OUT/serial/sub_11_add_2_add_5_21/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        21.966  2       
STATE_OUT/serial/n2750                                    NET DELAY         0.280        22.246  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI0->STATE_OUT/serial/sub_11_add_2_add_5_23/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        22.524  2       
STATE_OUT/serial/n6621                                    NET DELAY         0.280        22.804  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI1->STATE_OUT/serial/sub_11_add_2_add_5_23/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        23.082  2       
STATE_OUT/serial/n2752                                    NET DELAY         0.280        23.362  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/CI0->STATE_OUT/serial/sub_11_add_2_add_5_25/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        23.640  2       
STATE_OUT/serial/n6624                                    NET DELAY         0.280        23.920  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/CI1->STATE_OUT/serial/sub_11_add_2_add_5_25/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        24.198  2       
STATE_OUT/serial/n2754                                    NET DELAY         0.280        24.478  2       
STATE_OUT/serial/sub_11_add_2_add_5_27/CI0->STATE_OUT/serial/sub_11_add_2_add_5_27/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        24.756  2       
STATE_OUT/serial/n6627                                    NET DELAY         0.280        25.036  2       
STATE_OUT/serial/sub_11_add_2_add_5_27/CI1->STATE_OUT/serial/sub_11_add_2_add_5_27/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        25.314  2       
STATE_OUT/serial/n2756                                    NET DELAY         0.280        25.594  2       
STATE_OUT/serial/sub_11_add_2_add_5_29/CI0->STATE_OUT/serial/sub_11_add_2_add_5_29/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        25.872  2       
STATE_OUT/serial/n6630                                    NET DELAY         0.280        26.152  2       
STATE_OUT/serial/sub_11_add_2_add_5_29/CI1->STATE_OUT/serial/sub_11_add_2_add_5_29/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        26.430  2       
STATE_OUT/serial/n2758                                    NET DELAY         0.280        26.710  2       
STATE_OUT/serial/sub_11_add_2_add_5_31/CI0->STATE_OUT/serial/sub_11_add_2_add_5_31/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        26.988  2       
STATE_OUT/serial/n6633                                    NET DELAY         0.280        27.268  2       
STATE_OUT/serial/sub_11_add_2_add_5_31/CI1->STATE_OUT/serial/sub_11_add_2_add_5_31/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        27.546  2       
STATE_OUT/serial/n2760                                    NET DELAY         0.280        27.826  2       
STATE_OUT/serial/sub_11_add_2_add_5_33/D0->STATE_OUT/serial/sub_11_add_2_add_5_33/S0
                                          FA2             D0_TO_S0_DELAY    0.477        28.303  1       
STATE_OUT/serial/counter_31__N_153[31]                    NET DELAY         2.075        30.378  1       
STATE_OUT/serial/counter_31__I_36_i32_3_lut_4_lut/C->STATE_OUT/serial/counter_31__I_36_i32_3_lut_4_lut/Z
                                          LUT4            C_TO_Z_DELAY      0.477        30.855  1       
STATE_OUT/serial/counter_31__N_84[31] ( D )
                                                          NET DELAY         2.075        32.930  1       


                                                          CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000    100000.000  67      
SERCLK_OUT_c ( CK )                                       NET DELAY      4.150    100004.150  67      
                                                          Uncertainty    0.000    100004.150  
                                                          Setup time     0.199    100003.951  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                     100003.951  
Arrival Time                                                                         -32.930  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                               99971.021  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/init_c/Q  (FD1P3XZ)
Path End         : STATE_OUT/serial/counter_i30/D  (FD1P3XZ)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 34
Delay Ratio      : 60.2% (route), 39.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99971.579 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  67      
SERCLK_OUT_c                                              NET DELAY      4.150         4.150  67      



STATE_OUT/init_c/CK->STATE_OUT/init_c/Q   FD1P3XZ         CK_TO_Q_DELAY     1.391         5.541  68      
STATE_OUT/init                                            NET DELAY         2.355         7.896  68      
STATE_OUT/i1_2_lut/A->STATE_OUT/i1_2_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477         8.373  1       
STATE_OUT/counter_31__N_121[0]                            NET DELAY         2.075        10.448  1       
STATE_OUT/serial/sub_11_add_2_add_5_1/B1->STATE_OUT/serial/sub_11_add_2_add_5_1/CO1
                                          FA2             B1_TO_CO1_DELAY   0.358        10.806  2       
STATE_OUT/serial/n2730                                    NET DELAY         0.280        11.086  2       
STATE_OUT/serial/sub_11_add_2_add_5_3/CI0->STATE_OUT/serial/sub_11_add_2_add_5_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        11.364  2       
STATE_OUT/serial/n6591                                    NET DELAY         0.280        11.644  2       
STATE_OUT/serial/sub_11_add_2_add_5_3/CI1->STATE_OUT/serial/sub_11_add_2_add_5_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        11.922  2       
STATE_OUT/serial/n2732                                    NET DELAY         0.280        12.202  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI0->STATE_OUT/serial/sub_11_add_2_add_5_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        12.480  2       
STATE_OUT/serial/n6594                                    NET DELAY         0.280        12.760  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI1->STATE_OUT/serial/sub_11_add_2_add_5_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        13.038  2       
STATE_OUT/serial/n2734                                    NET DELAY         0.280        13.318  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI0->STATE_OUT/serial/sub_11_add_2_add_5_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        13.596  2       
STATE_OUT/serial/n6597                                    NET DELAY         0.280        13.876  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI1->STATE_OUT/serial/sub_11_add_2_add_5_7/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        14.154  2       
STATE_OUT/serial/n2736                                    NET DELAY         0.280        14.434  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI0->STATE_OUT/serial/sub_11_add_2_add_5_9/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        14.712  2       
STATE_OUT/serial/n6600                                    NET DELAY         0.280        14.992  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI1->STATE_OUT/serial/sub_11_add_2_add_5_9/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        15.270  2       
STATE_OUT/serial/n2738                                    NET DELAY         0.280        15.550  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI0->STATE_OUT/serial/sub_11_add_2_add_5_11/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        15.828  2       
STATE_OUT/serial/n6603                                    NET DELAY         0.280        16.108  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI1->STATE_OUT/serial/sub_11_add_2_add_5_11/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        16.386  2       
STATE_OUT/serial/n2740                                    NET DELAY         0.280        16.666  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI0->STATE_OUT/serial/sub_11_add_2_add_5_13/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        16.944  2       
STATE_OUT/serial/n6606                                    NET DELAY         0.280        17.224  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI1->STATE_OUT/serial/sub_11_add_2_add_5_13/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        17.502  2       
STATE_OUT/serial/n2742                                    NET DELAY         0.280        17.782  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI0->STATE_OUT/serial/sub_11_add_2_add_5_15/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        18.060  2       
STATE_OUT/serial/n6609                                    NET DELAY         0.280        18.340  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI1->STATE_OUT/serial/sub_11_add_2_add_5_15/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        18.618  2       
STATE_OUT/serial/n2744                                    NET DELAY         0.280        18.898  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI0->STATE_OUT/serial/sub_11_add_2_add_5_17/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        19.176  2       
STATE_OUT/serial/n6612                                    NET DELAY         0.280        19.456  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI1->STATE_OUT/serial/sub_11_add_2_add_5_17/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        19.734  2       
STATE_OUT/serial/n2746                                    NET DELAY         0.280        20.014  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI0->STATE_OUT/serial/sub_11_add_2_add_5_19/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        20.292  2       
STATE_OUT/serial/n6615                                    NET DELAY         0.280        20.572  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI1->STATE_OUT/serial/sub_11_add_2_add_5_19/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        20.850  2       
STATE_OUT/serial/n2748                                    NET DELAY         0.280        21.130  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI0->STATE_OUT/serial/sub_11_add_2_add_5_21/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        21.408  2       
STATE_OUT/serial/n6618                                    NET DELAY         0.280        21.688  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI1->STATE_OUT/serial/sub_11_add_2_add_5_21/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        21.966  2       
STATE_OUT/serial/n2750                                    NET DELAY         0.280        22.246  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI0->STATE_OUT/serial/sub_11_add_2_add_5_23/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        22.524  2       
STATE_OUT/serial/n6621                                    NET DELAY         0.280        22.804  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI1->STATE_OUT/serial/sub_11_add_2_add_5_23/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        23.082  2       
STATE_OUT/serial/n2752                                    NET DELAY         0.280        23.362  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/CI0->STATE_OUT/serial/sub_11_add_2_add_5_25/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        23.640  2       
STATE_OUT/serial/n6624                                    NET DELAY         0.280        23.920  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/CI1->STATE_OUT/serial/sub_11_add_2_add_5_25/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        24.198  2       
STATE_OUT/serial/n2754                                    NET DELAY         0.280        24.478  2       
STATE_OUT/serial/sub_11_add_2_add_5_27/CI0->STATE_OUT/serial/sub_11_add_2_add_5_27/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        24.756  2       
STATE_OUT/serial/n6627                                    NET DELAY         0.280        25.036  2       
STATE_OUT/serial/sub_11_add_2_add_5_27/CI1->STATE_OUT/serial/sub_11_add_2_add_5_27/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        25.314  2       
STATE_OUT/serial/n2756                                    NET DELAY         0.280        25.594  2       
STATE_OUT/serial/sub_11_add_2_add_5_29/CI0->STATE_OUT/serial/sub_11_add_2_add_5_29/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        25.872  2       
STATE_OUT/serial/n6630                                    NET DELAY         0.280        26.152  2       
STATE_OUT/serial/sub_11_add_2_add_5_29/CI1->STATE_OUT/serial/sub_11_add_2_add_5_29/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        26.430  2       
STATE_OUT/serial/n2758                                    NET DELAY         0.280        26.710  2       
STATE_OUT/serial/sub_11_add_2_add_5_31/CI0->STATE_OUT/serial/sub_11_add_2_add_5_31/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        26.988  2       
STATE_OUT/serial/n6633                                    NET DELAY         0.280        27.268  2       
STATE_OUT/serial/sub_11_add_2_add_5_31/D1->STATE_OUT/serial/sub_11_add_2_add_5_31/S1
                                          FA2             D1_TO_S1_DELAY    0.477        27.745  1       
STATE_OUT/serial/counter_31__N_153[30]                    NET DELAY         2.075        29.820  1       
STATE_OUT/serial/counter_31__I_36_i31_3_lut_4_lut/C->STATE_OUT/serial/counter_31__I_36_i31_3_lut_4_lut/Z
                                          LUT4            C_TO_Z_DELAY      0.477        30.297  1       
STATE_OUT/serial/counter_31__N_84[30] ( D )
                                                          NET DELAY         2.075        32.372  1       


                                                          CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000    100000.000  67      
SERCLK_OUT_c ( CK )                                       NET DELAY      4.150    100004.150  67      
                                                          Uncertainty    0.000    100004.150  
                                                          Setup time     0.199    100003.951  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                     100003.951  
Arrival Time                                                                         -32.372  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                               99971.579  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/init_c/Q  (FD1P3XZ)
Path End         : STATE_OUT/serial/counter_i29/D  (FD1P3XZ)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 33
Delay Ratio      : 60.4% (route), 39.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99972.137 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  67      
SERCLK_OUT_c                                              NET DELAY      4.150         4.150  67      



STATE_OUT/init_c/CK->STATE_OUT/init_c/Q   FD1P3XZ         CK_TO_Q_DELAY     1.391         5.541  68      
STATE_OUT/init                                            NET DELAY         2.355         7.896  68      
STATE_OUT/i1_2_lut/A->STATE_OUT/i1_2_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477         8.373  1       
STATE_OUT/counter_31__N_121[0]                            NET DELAY         2.075        10.448  1       
STATE_OUT/serial/sub_11_add_2_add_5_1/B1->STATE_OUT/serial/sub_11_add_2_add_5_1/CO1
                                          FA2             B1_TO_CO1_DELAY   0.358        10.806  2       
STATE_OUT/serial/n2730                                    NET DELAY         0.280        11.086  2       
STATE_OUT/serial/sub_11_add_2_add_5_3/CI0->STATE_OUT/serial/sub_11_add_2_add_5_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        11.364  2       
STATE_OUT/serial/n6591                                    NET DELAY         0.280        11.644  2       
STATE_OUT/serial/sub_11_add_2_add_5_3/CI1->STATE_OUT/serial/sub_11_add_2_add_5_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        11.922  2       
STATE_OUT/serial/n2732                                    NET DELAY         0.280        12.202  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI0->STATE_OUT/serial/sub_11_add_2_add_5_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        12.480  2       
STATE_OUT/serial/n6594                                    NET DELAY         0.280        12.760  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI1->STATE_OUT/serial/sub_11_add_2_add_5_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        13.038  2       
STATE_OUT/serial/n2734                                    NET DELAY         0.280        13.318  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI0->STATE_OUT/serial/sub_11_add_2_add_5_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        13.596  2       
STATE_OUT/serial/n6597                                    NET DELAY         0.280        13.876  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI1->STATE_OUT/serial/sub_11_add_2_add_5_7/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        14.154  2       
STATE_OUT/serial/n2736                                    NET DELAY         0.280        14.434  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI0->STATE_OUT/serial/sub_11_add_2_add_5_9/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        14.712  2       
STATE_OUT/serial/n6600                                    NET DELAY         0.280        14.992  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI1->STATE_OUT/serial/sub_11_add_2_add_5_9/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        15.270  2       
STATE_OUT/serial/n2738                                    NET DELAY         0.280        15.550  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI0->STATE_OUT/serial/sub_11_add_2_add_5_11/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        15.828  2       
STATE_OUT/serial/n6603                                    NET DELAY         0.280        16.108  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI1->STATE_OUT/serial/sub_11_add_2_add_5_11/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        16.386  2       
STATE_OUT/serial/n2740                                    NET DELAY         0.280        16.666  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI0->STATE_OUT/serial/sub_11_add_2_add_5_13/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        16.944  2       
STATE_OUT/serial/n6606                                    NET DELAY         0.280        17.224  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI1->STATE_OUT/serial/sub_11_add_2_add_5_13/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        17.502  2       
STATE_OUT/serial/n2742                                    NET DELAY         0.280        17.782  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI0->STATE_OUT/serial/sub_11_add_2_add_5_15/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        18.060  2       
STATE_OUT/serial/n6609                                    NET DELAY         0.280        18.340  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI1->STATE_OUT/serial/sub_11_add_2_add_5_15/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        18.618  2       
STATE_OUT/serial/n2744                                    NET DELAY         0.280        18.898  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI0->STATE_OUT/serial/sub_11_add_2_add_5_17/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        19.176  2       
STATE_OUT/serial/n6612                                    NET DELAY         0.280        19.456  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI1->STATE_OUT/serial/sub_11_add_2_add_5_17/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        19.734  2       
STATE_OUT/serial/n2746                                    NET DELAY         0.280        20.014  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI0->STATE_OUT/serial/sub_11_add_2_add_5_19/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        20.292  2       
STATE_OUT/serial/n6615                                    NET DELAY         0.280        20.572  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI1->STATE_OUT/serial/sub_11_add_2_add_5_19/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        20.850  2       
STATE_OUT/serial/n2748                                    NET DELAY         0.280        21.130  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI0->STATE_OUT/serial/sub_11_add_2_add_5_21/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        21.408  2       
STATE_OUT/serial/n6618                                    NET DELAY         0.280        21.688  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI1->STATE_OUT/serial/sub_11_add_2_add_5_21/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        21.966  2       
STATE_OUT/serial/n2750                                    NET DELAY         0.280        22.246  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI0->STATE_OUT/serial/sub_11_add_2_add_5_23/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        22.524  2       
STATE_OUT/serial/n6621                                    NET DELAY         0.280        22.804  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI1->STATE_OUT/serial/sub_11_add_2_add_5_23/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        23.082  2       
STATE_OUT/serial/n2752                                    NET DELAY         0.280        23.362  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/CI0->STATE_OUT/serial/sub_11_add_2_add_5_25/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        23.640  2       
STATE_OUT/serial/n6624                                    NET DELAY         0.280        23.920  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/CI1->STATE_OUT/serial/sub_11_add_2_add_5_25/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        24.198  2       
STATE_OUT/serial/n2754                                    NET DELAY         0.280        24.478  2       
STATE_OUT/serial/sub_11_add_2_add_5_27/CI0->STATE_OUT/serial/sub_11_add_2_add_5_27/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        24.756  2       
STATE_OUT/serial/n6627                                    NET DELAY         0.280        25.036  2       
STATE_OUT/serial/sub_11_add_2_add_5_27/CI1->STATE_OUT/serial/sub_11_add_2_add_5_27/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        25.314  2       
STATE_OUT/serial/n2756                                    NET DELAY         0.280        25.594  2       
STATE_OUT/serial/sub_11_add_2_add_5_29/CI0->STATE_OUT/serial/sub_11_add_2_add_5_29/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        25.872  2       
STATE_OUT/serial/n6630                                    NET DELAY         0.280        26.152  2       
STATE_OUT/serial/sub_11_add_2_add_5_29/CI1->STATE_OUT/serial/sub_11_add_2_add_5_29/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        26.430  2       
STATE_OUT/serial/n2758                                    NET DELAY         0.280        26.710  2       
STATE_OUT/serial/sub_11_add_2_add_5_31/D0->STATE_OUT/serial/sub_11_add_2_add_5_31/S0
                                          FA2             D0_TO_S0_DELAY    0.477        27.187  1       
STATE_OUT/serial/counter_31__N_153[29]                    NET DELAY         2.075        29.262  1       
STATE_OUT/serial/counter_31__I_36_i30_3_lut_4_lut/C->STATE_OUT/serial/counter_31__I_36_i30_3_lut_4_lut/Z
                                          LUT4            C_TO_Z_DELAY      0.477        29.739  1       
STATE_OUT/serial/counter_31__N_84[29] ( D )
                                                          NET DELAY         2.075        31.814  1       


                                                          CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000    100000.000  67      
SERCLK_OUT_c ( CK )                                       NET DELAY      4.150    100004.150  67      
                                                          Uncertainty    0.000    100004.150  
                                                          Setup time     0.199    100003.951  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                     100003.951  
Arrival Time                                                                         -31.814  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                               99972.137  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/init_c/Q  (FD1P3XZ)
Path End         : STATE_OUT/serial/counter_i28/D  (FD1P3XZ)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 32
Delay Ratio      : 60.6% (route), 39.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99972.695 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  67      
SERCLK_OUT_c                                              NET DELAY      4.150         4.150  67      



STATE_OUT/init_c/CK->STATE_OUT/init_c/Q   FD1P3XZ         CK_TO_Q_DELAY     1.391         5.541  68      
STATE_OUT/init                                            NET DELAY         2.355         7.896  68      
STATE_OUT/i1_2_lut/A->STATE_OUT/i1_2_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477         8.373  1       
STATE_OUT/counter_31__N_121[0]                            NET DELAY         2.075        10.448  1       
STATE_OUT/serial/sub_11_add_2_add_5_1/B1->STATE_OUT/serial/sub_11_add_2_add_5_1/CO1
                                          FA2             B1_TO_CO1_DELAY   0.358        10.806  2       
STATE_OUT/serial/n2730                                    NET DELAY         0.280        11.086  2       
STATE_OUT/serial/sub_11_add_2_add_5_3/CI0->STATE_OUT/serial/sub_11_add_2_add_5_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        11.364  2       
STATE_OUT/serial/n6591                                    NET DELAY         0.280        11.644  2       
STATE_OUT/serial/sub_11_add_2_add_5_3/CI1->STATE_OUT/serial/sub_11_add_2_add_5_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        11.922  2       
STATE_OUT/serial/n2732                                    NET DELAY         0.280        12.202  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI0->STATE_OUT/serial/sub_11_add_2_add_5_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        12.480  2       
STATE_OUT/serial/n6594                                    NET DELAY         0.280        12.760  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI1->STATE_OUT/serial/sub_11_add_2_add_5_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        13.038  2       
STATE_OUT/serial/n2734                                    NET DELAY         0.280        13.318  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI0->STATE_OUT/serial/sub_11_add_2_add_5_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        13.596  2       
STATE_OUT/serial/n6597                                    NET DELAY         0.280        13.876  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI1->STATE_OUT/serial/sub_11_add_2_add_5_7/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        14.154  2       
STATE_OUT/serial/n2736                                    NET DELAY         0.280        14.434  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI0->STATE_OUT/serial/sub_11_add_2_add_5_9/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        14.712  2       
STATE_OUT/serial/n6600                                    NET DELAY         0.280        14.992  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI1->STATE_OUT/serial/sub_11_add_2_add_5_9/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        15.270  2       
STATE_OUT/serial/n2738                                    NET DELAY         0.280        15.550  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI0->STATE_OUT/serial/sub_11_add_2_add_5_11/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        15.828  2       
STATE_OUT/serial/n6603                                    NET DELAY         0.280        16.108  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI1->STATE_OUT/serial/sub_11_add_2_add_5_11/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        16.386  2       
STATE_OUT/serial/n2740                                    NET DELAY         0.280        16.666  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI0->STATE_OUT/serial/sub_11_add_2_add_5_13/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        16.944  2       
STATE_OUT/serial/n6606                                    NET DELAY         0.280        17.224  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI1->STATE_OUT/serial/sub_11_add_2_add_5_13/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        17.502  2       
STATE_OUT/serial/n2742                                    NET DELAY         0.280        17.782  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI0->STATE_OUT/serial/sub_11_add_2_add_5_15/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        18.060  2       
STATE_OUT/serial/n6609                                    NET DELAY         0.280        18.340  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI1->STATE_OUT/serial/sub_11_add_2_add_5_15/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        18.618  2       
STATE_OUT/serial/n2744                                    NET DELAY         0.280        18.898  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI0->STATE_OUT/serial/sub_11_add_2_add_5_17/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        19.176  2       
STATE_OUT/serial/n6612                                    NET DELAY         0.280        19.456  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI1->STATE_OUT/serial/sub_11_add_2_add_5_17/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        19.734  2       
STATE_OUT/serial/n2746                                    NET DELAY         0.280        20.014  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI0->STATE_OUT/serial/sub_11_add_2_add_5_19/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        20.292  2       
STATE_OUT/serial/n6615                                    NET DELAY         0.280        20.572  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI1->STATE_OUT/serial/sub_11_add_2_add_5_19/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        20.850  2       
STATE_OUT/serial/n2748                                    NET DELAY         0.280        21.130  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI0->STATE_OUT/serial/sub_11_add_2_add_5_21/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        21.408  2       
STATE_OUT/serial/n6618                                    NET DELAY         0.280        21.688  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI1->STATE_OUT/serial/sub_11_add_2_add_5_21/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        21.966  2       
STATE_OUT/serial/n2750                                    NET DELAY         0.280        22.246  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI0->STATE_OUT/serial/sub_11_add_2_add_5_23/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        22.524  2       
STATE_OUT/serial/n6621                                    NET DELAY         0.280        22.804  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI1->STATE_OUT/serial/sub_11_add_2_add_5_23/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        23.082  2       
STATE_OUT/serial/n2752                                    NET DELAY         0.280        23.362  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/CI0->STATE_OUT/serial/sub_11_add_2_add_5_25/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        23.640  2       
STATE_OUT/serial/n6624                                    NET DELAY         0.280        23.920  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/CI1->STATE_OUT/serial/sub_11_add_2_add_5_25/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        24.198  2       
STATE_OUT/serial/n2754                                    NET DELAY         0.280        24.478  2       
STATE_OUT/serial/sub_11_add_2_add_5_27/CI0->STATE_OUT/serial/sub_11_add_2_add_5_27/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        24.756  2       
STATE_OUT/serial/n6627                                    NET DELAY         0.280        25.036  2       
STATE_OUT/serial/sub_11_add_2_add_5_27/CI1->STATE_OUT/serial/sub_11_add_2_add_5_27/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        25.314  2       
STATE_OUT/serial/n2756                                    NET DELAY         0.280        25.594  2       
STATE_OUT/serial/sub_11_add_2_add_5_29/CI0->STATE_OUT/serial/sub_11_add_2_add_5_29/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        25.872  2       
STATE_OUT/serial/n6630                                    NET DELAY         0.280        26.152  2       
STATE_OUT/serial/sub_11_add_2_add_5_29/D1->STATE_OUT/serial/sub_11_add_2_add_5_29/S1
                                          FA2             D1_TO_S1_DELAY    0.477        26.629  1       
STATE_OUT/serial/counter_31__N_153[28]                    NET DELAY         2.075        28.704  1       
STATE_OUT/serial/counter_31__I_36_i29_3_lut_4_lut/C->STATE_OUT/serial/counter_31__I_36_i29_3_lut_4_lut/Z
                                          LUT4            C_TO_Z_DELAY      0.477        29.181  1       
STATE_OUT/serial/counter_31__N_84[28] ( D )
                                                          NET DELAY         2.075        31.256  1       


                                                          CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000    100000.000  67      
SERCLK_OUT_c ( CK )                                       NET DELAY      4.150    100004.150  67      
                                                          Uncertainty    0.000    100004.150  
                                                          Setup time     0.199    100003.951  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                     100003.951  
Arrival Time                                                                         -31.256  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                               99972.695  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/init_c/Q  (FD1P3XZ)
Path End         : STATE_OUT/serial/counter_i27/D  (FD1P3XZ)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 31
Delay Ratio      : 60.8% (route), 39.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99973.253 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  67      
SERCLK_OUT_c                                              NET DELAY      4.150         4.150  67      



STATE_OUT/init_c/CK->STATE_OUT/init_c/Q   FD1P3XZ         CK_TO_Q_DELAY     1.391         5.541  68      
STATE_OUT/init                                            NET DELAY         2.355         7.896  68      
STATE_OUT/i1_2_lut/A->STATE_OUT/i1_2_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477         8.373  1       
STATE_OUT/counter_31__N_121[0]                            NET DELAY         2.075        10.448  1       
STATE_OUT/serial/sub_11_add_2_add_5_1/B1->STATE_OUT/serial/sub_11_add_2_add_5_1/CO1
                                          FA2             B1_TO_CO1_DELAY   0.358        10.806  2       
STATE_OUT/serial/n2730                                    NET DELAY         0.280        11.086  2       
STATE_OUT/serial/sub_11_add_2_add_5_3/CI0->STATE_OUT/serial/sub_11_add_2_add_5_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        11.364  2       
STATE_OUT/serial/n6591                                    NET DELAY         0.280        11.644  2       
STATE_OUT/serial/sub_11_add_2_add_5_3/CI1->STATE_OUT/serial/sub_11_add_2_add_5_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        11.922  2       
STATE_OUT/serial/n2732                                    NET DELAY         0.280        12.202  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI0->STATE_OUT/serial/sub_11_add_2_add_5_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        12.480  2       
STATE_OUT/serial/n6594                                    NET DELAY         0.280        12.760  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI1->STATE_OUT/serial/sub_11_add_2_add_5_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        13.038  2       
STATE_OUT/serial/n2734                                    NET DELAY         0.280        13.318  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI0->STATE_OUT/serial/sub_11_add_2_add_5_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        13.596  2       
STATE_OUT/serial/n6597                                    NET DELAY         0.280        13.876  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI1->STATE_OUT/serial/sub_11_add_2_add_5_7/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        14.154  2       
STATE_OUT/serial/n2736                                    NET DELAY         0.280        14.434  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI0->STATE_OUT/serial/sub_11_add_2_add_5_9/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        14.712  2       
STATE_OUT/serial/n6600                                    NET DELAY         0.280        14.992  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI1->STATE_OUT/serial/sub_11_add_2_add_5_9/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        15.270  2       
STATE_OUT/serial/n2738                                    NET DELAY         0.280        15.550  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI0->STATE_OUT/serial/sub_11_add_2_add_5_11/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        15.828  2       
STATE_OUT/serial/n6603                                    NET DELAY         0.280        16.108  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI1->STATE_OUT/serial/sub_11_add_2_add_5_11/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        16.386  2       
STATE_OUT/serial/n2740                                    NET DELAY         0.280        16.666  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI0->STATE_OUT/serial/sub_11_add_2_add_5_13/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        16.944  2       
STATE_OUT/serial/n6606                                    NET DELAY         0.280        17.224  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI1->STATE_OUT/serial/sub_11_add_2_add_5_13/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        17.502  2       
STATE_OUT/serial/n2742                                    NET DELAY         0.280        17.782  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI0->STATE_OUT/serial/sub_11_add_2_add_5_15/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        18.060  2       
STATE_OUT/serial/n6609                                    NET DELAY         0.280        18.340  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI1->STATE_OUT/serial/sub_11_add_2_add_5_15/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        18.618  2       
STATE_OUT/serial/n2744                                    NET DELAY         0.280        18.898  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI0->STATE_OUT/serial/sub_11_add_2_add_5_17/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        19.176  2       
STATE_OUT/serial/n6612                                    NET DELAY         0.280        19.456  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI1->STATE_OUT/serial/sub_11_add_2_add_5_17/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        19.734  2       
STATE_OUT/serial/n2746                                    NET DELAY         0.280        20.014  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI0->STATE_OUT/serial/sub_11_add_2_add_5_19/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        20.292  2       
STATE_OUT/serial/n6615                                    NET DELAY         0.280        20.572  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI1->STATE_OUT/serial/sub_11_add_2_add_5_19/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        20.850  2       
STATE_OUT/serial/n2748                                    NET DELAY         0.280        21.130  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI0->STATE_OUT/serial/sub_11_add_2_add_5_21/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        21.408  2       
STATE_OUT/serial/n6618                                    NET DELAY         0.280        21.688  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI1->STATE_OUT/serial/sub_11_add_2_add_5_21/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        21.966  2       
STATE_OUT/serial/n2750                                    NET DELAY         0.280        22.246  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI0->STATE_OUT/serial/sub_11_add_2_add_5_23/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        22.524  2       
STATE_OUT/serial/n6621                                    NET DELAY         0.280        22.804  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI1->STATE_OUT/serial/sub_11_add_2_add_5_23/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        23.082  2       
STATE_OUT/serial/n2752                                    NET DELAY         0.280        23.362  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/CI0->STATE_OUT/serial/sub_11_add_2_add_5_25/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        23.640  2       
STATE_OUT/serial/n6624                                    NET DELAY         0.280        23.920  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/CI1->STATE_OUT/serial/sub_11_add_2_add_5_25/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        24.198  2       
STATE_OUT/serial/n2754                                    NET DELAY         0.280        24.478  2       
STATE_OUT/serial/sub_11_add_2_add_5_27/CI0->STATE_OUT/serial/sub_11_add_2_add_5_27/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        24.756  2       
STATE_OUT/serial/n6627                                    NET DELAY         0.280        25.036  2       
STATE_OUT/serial/sub_11_add_2_add_5_27/CI1->STATE_OUT/serial/sub_11_add_2_add_5_27/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        25.314  2       
STATE_OUT/serial/n2756                                    NET DELAY         0.280        25.594  2       
STATE_OUT/serial/sub_11_add_2_add_5_29/D0->STATE_OUT/serial/sub_11_add_2_add_5_29/S0
                                          FA2             D0_TO_S0_DELAY    0.477        26.071  1       
STATE_OUT/serial/counter_31__N_153[27]                    NET DELAY         2.075        28.146  1       
STATE_OUT/serial/counter_31__I_36_i28_3_lut_4_lut/C->STATE_OUT/serial/counter_31__I_36_i28_3_lut_4_lut/Z
                                          LUT4            C_TO_Z_DELAY      0.477        28.623  1       
STATE_OUT/serial/counter_31__N_84[27] ( D )
                                                          NET DELAY         2.075        30.698  1       


                                                          CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000    100000.000  67      
SERCLK_OUT_c ( CK )                                       NET DELAY      4.150    100004.150  67      
                                                          Uncertainty    0.000    100004.150  
                                                          Setup time     0.199    100003.951  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                     100003.951  
Arrival Time                                                                         -30.698  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                               99973.253  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/init_c/Q  (FD1P3XZ)
Path End         : STATE_OUT/serial/counter_i26/D  (FD1P3XZ)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 30
Delay Ratio      : 61.0% (route), 39.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99973.811 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  67      
SERCLK_OUT_c                                              NET DELAY      4.150         4.150  67      



STATE_OUT/init_c/CK->STATE_OUT/init_c/Q   FD1P3XZ         CK_TO_Q_DELAY     1.391         5.541  68      
STATE_OUT/init                                            NET DELAY         2.355         7.896  68      
STATE_OUT/i1_2_lut/A->STATE_OUT/i1_2_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477         8.373  1       
STATE_OUT/counter_31__N_121[0]                            NET DELAY         2.075        10.448  1       
STATE_OUT/serial/sub_11_add_2_add_5_1/B1->STATE_OUT/serial/sub_11_add_2_add_5_1/CO1
                                          FA2             B1_TO_CO1_DELAY   0.358        10.806  2       
STATE_OUT/serial/n2730                                    NET DELAY         0.280        11.086  2       
STATE_OUT/serial/sub_11_add_2_add_5_3/CI0->STATE_OUT/serial/sub_11_add_2_add_5_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        11.364  2       
STATE_OUT/serial/n6591                                    NET DELAY         0.280        11.644  2       
STATE_OUT/serial/sub_11_add_2_add_5_3/CI1->STATE_OUT/serial/sub_11_add_2_add_5_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        11.922  2       
STATE_OUT/serial/n2732                                    NET DELAY         0.280        12.202  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI0->STATE_OUT/serial/sub_11_add_2_add_5_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        12.480  2       
STATE_OUT/serial/n6594                                    NET DELAY         0.280        12.760  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI1->STATE_OUT/serial/sub_11_add_2_add_5_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        13.038  2       
STATE_OUT/serial/n2734                                    NET DELAY         0.280        13.318  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI0->STATE_OUT/serial/sub_11_add_2_add_5_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        13.596  2       
STATE_OUT/serial/n6597                                    NET DELAY         0.280        13.876  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI1->STATE_OUT/serial/sub_11_add_2_add_5_7/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        14.154  2       
STATE_OUT/serial/n2736                                    NET DELAY         0.280        14.434  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI0->STATE_OUT/serial/sub_11_add_2_add_5_9/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        14.712  2       
STATE_OUT/serial/n6600                                    NET DELAY         0.280        14.992  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI1->STATE_OUT/serial/sub_11_add_2_add_5_9/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        15.270  2       
STATE_OUT/serial/n2738                                    NET DELAY         0.280        15.550  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI0->STATE_OUT/serial/sub_11_add_2_add_5_11/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        15.828  2       
STATE_OUT/serial/n6603                                    NET DELAY         0.280        16.108  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI1->STATE_OUT/serial/sub_11_add_2_add_5_11/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        16.386  2       
STATE_OUT/serial/n2740                                    NET DELAY         0.280        16.666  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI0->STATE_OUT/serial/sub_11_add_2_add_5_13/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        16.944  2       
STATE_OUT/serial/n6606                                    NET DELAY         0.280        17.224  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI1->STATE_OUT/serial/sub_11_add_2_add_5_13/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        17.502  2       
STATE_OUT/serial/n2742                                    NET DELAY         0.280        17.782  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI0->STATE_OUT/serial/sub_11_add_2_add_5_15/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        18.060  2       
STATE_OUT/serial/n6609                                    NET DELAY         0.280        18.340  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI1->STATE_OUT/serial/sub_11_add_2_add_5_15/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        18.618  2       
STATE_OUT/serial/n2744                                    NET DELAY         0.280        18.898  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI0->STATE_OUT/serial/sub_11_add_2_add_5_17/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        19.176  2       
STATE_OUT/serial/n6612                                    NET DELAY         0.280        19.456  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI1->STATE_OUT/serial/sub_11_add_2_add_5_17/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        19.734  2       
STATE_OUT/serial/n2746                                    NET DELAY         0.280        20.014  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI0->STATE_OUT/serial/sub_11_add_2_add_5_19/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        20.292  2       
STATE_OUT/serial/n6615                                    NET DELAY         0.280        20.572  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI1->STATE_OUT/serial/sub_11_add_2_add_5_19/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        20.850  2       
STATE_OUT/serial/n2748                                    NET DELAY         0.280        21.130  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI0->STATE_OUT/serial/sub_11_add_2_add_5_21/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        21.408  2       
STATE_OUT/serial/n6618                                    NET DELAY         0.280        21.688  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI1->STATE_OUT/serial/sub_11_add_2_add_5_21/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        21.966  2       
STATE_OUT/serial/n2750                                    NET DELAY         0.280        22.246  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI0->STATE_OUT/serial/sub_11_add_2_add_5_23/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        22.524  2       
STATE_OUT/serial/n6621                                    NET DELAY         0.280        22.804  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI1->STATE_OUT/serial/sub_11_add_2_add_5_23/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        23.082  2       
STATE_OUT/serial/n2752                                    NET DELAY         0.280        23.362  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/CI0->STATE_OUT/serial/sub_11_add_2_add_5_25/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        23.640  2       
STATE_OUT/serial/n6624                                    NET DELAY         0.280        23.920  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/CI1->STATE_OUT/serial/sub_11_add_2_add_5_25/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        24.198  2       
STATE_OUT/serial/n2754                                    NET DELAY         0.280        24.478  2       
STATE_OUT/serial/sub_11_add_2_add_5_27/CI0->STATE_OUT/serial/sub_11_add_2_add_5_27/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        24.756  2       
STATE_OUT/serial/n6627                                    NET DELAY         0.280        25.036  2       
STATE_OUT/serial/sub_11_add_2_add_5_27/D1->STATE_OUT/serial/sub_11_add_2_add_5_27/S1
                                          FA2             D1_TO_S1_DELAY    0.477        25.513  1       
STATE_OUT/serial/counter_31__N_153[26]                    NET DELAY         2.075        27.588  1       
STATE_OUT/serial/counter_31__I_36_i27_3_lut_4_lut/C->STATE_OUT/serial/counter_31__I_36_i27_3_lut_4_lut/Z
                                          LUT4            C_TO_Z_DELAY      0.477        28.065  1       
STATE_OUT/serial/counter_31__N_84[26] ( D )
                                                          NET DELAY         2.075        30.140  1       


                                                          CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000    100000.000  67      
SERCLK_OUT_c ( CK )                                       NET DELAY      4.150    100004.150  67      
                                                          Uncertainty    0.000    100004.150  
                                                          Setup time     0.199    100003.951  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                     100003.951  
Arrival Time                                                                         -30.140  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                               99973.811  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/init_c/Q  (FD1P3XZ)
Path End         : STATE_OUT/serial/counter_i25/D  (FD1P3XZ)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 29
Delay Ratio      : 61.3% (route), 38.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99974.369 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  67      
SERCLK_OUT_c                                              NET DELAY      4.150         4.150  67      



STATE_OUT/init_c/CK->STATE_OUT/init_c/Q   FD1P3XZ         CK_TO_Q_DELAY     1.391         5.541  68      
STATE_OUT/init                                            NET DELAY         2.355         7.896  68      
STATE_OUT/i1_2_lut/A->STATE_OUT/i1_2_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477         8.373  1       
STATE_OUT/counter_31__N_121[0]                            NET DELAY         2.075        10.448  1       
STATE_OUT/serial/sub_11_add_2_add_5_1/B1->STATE_OUT/serial/sub_11_add_2_add_5_1/CO1
                                          FA2             B1_TO_CO1_DELAY   0.358        10.806  2       
STATE_OUT/serial/n2730                                    NET DELAY         0.280        11.086  2       
STATE_OUT/serial/sub_11_add_2_add_5_3/CI0->STATE_OUT/serial/sub_11_add_2_add_5_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        11.364  2       
STATE_OUT/serial/n6591                                    NET DELAY         0.280        11.644  2       
STATE_OUT/serial/sub_11_add_2_add_5_3/CI1->STATE_OUT/serial/sub_11_add_2_add_5_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        11.922  2       
STATE_OUT/serial/n2732                                    NET DELAY         0.280        12.202  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI0->STATE_OUT/serial/sub_11_add_2_add_5_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        12.480  2       
STATE_OUT/serial/n6594                                    NET DELAY         0.280        12.760  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI1->STATE_OUT/serial/sub_11_add_2_add_5_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        13.038  2       
STATE_OUT/serial/n2734                                    NET DELAY         0.280        13.318  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI0->STATE_OUT/serial/sub_11_add_2_add_5_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        13.596  2       
STATE_OUT/serial/n6597                                    NET DELAY         0.280        13.876  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI1->STATE_OUT/serial/sub_11_add_2_add_5_7/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        14.154  2       
STATE_OUT/serial/n2736                                    NET DELAY         0.280        14.434  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI0->STATE_OUT/serial/sub_11_add_2_add_5_9/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        14.712  2       
STATE_OUT/serial/n6600                                    NET DELAY         0.280        14.992  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI1->STATE_OUT/serial/sub_11_add_2_add_5_9/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        15.270  2       
STATE_OUT/serial/n2738                                    NET DELAY         0.280        15.550  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI0->STATE_OUT/serial/sub_11_add_2_add_5_11/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        15.828  2       
STATE_OUT/serial/n6603                                    NET DELAY         0.280        16.108  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI1->STATE_OUT/serial/sub_11_add_2_add_5_11/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        16.386  2       
STATE_OUT/serial/n2740                                    NET DELAY         0.280        16.666  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI0->STATE_OUT/serial/sub_11_add_2_add_5_13/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        16.944  2       
STATE_OUT/serial/n6606                                    NET DELAY         0.280        17.224  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI1->STATE_OUT/serial/sub_11_add_2_add_5_13/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        17.502  2       
STATE_OUT/serial/n2742                                    NET DELAY         0.280        17.782  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI0->STATE_OUT/serial/sub_11_add_2_add_5_15/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        18.060  2       
STATE_OUT/serial/n6609                                    NET DELAY         0.280        18.340  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI1->STATE_OUT/serial/sub_11_add_2_add_5_15/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        18.618  2       
STATE_OUT/serial/n2744                                    NET DELAY         0.280        18.898  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI0->STATE_OUT/serial/sub_11_add_2_add_5_17/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        19.176  2       
STATE_OUT/serial/n6612                                    NET DELAY         0.280        19.456  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI1->STATE_OUT/serial/sub_11_add_2_add_5_17/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        19.734  2       
STATE_OUT/serial/n2746                                    NET DELAY         0.280        20.014  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI0->STATE_OUT/serial/sub_11_add_2_add_5_19/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        20.292  2       
STATE_OUT/serial/n6615                                    NET DELAY         0.280        20.572  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI1->STATE_OUT/serial/sub_11_add_2_add_5_19/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        20.850  2       
STATE_OUT/serial/n2748                                    NET DELAY         0.280        21.130  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI0->STATE_OUT/serial/sub_11_add_2_add_5_21/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        21.408  2       
STATE_OUT/serial/n6618                                    NET DELAY         0.280        21.688  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI1->STATE_OUT/serial/sub_11_add_2_add_5_21/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        21.966  2       
STATE_OUT/serial/n2750                                    NET DELAY         0.280        22.246  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI0->STATE_OUT/serial/sub_11_add_2_add_5_23/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        22.524  2       
STATE_OUT/serial/n6621                                    NET DELAY         0.280        22.804  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI1->STATE_OUT/serial/sub_11_add_2_add_5_23/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        23.082  2       
STATE_OUT/serial/n2752                                    NET DELAY         0.280        23.362  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/CI0->STATE_OUT/serial/sub_11_add_2_add_5_25/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        23.640  2       
STATE_OUT/serial/n6624                                    NET DELAY         0.280        23.920  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/CI1->STATE_OUT/serial/sub_11_add_2_add_5_25/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        24.198  2       
STATE_OUT/serial/n2754                                    NET DELAY         0.280        24.478  2       
STATE_OUT/serial/sub_11_add_2_add_5_27/D0->STATE_OUT/serial/sub_11_add_2_add_5_27/S0
                                          FA2             D0_TO_S0_DELAY    0.477        24.955  1       
STATE_OUT/serial/counter_31__N_153[25]                    NET DELAY         2.075        27.030  1       
STATE_OUT/serial/counter_31__I_36_i26_3_lut_4_lut/C->STATE_OUT/serial/counter_31__I_36_i26_3_lut_4_lut/Z
                                          LUT4            C_TO_Z_DELAY      0.477        27.507  1       
STATE_OUT/serial/counter_31__N_84[25] ( D )
                                                          NET DELAY         2.075        29.582  1       


                                                          CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000    100000.000  67      
SERCLK_OUT_c ( CK )                                       NET DELAY      4.150    100004.150  67      
                                                          Uncertainty    0.000    100004.150  
                                                          Setup time     0.199    100003.951  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                     100003.951  
Arrival Time                                                                         -29.582  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                               99974.369  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/init_c/Q  (FD1P3XZ)
Path End         : STATE_OUT/serial/counter_i24/D  (FD1P3XZ)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 28
Delay Ratio      : 61.5% (route), 38.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99974.927 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  67      
SERCLK_OUT_c                                              NET DELAY      4.150         4.150  67      



STATE_OUT/init_c/CK->STATE_OUT/init_c/Q   FD1P3XZ         CK_TO_Q_DELAY     1.391         5.541  68      
STATE_OUT/init                                            NET DELAY         2.355         7.896  68      
STATE_OUT/i1_2_lut/A->STATE_OUT/i1_2_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477         8.373  1       
STATE_OUT/counter_31__N_121[0]                            NET DELAY         2.075        10.448  1       
STATE_OUT/serial/sub_11_add_2_add_5_1/B1->STATE_OUT/serial/sub_11_add_2_add_5_1/CO1
                                          FA2             B1_TO_CO1_DELAY   0.358        10.806  2       
STATE_OUT/serial/n2730                                    NET DELAY         0.280        11.086  2       
STATE_OUT/serial/sub_11_add_2_add_5_3/CI0->STATE_OUT/serial/sub_11_add_2_add_5_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        11.364  2       
STATE_OUT/serial/n6591                                    NET DELAY         0.280        11.644  2       
STATE_OUT/serial/sub_11_add_2_add_5_3/CI1->STATE_OUT/serial/sub_11_add_2_add_5_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        11.922  2       
STATE_OUT/serial/n2732                                    NET DELAY         0.280        12.202  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI0->STATE_OUT/serial/sub_11_add_2_add_5_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        12.480  2       
STATE_OUT/serial/n6594                                    NET DELAY         0.280        12.760  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI1->STATE_OUT/serial/sub_11_add_2_add_5_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        13.038  2       
STATE_OUT/serial/n2734                                    NET DELAY         0.280        13.318  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI0->STATE_OUT/serial/sub_11_add_2_add_5_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        13.596  2       
STATE_OUT/serial/n6597                                    NET DELAY         0.280        13.876  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI1->STATE_OUT/serial/sub_11_add_2_add_5_7/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        14.154  2       
STATE_OUT/serial/n2736                                    NET DELAY         0.280        14.434  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI0->STATE_OUT/serial/sub_11_add_2_add_5_9/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        14.712  2       
STATE_OUT/serial/n6600                                    NET DELAY         0.280        14.992  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI1->STATE_OUT/serial/sub_11_add_2_add_5_9/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        15.270  2       
STATE_OUT/serial/n2738                                    NET DELAY         0.280        15.550  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI0->STATE_OUT/serial/sub_11_add_2_add_5_11/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        15.828  2       
STATE_OUT/serial/n6603                                    NET DELAY         0.280        16.108  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI1->STATE_OUT/serial/sub_11_add_2_add_5_11/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        16.386  2       
STATE_OUT/serial/n2740                                    NET DELAY         0.280        16.666  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI0->STATE_OUT/serial/sub_11_add_2_add_5_13/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        16.944  2       
STATE_OUT/serial/n6606                                    NET DELAY         0.280        17.224  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI1->STATE_OUT/serial/sub_11_add_2_add_5_13/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        17.502  2       
STATE_OUT/serial/n2742                                    NET DELAY         0.280        17.782  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI0->STATE_OUT/serial/sub_11_add_2_add_5_15/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        18.060  2       
STATE_OUT/serial/n6609                                    NET DELAY         0.280        18.340  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI1->STATE_OUT/serial/sub_11_add_2_add_5_15/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        18.618  2       
STATE_OUT/serial/n2744                                    NET DELAY         0.280        18.898  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI0->STATE_OUT/serial/sub_11_add_2_add_5_17/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        19.176  2       
STATE_OUT/serial/n6612                                    NET DELAY         0.280        19.456  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI1->STATE_OUT/serial/sub_11_add_2_add_5_17/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        19.734  2       
STATE_OUT/serial/n2746                                    NET DELAY         0.280        20.014  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI0->STATE_OUT/serial/sub_11_add_2_add_5_19/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        20.292  2       
STATE_OUT/serial/n6615                                    NET DELAY         0.280        20.572  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI1->STATE_OUT/serial/sub_11_add_2_add_5_19/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        20.850  2       
STATE_OUT/serial/n2748                                    NET DELAY         0.280        21.130  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI0->STATE_OUT/serial/sub_11_add_2_add_5_21/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        21.408  2       
STATE_OUT/serial/n6618                                    NET DELAY         0.280        21.688  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI1->STATE_OUT/serial/sub_11_add_2_add_5_21/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        21.966  2       
STATE_OUT/serial/n2750                                    NET DELAY         0.280        22.246  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI0->STATE_OUT/serial/sub_11_add_2_add_5_23/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        22.524  2       
STATE_OUT/serial/n6621                                    NET DELAY         0.280        22.804  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI1->STATE_OUT/serial/sub_11_add_2_add_5_23/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        23.082  2       
STATE_OUT/serial/n2752                                    NET DELAY         0.280        23.362  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/CI0->STATE_OUT/serial/sub_11_add_2_add_5_25/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        23.640  2       
STATE_OUT/serial/n6624                                    NET DELAY         0.280        23.920  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/D1->STATE_OUT/serial/sub_11_add_2_add_5_25/S1
                                          FA2             D1_TO_S1_DELAY    0.477        24.397  1       
STATE_OUT/serial/counter_31__N_153[24]                    NET DELAY         2.075        26.472  1       
STATE_OUT/serial/counter_31__I_36_i25_3_lut_4_lut/C->STATE_OUT/serial/counter_31__I_36_i25_3_lut_4_lut/Z
                                          LUT4            C_TO_Z_DELAY      0.477        26.949  1       
STATE_OUT/serial/counter_31__N_84[24] ( D )
                                                          NET DELAY         2.075        29.024  1       


                                                          CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000    100000.000  67      
SERCLK_OUT_c ( CK )                                       NET DELAY      4.150    100004.150  67      
                                                          Uncertainty    0.000    100004.150  
                                                          Setup time     0.199    100003.951  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                     100003.951  
Arrival Time                                                                         -29.024  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                               99974.927  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/init_c/Q  (FD1P3XZ)
Path End         : STATE_OUT/serial/counter_i23/D  (FD1P3XZ)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 27
Delay Ratio      : 61.8% (route), 38.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99975.485 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  67      
SERCLK_OUT_c                                              NET DELAY      4.150         4.150  67      



STATE_OUT/init_c/CK->STATE_OUT/init_c/Q   FD1P3XZ         CK_TO_Q_DELAY     1.391         5.541  68      
STATE_OUT/init                                            NET DELAY         2.355         7.896  68      
STATE_OUT/i1_2_lut/A->STATE_OUT/i1_2_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477         8.373  1       
STATE_OUT/counter_31__N_121[0]                            NET DELAY         2.075        10.448  1       
STATE_OUT/serial/sub_11_add_2_add_5_1/B1->STATE_OUT/serial/sub_11_add_2_add_5_1/CO1
                                          FA2             B1_TO_CO1_DELAY   0.358        10.806  2       
STATE_OUT/serial/n2730                                    NET DELAY         0.280        11.086  2       
STATE_OUT/serial/sub_11_add_2_add_5_3/CI0->STATE_OUT/serial/sub_11_add_2_add_5_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        11.364  2       
STATE_OUT/serial/n6591                                    NET DELAY         0.280        11.644  2       
STATE_OUT/serial/sub_11_add_2_add_5_3/CI1->STATE_OUT/serial/sub_11_add_2_add_5_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        11.922  2       
STATE_OUT/serial/n2732                                    NET DELAY         0.280        12.202  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI0->STATE_OUT/serial/sub_11_add_2_add_5_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        12.480  2       
STATE_OUT/serial/n6594                                    NET DELAY         0.280        12.760  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI1->STATE_OUT/serial/sub_11_add_2_add_5_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        13.038  2       
STATE_OUT/serial/n2734                                    NET DELAY         0.280        13.318  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI0->STATE_OUT/serial/sub_11_add_2_add_5_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        13.596  2       
STATE_OUT/serial/n6597                                    NET DELAY         0.280        13.876  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI1->STATE_OUT/serial/sub_11_add_2_add_5_7/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        14.154  2       
STATE_OUT/serial/n2736                                    NET DELAY         0.280        14.434  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI0->STATE_OUT/serial/sub_11_add_2_add_5_9/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        14.712  2       
STATE_OUT/serial/n6600                                    NET DELAY         0.280        14.992  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI1->STATE_OUT/serial/sub_11_add_2_add_5_9/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        15.270  2       
STATE_OUT/serial/n2738                                    NET DELAY         0.280        15.550  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI0->STATE_OUT/serial/sub_11_add_2_add_5_11/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        15.828  2       
STATE_OUT/serial/n6603                                    NET DELAY         0.280        16.108  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI1->STATE_OUT/serial/sub_11_add_2_add_5_11/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        16.386  2       
STATE_OUT/serial/n2740                                    NET DELAY         0.280        16.666  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI0->STATE_OUT/serial/sub_11_add_2_add_5_13/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        16.944  2       
STATE_OUT/serial/n6606                                    NET DELAY         0.280        17.224  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI1->STATE_OUT/serial/sub_11_add_2_add_5_13/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        17.502  2       
STATE_OUT/serial/n2742                                    NET DELAY         0.280        17.782  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI0->STATE_OUT/serial/sub_11_add_2_add_5_15/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        18.060  2       
STATE_OUT/serial/n6609                                    NET DELAY         0.280        18.340  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI1->STATE_OUT/serial/sub_11_add_2_add_5_15/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        18.618  2       
STATE_OUT/serial/n2744                                    NET DELAY         0.280        18.898  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI0->STATE_OUT/serial/sub_11_add_2_add_5_17/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        19.176  2       
STATE_OUT/serial/n6612                                    NET DELAY         0.280        19.456  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI1->STATE_OUT/serial/sub_11_add_2_add_5_17/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        19.734  2       
STATE_OUT/serial/n2746                                    NET DELAY         0.280        20.014  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI0->STATE_OUT/serial/sub_11_add_2_add_5_19/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        20.292  2       
STATE_OUT/serial/n6615                                    NET DELAY         0.280        20.572  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI1->STATE_OUT/serial/sub_11_add_2_add_5_19/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        20.850  2       
STATE_OUT/serial/n2748                                    NET DELAY         0.280        21.130  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI0->STATE_OUT/serial/sub_11_add_2_add_5_21/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        21.408  2       
STATE_OUT/serial/n6618                                    NET DELAY         0.280        21.688  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI1->STATE_OUT/serial/sub_11_add_2_add_5_21/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        21.966  2       
STATE_OUT/serial/n2750                                    NET DELAY         0.280        22.246  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI0->STATE_OUT/serial/sub_11_add_2_add_5_23/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        22.524  2       
STATE_OUT/serial/n6621                                    NET DELAY         0.280        22.804  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI1->STATE_OUT/serial/sub_11_add_2_add_5_23/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        23.082  2       
STATE_OUT/serial/n2752                                    NET DELAY         0.280        23.362  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/D0->STATE_OUT/serial/sub_11_add_2_add_5_25/S0
                                          FA2             D0_TO_S0_DELAY    0.477        23.839  1       
STATE_OUT/serial/counter_31__N_153[23]                    NET DELAY         2.075        25.914  1       
STATE_OUT/serial/counter_31__I_36_i24_3_lut_4_lut/C->STATE_OUT/serial/counter_31__I_36_i24_3_lut_4_lut/Z
                                          LUT4            C_TO_Z_DELAY      0.477        26.391  1       
STATE_OUT/serial/counter_31__N_84[23] ( D )
                                                          NET DELAY         2.075        28.466  1       


                                                          CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000    100000.000  67      
SERCLK_OUT_c ( CK )                                       NET DELAY      4.150    100004.150  67      
                                                          Uncertainty    0.000    100004.150  
                                                          Setup time     0.199    100003.951  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                     100003.951  
Arrival Time                                                                         -28.466  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                               99975.485  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/init_c/Q  (FD1P3XZ)
Path End         : STATE_OUT/serial/counter_i22/D  (FD1P3XZ)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 26
Delay Ratio      : 62.0% (route), 38.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99976.043 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  67      
SERCLK_OUT_c                                              NET DELAY      4.150         4.150  67      



STATE_OUT/init_c/CK->STATE_OUT/init_c/Q   FD1P3XZ         CK_TO_Q_DELAY     1.391         5.541  68      
STATE_OUT/init                                            NET DELAY         2.355         7.896  68      
STATE_OUT/i1_2_lut/A->STATE_OUT/i1_2_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477         8.373  1       
STATE_OUT/counter_31__N_121[0]                            NET DELAY         2.075        10.448  1       
STATE_OUT/serial/sub_11_add_2_add_5_1/B1->STATE_OUT/serial/sub_11_add_2_add_5_1/CO1
                                          FA2             B1_TO_CO1_DELAY   0.358        10.806  2       
STATE_OUT/serial/n2730                                    NET DELAY         0.280        11.086  2       
STATE_OUT/serial/sub_11_add_2_add_5_3/CI0->STATE_OUT/serial/sub_11_add_2_add_5_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        11.364  2       
STATE_OUT/serial/n6591                                    NET DELAY         0.280        11.644  2       
STATE_OUT/serial/sub_11_add_2_add_5_3/CI1->STATE_OUT/serial/sub_11_add_2_add_5_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        11.922  2       
STATE_OUT/serial/n2732                                    NET DELAY         0.280        12.202  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI0->STATE_OUT/serial/sub_11_add_2_add_5_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        12.480  2       
STATE_OUT/serial/n6594                                    NET DELAY         0.280        12.760  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI1->STATE_OUT/serial/sub_11_add_2_add_5_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        13.038  2       
STATE_OUT/serial/n2734                                    NET DELAY         0.280        13.318  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI0->STATE_OUT/serial/sub_11_add_2_add_5_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        13.596  2       
STATE_OUT/serial/n6597                                    NET DELAY         0.280        13.876  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI1->STATE_OUT/serial/sub_11_add_2_add_5_7/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        14.154  2       
STATE_OUT/serial/n2736                                    NET DELAY         0.280        14.434  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI0->STATE_OUT/serial/sub_11_add_2_add_5_9/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        14.712  2       
STATE_OUT/serial/n6600                                    NET DELAY         0.280        14.992  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI1->STATE_OUT/serial/sub_11_add_2_add_5_9/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        15.270  2       
STATE_OUT/serial/n2738                                    NET DELAY         0.280        15.550  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI0->STATE_OUT/serial/sub_11_add_2_add_5_11/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        15.828  2       
STATE_OUT/serial/n6603                                    NET DELAY         0.280        16.108  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI1->STATE_OUT/serial/sub_11_add_2_add_5_11/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        16.386  2       
STATE_OUT/serial/n2740                                    NET DELAY         0.280        16.666  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI0->STATE_OUT/serial/sub_11_add_2_add_5_13/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        16.944  2       
STATE_OUT/serial/n6606                                    NET DELAY         0.280        17.224  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI1->STATE_OUT/serial/sub_11_add_2_add_5_13/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        17.502  2       
STATE_OUT/serial/n2742                                    NET DELAY         0.280        17.782  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI0->STATE_OUT/serial/sub_11_add_2_add_5_15/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        18.060  2       
STATE_OUT/serial/n6609                                    NET DELAY         0.280        18.340  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI1->STATE_OUT/serial/sub_11_add_2_add_5_15/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        18.618  2       
STATE_OUT/serial/n2744                                    NET DELAY         0.280        18.898  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI0->STATE_OUT/serial/sub_11_add_2_add_5_17/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        19.176  2       
STATE_OUT/serial/n6612                                    NET DELAY         0.280        19.456  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI1->STATE_OUT/serial/sub_11_add_2_add_5_17/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        19.734  2       
STATE_OUT/serial/n2746                                    NET DELAY         0.280        20.014  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI0->STATE_OUT/serial/sub_11_add_2_add_5_19/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        20.292  2       
STATE_OUT/serial/n6615                                    NET DELAY         0.280        20.572  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI1->STATE_OUT/serial/sub_11_add_2_add_5_19/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        20.850  2       
STATE_OUT/serial/n2748                                    NET DELAY         0.280        21.130  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI0->STATE_OUT/serial/sub_11_add_2_add_5_21/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        21.408  2       
STATE_OUT/serial/n6618                                    NET DELAY         0.280        21.688  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI1->STATE_OUT/serial/sub_11_add_2_add_5_21/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        21.966  2       
STATE_OUT/serial/n2750                                    NET DELAY         0.280        22.246  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI0->STATE_OUT/serial/sub_11_add_2_add_5_23/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        22.524  2       
STATE_OUT/serial/n6621                                    NET DELAY         0.280        22.804  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/D1->STATE_OUT/serial/sub_11_add_2_add_5_23/S1
                                          FA2             D1_TO_S1_DELAY    0.477        23.281  1       
STATE_OUT/serial/counter_31__N_153[22]                    NET DELAY         2.075        25.356  1       
STATE_OUT/serial/counter_31__I_36_i23_3_lut_4_lut/C->STATE_OUT/serial/counter_31__I_36_i23_3_lut_4_lut/Z
                                          LUT4            C_TO_Z_DELAY      0.477        25.833  1       
STATE_OUT/serial/counter_31__N_84[22] ( D )
                                                          NET DELAY         2.075        27.908  1       


                                                          CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000    100000.000  67      
SERCLK_OUT_c ( CK )                                       NET DELAY      4.150    100004.150  67      
                                                          Uncertainty    0.000    100004.150  
                                                          Setup time     0.199    100003.951  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                     100003.951  
Arrival Time                                                                         -27.908  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                               99976.043  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################

4.2  Hold Detailed Report
==========================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/init_c/Q  (FD1P3XZ)
Path End         : STATE_OUT/serial/status_send/D  (FD1P3XZ)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 1
Delay Ratio      : 62.9% (route), 37.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.746 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  67      
SERCLK_OUT_c                                              NET DELAY      4.150         4.150  67      



STATE_OUT/init_c/CK->STATE_OUT/init_c/Q   FD1P3XZ         CK_TO_Q_DELAY  1.391         5.541  68      
STATE_OUT/init ( D )                                      NET DELAY      2.355         7.896  68      


                                                          CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  67      
SERCLK_OUT_c ( CK )                                       NET DELAY      4.150         4.150  67      
                                                          Uncertainty    0.000         4.150  
                                                          Hold time      0.000         4.150  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         -4.150  
Arrival Time                                                                           7.896  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   3.746  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/serial/counter_i4/Q  (FD1P3XZ)
Path End         : STATE_OUT/serial/counter_i4/D  (FD1P3XZ)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  67      
SERCLK_OUT_c ( CK )                                       NET DELAY      4.150         4.150  67      



STATE_OUT/serial/counter_i4/CK->STATE_OUT/serial/counter_i4/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391         5.541  3       
STATE_OUT/serial/counter[4]                               NET DELAY      0.280         5.821  3       
STATE_OUT/serial/counter_31__I_36_i5_3_lut_4_lut/A->STATE_OUT/serial/counter_31__I_36_i5_3_lut_4_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.450         6.271  1       
STATE_OUT/serial/counter_31__N_84[4] ( D )
                                                          NET DELAY      2.075         8.346  1       


                                                          CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  67      
SERCLK_OUT_c ( CK )                                       NET DELAY      4.150         4.150  67      
                                                          Uncertainty    0.000         4.150  
                                                          Hold time      0.000         4.150  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         -4.150  
Arrival Time                                                                           8.346  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   4.196  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Sreg_i1/Q  (FD1P3XZ)
Path End         : STATE_OUT/serial/aux_i1/D  (FD1P3XZ)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  67      
SERCLK_OUT_c                                              NET DELAY      4.150         4.150  67      



Sreg_i1/CK->Sreg_i1/Q                     FD1P3XZ         CK_TO_Q_DELAY  1.391         5.541  8       
Sreg_c_0                                                  NET DELAY      0.280         5.821  8       
STATE_OUT/serial/aux_3__I_0_i2_3_lut_4_lut/A->STATE_OUT/serial/aux_3__I_0_i2_3_lut_4_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.450         6.271  2       
STATE_OUT/serial/aux_3__N_116[1] ( D )                    NET DELAY      2.075         8.346  2       


                                                          CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  67      
SERCLK_OUT_c ( CK )                                       NET DELAY      4.150         4.150  67      
                                                          Uncertainty    0.000         4.150  
                                                          Hold time      0.000         4.150  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         -4.150  
Arrival Time                                                                           8.346  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   4.196  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/serial/counter_i0/Q  (FD1P3XZ)
Path End         : STATE_OUT/serial/counter_i0/D  (FD1P3XZ)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  67      
SERCLK_OUT_c ( CK )                                       NET DELAY      4.150         4.150  67      



STATE_OUT/serial/counter_i0/CK->STATE_OUT/serial/counter_i0/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391         5.541  3       
STATE_OUT/counter[0]                                      NET DELAY      0.280         5.821  3       
STATE_OUT/serial/counter_31__I_36_i1_3_lut_4_lut/B->STATE_OUT/serial/counter_31__I_36_i1_3_lut_4_lut/Z
                                          LUT4            B_TO_Z_DELAY   0.450         6.271  1       
STATE_OUT/serial/counter_31__N_84[0] ( D )
                                                          NET DELAY      2.075         8.346  1       


                                                          CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  67      
SERCLK_OUT_c ( CK )                                       NET DELAY      4.150         4.150  67      
                                                          Uncertainty    0.000         4.150  
                                                          Hold time      0.000         4.150  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         -4.150  
Arrival Time                                                                           8.346  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   4.196  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/cont_139__i3/Q  (FD1P3XZ)
Path End         : STATE_OUT/cont_139__i3/D  (FD1P3XZ)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  67      
SERCLK_OUT_c ( CK )                                       NET DELAY      4.150         4.150  67      



STATE_OUT/cont_139__i3/CK->STATE_OUT/cont_139__i3/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391         5.541  2       
STATE_OUT/cont[3]                                         NET DELAY      0.280         5.821  2       
STATE_OUT/i2070_3_lut/A->STATE_OUT/i2070_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.450         6.271  1       
STATE_OUT/n21[3] ( D )                                    NET DELAY      2.075         8.346  1       


                                                          CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  67      
SERCLK_OUT_c ( CK )                                       NET DELAY      4.150         4.150  67      
                                                          Uncertainty    0.000         4.150  
                                                          Hold time      0.000         4.150  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         -4.150  
Arrival Time                                                                           8.346  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   4.196  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/cont_139__i2/Q  (FD1P3XZ)
Path End         : STATE_OUT/cont_139__i2/D  (FD1P3XZ)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  67      
SERCLK_OUT_c ( CK )                                       NET DELAY      4.150         4.150  67      



STATE_OUT/cont_139__i2/CK->STATE_OUT/cont_139__i2/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391         5.541  3       
STATE_OUT/cont[2]                                         NET DELAY      0.280         5.821  3       
STATE_OUT/i2063_2_lut_4_lut/A->STATE_OUT/i2063_2_lut_4_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.450         6.271  1       
STATE_OUT/n21[2] ( D )                                    NET DELAY      2.075         8.346  1       


                                                          CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  67      
SERCLK_OUT_c ( CK )                                       NET DELAY      4.150         4.150  67      
                                                          Uncertainty    0.000         4.150  
                                                          Hold time      0.000         4.150  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         -4.150  
Arrival Time                                                                           8.346  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   4.196  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/cont_139__i1/Q  (FD1P3XZ)
Path End         : STATE_OUT/cont_139__i1/D  (FD1P3XZ)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  67      
SERCLK_OUT_c ( CK )                                       NET DELAY      4.150         4.150  67      



STATE_OUT/cont_139__i1/CK->STATE_OUT/cont_139__i1/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391         5.541  4       
STATE_OUT/cont[1]                                         NET DELAY      0.280         5.821  4       
STATE_OUT/i2056_2_lut_3_lut/C->STATE_OUT/i2056_2_lut_3_lut/Z
                                          LUT4            C_TO_Z_DELAY   0.450         6.271  1       
STATE_OUT/n21[1] ( D )                                    NET DELAY      2.075         8.346  1       


                                                          CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  67      
SERCLK_OUT_c ( CK )                                       NET DELAY      4.150         4.150  67      
                                                          Uncertainty    0.000         4.150  
                                                          Hold time      0.000         4.150  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         -4.150  
Arrival Time                                                                           8.346  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   4.196  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/cont_139__i0/Q  (FD1P3XZ)
Path End         : STATE_OUT/cont_139__i0/D  (FD1P3XZ)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  67      
SERCLK_OUT_c ( CK )                                       NET DELAY      4.150         4.150  67      



STATE_OUT/cont_139__i0/CK->STATE_OUT/cont_139__i0/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391         5.541  5       
STATE_OUT/cont[0]                                         NET DELAY      0.280         5.821  5       
STATE_OUT/i2048_2_lut/B->STATE_OUT/i2048_2_lut/Z
                                          LUT4            B_TO_Z_DELAY   0.450         6.271  1       
STATE_OUT/n21[0] ( D )                                    NET DELAY      2.075         8.346  1       


                                                          CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  67      
SERCLK_OUT_c ( CK )                                       NET DELAY      4.150         4.150  67      
                                                          Uncertainty    0.000         4.150  
                                                          Hold time      0.000         4.150  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         -4.150  
Arrival Time                                                                           8.346  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   4.196  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/waiting_c/Q  (FD1P3XZ)
Path End         : STATE_OUT/waiting_c/D  (FD1P3XZ)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  67      
SERCLK_OUT_c ( CK )                                       NET DELAY      4.150         4.150  67      



STATE_OUT/waiting_c/CK->STATE_OUT/waiting_c/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391         5.541  6       
STATE_OUT/waiting                                         NET DELAY      0.280         5.821  6       
STATE_OUT/i1_2_lut_adj_43/A->STATE_OUT/i1_2_lut_adj_43/Z
                                          LUT4            A_TO_Z_DELAY   0.450         6.271  1       
STATE_OUT/n1634 ( D )                                     NET DELAY      2.075         8.346  1       


                                                          CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  67      
SERCLK_OUT_c ( CK )                                       NET DELAY      4.150         4.150  67      
                                                          Uncertainty    0.000         4.150  
                                                          Hold time      0.000         4.150  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         -4.150  
Arrival Time                                                                           8.346  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   4.196  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : mainTimer/state/Q  (FD1P3XZ)
Path End         : Sreg_i2/D  (FD1P3XZ)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  67      
SERCLK_OUT_c                                              NET DELAY      4.150         4.150  67      



mainTimer/state/CK->mainTimer/state/Q     FD1P3XZ         CK_TO_Q_DELAY  1.391         5.541  24      
TIME_OUT                                                  NET DELAY      0.280         5.821  24      
i1_4_lut/A->i1_4_lut/Z                    LUT4            A_TO_Z_DELAY   0.450         6.271  2       
Snext[1] ( D )                                            NET DELAY      2.075         8.346  2       


                                                          CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  67      
SERCLK_OUT_c ( CK )                                       NET DELAY      4.150         4.150  67      
                                                          Uncertainty    0.000         4.150  
                                                          Hold time      0.000         4.150  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         -4.150  
Arrival Time                                                                           8.346  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   4.196  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################

