#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001267491bb00 .scope module, "PipeLine_sim" "PipeLine_sim" 2 45;
 .timescale 0 0;
v00000126749ae0d0_0 .net "PC", 31 0, L_0000012674a3a490;  1 drivers
v00000126749ae170_0 .net "cycles_consumed", 31 0, v00000126749acf50_0;  1 drivers
v00000126749ade50_0 .var "input_clk", 0 0;
v00000126749ac230_0 .var "rst", 0 0;
S_0000012674729f80 .scope module, "cpu" "PL_CPU" 2 51, 3 2 0, S_000001267491bb00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_00000126748efba0 .functor NOR 1, v00000126749ade50_0, v000001267499c8e0_0, C4<0>, C4<0>;
L_00000126748f0fc0 .functor AND 1, v00000126749846c0_0, v00000126749844e0_0, C4<1>, C4<1>;
L_00000126748f0690 .functor AND 1, L_00000126748f0fc0, L_00000126749adef0, C4<1>, C4<1>;
L_00000126748f0930 .functor AND 1, v0000012674972660_0, v0000012674971300_0, C4<1>, C4<1>;
L_00000126748efe40 .functor AND 1, L_00000126748f0930, L_00000126749ae210, C4<1>, C4<1>;
L_00000126748efc10 .functor AND 1, v000001267499d560_0, v000001267499e960_0, C4<1>, C4<1>;
L_00000126748f1030 .functor AND 1, L_00000126748efc10, L_00000126749ac2d0, C4<1>, C4<1>;
L_00000126748efeb0 .functor AND 1, v00000126749846c0_0, v00000126749844e0_0, C4<1>, C4<1>;
L_00000126748eff20 .functor AND 1, L_00000126748efeb0, L_00000126749ac550, C4<1>, C4<1>;
L_00000126748f0700 .functor AND 1, v0000012674972660_0, v0000012674971300_0, C4<1>, C4<1>;
L_00000126748f0150 .functor AND 1, L_00000126748f0700, L_00000126749ac7d0, C4<1>, C4<1>;
L_00000126748eff90 .functor AND 1, v000001267499d560_0, v000001267499e960_0, C4<1>, C4<1>;
L_00000126748f01c0 .functor AND 1, L_00000126748eff90, L_00000126749ac870, C4<1>, C4<1>;
L_00000126749b4280 .functor NOT 1, L_00000126748efba0, C4<0>, C4<0>, C4<0>;
L_00000126749b55c0 .functor NOT 1, L_00000126748efba0, C4<0>, C4<0>, C4<0>;
L_0000012674a1b8c0 .functor NOT 1, L_00000126748efba0, C4<0>, C4<0>, C4<0>;
L_0000012674a1bd90 .functor NOT 1, L_00000126748efba0, C4<0>, C4<0>, C4<0>;
L_0000012674a1be00 .functor NOT 1, L_00000126748efba0, C4<0>, C4<0>, C4<0>;
L_0000012674a3a490 .functor BUFZ 32, v000001267499a400_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000126749a1020_0 .net "EX1_ALU_OPER1", 31 0, L_00000126749b5e80;  1 drivers
v000001267499f900_0 .net "EX1_ALU_OPER2", 31 0, L_0000012674a1a4a0;  1 drivers
v00000126749a01c0_0 .net "EX1_PC", 31 0, v0000012674982140_0;  1 drivers
v00000126749a0bc0_0 .net "EX1_PFC", 31 0, v0000012674982280_0;  1 drivers
v00000126749a0d00_0 .net "EX1_PFC_to_IF", 31 0, L_00000126749b1d70;  1 drivers
v000001267499f040_0 .net "EX1_forward_to_B", 31 0, v0000012674981740_0;  1 drivers
v000001267499eaa0_0 .net "EX1_is_beq", 0 0, v0000012674981e20_0;  1 drivers
v00000126749a0620_0 .net "EX1_is_bne", 0 0, v0000012674980ca0_0;  1 drivers
v00000126749a0440_0 .net "EX1_is_jal", 0 0, v0000012674982320_0;  1 drivers
v000001267499f360_0 .net "EX1_is_jr", 0 0, v0000012674981b00_0;  1 drivers
v000001267499edc0_0 .net "EX1_is_oper2_immed", 0 0, v00000126749814c0_0;  1 drivers
v000001267499ffe0_0 .net "EX1_memread", 0 0, v0000012674981ba0_0;  1 drivers
v00000126749a04e0_0 .net "EX1_memwrite", 0 0, v0000012674982aa0_0;  1 drivers
v000001267499fcc0_0 .net "EX1_opcode", 11 0, v0000012674982d20_0;  1 drivers
v000001267499fa40_0 .net "EX1_predicted", 0 0, v0000012674981ec0_0;  1 drivers
v000001267499ee60_0 .net "EX1_rd_ind", 4 0, v0000012674981240_0;  1 drivers
v000001267499f0e0_0 .net "EX1_rd_indzero", 0 0, v00000126749826e0_0;  1 drivers
v000001267499fc20_0 .net "EX1_regwrite", 0 0, v0000012674982780_0;  1 drivers
v000001267499fd60_0 .net "EX1_rs1", 31 0, v00000126749820a0_0;  1 drivers
v000001267499fea0_0 .net "EX1_rs1_ind", 4 0, v0000012674982820_0;  1 drivers
v00000126749a0ee0_0 .net "EX1_rs2", 31 0, v00000126749821e0_0;  1 drivers
v00000126749a0580_0 .net "EX1_rs2_ind", 4 0, v00000126749828c0_0;  1 drivers
v000001267499fe00_0 .net "EX1_rs2_out", 31 0, L_0000012674a1a660;  1 drivers
v00000126749a0da0_0 .net "EX2_ALU_OPER1", 31 0, v00000126749841c0_0;  1 drivers
v00000126749a03a0_0 .net "EX2_ALU_OPER2", 31 0, v0000012674983680_0;  1 drivers
v000001267499eb40_0 .net "EX2_ALU_OUT", 31 0, L_00000126749b2090;  1 drivers
v000001267499f4a0_0 .net "EX2_PC", 31 0, v0000012674983720_0;  1 drivers
v000001267499f220_0 .net "EX2_PFC_to_IF", 31 0, v0000012674984580_0;  1 drivers
v00000126749a09e0_0 .net "EX2_forward_to_B", 31 0, v0000012674983ea0_0;  1 drivers
v000001267499f540_0 .net "EX2_is_beq", 0 0, v0000012674984620_0;  1 drivers
v00000126749a0f80_0 .net "EX2_is_bne", 0 0, v0000012674983b80_0;  1 drivers
v00000126749a0e40_0 .net "EX2_is_jal", 0 0, v00000126749837c0_0;  1 drivers
v00000126749a1200_0 .net "EX2_is_jr", 0 0, v0000012674983860_0;  1 drivers
v00000126749a10c0_0 .net "EX2_is_oper2_immed", 0 0, v0000012674983f40_0;  1 drivers
v000001267499f5e0_0 .net "EX2_memread", 0 0, v0000012674983fe0_0;  1 drivers
v00000126749a0800_0 .net "EX2_memwrite", 0 0, v0000012674984080_0;  1 drivers
v000001267499fae0_0 .net "EX2_opcode", 11 0, v0000012674984120_0;  1 drivers
v00000126749a1160_0 .net "EX2_predicted", 0 0, v0000012674984260_0;  1 drivers
v000001267499ebe0_0 .net "EX2_rd_ind", 4 0, v0000012674984300_0;  1 drivers
v00000126749a0a80_0 .net "EX2_rd_indzero", 0 0, v00000126749844e0_0;  1 drivers
v00000126749a0b20_0 .net "EX2_regwrite", 0 0, v00000126749846c0_0;  1 drivers
v000001267499f400_0 .net "EX2_rs1", 31 0, v00000126749843a0_0;  1 drivers
v000001267499ec80_0 .net "EX2_rs1_ind", 4 0, v0000012674983180_0;  1 drivers
v00000126749a06c0_0 .net "EX2_rs2_ind", 4 0, v0000012674983220_0;  1 drivers
v000001267499ed20_0 .net "EX2_rs2_out", 31 0, v00000126749832c0_0;  1 drivers
v000001267499ef00_0 .net "ID_INST", 31 0, v0000012674988b90_0;  1 drivers
v000001267499f180_0 .net "ID_PC", 31 0, v0000012674988c30_0;  1 drivers
v000001267499efa0_0 .net "ID_PFC_to_EX", 31 0, L_00000126749b06f0;  1 drivers
v000001267499f680_0 .net "ID_PFC_to_IF", 31 0, L_00000126749b0f10;  1 drivers
v00000126749a0260_0 .net "ID_forward_to_B", 31 0, L_00000126749afa70;  1 drivers
v000001267499ff40_0 .net "ID_is_beq", 0 0, L_00000126749b00b0;  1 drivers
v00000126749a0760_0 .net "ID_is_bne", 0 0, L_00000126749b0150;  1 drivers
v000001267499f2c0_0 .net "ID_is_j", 0 0, L_00000126749b1410;  1 drivers
v00000126749a0c60_0 .net "ID_is_jal", 0 0, L_00000126749b2130;  1 drivers
v00000126749a0300_0 .net "ID_is_jr", 0 0, L_00000126749b01f0;  1 drivers
v00000126749a08a0_0 .net "ID_is_oper2_immed", 0 0, L_00000126749b5b70;  1 drivers
v00000126749a0080_0 .net "ID_memread", 0 0, L_00000126749b1690;  1 drivers
v00000126749a0940_0 .net "ID_memwrite", 0 0, L_00000126749b2310;  1 drivers
v000001267499f720_0 .net "ID_opcode", 11 0, v000001267499ab80_0;  1 drivers
v00000126749a0120_0 .net "ID_predicted", 0 0, v000001267498a5d0_0;  1 drivers
v00000126749a15c0_0 .net "ID_rd_ind", 4 0, v000001267499aa40_0;  1 drivers
v00000126749a1660_0 .net "ID_regwrite", 0 0, L_00000126749b2770;  1 drivers
v00000126749a1700_0 .net "ID_rs1", 31 0, v0000012674987830_0;  1 drivers
v00000126749a1980_0 .net "ID_rs1_ind", 4 0, v000001267499a680_0;  1 drivers
v00000126749a17a0_0 .net "ID_rs2", 31 0, v00000126749878d0_0;  1 drivers
v00000126749a1840_0 .net "ID_rs2_ind", 4 0, v000001267499b3a0_0;  1 drivers
v00000126749a18e0_0 .net "IF_INST", 31 0, L_00000126749b43d0;  1 drivers
v00000126749a12a0_0 .net "IF_pc", 31 0, v000001267499a400_0;  1 drivers
v00000126749a1340_0 .net "MEM_ALU_OUT", 31 0, v0000012674973100_0;  1 drivers
v00000126749a13e0_0 .net "MEM_Data_mem_out", 31 0, v000001267499e640_0;  1 drivers
v00000126749a1480_0 .net "MEM_memread", 0 0, v0000012674972d40_0;  1 drivers
v00000126749a1520_0 .net "MEM_memwrite", 0 0, v00000126749732e0_0;  1 drivers
v00000126749adf90_0 .net "MEM_opcode", 11 0, v0000012674972980_0;  1 drivers
v00000126749ad590_0 .net "MEM_rd_ind", 4 0, v0000012674972fc0_0;  1 drivers
v00000126749adbd0_0 .net "MEM_rd_indzero", 0 0, v0000012674971300_0;  1 drivers
v00000126749ae5d0_0 .net "MEM_regwrite", 0 0, v0000012674972660_0;  1 drivers
v00000126749acd70_0 .net "MEM_rs2", 31 0, v0000012674973240_0;  1 drivers
v00000126749ad770_0 .net "PC", 31 0, L_0000012674a3a490;  alias, 1 drivers
v00000126749ae670_0 .net "STALL_ID1_FLUSH", 0 0, v000001267498ad50_0;  1 drivers
v00000126749ace10_0 .net "STALL_ID2_FLUSH", 0 0, v000001267498a990_0;  1 drivers
v00000126749ae3f0_0 .net "STALL_IF_FLUSH", 0 0, v000001267498cd30_0;  1 drivers
v00000126749ad270_0 .net "WB_ALU_OUT", 31 0, v000001267499c700_0;  1 drivers
v00000126749ad3b0_0 .net "WB_Data_mem_out", 31 0, v000001267499db00_0;  1 drivers
v00000126749ae710_0 .net "WB_memread", 0 0, v000001267499cde0_0;  1 drivers
v00000126749ad4f0_0 .net "WB_rd_ind", 4 0, v000001267499d2e0_0;  1 drivers
v00000126749ae530_0 .net "WB_rd_indzero", 0 0, v000001267499e960_0;  1 drivers
v00000126749ad810_0 .net "WB_regwrite", 0 0, v000001267499d560_0;  1 drivers
v00000126749acc30_0 .net "Wrong_prediction", 0 0, L_0000012674a1bc40;  1 drivers
v00000126749ac5f0_0 .net *"_ivl_1", 0 0, L_00000126748f0fc0;  1 drivers
v00000126749ac910_0 .net *"_ivl_13", 0 0, L_00000126748efc10;  1 drivers
v00000126749ae2b0_0 .net *"_ivl_14", 0 0, L_00000126749ac2d0;  1 drivers
v00000126749ae350_0 .net *"_ivl_19", 0 0, L_00000126748efeb0;  1 drivers
v00000126749ac690_0 .net *"_ivl_2", 0 0, L_00000126749adef0;  1 drivers
v00000126749ae490_0 .net *"_ivl_20", 0 0, L_00000126749ac550;  1 drivers
v00000126749aceb0_0 .net *"_ivl_25", 0 0, L_00000126748f0700;  1 drivers
v00000126749ac4b0_0 .net *"_ivl_26", 0 0, L_00000126749ac7d0;  1 drivers
v00000126749aca50_0 .net *"_ivl_31", 0 0, L_00000126748eff90;  1 drivers
v00000126749ac9b0_0 .net *"_ivl_32", 0 0, L_00000126749ac870;  1 drivers
v00000126749ad630_0 .net *"_ivl_40", 31 0, L_00000126749b37b0;  1 drivers
L_00000126749d0c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000126749ad1d0_0 .net *"_ivl_43", 26 0, L_00000126749d0c58;  1 drivers
L_00000126749d0ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000126749accd0_0 .net/2u *"_ivl_44", 31 0, L_00000126749d0ca0;  1 drivers
v00000126749ac410_0 .net *"_ivl_52", 31 0, L_0000012674a28da0;  1 drivers
L_00000126749d0d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000126749ac730_0 .net *"_ivl_55", 26 0, L_00000126749d0d30;  1 drivers
L_00000126749d0d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000126749ad310_0 .net/2u *"_ivl_56", 31 0, L_00000126749d0d78;  1 drivers
v00000126749acaf0_0 .net *"_ivl_7", 0 0, L_00000126748f0930;  1 drivers
v00000126749ad450_0 .net *"_ivl_8", 0 0, L_00000126749ae210;  1 drivers
v00000126749ad8b0_0 .net "alu_selA", 1 0, L_00000126749ac370;  1 drivers
v00000126749ad6d0_0 .net "alu_selB", 1 0, L_00000126749aecb0;  1 drivers
v00000126749ae7b0_0 .net "clk", 0 0, L_00000126748efba0;  1 drivers
v00000126749acf50_0 .var "cycles_consumed", 31 0;
v00000126749ac050_0 .net "exhaz", 0 0, L_00000126748efe40;  1 drivers
v00000126749ad950_0 .net "exhaz2", 0 0, L_00000126748f0150;  1 drivers
v00000126749ac0f0_0 .net "hlt", 0 0, v000001267499c8e0_0;  1 drivers
v00000126749acb90_0 .net "idhaz", 0 0, L_00000126748f0690;  1 drivers
v00000126749acff0_0 .net "idhaz2", 0 0, L_00000126748eff20;  1 drivers
v00000126749ada90_0 .net "if_id_write", 0 0, v000001267498cdd0_0;  1 drivers
v00000126749ae030_0 .net "input_clk", 0 0, v00000126749ade50_0;  1 drivers
v00000126749adc70_0 .net "is_branch_and_taken", 0 0, L_00000126749b4e50;  1 drivers
v00000126749ac190_0 .net "memhaz", 0 0, L_00000126748f1030;  1 drivers
v00000126749ad9f0_0 .net "memhaz2", 0 0, L_00000126748f01c0;  1 drivers
v00000126749adb30_0 .net "pc_src", 2 0, L_00000126749aea30;  1 drivers
v00000126749ad090_0 .net "pc_write", 0 0, v000001267498ce70_0;  1 drivers
v00000126749addb0_0 .net "rst", 0 0, v00000126749ac230_0;  1 drivers
v00000126749ad130_0 .net "store_rs2_forward", 1 0, L_00000126749af7f0;  1 drivers
v00000126749add10_0 .net "wdata_to_reg_file", 31 0, L_0000012674a1bbd0;  1 drivers
E_00000126748fa6d0/0 .event negedge, v000001267498ac10_0;
E_00000126748fa6d0/1 .event posedge, v00000126749737e0_0;
E_00000126748fa6d0 .event/or E_00000126748fa6d0/0, E_00000126748fa6d0/1;
L_00000126749adef0 .cmp/eq 5, v0000012674984300_0, v0000012674982820_0;
L_00000126749ae210 .cmp/eq 5, v0000012674972fc0_0, v0000012674982820_0;
L_00000126749ac2d0 .cmp/eq 5, v000001267499d2e0_0, v0000012674982820_0;
L_00000126749ac550 .cmp/eq 5, v0000012674984300_0, v00000126749828c0_0;
L_00000126749ac7d0 .cmp/eq 5, v0000012674972fc0_0, v00000126749828c0_0;
L_00000126749ac870 .cmp/eq 5, v000001267499d2e0_0, v00000126749828c0_0;
L_00000126749b37b0 .concat [ 5 27 0 0], v000001267499aa40_0, L_00000126749d0c58;
L_00000126749b1b90 .cmp/ne 32, L_00000126749b37b0, L_00000126749d0ca0;
L_0000012674a28da0 .concat [ 5 27 0 0], v0000012674984300_0, L_00000126749d0d30;
L_0000012674a27e00 .cmp/ne 32, L_0000012674a28da0, L_00000126749d0d78;
S_00000126747396a0 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_0000012674729f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_00000126748f05b0 .functor NOT 1, L_00000126748efe40, C4<0>, C4<0>, C4<0>;
L_00000126748f00e0 .functor AND 1, L_00000126748f1030, L_00000126748f05b0, C4<1>, C4<1>;
L_00000126748efc80 .functor OR 1, L_00000126748f0690, L_00000126748f00e0, C4<0>, C4<0>;
L_00000126748f0850 .functor OR 1, L_00000126748f0690, L_00000126748efe40, C4<0>, C4<0>;
v0000012674919d80_0 .net *"_ivl_12", 0 0, L_00000126748f0850;  1 drivers
v0000012674919f60_0 .net *"_ivl_2", 0 0, L_00000126748f05b0;  1 drivers
v000001267491abe0_0 .net *"_ivl_5", 0 0, L_00000126748f00e0;  1 drivers
v000001267491adc0_0 .net *"_ivl_7", 0 0, L_00000126748efc80;  1 drivers
v000001267491b400_0 .net "alu_selA", 1 0, L_00000126749ac370;  alias, 1 drivers
v0000012674919ce0_0 .net "exhaz", 0 0, L_00000126748efe40;  alias, 1 drivers
v000001267491a6e0_0 .net "idhaz", 0 0, L_00000126748f0690;  alias, 1 drivers
v000001267491b720_0 .net "memhaz", 0 0, L_00000126748f1030;  alias, 1 drivers
L_00000126749ac370 .concat8 [ 1 1 0 0], L_00000126748efc80, L_00000126748f0850;
S_00000126746f6000 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_0000012674729f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_00000126748f0770 .functor NOT 1, L_00000126748f0150, C4<0>, C4<0>, C4<0>;
L_00000126748f03f0 .functor AND 1, L_00000126748f01c0, L_00000126748f0770, C4<1>, C4<1>;
L_00000126748f08c0 .functor OR 1, L_00000126748eff20, L_00000126748f03f0, C4<0>, C4<0>;
L_00000126748f0a10 .functor NOT 1, v00000126749814c0_0, C4<0>, C4<0>, C4<0>;
L_00000126748f0a80 .functor AND 1, L_00000126748f08c0, L_00000126748f0a10, C4<1>, C4<1>;
L_00000126748f0bd0 .functor OR 1, L_00000126748eff20, L_00000126748f0150, C4<0>, C4<0>;
L_00000126748f0c40 .functor NOT 1, v00000126749814c0_0, C4<0>, C4<0>, C4<0>;
L_00000126748f0cb0 .functor AND 1, L_00000126748f0bd0, L_00000126748f0c40, C4<1>, C4<1>;
v000001267491a500_0 .net "EX1_is_oper2_immed", 0 0, v00000126749814c0_0;  alias, 1 drivers
v000001267491b360_0 .net *"_ivl_11", 0 0, L_00000126748f0a80;  1 drivers
v000001267491af00_0 .net *"_ivl_16", 0 0, L_00000126748f0bd0;  1 drivers
v000001267491b0e0_0 .net *"_ivl_17", 0 0, L_00000126748f0c40;  1 drivers
v000001267491a8c0_0 .net *"_ivl_2", 0 0, L_00000126748f0770;  1 drivers
v0000012674919b00_0 .net *"_ivl_20", 0 0, L_00000126748f0cb0;  1 drivers
v000001267491b4a0_0 .net *"_ivl_5", 0 0, L_00000126748f03f0;  1 drivers
v000001267491b180_0 .net *"_ivl_7", 0 0, L_00000126748f08c0;  1 drivers
v000001267491a640_0 .net *"_ivl_8", 0 0, L_00000126748f0a10;  1 drivers
v000001267491a780_0 .net "alu_selB", 1 0, L_00000126749aecb0;  alias, 1 drivers
v000001267491a320_0 .net "exhaz", 0 0, L_00000126748f0150;  alias, 1 drivers
v000001267491b540_0 .net "idhaz", 0 0, L_00000126748eff20;  alias, 1 drivers
v000001267491a000_0 .net "memhaz", 0 0, L_00000126748f01c0;  alias, 1 drivers
L_00000126749aecb0 .concat8 [ 1 1 0 0], L_00000126748f0a80, L_00000126748f0cb0;
S_00000126746f6190 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_0000012674729f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_00000126748f0d20 .functor NOT 1, L_00000126748f0150, C4<0>, C4<0>, C4<0>;
L_00000126748f0d90 .functor AND 1, L_00000126748f01c0, L_00000126748f0d20, C4<1>, C4<1>;
L_00000126748f10a0 .functor OR 1, L_00000126748eff20, L_00000126748f0d90, C4<0>, C4<0>;
L_00000126748f1110 .functor OR 1, L_00000126748eff20, L_00000126748f0150, C4<0>, C4<0>;
v000001267491b5e0_0 .net *"_ivl_12", 0 0, L_00000126748f1110;  1 drivers
v000001267491a0a0_0 .net *"_ivl_2", 0 0, L_00000126748f0d20;  1 drivers
v000001267491b680_0 .net *"_ivl_5", 0 0, L_00000126748f0d90;  1 drivers
v0000012674919ba0_0 .net *"_ivl_7", 0 0, L_00000126748f10a0;  1 drivers
v0000012674919c40_0 .net "exhaz", 0 0, L_00000126748f0150;  alias, 1 drivers
v000001267491a1e0_0 .net "idhaz", 0 0, L_00000126748eff20;  alias, 1 drivers
v0000012674893ae0_0 .net "memhaz", 0 0, L_00000126748f01c0;  alias, 1 drivers
v00000126748941c0_0 .net "store_rs2_forward", 1 0, L_00000126749af7f0;  alias, 1 drivers
L_00000126749af7f0 .concat8 [ 1 1 0 0], L_00000126748f10a0, L_00000126748f1110;
S_00000126747c69c0 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 157, 7 2 0, S_0000012674729f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v0000012674894620_0 .net "EX_ALU_OUT", 31 0, L_00000126749b2090;  alias, 1 drivers
v0000012674894800_0 .net "EX_memread", 0 0, v0000012674983fe0_0;  alias, 1 drivers
v000001267487e990_0 .net "EX_memwrite", 0 0, v0000012674984080_0;  alias, 1 drivers
v000001267487e530_0 .net "EX_opcode", 11 0, v0000012674984120_0;  alias, 1 drivers
v00000126749734c0_0 .net "EX_rd_ind", 4 0, v0000012674984300_0;  alias, 1 drivers
v0000012674972200_0 .net "EX_rd_indzero", 0 0, L_0000012674a27e00;  1 drivers
v00000126749731a0_0 .net "EX_regwrite", 0 0, v00000126749846c0_0;  alias, 1 drivers
v0000012674972e80_0 .net "EX_rs2_out", 31 0, v00000126749832c0_0;  alias, 1 drivers
v0000012674973100_0 .var "MEM_ALU_OUT", 31 0;
v0000012674972d40_0 .var "MEM_memread", 0 0;
v00000126749732e0_0 .var "MEM_memwrite", 0 0;
v0000012674972980_0 .var "MEM_opcode", 11 0;
v0000012674972fc0_0 .var "MEM_rd_ind", 4 0;
v0000012674971300_0 .var "MEM_rd_indzero", 0 0;
v0000012674972660_0 .var "MEM_regwrite", 0 0;
v0000012674973240_0 .var "MEM_rs2", 31 0;
v00000126749722a0_0 .net "clk", 0 0, L_0000012674a1bd90;  1 drivers
v00000126749737e0_0 .net "rst", 0 0, v00000126749ac230_0;  alias, 1 drivers
E_00000126748fa110 .event posedge, v00000126749737e0_0, v00000126749722a0_0;
S_00000126747c6b50 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_0000012674729f80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_0000012674701470 .param/l "add" 0 9 6, C4<000000100000>;
P_00000126747014a8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000126747014e0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000012674701518 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000012674701550 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000012674701588 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000126747015c0 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000126747015f8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000012674701630 .param/l "j" 0 9 19, C4<000010000000>;
P_0000012674701668 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000126747016a0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000126747016d8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000012674701710 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000012674701748 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000012674701780 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000126747017b8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000126747017f0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000012674701828 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000012674701860 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000012674701898 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000126747018d0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000012674701908 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000012674701940 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000012674701978 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000126747019b0 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000012674a1b460 .functor XOR 1, L_0000012674a1a200, v0000012674984260_0, C4<0>, C4<0>;
L_0000012674a1a9e0 .functor NOT 1, L_0000012674a1b460, C4<0>, C4<0>, C4<0>;
L_0000012674a1bd20 .functor OR 1, v00000126749ac230_0, L_0000012674a1a9e0, C4<0>, C4<0>;
L_0000012674a1bc40 .functor NOT 1, L_0000012674a1bd20, C4<0>, C4<0>, C4<0>;
v0000012674975950_0 .net "ALU_OP", 3 0, v0000012674975810_0;  1 drivers
v0000012674978dd0_0 .net "BranchDecision", 0 0, L_0000012674a1a200;  1 drivers
v0000012674978d30_0 .net "CF", 0 0, v0000012674975f90_0;  1 drivers
v0000012674978330_0 .net "EX_opcode", 11 0, v0000012674984120_0;  alias, 1 drivers
v0000012674978b50_0 .net "Wrong_prediction", 0 0, L_0000012674a1bc40;  alias, 1 drivers
v0000012674977b10_0 .net "ZF", 0 0, L_0000012674a1acf0;  1 drivers
L_00000126749d0ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000012674978bf0_0 .net/2u *"_ivl_0", 31 0, L_00000126749d0ce8;  1 drivers
v0000012674978830_0 .net *"_ivl_11", 0 0, L_0000012674a1bd20;  1 drivers
v00000126749783d0_0 .net *"_ivl_2", 31 0, L_00000126749b1ff0;  1 drivers
v0000012674978ab0_0 .net *"_ivl_6", 0 0, L_0000012674a1b460;  1 drivers
v00000126749788d0_0 .net *"_ivl_8", 0 0, L_0000012674a1a9e0;  1 drivers
v0000012674977e30_0 .net "alu_out", 31 0, L_00000126749b2090;  alias, 1 drivers
v0000012674977bb0_0 .net "alu_outw", 31 0, v00000126749756d0_0;  1 drivers
v0000012674977c50_0 .net "is_beq", 0 0, v0000012674984620_0;  alias, 1 drivers
v0000012674978c90_0 .net "is_bne", 0 0, v0000012674983b80_0;  alias, 1 drivers
v0000012674977cf0_0 .net "is_jal", 0 0, v00000126749837c0_0;  alias, 1 drivers
v0000012674977890_0 .net "oper1", 31 0, v00000126749841c0_0;  alias, 1 drivers
v0000012674977ed0_0 .net "oper2", 31 0, v0000012674983680_0;  alias, 1 drivers
v0000012674977930_0 .net "pc", 31 0, v0000012674983720_0;  alias, 1 drivers
v0000012674978a10_0 .net "predicted", 0 0, v0000012674984260_0;  alias, 1 drivers
v0000012674978790_0 .net "rst", 0 0, v00000126749ac230_0;  alias, 1 drivers
L_00000126749b1ff0 .arith/sum 32, v0000012674983720_0, L_00000126749d0ce8;
L_00000126749b2090 .functor MUXZ 32, v00000126749756d0_0, L_00000126749b1ff0, v00000126749837c0_0, C4<>;
S_0000012674719ad0 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_00000126747c6b50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_0000012674a1a190 .functor AND 1, v0000012674984620_0, L_0000012674a1a040, C4<1>, C4<1>;
L_0000012674a1b380 .functor NOT 1, L_0000012674a1a040, C4<0>, C4<0>, C4<0>;
L_0000012674a1b3f0 .functor AND 1, v0000012674983b80_0, L_0000012674a1b380, C4<1>, C4<1>;
L_0000012674a1a200 .functor OR 1, L_0000012674a1a190, L_0000012674a1b3f0, C4<0>, C4<0>;
v00000126749763f0_0 .net "BranchDecision", 0 0, L_0000012674a1a200;  alias, 1 drivers
v0000012674975e50_0 .net *"_ivl_2", 0 0, L_0000012674a1b380;  1 drivers
v0000012674975ef0_0 .net "is_beq", 0 0, v0000012674984620_0;  alias, 1 drivers
v0000012674976df0_0 .net "is_beq_taken", 0 0, L_0000012674a1a190;  1 drivers
v0000012674976490_0 .net "is_bne", 0 0, v0000012674983b80_0;  alias, 1 drivers
v0000012674976c10_0 .net "is_bne_taken", 0 0, L_0000012674a1b3f0;  1 drivers
v00000126749753b0_0 .net "is_eq", 0 0, L_0000012674a1a040;  1 drivers
v0000012674976e90_0 .net "oper1", 31 0, v00000126749841c0_0;  alias, 1 drivers
v0000012674977570_0 .net "oper2", 31 0, v0000012674983680_0;  alias, 1 drivers
S_0000012674719c60 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_0000012674719ad0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_0000012674a1b150 .functor XOR 1, L_00000126749b3a30, L_00000126749b3df0, C4<0>, C4<0>;
L_0000012674a1a6d0 .functor XOR 1, L_00000126749b3e90, L_00000126749b3c10, C4<0>, C4<0>;
L_0000012674a1a890 .functor XOR 1, L_00000126749b3990, L_00000126749b3ad0, C4<0>, C4<0>;
L_0000012674a1a740 .functor XOR 1, L_00000126749b38f0, L_00000126749b3f30, C4<0>, C4<0>;
L_0000012674a19fd0 .functor XOR 1, L_00000126749b3cb0, L_00000126749b3b70, C4<0>, C4<0>;
L_0000012674a1b690 .functor XOR 1, L_00000126749b3d50, L_00000126749b3850, C4<0>, C4<0>;
L_0000012674a1b540 .functor XOR 1, L_0000012674a24b60, L_0000012674a265a0, C4<0>, C4<0>;
L_0000012674a1b930 .functor XOR 1, L_0000012674a25b00, L_0000012674a24f20, C4<0>, C4<0>;
L_0000012674a1a2e0 .functor XOR 1, L_0000012674a26780, L_0000012674a25ec0, C4<0>, C4<0>;
L_0000012674a1b230 .functor XOR 1, L_0000012674a24e80, L_0000012674a25380, C4<0>, C4<0>;
L_0000012674a1b070 .functor XOR 1, L_0000012674a24fc0, L_0000012674a26140, C4<0>, C4<0>;
L_0000012674a1ad60 .functor XOR 1, L_0000012674a25a60, L_0000012674a25060, C4<0>, C4<0>;
L_0000012674a1a0b0 .functor XOR 1, L_0000012674a25240, L_0000012674a26b40, C4<0>, C4<0>;
L_0000012674a1add0 .functor XOR 1, L_0000012674a263c0, L_0000012674a26be0, C4<0>, C4<0>;
L_0000012674a1a120 .functor XOR 1, L_0000012674a26c80, L_0000012674a25420, C4<0>, C4<0>;
L_0000012674a1b700 .functor XOR 1, L_0000012674a26320, L_0000012674a254c0, C4<0>, C4<0>;
L_0000012674a1b1c0 .functor XOR 1, L_0000012674a25100, L_0000012674a25560, C4<0>, C4<0>;
L_0000012674a1b9a0 .functor XOR 1, L_0000012674a26d20, L_0000012674a25f60, C4<0>, C4<0>;
L_0000012674a1a350 .functor XOR 1, L_0000012674a26a00, L_0000012674a24d40, C4<0>, C4<0>;
L_0000012674a1ba10 .functor XOR 1, L_0000012674a251a0, L_0000012674a252e0, C4<0>, C4<0>;
L_0000012674a1ae40 .functor XOR 1, L_0000012674a26dc0, L_0000012674a25600, C4<0>, C4<0>;
L_0000012674a1a5f0 .functor XOR 1, L_0000012674a256a0, L_0000012674a26000, C4<0>, C4<0>;
L_0000012674a1a900 .functor XOR 1, L_0000012674a26f00, L_0000012674a25740, C4<0>, C4<0>;
L_0000012674a1a430 .functor XOR 1, L_0000012674a26e60, L_0000012674a260a0, C4<0>, C4<0>;
L_0000012674a1a3c0 .functor XOR 1, L_0000012674a257e0, L_0000012674a25c40, C4<0>, C4<0>;
L_0000012674a1ba80 .functor XOR 1, L_0000012674a24c00, L_0000012674a25880, C4<0>, C4<0>;
L_0000012674a1a970 .functor XOR 1, L_0000012674a25920, L_0000012674a247a0, C4<0>, C4<0>;
L_0000012674a1aeb0 .functor XOR 1, L_0000012674a259c0, L_0000012674a25ba0, C4<0>, C4<0>;
L_0000012674a19f60 .functor XOR 1, L_0000012674a25d80, L_0000012674a24840, C4<0>, C4<0>;
L_0000012674a1af20 .functor XOR 1, L_0000012674a26460, L_0000012674a266e0, C4<0>, C4<0>;
L_0000012674a1b310 .functor XOR 1, L_0000012674a25ce0, L_0000012674a25e20, C4<0>, C4<0>;
L_0000012674a1b5b0 .functor XOR 1, L_0000012674a261e0, L_0000012674a26280, C4<0>, C4<0>;
L_0000012674a1a040/0/0 .functor OR 1, L_0000012674a26500, L_0000012674a26640, L_0000012674a26820, L_0000012674a248e0;
L_0000012674a1a040/0/4 .functor OR 1, L_0000012674a268c0, L_0000012674a26960, L_0000012674a24980, L_0000012674a24a20;
L_0000012674a1a040/0/8 .functor OR 1, L_0000012674a24ac0, L_0000012674a24ca0, L_0000012674a24de0, L_0000012674a28e40;
L_0000012674a1a040/0/12 .functor OR 1, L_0000012674a27b80, L_0000012674a286c0, L_0000012674a28b20, L_0000012674a29340;
L_0000012674a1a040/0/16 .functor OR 1, L_0000012674a27540, L_0000012674a28ee0, L_0000012674a28940, L_0000012674a27fe0;
L_0000012674a1a040/0/20 .functor OR 1, L_0000012674a28620, L_0000012674a28760, L_0000012674a28260, L_0000012674a277c0;
L_0000012674a1a040/0/24 .functor OR 1, L_0000012674a27180, L_0000012674a27ae0, L_0000012674a272c0, L_0000012674a27a40;
L_0000012674a1a040/0/28 .functor OR 1, L_0000012674a293e0, L_0000012674a28440, L_0000012674a29520, L_0000012674a28c60;
L_0000012674a1a040/1/0 .functor OR 1, L_0000012674a1a040/0/0, L_0000012674a1a040/0/4, L_0000012674a1a040/0/8, L_0000012674a1a040/0/12;
L_0000012674a1a040/1/4 .functor OR 1, L_0000012674a1a040/0/16, L_0000012674a1a040/0/20, L_0000012674a1a040/0/24, L_0000012674a1a040/0/28;
L_0000012674a1a040 .functor NOR 1, L_0000012674a1a040/1/0, L_0000012674a1a040/1/4, C4<0>, C4<0>;
v0000012674971b20_0 .net *"_ivl_0", 0 0, L_0000012674a1b150;  1 drivers
v00000126749716c0_0 .net *"_ivl_101", 0 0, L_0000012674a25560;  1 drivers
v0000012674972a20_0 .net *"_ivl_102", 0 0, L_0000012674a1b9a0;  1 drivers
v0000012674972840_0 .net *"_ivl_105", 0 0, L_0000012674a26d20;  1 drivers
v0000012674972700_0 .net *"_ivl_107", 0 0, L_0000012674a25f60;  1 drivers
v0000012674971f80_0 .net *"_ivl_108", 0 0, L_0000012674a1a350;  1 drivers
v00000126749713a0_0 .net *"_ivl_11", 0 0, L_00000126749b3c10;  1 drivers
v0000012674973600_0 .net *"_ivl_111", 0 0, L_0000012674a26a00;  1 drivers
v0000012674971760_0 .net *"_ivl_113", 0 0, L_0000012674a24d40;  1 drivers
v0000012674972520_0 .net *"_ivl_114", 0 0, L_0000012674a1ba10;  1 drivers
v0000012674972160_0 .net *"_ivl_117", 0 0, L_0000012674a251a0;  1 drivers
v0000012674971260_0 .net *"_ivl_119", 0 0, L_0000012674a252e0;  1 drivers
v0000012674971440_0 .net *"_ivl_12", 0 0, L_0000012674a1a890;  1 drivers
v0000012674972de0_0 .net *"_ivl_120", 0 0, L_0000012674a1ae40;  1 drivers
v0000012674973380_0 .net *"_ivl_123", 0 0, L_0000012674a26dc0;  1 drivers
v0000012674973740_0 .net *"_ivl_125", 0 0, L_0000012674a25600;  1 drivers
v0000012674973420_0 .net *"_ivl_126", 0 0, L_0000012674a1a5f0;  1 drivers
v00000126749736a0_0 .net *"_ivl_129", 0 0, L_0000012674a256a0;  1 drivers
v00000126749718a0_0 .net *"_ivl_131", 0 0, L_0000012674a26000;  1 drivers
v00000126749728e0_0 .net *"_ivl_132", 0 0, L_0000012674a1a900;  1 drivers
v0000012674971800_0 .net *"_ivl_135", 0 0, L_0000012674a26f00;  1 drivers
v0000012674972ca0_0 .net *"_ivl_137", 0 0, L_0000012674a25740;  1 drivers
v0000012674972f20_0 .net *"_ivl_138", 0 0, L_0000012674a1a430;  1 drivers
v0000012674971080_0 .net *"_ivl_141", 0 0, L_0000012674a26e60;  1 drivers
v0000012674972c00_0 .net *"_ivl_143", 0 0, L_0000012674a260a0;  1 drivers
v0000012674972480_0 .net *"_ivl_144", 0 0, L_0000012674a1a3c0;  1 drivers
v00000126749714e0_0 .net *"_ivl_147", 0 0, L_0000012674a257e0;  1 drivers
v0000012674972ac0_0 .net *"_ivl_149", 0 0, L_0000012674a25c40;  1 drivers
v0000012674971940_0 .net *"_ivl_15", 0 0, L_00000126749b3990;  1 drivers
v00000126749727a0_0 .net *"_ivl_150", 0 0, L_0000012674a1ba80;  1 drivers
v00000126749719e0_0 .net *"_ivl_153", 0 0, L_0000012674a24c00;  1 drivers
v0000012674971a80_0 .net *"_ivl_155", 0 0, L_0000012674a25880;  1 drivers
v0000012674971620_0 .net *"_ivl_156", 0 0, L_0000012674a1a970;  1 drivers
v0000012674971580_0 .net *"_ivl_159", 0 0, L_0000012674a25920;  1 drivers
v0000012674973060_0 .net *"_ivl_161", 0 0, L_0000012674a247a0;  1 drivers
v0000012674971120_0 .net *"_ivl_162", 0 0, L_0000012674a1aeb0;  1 drivers
v00000126749725c0_0 .net *"_ivl_165", 0 0, L_0000012674a259c0;  1 drivers
v0000012674972340_0 .net *"_ivl_167", 0 0, L_0000012674a25ba0;  1 drivers
v0000012674971c60_0 .net *"_ivl_168", 0 0, L_0000012674a19f60;  1 drivers
v0000012674971bc0_0 .net *"_ivl_17", 0 0, L_00000126749b3ad0;  1 drivers
v0000012674971d00_0 .net *"_ivl_171", 0 0, L_0000012674a25d80;  1 drivers
v00000126749723e0_0 .net *"_ivl_173", 0 0, L_0000012674a24840;  1 drivers
v0000012674971da0_0 .net *"_ivl_174", 0 0, L_0000012674a1af20;  1 drivers
v00000126749711c0_0 .net *"_ivl_177", 0 0, L_0000012674a26460;  1 drivers
v0000012674971e40_0 .net *"_ivl_179", 0 0, L_0000012674a266e0;  1 drivers
v0000012674972b60_0 .net *"_ivl_18", 0 0, L_0000012674a1a740;  1 drivers
v0000012674971ee0_0 .net *"_ivl_180", 0 0, L_0000012674a1b310;  1 drivers
v0000012674972020_0 .net *"_ivl_183", 0 0, L_0000012674a25ce0;  1 drivers
v00000126749720c0_0 .net *"_ivl_185", 0 0, L_0000012674a25e20;  1 drivers
v0000012674974280_0 .net *"_ivl_186", 0 0, L_0000012674a1b5b0;  1 drivers
v0000012674974be0_0 .net *"_ivl_190", 0 0, L_0000012674a261e0;  1 drivers
v0000012674974320_0 .net *"_ivl_192", 0 0, L_0000012674a26280;  1 drivers
v0000012674974f00_0 .net *"_ivl_194", 0 0, L_0000012674a26500;  1 drivers
v0000012674973f60_0 .net *"_ivl_196", 0 0, L_0000012674a26640;  1 drivers
v0000012674974960_0 .net *"_ivl_198", 0 0, L_0000012674a26820;  1 drivers
v0000012674974780_0 .net *"_ivl_200", 0 0, L_0000012674a248e0;  1 drivers
v0000012674973920_0 .net *"_ivl_202", 0 0, L_0000012674a268c0;  1 drivers
v0000012674974aa0_0 .net *"_ivl_204", 0 0, L_0000012674a26960;  1 drivers
v0000012674973d80_0 .net *"_ivl_206", 0 0, L_0000012674a24980;  1 drivers
v0000012674974e60_0 .net *"_ivl_208", 0 0, L_0000012674a24a20;  1 drivers
v0000012674974820_0 .net *"_ivl_21", 0 0, L_00000126749b38f0;  1 drivers
v00000126749739c0_0 .net *"_ivl_210", 0 0, L_0000012674a24ac0;  1 drivers
v0000012674974c80_0 .net *"_ivl_212", 0 0, L_0000012674a24ca0;  1 drivers
v0000012674974b40_0 .net *"_ivl_214", 0 0, L_0000012674a24de0;  1 drivers
v0000012674974d20_0 .net *"_ivl_216", 0 0, L_0000012674a28e40;  1 drivers
v0000012674973880_0 .net *"_ivl_218", 0 0, L_0000012674a27b80;  1 drivers
v0000012674974dc0_0 .net *"_ivl_220", 0 0, L_0000012674a286c0;  1 drivers
v0000012674973b00_0 .net *"_ivl_222", 0 0, L_0000012674a28b20;  1 drivers
v0000012674974a00_0 .net *"_ivl_224", 0 0, L_0000012674a29340;  1 drivers
v00000126749748c0_0 .net *"_ivl_226", 0 0, L_0000012674a27540;  1 drivers
v0000012674973ba0_0 .net *"_ivl_228", 0 0, L_0000012674a28ee0;  1 drivers
v0000012674974640_0 .net *"_ivl_23", 0 0, L_00000126749b3f30;  1 drivers
v0000012674973a60_0 .net *"_ivl_230", 0 0, L_0000012674a28940;  1 drivers
v00000126749746e0_0 .net *"_ivl_232", 0 0, L_0000012674a27fe0;  1 drivers
v0000012674973e20_0 .net *"_ivl_234", 0 0, L_0000012674a28620;  1 drivers
v0000012674973c40_0 .net *"_ivl_236", 0 0, L_0000012674a28760;  1 drivers
v0000012674974000_0 .net *"_ivl_238", 0 0, L_0000012674a28260;  1 drivers
v0000012674973ce0_0 .net *"_ivl_24", 0 0, L_0000012674a19fd0;  1 drivers
v0000012674973ec0_0 .net *"_ivl_240", 0 0, L_0000012674a277c0;  1 drivers
v00000126749740a0_0 .net *"_ivl_242", 0 0, L_0000012674a27180;  1 drivers
v0000012674974140_0 .net *"_ivl_244", 0 0, L_0000012674a27ae0;  1 drivers
v00000126749741e0_0 .net *"_ivl_246", 0 0, L_0000012674a272c0;  1 drivers
v00000126749743c0_0 .net *"_ivl_248", 0 0, L_0000012674a27a40;  1 drivers
v0000012674974460_0 .net *"_ivl_250", 0 0, L_0000012674a293e0;  1 drivers
v0000012674974500_0 .net *"_ivl_252", 0 0, L_0000012674a28440;  1 drivers
v00000126749745a0_0 .net *"_ivl_254", 0 0, L_0000012674a29520;  1 drivers
v0000012674894300_0 .net *"_ivl_256", 0 0, L_0000012674a28c60;  1 drivers
v00000126749767b0_0 .net *"_ivl_27", 0 0, L_00000126749b3cb0;  1 drivers
v00000126749768f0_0 .net *"_ivl_29", 0 0, L_00000126749b3b70;  1 drivers
v0000012674975a90_0 .net *"_ivl_3", 0 0, L_00000126749b3a30;  1 drivers
v0000012674976990_0 .net *"_ivl_30", 0 0, L_0000012674a1b690;  1 drivers
v00000126749760d0_0 .net *"_ivl_33", 0 0, L_00000126749b3d50;  1 drivers
v0000012674977390_0 .net *"_ivl_35", 0 0, L_00000126749b3850;  1 drivers
v0000012674976350_0 .net *"_ivl_36", 0 0, L_0000012674a1b540;  1 drivers
v0000012674975c70_0 .net *"_ivl_39", 0 0, L_0000012674a24b60;  1 drivers
v0000012674975b30_0 .net *"_ivl_41", 0 0, L_0000012674a265a0;  1 drivers
v00000126749765d0_0 .net *"_ivl_42", 0 0, L_0000012674a1b930;  1 drivers
v0000012674976fd0_0 .net *"_ivl_45", 0 0, L_0000012674a25b00;  1 drivers
v0000012674976530_0 .net *"_ivl_47", 0 0, L_0000012674a24f20;  1 drivers
v0000012674976170_0 .net *"_ivl_48", 0 0, L_0000012674a1a2e0;  1 drivers
v0000012674975270_0 .net *"_ivl_5", 0 0, L_00000126749b3df0;  1 drivers
v0000012674975310_0 .net *"_ivl_51", 0 0, L_0000012674a26780;  1 drivers
v0000012674976d50_0 .net *"_ivl_53", 0 0, L_0000012674a25ec0;  1 drivers
v0000012674977110_0 .net *"_ivl_54", 0 0, L_0000012674a1b230;  1 drivers
v0000012674977750_0 .net *"_ivl_57", 0 0, L_0000012674a24e80;  1 drivers
v00000126749772f0_0 .net *"_ivl_59", 0 0, L_0000012674a25380;  1 drivers
v0000012674976210_0 .net *"_ivl_6", 0 0, L_0000012674a1a6d0;  1 drivers
v0000012674976f30_0 .net *"_ivl_60", 0 0, L_0000012674a1b070;  1 drivers
v0000012674975130_0 .net *"_ivl_63", 0 0, L_0000012674a24fc0;  1 drivers
v00000126749771b0_0 .net *"_ivl_65", 0 0, L_0000012674a26140;  1 drivers
v0000012674976710_0 .net *"_ivl_66", 0 0, L_0000012674a1ad60;  1 drivers
v0000012674976030_0 .net *"_ivl_69", 0 0, L_0000012674a25a60;  1 drivers
v0000012674975090_0 .net *"_ivl_71", 0 0, L_0000012674a25060;  1 drivers
v0000012674976a30_0 .net *"_ivl_72", 0 0, L_0000012674a1a0b0;  1 drivers
v0000012674976670_0 .net *"_ivl_75", 0 0, L_0000012674a25240;  1 drivers
v00000126749762b0_0 .net *"_ivl_77", 0 0, L_0000012674a26b40;  1 drivers
v0000012674977430_0 .net *"_ivl_78", 0 0, L_0000012674a1add0;  1 drivers
v0000012674976850_0 .net *"_ivl_81", 0 0, L_0000012674a263c0;  1 drivers
v0000012674975bd0_0 .net *"_ivl_83", 0 0, L_0000012674a26be0;  1 drivers
v00000126749759f0_0 .net *"_ivl_84", 0 0, L_0000012674a1a120;  1 drivers
v00000126749774d0_0 .net *"_ivl_87", 0 0, L_0000012674a26c80;  1 drivers
v0000012674976ad0_0 .net *"_ivl_89", 0 0, L_0000012674a25420;  1 drivers
v0000012674977070_0 .net *"_ivl_9", 0 0, L_00000126749b3e90;  1 drivers
v0000012674976b70_0 .net *"_ivl_90", 0 0, L_0000012674a1b700;  1 drivers
v0000012674975d10_0 .net *"_ivl_93", 0 0, L_0000012674a26320;  1 drivers
v0000012674975630_0 .net *"_ivl_95", 0 0, L_0000012674a254c0;  1 drivers
v00000126749754f0_0 .net *"_ivl_96", 0 0, L_0000012674a1b1c0;  1 drivers
v0000012674977250_0 .net *"_ivl_99", 0 0, L_0000012674a25100;  1 drivers
v00000126749751d0_0 .net "a", 31 0, v00000126749841c0_0;  alias, 1 drivers
v0000012674975db0_0 .net "b", 31 0, v0000012674983680_0;  alias, 1 drivers
v00000126749777f0_0 .net "out", 0 0, L_0000012674a1a040;  alias, 1 drivers
v0000012674976cb0_0 .net "temp", 31 0, L_0000012674a26aa0;  1 drivers
L_00000126749b3a30 .part v00000126749841c0_0, 0, 1;
L_00000126749b3df0 .part v0000012674983680_0, 0, 1;
L_00000126749b3e90 .part v00000126749841c0_0, 1, 1;
L_00000126749b3c10 .part v0000012674983680_0, 1, 1;
L_00000126749b3990 .part v00000126749841c0_0, 2, 1;
L_00000126749b3ad0 .part v0000012674983680_0, 2, 1;
L_00000126749b38f0 .part v00000126749841c0_0, 3, 1;
L_00000126749b3f30 .part v0000012674983680_0, 3, 1;
L_00000126749b3cb0 .part v00000126749841c0_0, 4, 1;
L_00000126749b3b70 .part v0000012674983680_0, 4, 1;
L_00000126749b3d50 .part v00000126749841c0_0, 5, 1;
L_00000126749b3850 .part v0000012674983680_0, 5, 1;
L_0000012674a24b60 .part v00000126749841c0_0, 6, 1;
L_0000012674a265a0 .part v0000012674983680_0, 6, 1;
L_0000012674a25b00 .part v00000126749841c0_0, 7, 1;
L_0000012674a24f20 .part v0000012674983680_0, 7, 1;
L_0000012674a26780 .part v00000126749841c0_0, 8, 1;
L_0000012674a25ec0 .part v0000012674983680_0, 8, 1;
L_0000012674a24e80 .part v00000126749841c0_0, 9, 1;
L_0000012674a25380 .part v0000012674983680_0, 9, 1;
L_0000012674a24fc0 .part v00000126749841c0_0, 10, 1;
L_0000012674a26140 .part v0000012674983680_0, 10, 1;
L_0000012674a25a60 .part v00000126749841c0_0, 11, 1;
L_0000012674a25060 .part v0000012674983680_0, 11, 1;
L_0000012674a25240 .part v00000126749841c0_0, 12, 1;
L_0000012674a26b40 .part v0000012674983680_0, 12, 1;
L_0000012674a263c0 .part v00000126749841c0_0, 13, 1;
L_0000012674a26be0 .part v0000012674983680_0, 13, 1;
L_0000012674a26c80 .part v00000126749841c0_0, 14, 1;
L_0000012674a25420 .part v0000012674983680_0, 14, 1;
L_0000012674a26320 .part v00000126749841c0_0, 15, 1;
L_0000012674a254c0 .part v0000012674983680_0, 15, 1;
L_0000012674a25100 .part v00000126749841c0_0, 16, 1;
L_0000012674a25560 .part v0000012674983680_0, 16, 1;
L_0000012674a26d20 .part v00000126749841c0_0, 17, 1;
L_0000012674a25f60 .part v0000012674983680_0, 17, 1;
L_0000012674a26a00 .part v00000126749841c0_0, 18, 1;
L_0000012674a24d40 .part v0000012674983680_0, 18, 1;
L_0000012674a251a0 .part v00000126749841c0_0, 19, 1;
L_0000012674a252e0 .part v0000012674983680_0, 19, 1;
L_0000012674a26dc0 .part v00000126749841c0_0, 20, 1;
L_0000012674a25600 .part v0000012674983680_0, 20, 1;
L_0000012674a256a0 .part v00000126749841c0_0, 21, 1;
L_0000012674a26000 .part v0000012674983680_0, 21, 1;
L_0000012674a26f00 .part v00000126749841c0_0, 22, 1;
L_0000012674a25740 .part v0000012674983680_0, 22, 1;
L_0000012674a26e60 .part v00000126749841c0_0, 23, 1;
L_0000012674a260a0 .part v0000012674983680_0, 23, 1;
L_0000012674a257e0 .part v00000126749841c0_0, 24, 1;
L_0000012674a25c40 .part v0000012674983680_0, 24, 1;
L_0000012674a24c00 .part v00000126749841c0_0, 25, 1;
L_0000012674a25880 .part v0000012674983680_0, 25, 1;
L_0000012674a25920 .part v00000126749841c0_0, 26, 1;
L_0000012674a247a0 .part v0000012674983680_0, 26, 1;
L_0000012674a259c0 .part v00000126749841c0_0, 27, 1;
L_0000012674a25ba0 .part v0000012674983680_0, 27, 1;
L_0000012674a25d80 .part v00000126749841c0_0, 28, 1;
L_0000012674a24840 .part v0000012674983680_0, 28, 1;
L_0000012674a26460 .part v00000126749841c0_0, 29, 1;
L_0000012674a266e0 .part v0000012674983680_0, 29, 1;
L_0000012674a25ce0 .part v00000126749841c0_0, 30, 1;
L_0000012674a25e20 .part v0000012674983680_0, 30, 1;
LS_0000012674a26aa0_0_0 .concat8 [ 1 1 1 1], L_0000012674a1b150, L_0000012674a1a6d0, L_0000012674a1a890, L_0000012674a1a740;
LS_0000012674a26aa0_0_4 .concat8 [ 1 1 1 1], L_0000012674a19fd0, L_0000012674a1b690, L_0000012674a1b540, L_0000012674a1b930;
LS_0000012674a26aa0_0_8 .concat8 [ 1 1 1 1], L_0000012674a1a2e0, L_0000012674a1b230, L_0000012674a1b070, L_0000012674a1ad60;
LS_0000012674a26aa0_0_12 .concat8 [ 1 1 1 1], L_0000012674a1a0b0, L_0000012674a1add0, L_0000012674a1a120, L_0000012674a1b700;
LS_0000012674a26aa0_0_16 .concat8 [ 1 1 1 1], L_0000012674a1b1c0, L_0000012674a1b9a0, L_0000012674a1a350, L_0000012674a1ba10;
LS_0000012674a26aa0_0_20 .concat8 [ 1 1 1 1], L_0000012674a1ae40, L_0000012674a1a5f0, L_0000012674a1a900, L_0000012674a1a430;
LS_0000012674a26aa0_0_24 .concat8 [ 1 1 1 1], L_0000012674a1a3c0, L_0000012674a1ba80, L_0000012674a1a970, L_0000012674a1aeb0;
LS_0000012674a26aa0_0_28 .concat8 [ 1 1 1 1], L_0000012674a19f60, L_0000012674a1af20, L_0000012674a1b310, L_0000012674a1b5b0;
LS_0000012674a26aa0_1_0 .concat8 [ 4 4 4 4], LS_0000012674a26aa0_0_0, LS_0000012674a26aa0_0_4, LS_0000012674a26aa0_0_8, LS_0000012674a26aa0_0_12;
LS_0000012674a26aa0_1_4 .concat8 [ 4 4 4 4], LS_0000012674a26aa0_0_16, LS_0000012674a26aa0_0_20, LS_0000012674a26aa0_0_24, LS_0000012674a26aa0_0_28;
L_0000012674a26aa0 .concat8 [ 16 16 0 0], LS_0000012674a26aa0_1_0, LS_0000012674a26aa0_1_4;
L_0000012674a261e0 .part v00000126749841c0_0, 31, 1;
L_0000012674a26280 .part v0000012674983680_0, 31, 1;
L_0000012674a26500 .part L_0000012674a26aa0, 0, 1;
L_0000012674a26640 .part L_0000012674a26aa0, 1, 1;
L_0000012674a26820 .part L_0000012674a26aa0, 2, 1;
L_0000012674a248e0 .part L_0000012674a26aa0, 3, 1;
L_0000012674a268c0 .part L_0000012674a26aa0, 4, 1;
L_0000012674a26960 .part L_0000012674a26aa0, 5, 1;
L_0000012674a24980 .part L_0000012674a26aa0, 6, 1;
L_0000012674a24a20 .part L_0000012674a26aa0, 7, 1;
L_0000012674a24ac0 .part L_0000012674a26aa0, 8, 1;
L_0000012674a24ca0 .part L_0000012674a26aa0, 9, 1;
L_0000012674a24de0 .part L_0000012674a26aa0, 10, 1;
L_0000012674a28e40 .part L_0000012674a26aa0, 11, 1;
L_0000012674a27b80 .part L_0000012674a26aa0, 12, 1;
L_0000012674a286c0 .part L_0000012674a26aa0, 13, 1;
L_0000012674a28b20 .part L_0000012674a26aa0, 14, 1;
L_0000012674a29340 .part L_0000012674a26aa0, 15, 1;
L_0000012674a27540 .part L_0000012674a26aa0, 16, 1;
L_0000012674a28ee0 .part L_0000012674a26aa0, 17, 1;
L_0000012674a28940 .part L_0000012674a26aa0, 18, 1;
L_0000012674a27fe0 .part L_0000012674a26aa0, 19, 1;
L_0000012674a28620 .part L_0000012674a26aa0, 20, 1;
L_0000012674a28760 .part L_0000012674a26aa0, 21, 1;
L_0000012674a28260 .part L_0000012674a26aa0, 22, 1;
L_0000012674a277c0 .part L_0000012674a26aa0, 23, 1;
L_0000012674a27180 .part L_0000012674a26aa0, 24, 1;
L_0000012674a27ae0 .part L_0000012674a26aa0, 25, 1;
L_0000012674a272c0 .part L_0000012674a26aa0, 26, 1;
L_0000012674a27a40 .part L_0000012674a26aa0, 27, 1;
L_0000012674a293e0 .part L_0000012674a26aa0, 28, 1;
L_0000012674a28440 .part L_0000012674a26aa0, 29, 1;
L_0000012674a29520 .part L_0000012674a26aa0, 30, 1;
L_0000012674a28c60 .part L_0000012674a26aa0, 31, 1;
S_000001267475c8c0 .scope module, "alu" "ALU" 8 18, 12 1 0, S_00000126747c6b50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_00000126748fa390 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_0000012674a1acf0 .functor NOT 1, L_00000126749b1e10, C4<0>, C4<0>, C4<0>;
v0000012674977610_0 .net "A", 31 0, v00000126749841c0_0;  alias, 1 drivers
v0000012674975770_0 .net "ALUOP", 3 0, v0000012674975810_0;  alias, 1 drivers
v0000012674975450_0 .net "B", 31 0, v0000012674983680_0;  alias, 1 drivers
v0000012674975f90_0 .var "CF", 0 0;
v00000126749776b0_0 .net "ZF", 0 0, L_0000012674a1acf0;  alias, 1 drivers
v0000012674975590_0 .net *"_ivl_1", 0 0, L_00000126749b1e10;  1 drivers
v00000126749756d0_0 .var "res", 31 0;
E_00000126748fa850 .event anyedge, v0000012674975770_0, v00000126749751d0_0, v0000012674975db0_0, v0000012674975f90_0;
L_00000126749b1e10 .reduce/or v00000126749756d0_0;
S_000001267475ca50 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_00000126747c6b50;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_000001267492be40 .param/l "add" 0 9 6, C4<000000100000>;
P_000001267492be78 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001267492beb0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001267492bee8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001267492bf20 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001267492bf58 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001267492bf90 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001267492bfc8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001267492c000 .param/l "j" 0 9 19, C4<000010000000>;
P_000001267492c038 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001267492c070 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001267492c0a8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001267492c0e0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001267492c118 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001267492c150 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001267492c188 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001267492c1c0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001267492c1f8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001267492c230 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001267492c268 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001267492c2a0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001267492c2d8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001267492c310 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001267492c348 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001267492c380 .param/l "xori" 0 9 12, C4<001110000000>;
v0000012674975810_0 .var "ALU_OP", 3 0;
v00000126749758b0_0 .net "opcode", 11 0, v0000012674984120_0;  alias, 1 drivers
E_00000126748fa450 .event anyedge, v000001267487e530_0;
S_0000012674763170 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_0000012674729f80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v00000126749823c0_0 .net "EX1_forward_to_B", 31 0, v0000012674981740_0;  alias, 1 drivers
v0000012674982fa0_0 .net "EX_PFC", 31 0, v0000012674982280_0;  alias, 1 drivers
v0000012674981a60_0 .net "EX_PFC_to_IF", 31 0, L_00000126749b1d70;  alias, 1 drivers
v0000012674982960_0 .net "alu_selA", 1 0, L_00000126749ac370;  alias, 1 drivers
v0000012674982000_0 .net "alu_selB", 1 0, L_00000126749aecb0;  alias, 1 drivers
v00000126749816a0_0 .net "ex_haz", 31 0, v0000012674973100_0;  alias, 1 drivers
v0000012674981f60_0 .net "id_haz", 31 0, L_00000126749b2090;  alias, 1 drivers
v0000012674981c40_0 .net "is_jr", 0 0, v0000012674981b00_0;  alias, 1 drivers
v0000012674982640_0 .net "mem_haz", 31 0, L_0000012674a1bbd0;  alias, 1 drivers
v00000126749808e0_0 .net "oper1", 31 0, L_00000126749b5e80;  alias, 1 drivers
v0000012674982460_0 .net "oper2", 31 0, L_0000012674a1a4a0;  alias, 1 drivers
v0000012674981d80_0 .net "pc", 31 0, v0000012674982140_0;  alias, 1 drivers
v0000012674980c00_0 .net "rs1", 31 0, v00000126749820a0_0;  alias, 1 drivers
v0000012674982b40_0 .net "rs2_in", 31 0, v00000126749821e0_0;  alias, 1 drivers
v0000012674982a00_0 .net "rs2_out", 31 0, L_0000012674a1a660;  alias, 1 drivers
v0000012674981600_0 .net "store_rs2_forward", 1 0, L_00000126749af7f0;  alias, 1 drivers
L_00000126749b1d70 .functor MUXZ 32, v0000012674982280_0, L_00000126749b5e80, v0000012674981b00_0, C4<>;
S_0000012674763300 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_0000012674763170;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_00000126748f9fd0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_00000126749b48a0 .functor NOT 1, L_00000126749b23b0, C4<0>, C4<0>, C4<0>;
L_00000126749b57f0 .functor NOT 1, L_00000126749b2bd0, C4<0>, C4<0>, C4<0>;
L_00000126749b47c0 .functor NOT 1, L_00000126749b1190, C4<0>, C4<0>, C4<0>;
L_00000126749b4440 .functor NOT 1, L_00000126749b2630, C4<0>, C4<0>, C4<0>;
L_00000126749b4830 .functor AND 32, L_00000126749b5780, v00000126749820a0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000126749b4600 .functor AND 32, L_00000126749b5860, L_0000012674a1bbd0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000126749b44b0 .functor OR 32, L_00000126749b4830, L_00000126749b4600, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000126749b4670 .functor AND 32, L_00000126749b5be0, v0000012674973100_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000126749b46e0 .functor OR 32, L_00000126749b44b0, L_00000126749b4670, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000126749b5ef0 .functor AND 32, L_00000126749b4520, L_00000126749b2090, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000126749b5e80 .functor OR 32, L_00000126749b46e0, L_00000126749b5ef0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000012674978f10_0 .net *"_ivl_1", 0 0, L_00000126749b23b0;  1 drivers
v0000012674978010_0 .net *"_ivl_13", 0 0, L_00000126749b1190;  1 drivers
v0000012674978150_0 .net *"_ivl_14", 0 0, L_00000126749b47c0;  1 drivers
v00000126749781f0_0 .net *"_ivl_19", 0 0, L_00000126749b35d0;  1 drivers
v0000012674978290_0 .net *"_ivl_2", 0 0, L_00000126749b48a0;  1 drivers
v000001267497b220_0 .net *"_ivl_23", 0 0, L_00000126749b2590;  1 drivers
v000001267497cc60_0 .net *"_ivl_27", 0 0, L_00000126749b2630;  1 drivers
v000001267497c4e0_0 .net *"_ivl_28", 0 0, L_00000126749b4440;  1 drivers
v000001267497c620_0 .net *"_ivl_33", 0 0, L_00000126749b1a50;  1 drivers
v000001267497c580_0 .net *"_ivl_37", 0 0, L_00000126749b2270;  1 drivers
v000001267497ae60_0 .net *"_ivl_40", 31 0, L_00000126749b4830;  1 drivers
v000001267497b2c0_0 .net *"_ivl_42", 31 0, L_00000126749b4600;  1 drivers
v000001267497cb20_0 .net *"_ivl_44", 31 0, L_00000126749b44b0;  1 drivers
v000001267497bd60_0 .net *"_ivl_46", 31 0, L_00000126749b4670;  1 drivers
v000001267497cbc0_0 .net *"_ivl_48", 31 0, L_00000126749b46e0;  1 drivers
v000001267497c6c0_0 .net *"_ivl_50", 31 0, L_00000126749b5ef0;  1 drivers
v000001267497be00_0 .net *"_ivl_7", 0 0, L_00000126749b2bd0;  1 drivers
v000001267497bea0_0 .net *"_ivl_8", 0 0, L_00000126749b57f0;  1 drivers
v000001267497ba40_0 .net "ina", 31 0, v00000126749820a0_0;  alias, 1 drivers
v000001267497b4a0_0 .net "inb", 31 0, L_0000012674a1bbd0;  alias, 1 drivers
v000001267497ac80_0 .net "inc", 31 0, v0000012674973100_0;  alias, 1 drivers
v000001267497af00_0 .net "ind", 31 0, L_00000126749b2090;  alias, 1 drivers
v000001267497bae0_0 .net "out", 31 0, L_00000126749b5e80;  alias, 1 drivers
v000001267497b360_0 .net "s0", 31 0, L_00000126749b5780;  1 drivers
v000001267497c760_0 .net "s1", 31 0, L_00000126749b5860;  1 drivers
v000001267497c940_0 .net "s2", 31 0, L_00000126749b5be0;  1 drivers
v000001267497c3a0_0 .net "s3", 31 0, L_00000126749b4520;  1 drivers
v000001267497cd00_0 .net "sel", 1 0, L_00000126749ac370;  alias, 1 drivers
L_00000126749b23b0 .part L_00000126749ac370, 1, 1;
LS_00000126749b1370_0_0 .concat [ 1 1 1 1], L_00000126749b48a0, L_00000126749b48a0, L_00000126749b48a0, L_00000126749b48a0;
LS_00000126749b1370_0_4 .concat [ 1 1 1 1], L_00000126749b48a0, L_00000126749b48a0, L_00000126749b48a0, L_00000126749b48a0;
LS_00000126749b1370_0_8 .concat [ 1 1 1 1], L_00000126749b48a0, L_00000126749b48a0, L_00000126749b48a0, L_00000126749b48a0;
LS_00000126749b1370_0_12 .concat [ 1 1 1 1], L_00000126749b48a0, L_00000126749b48a0, L_00000126749b48a0, L_00000126749b48a0;
LS_00000126749b1370_0_16 .concat [ 1 1 1 1], L_00000126749b48a0, L_00000126749b48a0, L_00000126749b48a0, L_00000126749b48a0;
LS_00000126749b1370_0_20 .concat [ 1 1 1 1], L_00000126749b48a0, L_00000126749b48a0, L_00000126749b48a0, L_00000126749b48a0;
LS_00000126749b1370_0_24 .concat [ 1 1 1 1], L_00000126749b48a0, L_00000126749b48a0, L_00000126749b48a0, L_00000126749b48a0;
LS_00000126749b1370_0_28 .concat [ 1 1 1 1], L_00000126749b48a0, L_00000126749b48a0, L_00000126749b48a0, L_00000126749b48a0;
LS_00000126749b1370_1_0 .concat [ 4 4 4 4], LS_00000126749b1370_0_0, LS_00000126749b1370_0_4, LS_00000126749b1370_0_8, LS_00000126749b1370_0_12;
LS_00000126749b1370_1_4 .concat [ 4 4 4 4], LS_00000126749b1370_0_16, LS_00000126749b1370_0_20, LS_00000126749b1370_0_24, LS_00000126749b1370_0_28;
L_00000126749b1370 .concat [ 16 16 0 0], LS_00000126749b1370_1_0, LS_00000126749b1370_1_4;
L_00000126749b2bd0 .part L_00000126749ac370, 0, 1;
LS_00000126749b12d0_0_0 .concat [ 1 1 1 1], L_00000126749b57f0, L_00000126749b57f0, L_00000126749b57f0, L_00000126749b57f0;
LS_00000126749b12d0_0_4 .concat [ 1 1 1 1], L_00000126749b57f0, L_00000126749b57f0, L_00000126749b57f0, L_00000126749b57f0;
LS_00000126749b12d0_0_8 .concat [ 1 1 1 1], L_00000126749b57f0, L_00000126749b57f0, L_00000126749b57f0, L_00000126749b57f0;
LS_00000126749b12d0_0_12 .concat [ 1 1 1 1], L_00000126749b57f0, L_00000126749b57f0, L_00000126749b57f0, L_00000126749b57f0;
LS_00000126749b12d0_0_16 .concat [ 1 1 1 1], L_00000126749b57f0, L_00000126749b57f0, L_00000126749b57f0, L_00000126749b57f0;
LS_00000126749b12d0_0_20 .concat [ 1 1 1 1], L_00000126749b57f0, L_00000126749b57f0, L_00000126749b57f0, L_00000126749b57f0;
LS_00000126749b12d0_0_24 .concat [ 1 1 1 1], L_00000126749b57f0, L_00000126749b57f0, L_00000126749b57f0, L_00000126749b57f0;
LS_00000126749b12d0_0_28 .concat [ 1 1 1 1], L_00000126749b57f0, L_00000126749b57f0, L_00000126749b57f0, L_00000126749b57f0;
LS_00000126749b12d0_1_0 .concat [ 4 4 4 4], LS_00000126749b12d0_0_0, LS_00000126749b12d0_0_4, LS_00000126749b12d0_0_8, LS_00000126749b12d0_0_12;
LS_00000126749b12d0_1_4 .concat [ 4 4 4 4], LS_00000126749b12d0_0_16, LS_00000126749b12d0_0_20, LS_00000126749b12d0_0_24, LS_00000126749b12d0_0_28;
L_00000126749b12d0 .concat [ 16 16 0 0], LS_00000126749b12d0_1_0, LS_00000126749b12d0_1_4;
L_00000126749b1190 .part L_00000126749ac370, 1, 1;
LS_00000126749b19b0_0_0 .concat [ 1 1 1 1], L_00000126749b47c0, L_00000126749b47c0, L_00000126749b47c0, L_00000126749b47c0;
LS_00000126749b19b0_0_4 .concat [ 1 1 1 1], L_00000126749b47c0, L_00000126749b47c0, L_00000126749b47c0, L_00000126749b47c0;
LS_00000126749b19b0_0_8 .concat [ 1 1 1 1], L_00000126749b47c0, L_00000126749b47c0, L_00000126749b47c0, L_00000126749b47c0;
LS_00000126749b19b0_0_12 .concat [ 1 1 1 1], L_00000126749b47c0, L_00000126749b47c0, L_00000126749b47c0, L_00000126749b47c0;
LS_00000126749b19b0_0_16 .concat [ 1 1 1 1], L_00000126749b47c0, L_00000126749b47c0, L_00000126749b47c0, L_00000126749b47c0;
LS_00000126749b19b0_0_20 .concat [ 1 1 1 1], L_00000126749b47c0, L_00000126749b47c0, L_00000126749b47c0, L_00000126749b47c0;
LS_00000126749b19b0_0_24 .concat [ 1 1 1 1], L_00000126749b47c0, L_00000126749b47c0, L_00000126749b47c0, L_00000126749b47c0;
LS_00000126749b19b0_0_28 .concat [ 1 1 1 1], L_00000126749b47c0, L_00000126749b47c0, L_00000126749b47c0, L_00000126749b47c0;
LS_00000126749b19b0_1_0 .concat [ 4 4 4 4], LS_00000126749b19b0_0_0, LS_00000126749b19b0_0_4, LS_00000126749b19b0_0_8, LS_00000126749b19b0_0_12;
LS_00000126749b19b0_1_4 .concat [ 4 4 4 4], LS_00000126749b19b0_0_16, LS_00000126749b19b0_0_20, LS_00000126749b19b0_0_24, LS_00000126749b19b0_0_28;
L_00000126749b19b0 .concat [ 16 16 0 0], LS_00000126749b19b0_1_0, LS_00000126749b19b0_1_4;
L_00000126749b35d0 .part L_00000126749ac370, 0, 1;
LS_00000126749b24f0_0_0 .concat [ 1 1 1 1], L_00000126749b35d0, L_00000126749b35d0, L_00000126749b35d0, L_00000126749b35d0;
LS_00000126749b24f0_0_4 .concat [ 1 1 1 1], L_00000126749b35d0, L_00000126749b35d0, L_00000126749b35d0, L_00000126749b35d0;
LS_00000126749b24f0_0_8 .concat [ 1 1 1 1], L_00000126749b35d0, L_00000126749b35d0, L_00000126749b35d0, L_00000126749b35d0;
LS_00000126749b24f0_0_12 .concat [ 1 1 1 1], L_00000126749b35d0, L_00000126749b35d0, L_00000126749b35d0, L_00000126749b35d0;
LS_00000126749b24f0_0_16 .concat [ 1 1 1 1], L_00000126749b35d0, L_00000126749b35d0, L_00000126749b35d0, L_00000126749b35d0;
LS_00000126749b24f0_0_20 .concat [ 1 1 1 1], L_00000126749b35d0, L_00000126749b35d0, L_00000126749b35d0, L_00000126749b35d0;
LS_00000126749b24f0_0_24 .concat [ 1 1 1 1], L_00000126749b35d0, L_00000126749b35d0, L_00000126749b35d0, L_00000126749b35d0;
LS_00000126749b24f0_0_28 .concat [ 1 1 1 1], L_00000126749b35d0, L_00000126749b35d0, L_00000126749b35d0, L_00000126749b35d0;
LS_00000126749b24f0_1_0 .concat [ 4 4 4 4], LS_00000126749b24f0_0_0, LS_00000126749b24f0_0_4, LS_00000126749b24f0_0_8, LS_00000126749b24f0_0_12;
LS_00000126749b24f0_1_4 .concat [ 4 4 4 4], LS_00000126749b24f0_0_16, LS_00000126749b24f0_0_20, LS_00000126749b24f0_0_24, LS_00000126749b24f0_0_28;
L_00000126749b24f0 .concat [ 16 16 0 0], LS_00000126749b24f0_1_0, LS_00000126749b24f0_1_4;
L_00000126749b2590 .part L_00000126749ac370, 1, 1;
LS_00000126749b3350_0_0 .concat [ 1 1 1 1], L_00000126749b2590, L_00000126749b2590, L_00000126749b2590, L_00000126749b2590;
LS_00000126749b3350_0_4 .concat [ 1 1 1 1], L_00000126749b2590, L_00000126749b2590, L_00000126749b2590, L_00000126749b2590;
LS_00000126749b3350_0_8 .concat [ 1 1 1 1], L_00000126749b2590, L_00000126749b2590, L_00000126749b2590, L_00000126749b2590;
LS_00000126749b3350_0_12 .concat [ 1 1 1 1], L_00000126749b2590, L_00000126749b2590, L_00000126749b2590, L_00000126749b2590;
LS_00000126749b3350_0_16 .concat [ 1 1 1 1], L_00000126749b2590, L_00000126749b2590, L_00000126749b2590, L_00000126749b2590;
LS_00000126749b3350_0_20 .concat [ 1 1 1 1], L_00000126749b2590, L_00000126749b2590, L_00000126749b2590, L_00000126749b2590;
LS_00000126749b3350_0_24 .concat [ 1 1 1 1], L_00000126749b2590, L_00000126749b2590, L_00000126749b2590, L_00000126749b2590;
LS_00000126749b3350_0_28 .concat [ 1 1 1 1], L_00000126749b2590, L_00000126749b2590, L_00000126749b2590, L_00000126749b2590;
LS_00000126749b3350_1_0 .concat [ 4 4 4 4], LS_00000126749b3350_0_0, LS_00000126749b3350_0_4, LS_00000126749b3350_0_8, LS_00000126749b3350_0_12;
LS_00000126749b3350_1_4 .concat [ 4 4 4 4], LS_00000126749b3350_0_16, LS_00000126749b3350_0_20, LS_00000126749b3350_0_24, LS_00000126749b3350_0_28;
L_00000126749b3350 .concat [ 16 16 0 0], LS_00000126749b3350_1_0, LS_00000126749b3350_1_4;
L_00000126749b2630 .part L_00000126749ac370, 0, 1;
LS_00000126749b2c70_0_0 .concat [ 1 1 1 1], L_00000126749b4440, L_00000126749b4440, L_00000126749b4440, L_00000126749b4440;
LS_00000126749b2c70_0_4 .concat [ 1 1 1 1], L_00000126749b4440, L_00000126749b4440, L_00000126749b4440, L_00000126749b4440;
LS_00000126749b2c70_0_8 .concat [ 1 1 1 1], L_00000126749b4440, L_00000126749b4440, L_00000126749b4440, L_00000126749b4440;
LS_00000126749b2c70_0_12 .concat [ 1 1 1 1], L_00000126749b4440, L_00000126749b4440, L_00000126749b4440, L_00000126749b4440;
LS_00000126749b2c70_0_16 .concat [ 1 1 1 1], L_00000126749b4440, L_00000126749b4440, L_00000126749b4440, L_00000126749b4440;
LS_00000126749b2c70_0_20 .concat [ 1 1 1 1], L_00000126749b4440, L_00000126749b4440, L_00000126749b4440, L_00000126749b4440;
LS_00000126749b2c70_0_24 .concat [ 1 1 1 1], L_00000126749b4440, L_00000126749b4440, L_00000126749b4440, L_00000126749b4440;
LS_00000126749b2c70_0_28 .concat [ 1 1 1 1], L_00000126749b4440, L_00000126749b4440, L_00000126749b4440, L_00000126749b4440;
LS_00000126749b2c70_1_0 .concat [ 4 4 4 4], LS_00000126749b2c70_0_0, LS_00000126749b2c70_0_4, LS_00000126749b2c70_0_8, LS_00000126749b2c70_0_12;
LS_00000126749b2c70_1_4 .concat [ 4 4 4 4], LS_00000126749b2c70_0_16, LS_00000126749b2c70_0_20, LS_00000126749b2c70_0_24, LS_00000126749b2c70_0_28;
L_00000126749b2c70 .concat [ 16 16 0 0], LS_00000126749b2c70_1_0, LS_00000126749b2c70_1_4;
L_00000126749b1a50 .part L_00000126749ac370, 1, 1;
LS_00000126749b2e50_0_0 .concat [ 1 1 1 1], L_00000126749b1a50, L_00000126749b1a50, L_00000126749b1a50, L_00000126749b1a50;
LS_00000126749b2e50_0_4 .concat [ 1 1 1 1], L_00000126749b1a50, L_00000126749b1a50, L_00000126749b1a50, L_00000126749b1a50;
LS_00000126749b2e50_0_8 .concat [ 1 1 1 1], L_00000126749b1a50, L_00000126749b1a50, L_00000126749b1a50, L_00000126749b1a50;
LS_00000126749b2e50_0_12 .concat [ 1 1 1 1], L_00000126749b1a50, L_00000126749b1a50, L_00000126749b1a50, L_00000126749b1a50;
LS_00000126749b2e50_0_16 .concat [ 1 1 1 1], L_00000126749b1a50, L_00000126749b1a50, L_00000126749b1a50, L_00000126749b1a50;
LS_00000126749b2e50_0_20 .concat [ 1 1 1 1], L_00000126749b1a50, L_00000126749b1a50, L_00000126749b1a50, L_00000126749b1a50;
LS_00000126749b2e50_0_24 .concat [ 1 1 1 1], L_00000126749b1a50, L_00000126749b1a50, L_00000126749b1a50, L_00000126749b1a50;
LS_00000126749b2e50_0_28 .concat [ 1 1 1 1], L_00000126749b1a50, L_00000126749b1a50, L_00000126749b1a50, L_00000126749b1a50;
LS_00000126749b2e50_1_0 .concat [ 4 4 4 4], LS_00000126749b2e50_0_0, LS_00000126749b2e50_0_4, LS_00000126749b2e50_0_8, LS_00000126749b2e50_0_12;
LS_00000126749b2e50_1_4 .concat [ 4 4 4 4], LS_00000126749b2e50_0_16, LS_00000126749b2e50_0_20, LS_00000126749b2e50_0_24, LS_00000126749b2e50_0_28;
L_00000126749b2e50 .concat [ 16 16 0 0], LS_00000126749b2e50_1_0, LS_00000126749b2e50_1_4;
L_00000126749b2270 .part L_00000126749ac370, 0, 1;
LS_00000126749b1550_0_0 .concat [ 1 1 1 1], L_00000126749b2270, L_00000126749b2270, L_00000126749b2270, L_00000126749b2270;
LS_00000126749b1550_0_4 .concat [ 1 1 1 1], L_00000126749b2270, L_00000126749b2270, L_00000126749b2270, L_00000126749b2270;
LS_00000126749b1550_0_8 .concat [ 1 1 1 1], L_00000126749b2270, L_00000126749b2270, L_00000126749b2270, L_00000126749b2270;
LS_00000126749b1550_0_12 .concat [ 1 1 1 1], L_00000126749b2270, L_00000126749b2270, L_00000126749b2270, L_00000126749b2270;
LS_00000126749b1550_0_16 .concat [ 1 1 1 1], L_00000126749b2270, L_00000126749b2270, L_00000126749b2270, L_00000126749b2270;
LS_00000126749b1550_0_20 .concat [ 1 1 1 1], L_00000126749b2270, L_00000126749b2270, L_00000126749b2270, L_00000126749b2270;
LS_00000126749b1550_0_24 .concat [ 1 1 1 1], L_00000126749b2270, L_00000126749b2270, L_00000126749b2270, L_00000126749b2270;
LS_00000126749b1550_0_28 .concat [ 1 1 1 1], L_00000126749b2270, L_00000126749b2270, L_00000126749b2270, L_00000126749b2270;
LS_00000126749b1550_1_0 .concat [ 4 4 4 4], LS_00000126749b1550_0_0, LS_00000126749b1550_0_4, LS_00000126749b1550_0_8, LS_00000126749b1550_0_12;
LS_00000126749b1550_1_4 .concat [ 4 4 4 4], LS_00000126749b1550_0_16, LS_00000126749b1550_0_20, LS_00000126749b1550_0_24, LS_00000126749b1550_0_28;
L_00000126749b1550 .concat [ 16 16 0 0], LS_00000126749b1550_1_0, LS_00000126749b1550_1_4;
S_0000012674718230 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_0000012674763300;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000126749b5780 .functor AND 32, L_00000126749b1370, L_00000126749b12d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000126749779d0_0 .net "in1", 31 0, L_00000126749b1370;  1 drivers
v0000012674978470_0 .net "in2", 31 0, L_00000126749b12d0;  1 drivers
v00000126749780b0_0 .net "out", 31 0, L_00000126749b5780;  alias, 1 drivers
S_00000126747183c0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_0000012674763300;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000126749b5860 .functor AND 32, L_00000126749b19b0, L_00000126749b24f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000012674978510_0 .net "in1", 31 0, L_00000126749b19b0;  1 drivers
v0000012674977a70_0 .net "in2", 31 0, L_00000126749b24f0;  1 drivers
v0000012674978e70_0 .net "out", 31 0, L_00000126749b5860;  alias, 1 drivers
S_0000012674751570 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_0000012674763300;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000126749b5be0 .functor AND 32, L_00000126749b3350, L_00000126749b2c70, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000126749785b0_0 .net "in1", 31 0, L_00000126749b3350;  1 drivers
v00000126749786f0_0 .net "in2", 31 0, L_00000126749b2c70;  1 drivers
v0000012674977d90_0 .net "out", 31 0, L_00000126749b5be0;  alias, 1 drivers
S_0000012674979bc0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_0000012674763300;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000126749b4520 .functor AND 32, L_00000126749b2e50, L_00000126749b1550, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000012674978650_0 .net "in1", 31 0, L_00000126749b2e50;  1 drivers
v0000012674977f70_0 .net "in2", 31 0, L_00000126749b1550;  1 drivers
v0000012674978970_0 .net "out", 31 0, L_00000126749b4520;  alias, 1 drivers
S_000001267497a070 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_0000012674763170;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_00000126748fa0d0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_00000126749b5c50 .functor NOT 1, L_00000126749b3030, C4<0>, C4<0>, C4<0>;
L_00000126749b5d30 .functor NOT 1, L_00000126749b28b0, C4<0>, C4<0>, C4<0>;
L_00000126749b5da0 .functor NOT 1, L_00000126749b2d10, C4<0>, C4<0>, C4<0>;
L_00000126748f0e00 .functor NOT 1, L_00000126749b29f0, C4<0>, C4<0>, C4<0>;
L_0000012674a1ab30 .functor AND 32, L_00000126749b5cc0, v0000012674981740_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000012674a1aa50 .functor AND 32, L_00000126749b5f60, L_0000012674a1bbd0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000012674a1aba0 .functor OR 32, L_0000012674a1ab30, L_0000012674a1aa50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000012674a1b2a0 .functor AND 32, L_00000126749b5e10, v0000012674973100_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000012674a1a510 .functor OR 32, L_0000012674a1aba0, L_0000012674a1b2a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000012674a1b4d0 .functor AND 32, L_0000012674a1b620, L_00000126749b2090, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000012674a1a4a0 .functor OR 32, L_0000012674a1a510, L_0000012674a1b4d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001267497ca80_0 .net *"_ivl_1", 0 0, L_00000126749b3030;  1 drivers
v000001267497b540_0 .net *"_ivl_13", 0 0, L_00000126749b2d10;  1 drivers
v000001267497c440_0 .net *"_ivl_14", 0 0, L_00000126749b5da0;  1 drivers
v000001267497aa00_0 .net *"_ivl_19", 0 0, L_00000126749b2950;  1 drivers
v000001267497c260_0 .net *"_ivl_2", 0 0, L_00000126749b5c50;  1 drivers
v000001267497b680_0 .net *"_ivl_23", 0 0, L_00000126749b17d0;  1 drivers
v000001267497c300_0 .net *"_ivl_27", 0 0, L_00000126749b29f0;  1 drivers
v000001267497ce40_0 .net *"_ivl_28", 0 0, L_00000126748f0e00;  1 drivers
v000001267497bc20_0 .net *"_ivl_33", 0 0, L_00000126749b2b30;  1 drivers
v000001267497cf80_0 .net *"_ivl_37", 0 0, L_00000126749b33f0;  1 drivers
v000001267497b860_0 .net *"_ivl_40", 31 0, L_0000012674a1ab30;  1 drivers
v000001267497d020_0 .net *"_ivl_42", 31 0, L_0000012674a1aa50;  1 drivers
v000001267497a8c0_0 .net *"_ivl_44", 31 0, L_0000012674a1aba0;  1 drivers
v000001267497b7c0_0 .net *"_ivl_46", 31 0, L_0000012674a1b2a0;  1 drivers
v000001267497b5e0_0 .net *"_ivl_48", 31 0, L_0000012674a1a510;  1 drivers
v000001267497a960_0 .net *"_ivl_50", 31 0, L_0000012674a1b4d0;  1 drivers
v000001267497adc0_0 .net *"_ivl_7", 0 0, L_00000126749b28b0;  1 drivers
v000001267497aaa0_0 .net *"_ivl_8", 0 0, L_00000126749b5d30;  1 drivers
v000001267497bf40_0 .net "ina", 31 0, v0000012674981740_0;  alias, 1 drivers
v000001267497b040_0 .net "inb", 31 0, L_0000012674a1bbd0;  alias, 1 drivers
v000001267497ab40_0 .net "inc", 31 0, v0000012674973100_0;  alias, 1 drivers
v000001267497abe0_0 .net "ind", 31 0, L_00000126749b2090;  alias, 1 drivers
v000001267497b720_0 .net "out", 31 0, L_0000012674a1a4a0;  alias, 1 drivers
v000001267497c080_0 .net "s0", 31 0, L_00000126749b5cc0;  1 drivers
v000001267497b900_0 .net "s1", 31 0, L_00000126749b5f60;  1 drivers
v000001267497b9a0_0 .net "s2", 31 0, L_00000126749b5e10;  1 drivers
v000001267497c120_0 .net "s3", 31 0, L_0000012674a1b620;  1 drivers
v000001267497b0e0_0 .net "sel", 1 0, L_00000126749aecb0;  alias, 1 drivers
L_00000126749b3030 .part L_00000126749aecb0, 1, 1;
LS_00000126749b2810_0_0 .concat [ 1 1 1 1], L_00000126749b5c50, L_00000126749b5c50, L_00000126749b5c50, L_00000126749b5c50;
LS_00000126749b2810_0_4 .concat [ 1 1 1 1], L_00000126749b5c50, L_00000126749b5c50, L_00000126749b5c50, L_00000126749b5c50;
LS_00000126749b2810_0_8 .concat [ 1 1 1 1], L_00000126749b5c50, L_00000126749b5c50, L_00000126749b5c50, L_00000126749b5c50;
LS_00000126749b2810_0_12 .concat [ 1 1 1 1], L_00000126749b5c50, L_00000126749b5c50, L_00000126749b5c50, L_00000126749b5c50;
LS_00000126749b2810_0_16 .concat [ 1 1 1 1], L_00000126749b5c50, L_00000126749b5c50, L_00000126749b5c50, L_00000126749b5c50;
LS_00000126749b2810_0_20 .concat [ 1 1 1 1], L_00000126749b5c50, L_00000126749b5c50, L_00000126749b5c50, L_00000126749b5c50;
LS_00000126749b2810_0_24 .concat [ 1 1 1 1], L_00000126749b5c50, L_00000126749b5c50, L_00000126749b5c50, L_00000126749b5c50;
LS_00000126749b2810_0_28 .concat [ 1 1 1 1], L_00000126749b5c50, L_00000126749b5c50, L_00000126749b5c50, L_00000126749b5c50;
LS_00000126749b2810_1_0 .concat [ 4 4 4 4], LS_00000126749b2810_0_0, LS_00000126749b2810_0_4, LS_00000126749b2810_0_8, LS_00000126749b2810_0_12;
LS_00000126749b2810_1_4 .concat [ 4 4 4 4], LS_00000126749b2810_0_16, LS_00000126749b2810_0_20, LS_00000126749b2810_0_24, LS_00000126749b2810_0_28;
L_00000126749b2810 .concat [ 16 16 0 0], LS_00000126749b2810_1_0, LS_00000126749b2810_1_4;
L_00000126749b28b0 .part L_00000126749aecb0, 0, 1;
LS_00000126749b26d0_0_0 .concat [ 1 1 1 1], L_00000126749b5d30, L_00000126749b5d30, L_00000126749b5d30, L_00000126749b5d30;
LS_00000126749b26d0_0_4 .concat [ 1 1 1 1], L_00000126749b5d30, L_00000126749b5d30, L_00000126749b5d30, L_00000126749b5d30;
LS_00000126749b26d0_0_8 .concat [ 1 1 1 1], L_00000126749b5d30, L_00000126749b5d30, L_00000126749b5d30, L_00000126749b5d30;
LS_00000126749b26d0_0_12 .concat [ 1 1 1 1], L_00000126749b5d30, L_00000126749b5d30, L_00000126749b5d30, L_00000126749b5d30;
LS_00000126749b26d0_0_16 .concat [ 1 1 1 1], L_00000126749b5d30, L_00000126749b5d30, L_00000126749b5d30, L_00000126749b5d30;
LS_00000126749b26d0_0_20 .concat [ 1 1 1 1], L_00000126749b5d30, L_00000126749b5d30, L_00000126749b5d30, L_00000126749b5d30;
LS_00000126749b26d0_0_24 .concat [ 1 1 1 1], L_00000126749b5d30, L_00000126749b5d30, L_00000126749b5d30, L_00000126749b5d30;
LS_00000126749b26d0_0_28 .concat [ 1 1 1 1], L_00000126749b5d30, L_00000126749b5d30, L_00000126749b5d30, L_00000126749b5d30;
LS_00000126749b26d0_1_0 .concat [ 4 4 4 4], LS_00000126749b26d0_0_0, LS_00000126749b26d0_0_4, LS_00000126749b26d0_0_8, LS_00000126749b26d0_0_12;
LS_00000126749b26d0_1_4 .concat [ 4 4 4 4], LS_00000126749b26d0_0_16, LS_00000126749b26d0_0_20, LS_00000126749b26d0_0_24, LS_00000126749b26d0_0_28;
L_00000126749b26d0 .concat [ 16 16 0 0], LS_00000126749b26d0_1_0, LS_00000126749b26d0_1_4;
L_00000126749b2d10 .part L_00000126749aecb0, 1, 1;
LS_00000126749b2450_0_0 .concat [ 1 1 1 1], L_00000126749b5da0, L_00000126749b5da0, L_00000126749b5da0, L_00000126749b5da0;
LS_00000126749b2450_0_4 .concat [ 1 1 1 1], L_00000126749b5da0, L_00000126749b5da0, L_00000126749b5da0, L_00000126749b5da0;
LS_00000126749b2450_0_8 .concat [ 1 1 1 1], L_00000126749b5da0, L_00000126749b5da0, L_00000126749b5da0, L_00000126749b5da0;
LS_00000126749b2450_0_12 .concat [ 1 1 1 1], L_00000126749b5da0, L_00000126749b5da0, L_00000126749b5da0, L_00000126749b5da0;
LS_00000126749b2450_0_16 .concat [ 1 1 1 1], L_00000126749b5da0, L_00000126749b5da0, L_00000126749b5da0, L_00000126749b5da0;
LS_00000126749b2450_0_20 .concat [ 1 1 1 1], L_00000126749b5da0, L_00000126749b5da0, L_00000126749b5da0, L_00000126749b5da0;
LS_00000126749b2450_0_24 .concat [ 1 1 1 1], L_00000126749b5da0, L_00000126749b5da0, L_00000126749b5da0, L_00000126749b5da0;
LS_00000126749b2450_0_28 .concat [ 1 1 1 1], L_00000126749b5da0, L_00000126749b5da0, L_00000126749b5da0, L_00000126749b5da0;
LS_00000126749b2450_1_0 .concat [ 4 4 4 4], LS_00000126749b2450_0_0, LS_00000126749b2450_0_4, LS_00000126749b2450_0_8, LS_00000126749b2450_0_12;
LS_00000126749b2450_1_4 .concat [ 4 4 4 4], LS_00000126749b2450_0_16, LS_00000126749b2450_0_20, LS_00000126749b2450_0_24, LS_00000126749b2450_0_28;
L_00000126749b2450 .concat [ 16 16 0 0], LS_00000126749b2450_1_0, LS_00000126749b2450_1_4;
L_00000126749b2950 .part L_00000126749aecb0, 0, 1;
LS_00000126749b1eb0_0_0 .concat [ 1 1 1 1], L_00000126749b2950, L_00000126749b2950, L_00000126749b2950, L_00000126749b2950;
LS_00000126749b1eb0_0_4 .concat [ 1 1 1 1], L_00000126749b2950, L_00000126749b2950, L_00000126749b2950, L_00000126749b2950;
LS_00000126749b1eb0_0_8 .concat [ 1 1 1 1], L_00000126749b2950, L_00000126749b2950, L_00000126749b2950, L_00000126749b2950;
LS_00000126749b1eb0_0_12 .concat [ 1 1 1 1], L_00000126749b2950, L_00000126749b2950, L_00000126749b2950, L_00000126749b2950;
LS_00000126749b1eb0_0_16 .concat [ 1 1 1 1], L_00000126749b2950, L_00000126749b2950, L_00000126749b2950, L_00000126749b2950;
LS_00000126749b1eb0_0_20 .concat [ 1 1 1 1], L_00000126749b2950, L_00000126749b2950, L_00000126749b2950, L_00000126749b2950;
LS_00000126749b1eb0_0_24 .concat [ 1 1 1 1], L_00000126749b2950, L_00000126749b2950, L_00000126749b2950, L_00000126749b2950;
LS_00000126749b1eb0_0_28 .concat [ 1 1 1 1], L_00000126749b2950, L_00000126749b2950, L_00000126749b2950, L_00000126749b2950;
LS_00000126749b1eb0_1_0 .concat [ 4 4 4 4], LS_00000126749b1eb0_0_0, LS_00000126749b1eb0_0_4, LS_00000126749b1eb0_0_8, LS_00000126749b1eb0_0_12;
LS_00000126749b1eb0_1_4 .concat [ 4 4 4 4], LS_00000126749b1eb0_0_16, LS_00000126749b1eb0_0_20, LS_00000126749b1eb0_0_24, LS_00000126749b1eb0_0_28;
L_00000126749b1eb0 .concat [ 16 16 0 0], LS_00000126749b1eb0_1_0, LS_00000126749b1eb0_1_4;
L_00000126749b17d0 .part L_00000126749aecb0, 1, 1;
LS_00000126749b2db0_0_0 .concat [ 1 1 1 1], L_00000126749b17d0, L_00000126749b17d0, L_00000126749b17d0, L_00000126749b17d0;
LS_00000126749b2db0_0_4 .concat [ 1 1 1 1], L_00000126749b17d0, L_00000126749b17d0, L_00000126749b17d0, L_00000126749b17d0;
LS_00000126749b2db0_0_8 .concat [ 1 1 1 1], L_00000126749b17d0, L_00000126749b17d0, L_00000126749b17d0, L_00000126749b17d0;
LS_00000126749b2db0_0_12 .concat [ 1 1 1 1], L_00000126749b17d0, L_00000126749b17d0, L_00000126749b17d0, L_00000126749b17d0;
LS_00000126749b2db0_0_16 .concat [ 1 1 1 1], L_00000126749b17d0, L_00000126749b17d0, L_00000126749b17d0, L_00000126749b17d0;
LS_00000126749b2db0_0_20 .concat [ 1 1 1 1], L_00000126749b17d0, L_00000126749b17d0, L_00000126749b17d0, L_00000126749b17d0;
LS_00000126749b2db0_0_24 .concat [ 1 1 1 1], L_00000126749b17d0, L_00000126749b17d0, L_00000126749b17d0, L_00000126749b17d0;
LS_00000126749b2db0_0_28 .concat [ 1 1 1 1], L_00000126749b17d0, L_00000126749b17d0, L_00000126749b17d0, L_00000126749b17d0;
LS_00000126749b2db0_1_0 .concat [ 4 4 4 4], LS_00000126749b2db0_0_0, LS_00000126749b2db0_0_4, LS_00000126749b2db0_0_8, LS_00000126749b2db0_0_12;
LS_00000126749b2db0_1_4 .concat [ 4 4 4 4], LS_00000126749b2db0_0_16, LS_00000126749b2db0_0_20, LS_00000126749b2db0_0_24, LS_00000126749b2db0_0_28;
L_00000126749b2db0 .concat [ 16 16 0 0], LS_00000126749b2db0_1_0, LS_00000126749b2db0_1_4;
L_00000126749b29f0 .part L_00000126749aecb0, 0, 1;
LS_00000126749b1af0_0_0 .concat [ 1 1 1 1], L_00000126748f0e00, L_00000126748f0e00, L_00000126748f0e00, L_00000126748f0e00;
LS_00000126749b1af0_0_4 .concat [ 1 1 1 1], L_00000126748f0e00, L_00000126748f0e00, L_00000126748f0e00, L_00000126748f0e00;
LS_00000126749b1af0_0_8 .concat [ 1 1 1 1], L_00000126748f0e00, L_00000126748f0e00, L_00000126748f0e00, L_00000126748f0e00;
LS_00000126749b1af0_0_12 .concat [ 1 1 1 1], L_00000126748f0e00, L_00000126748f0e00, L_00000126748f0e00, L_00000126748f0e00;
LS_00000126749b1af0_0_16 .concat [ 1 1 1 1], L_00000126748f0e00, L_00000126748f0e00, L_00000126748f0e00, L_00000126748f0e00;
LS_00000126749b1af0_0_20 .concat [ 1 1 1 1], L_00000126748f0e00, L_00000126748f0e00, L_00000126748f0e00, L_00000126748f0e00;
LS_00000126749b1af0_0_24 .concat [ 1 1 1 1], L_00000126748f0e00, L_00000126748f0e00, L_00000126748f0e00, L_00000126748f0e00;
LS_00000126749b1af0_0_28 .concat [ 1 1 1 1], L_00000126748f0e00, L_00000126748f0e00, L_00000126748f0e00, L_00000126748f0e00;
LS_00000126749b1af0_1_0 .concat [ 4 4 4 4], LS_00000126749b1af0_0_0, LS_00000126749b1af0_0_4, LS_00000126749b1af0_0_8, LS_00000126749b1af0_0_12;
LS_00000126749b1af0_1_4 .concat [ 4 4 4 4], LS_00000126749b1af0_0_16, LS_00000126749b1af0_0_20, LS_00000126749b1af0_0_24, LS_00000126749b1af0_0_28;
L_00000126749b1af0 .concat [ 16 16 0 0], LS_00000126749b1af0_1_0, LS_00000126749b1af0_1_4;
L_00000126749b2b30 .part L_00000126749aecb0, 1, 1;
LS_00000126749b1c30_0_0 .concat [ 1 1 1 1], L_00000126749b2b30, L_00000126749b2b30, L_00000126749b2b30, L_00000126749b2b30;
LS_00000126749b1c30_0_4 .concat [ 1 1 1 1], L_00000126749b2b30, L_00000126749b2b30, L_00000126749b2b30, L_00000126749b2b30;
LS_00000126749b1c30_0_8 .concat [ 1 1 1 1], L_00000126749b2b30, L_00000126749b2b30, L_00000126749b2b30, L_00000126749b2b30;
LS_00000126749b1c30_0_12 .concat [ 1 1 1 1], L_00000126749b2b30, L_00000126749b2b30, L_00000126749b2b30, L_00000126749b2b30;
LS_00000126749b1c30_0_16 .concat [ 1 1 1 1], L_00000126749b2b30, L_00000126749b2b30, L_00000126749b2b30, L_00000126749b2b30;
LS_00000126749b1c30_0_20 .concat [ 1 1 1 1], L_00000126749b2b30, L_00000126749b2b30, L_00000126749b2b30, L_00000126749b2b30;
LS_00000126749b1c30_0_24 .concat [ 1 1 1 1], L_00000126749b2b30, L_00000126749b2b30, L_00000126749b2b30, L_00000126749b2b30;
LS_00000126749b1c30_0_28 .concat [ 1 1 1 1], L_00000126749b2b30, L_00000126749b2b30, L_00000126749b2b30, L_00000126749b2b30;
LS_00000126749b1c30_1_0 .concat [ 4 4 4 4], LS_00000126749b1c30_0_0, LS_00000126749b1c30_0_4, LS_00000126749b1c30_0_8, LS_00000126749b1c30_0_12;
LS_00000126749b1c30_1_4 .concat [ 4 4 4 4], LS_00000126749b1c30_0_16, LS_00000126749b1c30_0_20, LS_00000126749b1c30_0_24, LS_00000126749b1c30_0_28;
L_00000126749b1c30 .concat [ 16 16 0 0], LS_00000126749b1c30_1_0, LS_00000126749b1c30_1_4;
L_00000126749b33f0 .part L_00000126749aecb0, 0, 1;
LS_00000126749b30d0_0_0 .concat [ 1 1 1 1], L_00000126749b33f0, L_00000126749b33f0, L_00000126749b33f0, L_00000126749b33f0;
LS_00000126749b30d0_0_4 .concat [ 1 1 1 1], L_00000126749b33f0, L_00000126749b33f0, L_00000126749b33f0, L_00000126749b33f0;
LS_00000126749b30d0_0_8 .concat [ 1 1 1 1], L_00000126749b33f0, L_00000126749b33f0, L_00000126749b33f0, L_00000126749b33f0;
LS_00000126749b30d0_0_12 .concat [ 1 1 1 1], L_00000126749b33f0, L_00000126749b33f0, L_00000126749b33f0, L_00000126749b33f0;
LS_00000126749b30d0_0_16 .concat [ 1 1 1 1], L_00000126749b33f0, L_00000126749b33f0, L_00000126749b33f0, L_00000126749b33f0;
LS_00000126749b30d0_0_20 .concat [ 1 1 1 1], L_00000126749b33f0, L_00000126749b33f0, L_00000126749b33f0, L_00000126749b33f0;
LS_00000126749b30d0_0_24 .concat [ 1 1 1 1], L_00000126749b33f0, L_00000126749b33f0, L_00000126749b33f0, L_00000126749b33f0;
LS_00000126749b30d0_0_28 .concat [ 1 1 1 1], L_00000126749b33f0, L_00000126749b33f0, L_00000126749b33f0, L_00000126749b33f0;
LS_00000126749b30d0_1_0 .concat [ 4 4 4 4], LS_00000126749b30d0_0_0, LS_00000126749b30d0_0_4, LS_00000126749b30d0_0_8, LS_00000126749b30d0_0_12;
LS_00000126749b30d0_1_4 .concat [ 4 4 4 4], LS_00000126749b30d0_0_16, LS_00000126749b30d0_0_20, LS_00000126749b30d0_0_24, LS_00000126749b30d0_0_28;
L_00000126749b30d0 .concat [ 16 16 0 0], LS_00000126749b30d0_1_0, LS_00000126749b30d0_1_4;
S_000001267497a200 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001267497a070;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000126749b5cc0 .functor AND 32, L_00000126749b2810, L_00000126749b26d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001267497c800_0 .net "in1", 31 0, L_00000126749b2810;  1 drivers
v000001267497cda0_0 .net "in2", 31 0, L_00000126749b26d0;  1 drivers
v000001267497b400_0 .net "out", 31 0, L_00000126749b5cc0;  alias, 1 drivers
S_000001267497a520 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001267497a070;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000126749b5f60 .functor AND 32, L_00000126749b2450, L_00000126749b1eb0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001267497c9e0_0 .net "in1", 31 0, L_00000126749b2450;  1 drivers
v000001267497c8a0_0 .net "in2", 31 0, L_00000126749b1eb0;  1 drivers
v000001267497c1c0_0 .net "out", 31 0, L_00000126749b5f60;  alias, 1 drivers
S_000001267497a390 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001267497a070;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000126749b5e10 .functor AND 32, L_00000126749b2db0, L_00000126749b1af0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001267497bb80_0 .net "in1", 31 0, L_00000126749b2db0;  1 drivers
v000001267497bfe0_0 .net "in2", 31 0, L_00000126749b1af0;  1 drivers
v000001267497bcc0_0 .net "out", 31 0, L_00000126749b5e10;  alias, 1 drivers
S_000001267497a6b0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001267497a070;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000012674a1b620 .functor AND 32, L_00000126749b1c30, L_00000126749b30d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001267497ad20_0 .net "in1", 31 0, L_00000126749b1c30;  1 drivers
v000001267497cee0_0 .net "in2", 31 0, L_00000126749b30d0;  1 drivers
v000001267497afa0_0 .net "out", 31 0, L_0000012674a1b620;  alias, 1 drivers
S_00000126749798a0 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_0000012674763170;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_00000126748fa190 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_0000012674a1b770 .functor NOT 1, L_00000126749b2ef0, C4<0>, C4<0>, C4<0>;
L_0000012674a1a270 .functor NOT 1, L_00000126749b3530, C4<0>, C4<0>, C4<0>;
L_0000012674a1a7b0 .functor NOT 1, L_00000126749b32b0, C4<0>, C4<0>, C4<0>;
L_0000012674a1b850 .functor NOT 1, L_00000126749b1cd0, C4<0>, C4<0>, C4<0>;
L_0000012674a1b7e0 .functor AND 32, L_0000012674a1aac0, v00000126749821e0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000012674a1a580 .functor AND 32, L_0000012674a1ac10, L_0000012674a1bbd0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000012674a1ac80 .functor OR 32, L_0000012674a1b7e0, L_0000012674a1a580, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000012674a1b000 .functor AND 32, L_0000012674a1a820, v0000012674973100_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000012674a1baf0 .functor OR 32, L_0000012674a1ac80, L_0000012674a1b000, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000012674a1b0e0 .functor AND 32, L_0000012674a1af90, L_00000126749b2090, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000012674a1a660 .functor OR 32, L_0000012674a1baf0, L_0000012674a1b0e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001267497d700_0 .net *"_ivl_1", 0 0, L_00000126749b2ef0;  1 drivers
v000001267497de80_0 .net *"_ivl_13", 0 0, L_00000126749b32b0;  1 drivers
v000001267497db60_0 .net *"_ivl_14", 0 0, L_0000012674a1a7b0;  1 drivers
v000001267497d980_0 .net *"_ivl_19", 0 0, L_00000126749b1870;  1 drivers
v000001267497e2e0_0 .net *"_ivl_2", 0 0, L_0000012674a1b770;  1 drivers
v000001267497dc00_0 .net *"_ivl_23", 0 0, L_00000126749b15f0;  1 drivers
v000001267497df20_0 .net *"_ivl_27", 0 0, L_00000126749b1cd0;  1 drivers
v000001267497d8e0_0 .net *"_ivl_28", 0 0, L_0000012674a1b850;  1 drivers
v000001267497e380_0 .net *"_ivl_33", 0 0, L_00000126749b3490;  1 drivers
v000001267497dca0_0 .net *"_ivl_37", 0 0, L_00000126749b1050;  1 drivers
v000001267497da20_0 .net *"_ivl_40", 31 0, L_0000012674a1b7e0;  1 drivers
v000001267497dd40_0 .net *"_ivl_42", 31 0, L_0000012674a1a580;  1 drivers
v000001267497e740_0 .net *"_ivl_44", 31 0, L_0000012674a1ac80;  1 drivers
v000001267497d160_0 .net *"_ivl_46", 31 0, L_0000012674a1b000;  1 drivers
v000001267497d340_0 .net *"_ivl_48", 31 0, L_0000012674a1baf0;  1 drivers
v000001267497e1a0_0 .net *"_ivl_50", 31 0, L_0000012674a1b0e0;  1 drivers
v000001267497e240_0 .net *"_ivl_7", 0 0, L_00000126749b3530;  1 drivers
v000001267497e420_0 .net *"_ivl_8", 0 0, L_0000012674a1a270;  1 drivers
v000001267497e4c0_0 .net "ina", 31 0, v00000126749821e0_0;  alias, 1 drivers
v000001267497e560_0 .net "inb", 31 0, L_0000012674a1bbd0;  alias, 1 drivers
v000001267497e600_0 .net "inc", 31 0, v0000012674973100_0;  alias, 1 drivers
v000001267497d0c0_0 .net "ind", 31 0, L_00000126749b2090;  alias, 1 drivers
v000001267497d200_0 .net "out", 31 0, L_0000012674a1a660;  alias, 1 drivers
v000001267497d2a0_0 .net "s0", 31 0, L_0000012674a1aac0;  1 drivers
v000001267497d3e0_0 .net "s1", 31 0, L_0000012674a1ac10;  1 drivers
v000001267497d480_0 .net "s2", 31 0, L_0000012674a1a820;  1 drivers
v0000012674981ce0_0 .net "s3", 31 0, L_0000012674a1af90;  1 drivers
v00000126749825a0_0 .net "sel", 1 0, L_00000126749af7f0;  alias, 1 drivers
L_00000126749b2ef0 .part L_00000126749af7f0, 1, 1;
LS_00000126749b3170_0_0 .concat [ 1 1 1 1], L_0000012674a1b770, L_0000012674a1b770, L_0000012674a1b770, L_0000012674a1b770;
LS_00000126749b3170_0_4 .concat [ 1 1 1 1], L_0000012674a1b770, L_0000012674a1b770, L_0000012674a1b770, L_0000012674a1b770;
LS_00000126749b3170_0_8 .concat [ 1 1 1 1], L_0000012674a1b770, L_0000012674a1b770, L_0000012674a1b770, L_0000012674a1b770;
LS_00000126749b3170_0_12 .concat [ 1 1 1 1], L_0000012674a1b770, L_0000012674a1b770, L_0000012674a1b770, L_0000012674a1b770;
LS_00000126749b3170_0_16 .concat [ 1 1 1 1], L_0000012674a1b770, L_0000012674a1b770, L_0000012674a1b770, L_0000012674a1b770;
LS_00000126749b3170_0_20 .concat [ 1 1 1 1], L_0000012674a1b770, L_0000012674a1b770, L_0000012674a1b770, L_0000012674a1b770;
LS_00000126749b3170_0_24 .concat [ 1 1 1 1], L_0000012674a1b770, L_0000012674a1b770, L_0000012674a1b770, L_0000012674a1b770;
LS_00000126749b3170_0_28 .concat [ 1 1 1 1], L_0000012674a1b770, L_0000012674a1b770, L_0000012674a1b770, L_0000012674a1b770;
LS_00000126749b3170_1_0 .concat [ 4 4 4 4], LS_00000126749b3170_0_0, LS_00000126749b3170_0_4, LS_00000126749b3170_0_8, LS_00000126749b3170_0_12;
LS_00000126749b3170_1_4 .concat [ 4 4 4 4], LS_00000126749b3170_0_16, LS_00000126749b3170_0_20, LS_00000126749b3170_0_24, LS_00000126749b3170_0_28;
L_00000126749b3170 .concat [ 16 16 0 0], LS_00000126749b3170_1_0, LS_00000126749b3170_1_4;
L_00000126749b3530 .part L_00000126749af7f0, 0, 1;
LS_00000126749b3210_0_0 .concat [ 1 1 1 1], L_0000012674a1a270, L_0000012674a1a270, L_0000012674a1a270, L_0000012674a1a270;
LS_00000126749b3210_0_4 .concat [ 1 1 1 1], L_0000012674a1a270, L_0000012674a1a270, L_0000012674a1a270, L_0000012674a1a270;
LS_00000126749b3210_0_8 .concat [ 1 1 1 1], L_0000012674a1a270, L_0000012674a1a270, L_0000012674a1a270, L_0000012674a1a270;
LS_00000126749b3210_0_12 .concat [ 1 1 1 1], L_0000012674a1a270, L_0000012674a1a270, L_0000012674a1a270, L_0000012674a1a270;
LS_00000126749b3210_0_16 .concat [ 1 1 1 1], L_0000012674a1a270, L_0000012674a1a270, L_0000012674a1a270, L_0000012674a1a270;
LS_00000126749b3210_0_20 .concat [ 1 1 1 1], L_0000012674a1a270, L_0000012674a1a270, L_0000012674a1a270, L_0000012674a1a270;
LS_00000126749b3210_0_24 .concat [ 1 1 1 1], L_0000012674a1a270, L_0000012674a1a270, L_0000012674a1a270, L_0000012674a1a270;
LS_00000126749b3210_0_28 .concat [ 1 1 1 1], L_0000012674a1a270, L_0000012674a1a270, L_0000012674a1a270, L_0000012674a1a270;
LS_00000126749b3210_1_0 .concat [ 4 4 4 4], LS_00000126749b3210_0_0, LS_00000126749b3210_0_4, LS_00000126749b3210_0_8, LS_00000126749b3210_0_12;
LS_00000126749b3210_1_4 .concat [ 4 4 4 4], LS_00000126749b3210_0_16, LS_00000126749b3210_0_20, LS_00000126749b3210_0_24, LS_00000126749b3210_0_28;
L_00000126749b3210 .concat [ 16 16 0 0], LS_00000126749b3210_1_0, LS_00000126749b3210_1_4;
L_00000126749b32b0 .part L_00000126749af7f0, 1, 1;
LS_00000126749b14b0_0_0 .concat [ 1 1 1 1], L_0000012674a1a7b0, L_0000012674a1a7b0, L_0000012674a1a7b0, L_0000012674a1a7b0;
LS_00000126749b14b0_0_4 .concat [ 1 1 1 1], L_0000012674a1a7b0, L_0000012674a1a7b0, L_0000012674a1a7b0, L_0000012674a1a7b0;
LS_00000126749b14b0_0_8 .concat [ 1 1 1 1], L_0000012674a1a7b0, L_0000012674a1a7b0, L_0000012674a1a7b0, L_0000012674a1a7b0;
LS_00000126749b14b0_0_12 .concat [ 1 1 1 1], L_0000012674a1a7b0, L_0000012674a1a7b0, L_0000012674a1a7b0, L_0000012674a1a7b0;
LS_00000126749b14b0_0_16 .concat [ 1 1 1 1], L_0000012674a1a7b0, L_0000012674a1a7b0, L_0000012674a1a7b0, L_0000012674a1a7b0;
LS_00000126749b14b0_0_20 .concat [ 1 1 1 1], L_0000012674a1a7b0, L_0000012674a1a7b0, L_0000012674a1a7b0, L_0000012674a1a7b0;
LS_00000126749b14b0_0_24 .concat [ 1 1 1 1], L_0000012674a1a7b0, L_0000012674a1a7b0, L_0000012674a1a7b0, L_0000012674a1a7b0;
LS_00000126749b14b0_0_28 .concat [ 1 1 1 1], L_0000012674a1a7b0, L_0000012674a1a7b0, L_0000012674a1a7b0, L_0000012674a1a7b0;
LS_00000126749b14b0_1_0 .concat [ 4 4 4 4], LS_00000126749b14b0_0_0, LS_00000126749b14b0_0_4, LS_00000126749b14b0_0_8, LS_00000126749b14b0_0_12;
LS_00000126749b14b0_1_4 .concat [ 4 4 4 4], LS_00000126749b14b0_0_16, LS_00000126749b14b0_0_20, LS_00000126749b14b0_0_24, LS_00000126749b14b0_0_28;
L_00000126749b14b0 .concat [ 16 16 0 0], LS_00000126749b14b0_1_0, LS_00000126749b14b0_1_4;
L_00000126749b1870 .part L_00000126749af7f0, 0, 1;
LS_00000126749b1230_0_0 .concat [ 1 1 1 1], L_00000126749b1870, L_00000126749b1870, L_00000126749b1870, L_00000126749b1870;
LS_00000126749b1230_0_4 .concat [ 1 1 1 1], L_00000126749b1870, L_00000126749b1870, L_00000126749b1870, L_00000126749b1870;
LS_00000126749b1230_0_8 .concat [ 1 1 1 1], L_00000126749b1870, L_00000126749b1870, L_00000126749b1870, L_00000126749b1870;
LS_00000126749b1230_0_12 .concat [ 1 1 1 1], L_00000126749b1870, L_00000126749b1870, L_00000126749b1870, L_00000126749b1870;
LS_00000126749b1230_0_16 .concat [ 1 1 1 1], L_00000126749b1870, L_00000126749b1870, L_00000126749b1870, L_00000126749b1870;
LS_00000126749b1230_0_20 .concat [ 1 1 1 1], L_00000126749b1870, L_00000126749b1870, L_00000126749b1870, L_00000126749b1870;
LS_00000126749b1230_0_24 .concat [ 1 1 1 1], L_00000126749b1870, L_00000126749b1870, L_00000126749b1870, L_00000126749b1870;
LS_00000126749b1230_0_28 .concat [ 1 1 1 1], L_00000126749b1870, L_00000126749b1870, L_00000126749b1870, L_00000126749b1870;
LS_00000126749b1230_1_0 .concat [ 4 4 4 4], LS_00000126749b1230_0_0, LS_00000126749b1230_0_4, LS_00000126749b1230_0_8, LS_00000126749b1230_0_12;
LS_00000126749b1230_1_4 .concat [ 4 4 4 4], LS_00000126749b1230_0_16, LS_00000126749b1230_0_20, LS_00000126749b1230_0_24, LS_00000126749b1230_0_28;
L_00000126749b1230 .concat [ 16 16 0 0], LS_00000126749b1230_1_0, LS_00000126749b1230_1_4;
L_00000126749b15f0 .part L_00000126749af7f0, 1, 1;
LS_00000126749b1730_0_0 .concat [ 1 1 1 1], L_00000126749b15f0, L_00000126749b15f0, L_00000126749b15f0, L_00000126749b15f0;
LS_00000126749b1730_0_4 .concat [ 1 1 1 1], L_00000126749b15f0, L_00000126749b15f0, L_00000126749b15f0, L_00000126749b15f0;
LS_00000126749b1730_0_8 .concat [ 1 1 1 1], L_00000126749b15f0, L_00000126749b15f0, L_00000126749b15f0, L_00000126749b15f0;
LS_00000126749b1730_0_12 .concat [ 1 1 1 1], L_00000126749b15f0, L_00000126749b15f0, L_00000126749b15f0, L_00000126749b15f0;
LS_00000126749b1730_0_16 .concat [ 1 1 1 1], L_00000126749b15f0, L_00000126749b15f0, L_00000126749b15f0, L_00000126749b15f0;
LS_00000126749b1730_0_20 .concat [ 1 1 1 1], L_00000126749b15f0, L_00000126749b15f0, L_00000126749b15f0, L_00000126749b15f0;
LS_00000126749b1730_0_24 .concat [ 1 1 1 1], L_00000126749b15f0, L_00000126749b15f0, L_00000126749b15f0, L_00000126749b15f0;
LS_00000126749b1730_0_28 .concat [ 1 1 1 1], L_00000126749b15f0, L_00000126749b15f0, L_00000126749b15f0, L_00000126749b15f0;
LS_00000126749b1730_1_0 .concat [ 4 4 4 4], LS_00000126749b1730_0_0, LS_00000126749b1730_0_4, LS_00000126749b1730_0_8, LS_00000126749b1730_0_12;
LS_00000126749b1730_1_4 .concat [ 4 4 4 4], LS_00000126749b1730_0_16, LS_00000126749b1730_0_20, LS_00000126749b1730_0_24, LS_00000126749b1730_0_28;
L_00000126749b1730 .concat [ 16 16 0 0], LS_00000126749b1730_1_0, LS_00000126749b1730_1_4;
L_00000126749b1cd0 .part L_00000126749af7f0, 0, 1;
LS_00000126749b3670_0_0 .concat [ 1 1 1 1], L_0000012674a1b850, L_0000012674a1b850, L_0000012674a1b850, L_0000012674a1b850;
LS_00000126749b3670_0_4 .concat [ 1 1 1 1], L_0000012674a1b850, L_0000012674a1b850, L_0000012674a1b850, L_0000012674a1b850;
LS_00000126749b3670_0_8 .concat [ 1 1 1 1], L_0000012674a1b850, L_0000012674a1b850, L_0000012674a1b850, L_0000012674a1b850;
LS_00000126749b3670_0_12 .concat [ 1 1 1 1], L_0000012674a1b850, L_0000012674a1b850, L_0000012674a1b850, L_0000012674a1b850;
LS_00000126749b3670_0_16 .concat [ 1 1 1 1], L_0000012674a1b850, L_0000012674a1b850, L_0000012674a1b850, L_0000012674a1b850;
LS_00000126749b3670_0_20 .concat [ 1 1 1 1], L_0000012674a1b850, L_0000012674a1b850, L_0000012674a1b850, L_0000012674a1b850;
LS_00000126749b3670_0_24 .concat [ 1 1 1 1], L_0000012674a1b850, L_0000012674a1b850, L_0000012674a1b850, L_0000012674a1b850;
LS_00000126749b3670_0_28 .concat [ 1 1 1 1], L_0000012674a1b850, L_0000012674a1b850, L_0000012674a1b850, L_0000012674a1b850;
LS_00000126749b3670_1_0 .concat [ 4 4 4 4], LS_00000126749b3670_0_0, LS_00000126749b3670_0_4, LS_00000126749b3670_0_8, LS_00000126749b3670_0_12;
LS_00000126749b3670_1_4 .concat [ 4 4 4 4], LS_00000126749b3670_0_16, LS_00000126749b3670_0_20, LS_00000126749b3670_0_24, LS_00000126749b3670_0_28;
L_00000126749b3670 .concat [ 16 16 0 0], LS_00000126749b3670_1_0, LS_00000126749b3670_1_4;
L_00000126749b3490 .part L_00000126749af7f0, 1, 1;
LS_00000126749b3710_0_0 .concat [ 1 1 1 1], L_00000126749b3490, L_00000126749b3490, L_00000126749b3490, L_00000126749b3490;
LS_00000126749b3710_0_4 .concat [ 1 1 1 1], L_00000126749b3490, L_00000126749b3490, L_00000126749b3490, L_00000126749b3490;
LS_00000126749b3710_0_8 .concat [ 1 1 1 1], L_00000126749b3490, L_00000126749b3490, L_00000126749b3490, L_00000126749b3490;
LS_00000126749b3710_0_12 .concat [ 1 1 1 1], L_00000126749b3490, L_00000126749b3490, L_00000126749b3490, L_00000126749b3490;
LS_00000126749b3710_0_16 .concat [ 1 1 1 1], L_00000126749b3490, L_00000126749b3490, L_00000126749b3490, L_00000126749b3490;
LS_00000126749b3710_0_20 .concat [ 1 1 1 1], L_00000126749b3490, L_00000126749b3490, L_00000126749b3490, L_00000126749b3490;
LS_00000126749b3710_0_24 .concat [ 1 1 1 1], L_00000126749b3490, L_00000126749b3490, L_00000126749b3490, L_00000126749b3490;
LS_00000126749b3710_0_28 .concat [ 1 1 1 1], L_00000126749b3490, L_00000126749b3490, L_00000126749b3490, L_00000126749b3490;
LS_00000126749b3710_1_0 .concat [ 4 4 4 4], LS_00000126749b3710_0_0, LS_00000126749b3710_0_4, LS_00000126749b3710_0_8, LS_00000126749b3710_0_12;
LS_00000126749b3710_1_4 .concat [ 4 4 4 4], LS_00000126749b3710_0_16, LS_00000126749b3710_0_20, LS_00000126749b3710_0_24, LS_00000126749b3710_0_28;
L_00000126749b3710 .concat [ 16 16 0 0], LS_00000126749b3710_1_0, LS_00000126749b3710_1_4;
L_00000126749b1050 .part L_00000126749af7f0, 0, 1;
LS_00000126749b1910_0_0 .concat [ 1 1 1 1], L_00000126749b1050, L_00000126749b1050, L_00000126749b1050, L_00000126749b1050;
LS_00000126749b1910_0_4 .concat [ 1 1 1 1], L_00000126749b1050, L_00000126749b1050, L_00000126749b1050, L_00000126749b1050;
LS_00000126749b1910_0_8 .concat [ 1 1 1 1], L_00000126749b1050, L_00000126749b1050, L_00000126749b1050, L_00000126749b1050;
LS_00000126749b1910_0_12 .concat [ 1 1 1 1], L_00000126749b1050, L_00000126749b1050, L_00000126749b1050, L_00000126749b1050;
LS_00000126749b1910_0_16 .concat [ 1 1 1 1], L_00000126749b1050, L_00000126749b1050, L_00000126749b1050, L_00000126749b1050;
LS_00000126749b1910_0_20 .concat [ 1 1 1 1], L_00000126749b1050, L_00000126749b1050, L_00000126749b1050, L_00000126749b1050;
LS_00000126749b1910_0_24 .concat [ 1 1 1 1], L_00000126749b1050, L_00000126749b1050, L_00000126749b1050, L_00000126749b1050;
LS_00000126749b1910_0_28 .concat [ 1 1 1 1], L_00000126749b1050, L_00000126749b1050, L_00000126749b1050, L_00000126749b1050;
LS_00000126749b1910_1_0 .concat [ 4 4 4 4], LS_00000126749b1910_0_0, LS_00000126749b1910_0_4, LS_00000126749b1910_0_8, LS_00000126749b1910_0_12;
LS_00000126749b1910_1_4 .concat [ 4 4 4 4], LS_00000126749b1910_0_16, LS_00000126749b1910_0_20, LS_00000126749b1910_0_24, LS_00000126749b1910_0_28;
L_00000126749b1910 .concat [ 16 16 0 0], LS_00000126749b1910_1_0, LS_00000126749b1910_1_4;
S_0000012674979a30 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_00000126749798a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000012674a1aac0 .functor AND 32, L_00000126749b3170, L_00000126749b3210, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001267497b180_0 .net "in1", 31 0, L_00000126749b3170;  1 drivers
v000001267497dac0_0 .net "in2", 31 0, L_00000126749b3210;  1 drivers
v000001267497e100_0 .net "out", 31 0, L_0000012674a1aac0;  alias, 1 drivers
S_0000012674979d50 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_00000126749798a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000012674a1ac10 .functor AND 32, L_00000126749b14b0, L_00000126749b1230, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001267497e6a0_0 .net "in1", 31 0, L_00000126749b14b0;  1 drivers
v000001267497dde0_0 .net "in2", 31 0, L_00000126749b1230;  1 drivers
v000001267497d840_0 .net "out", 31 0, L_0000012674a1ac10;  alias, 1 drivers
S_0000012674979ee0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_00000126749798a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000012674a1a820 .functor AND 32, L_00000126749b1730, L_00000126749b3670, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001267497e060_0 .net "in1", 31 0, L_00000126749b1730;  1 drivers
v000001267497d660_0 .net "in2", 31 0, L_00000126749b3670;  1 drivers
v000001267497d520_0 .net "out", 31 0, L_0000012674a1a820;  alias, 1 drivers
S_000001267497ebe0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_00000126749798a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000012674a1af90 .functor AND 32, L_00000126749b3710, L_00000126749b1910, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001267497d5c0_0 .net "in1", 31 0, L_00000126749b3710;  1 drivers
v000001267497dfc0_0 .net "in2", 31 0, L_00000126749b1910;  1 drivers
v000001267497d7a0_0 .net "out", 31 0, L_0000012674a1af90;  alias, 1 drivers
S_000001267497ed70 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_0000012674729f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_0000012674984890 .param/l "add" 0 9 6, C4<000000100000>;
P_00000126749848c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000012674984900 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000012674984938 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000012674984970 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000126749849a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000126749849e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000012674984a18 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000012674984a50 .param/l "j" 0 9 19, C4<000010000000>;
P_0000012674984a88 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000012674984ac0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000012674984af8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000012674984b30 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000012674984b68 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000012674984ba0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000012674984bd8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000012674984c10 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000012674984c48 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000012674984c80 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000012674984cb8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000012674984cf0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000012674984d28 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000012674984d60 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000012674984d98 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000012674984dd0 .param/l "xori" 0 9 12, C4<001110000000>;
v0000012674982140_0 .var "EX1_PC", 31 0;
v0000012674982280_0 .var "EX1_PFC", 31 0;
v0000012674981740_0 .var "EX1_forward_to_B", 31 0;
v0000012674981e20_0 .var "EX1_is_beq", 0 0;
v0000012674980ca0_0 .var "EX1_is_bne", 0 0;
v0000012674982320_0 .var "EX1_is_jal", 0 0;
v0000012674981b00_0 .var "EX1_is_jr", 0 0;
v00000126749814c0_0 .var "EX1_is_oper2_immed", 0 0;
v0000012674981ba0_0 .var "EX1_memread", 0 0;
v0000012674982aa0_0 .var "EX1_memwrite", 0 0;
v0000012674982d20_0 .var "EX1_opcode", 11 0;
v0000012674981ec0_0 .var "EX1_predicted", 0 0;
v0000012674981240_0 .var "EX1_rd_ind", 4 0;
v00000126749826e0_0 .var "EX1_rd_indzero", 0 0;
v0000012674982780_0 .var "EX1_regwrite", 0 0;
v00000126749820a0_0 .var "EX1_rs1", 31 0;
v0000012674982820_0 .var "EX1_rs1_ind", 4 0;
v00000126749821e0_0 .var "EX1_rs2", 31 0;
v00000126749828c0_0 .var "EX1_rs2_ind", 4 0;
v0000012674980b60_0 .net "FLUSH", 0 0, v000001267498ad50_0;  alias, 1 drivers
v0000012674982500_0 .net "ID_PC", 31 0, v0000012674988c30_0;  alias, 1 drivers
v00000126749819c0_0 .net "ID_PFC_to_EX", 31 0, L_00000126749b06f0;  alias, 1 drivers
v0000012674982be0_0 .net "ID_forward_to_B", 31 0, L_00000126749afa70;  alias, 1 drivers
v0000012674982c80_0 .net "ID_is_beq", 0 0, L_00000126749b00b0;  alias, 1 drivers
v0000012674981560_0 .net "ID_is_bne", 0 0, L_00000126749b0150;  alias, 1 drivers
v0000012674982dc0_0 .net "ID_is_jal", 0 0, L_00000126749b2130;  alias, 1 drivers
v00000126749812e0_0 .net "ID_is_jr", 0 0, L_00000126749b01f0;  alias, 1 drivers
v0000012674982e60_0 .net "ID_is_oper2_immed", 0 0, L_00000126749b5b70;  alias, 1 drivers
v0000012674980d40_0 .net "ID_memread", 0 0, L_00000126749b1690;  alias, 1 drivers
v0000012674982f00_0 .net "ID_memwrite", 0 0, L_00000126749b2310;  alias, 1 drivers
v0000012674983040_0 .net "ID_opcode", 11 0, v000001267499ab80_0;  alias, 1 drivers
v0000012674981380_0 .net "ID_predicted", 0 0, v000001267498a5d0_0;  alias, 1 drivers
v0000012674980980_0 .net "ID_rd_ind", 4 0, v000001267499aa40_0;  alias, 1 drivers
v0000012674980a20_0 .net "ID_rd_indzero", 0 0, L_00000126749b1b90;  1 drivers
v0000012674980e80_0 .net "ID_regwrite", 0 0, L_00000126749b2770;  alias, 1 drivers
v0000012674980ac0_0 .net "ID_rs1", 31 0, v0000012674987830_0;  alias, 1 drivers
v0000012674980de0_0 .net "ID_rs1_ind", 4 0, v000001267499a680_0;  alias, 1 drivers
v0000012674980f20_0 .net "ID_rs2", 31 0, v00000126749878d0_0;  alias, 1 drivers
v0000012674980fc0_0 .net "ID_rs2_ind", 4 0, v000001267499b3a0_0;  alias, 1 drivers
v0000012674981060_0 .net "clk", 0 0, L_00000126749b55c0;  1 drivers
v0000012674981100_0 .net "rst", 0 0, v00000126749ac230_0;  alias, 1 drivers
E_00000126748fb390 .event posedge, v00000126749737e0_0, v0000012674981060_0;
S_0000012674980030 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_0000012674729f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_0000012674984e10 .param/l "add" 0 9 6, C4<000000100000>;
P_0000012674984e48 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000012674984e80 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000012674984eb8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000012674984ef0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000012674984f28 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000012674984f60 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000012674984f98 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000012674984fd0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000012674985008 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000012674985040 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000012674985078 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000126749850b0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000126749850e8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000012674985120 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000012674985158 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000012674985190 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000126749851c8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000012674985200 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000012674985238 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000012674985270 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000126749852a8 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000126749852e0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000012674985318 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000012674985350 .param/l "xori" 0 9 12, C4<001110000000>;
v00000126749811a0_0 .net "EX1_ALU_OPER1", 31 0, L_00000126749b5e80;  alias, 1 drivers
v0000012674981420_0 .net "EX1_ALU_OPER2", 31 0, L_0000012674a1a4a0;  alias, 1 drivers
v00000126749817e0_0 .net "EX1_PC", 31 0, v0000012674982140_0;  alias, 1 drivers
v0000012674981880_0 .net "EX1_PFC_to_IF", 31 0, L_00000126749b1d70;  alias, 1 drivers
v0000012674981920_0 .net "EX1_forward_to_B", 31 0, v0000012674981740_0;  alias, 1 drivers
v00000126749830e0_0 .net "EX1_is_beq", 0 0, v0000012674981e20_0;  alias, 1 drivers
v0000012674983540_0 .net "EX1_is_bne", 0 0, v0000012674980ca0_0;  alias, 1 drivers
v00000126749834a0_0 .net "EX1_is_jal", 0 0, v0000012674982320_0;  alias, 1 drivers
v0000012674983cc0_0 .net "EX1_is_jr", 0 0, v0000012674981b00_0;  alias, 1 drivers
v0000012674983360_0 .net "EX1_is_oper2_immed", 0 0, v00000126749814c0_0;  alias, 1 drivers
v00000126749835e0_0 .net "EX1_memread", 0 0, v0000012674981ba0_0;  alias, 1 drivers
v0000012674983d60_0 .net "EX1_memwrite", 0 0, v0000012674982aa0_0;  alias, 1 drivers
v0000012674984440_0 .net "EX1_opcode", 11 0, v0000012674982d20_0;  alias, 1 drivers
v0000012674983900_0 .net "EX1_predicted", 0 0, v0000012674981ec0_0;  alias, 1 drivers
v0000012674983400_0 .net "EX1_rd_ind", 4 0, v0000012674981240_0;  alias, 1 drivers
v0000012674983a40_0 .net "EX1_rd_indzero", 0 0, v00000126749826e0_0;  alias, 1 drivers
v0000012674983ae0_0 .net "EX1_regwrite", 0 0, v0000012674982780_0;  alias, 1 drivers
v00000126749839a0_0 .net "EX1_rs1", 31 0, v00000126749820a0_0;  alias, 1 drivers
v0000012674983c20_0 .net "EX1_rs1_ind", 4 0, v0000012674982820_0;  alias, 1 drivers
v0000012674983e00_0 .net "EX1_rs2_ind", 4 0, v00000126749828c0_0;  alias, 1 drivers
v0000012674984760_0 .net "EX1_rs2_out", 31 0, L_0000012674a1a660;  alias, 1 drivers
v00000126749841c0_0 .var "EX2_ALU_OPER1", 31 0;
v0000012674983680_0 .var "EX2_ALU_OPER2", 31 0;
v0000012674983720_0 .var "EX2_PC", 31 0;
v0000012674984580_0 .var "EX2_PFC_to_IF", 31 0;
v0000012674983ea0_0 .var "EX2_forward_to_B", 31 0;
v0000012674984620_0 .var "EX2_is_beq", 0 0;
v0000012674983b80_0 .var "EX2_is_bne", 0 0;
v00000126749837c0_0 .var "EX2_is_jal", 0 0;
v0000012674983860_0 .var "EX2_is_jr", 0 0;
v0000012674983f40_0 .var "EX2_is_oper2_immed", 0 0;
v0000012674983fe0_0 .var "EX2_memread", 0 0;
v0000012674984080_0 .var "EX2_memwrite", 0 0;
v0000012674984120_0 .var "EX2_opcode", 11 0;
v0000012674984260_0 .var "EX2_predicted", 0 0;
v0000012674984300_0 .var "EX2_rd_ind", 4 0;
v00000126749844e0_0 .var "EX2_rd_indzero", 0 0;
v00000126749846c0_0 .var "EX2_regwrite", 0 0;
v00000126749843a0_0 .var "EX2_rs1", 31 0;
v0000012674983180_0 .var "EX2_rs1_ind", 4 0;
v0000012674983220_0 .var "EX2_rs2_ind", 4 0;
v00000126749832c0_0 .var "EX2_rs2_out", 31 0;
v000001267498b570_0 .net "FLUSH", 0 0, v000001267498a990_0;  alias, 1 drivers
v000001267498c650_0 .net "clk", 0 0, L_0000012674a1b8c0;  1 drivers
v000001267498bcf0_0 .net "rst", 0 0, v00000126749ac230_0;  alias, 1 drivers
E_00000126748fb010 .event posedge, v00000126749737e0_0, v000001267498c650_0;
S_0000012674980350 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_0000012674729f80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_000001267498d3a0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001267498d3d8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001267498d410 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001267498d448 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001267498d480 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001267498d4b8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001267498d4f0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001267498d528 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001267498d560 .param/l "j" 0 9 19, C4<000010000000>;
P_000001267498d598 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001267498d5d0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001267498d608 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001267498d640 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001267498d678 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001267498d6b0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001267498d6e8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001267498d720 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001267498d758 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001267498d790 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001267498d7c8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001267498d800 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001267498d838 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001267498d870 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001267498d8a8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001267498d8e0 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000126749b5470 .functor OR 1, L_00000126749b00b0, L_00000126749b0150, C4<0>, C4<0>;
L_00000126749b4e50 .functor AND 1, L_00000126749b5470, L_00000126749b5080, C4<1>, C4<1>;
L_00000126749b4ec0 .functor OR 1, L_00000126749b00b0, L_00000126749b0150, C4<0>, C4<0>;
L_00000126749b4fa0 .functor AND 1, L_00000126749b4ec0, L_00000126749b5080, C4<1>, C4<1>;
L_00000126749b54e0 .functor OR 1, L_00000126749b00b0, L_00000126749b0150, C4<0>, C4<0>;
L_00000126749b59b0 .functor AND 1, L_00000126749b54e0, v000001267498a5d0_0, C4<1>, C4<1>;
v00000126749885f0_0 .net "EX1_memread", 0 0, v0000012674981ba0_0;  alias, 1 drivers
v00000126749884b0_0 .net "EX1_opcode", 11 0, v0000012674982d20_0;  alias, 1 drivers
v00000126749898b0_0 .net "EX1_rd_ind", 4 0, v0000012674981240_0;  alias, 1 drivers
v0000012674988e10_0 .net "EX1_rd_indzero", 0 0, v00000126749826e0_0;  alias, 1 drivers
v0000012674989810_0 .net "EX2_memread", 0 0, v0000012674983fe0_0;  alias, 1 drivers
v0000012674988910_0 .net "EX2_opcode", 11 0, v0000012674984120_0;  alias, 1 drivers
v0000012674987fb0_0 .net "EX2_rd_ind", 4 0, v0000012674984300_0;  alias, 1 drivers
v0000012674989c70_0 .net "EX2_rd_indzero", 0 0, v00000126749844e0_0;  alias, 1 drivers
v000001267498a030_0 .net "ID_EX1_flush", 0 0, v000001267498ad50_0;  alias, 1 drivers
v0000012674988eb0_0 .net "ID_EX2_flush", 0 0, v000001267498a990_0;  alias, 1 drivers
v0000012674988550_0 .net "ID_is_beq", 0 0, L_00000126749b00b0;  alias, 1 drivers
v0000012674988ff0_0 .net "ID_is_bne", 0 0, L_00000126749b0150;  alias, 1 drivers
v00000126749893b0_0 .net "ID_is_j", 0 0, L_00000126749b1410;  alias, 1 drivers
v00000126749891d0_0 .net "ID_is_jal", 0 0, L_00000126749b2130;  alias, 1 drivers
v000001267498a350_0 .net "ID_is_jr", 0 0, L_00000126749b01f0;  alias, 1 drivers
v0000012674988d70_0 .net "ID_opcode", 11 0, v000001267499ab80_0;  alias, 1 drivers
v0000012674989e50_0 .net "ID_rs1_ind", 4 0, v000001267499a680_0;  alias, 1 drivers
v0000012674989950_0 .net "ID_rs2_ind", 4 0, v000001267499b3a0_0;  alias, 1 drivers
v0000012674989b30_0 .net "IF_ID_flush", 0 0, v000001267498cd30_0;  alias, 1 drivers
v00000126749894f0_0 .net "IF_ID_write", 0 0, v000001267498cdd0_0;  alias, 1 drivers
v0000012674988f50_0 .net "PC_src", 2 0, L_00000126749aea30;  alias, 1 drivers
v0000012674989db0_0 .net "PFC_to_EX", 31 0, L_00000126749b06f0;  alias, 1 drivers
v0000012674989090_0 .net "PFC_to_IF", 31 0, L_00000126749b0f10;  alias, 1 drivers
v0000012674987bf0_0 .net "WB_rd_ind", 4 0, v000001267499d2e0_0;  alias, 1 drivers
v0000012674988870_0 .net "Wrong_prediction", 0 0, L_0000012674a1bc40;  alias, 1 drivers
v0000012674989130_0 .net *"_ivl_11", 0 0, L_00000126749b4fa0;  1 drivers
v0000012674988690_0 .net *"_ivl_13", 9 0, L_00000126749b0b50;  1 drivers
v0000012674989ef0_0 .net *"_ivl_15", 9 0, L_00000126749ae850;  1 drivers
v0000012674989590_0 .net *"_ivl_16", 9 0, L_00000126749af390;  1 drivers
v0000012674989bd0_0 .net *"_ivl_19", 9 0, L_00000126749af250;  1 drivers
v00000126749896d0_0 .net *"_ivl_20", 9 0, L_00000126749afd90;  1 drivers
v0000012674988730_0 .net *"_ivl_25", 0 0, L_00000126749b54e0;  1 drivers
v0000012674989770_0 .net *"_ivl_27", 0 0, L_00000126749b59b0;  1 drivers
v000001267498a0d0_0 .net *"_ivl_29", 9 0, L_00000126749b0830;  1 drivers
v0000012674989270_0 .net *"_ivl_3", 0 0, L_00000126749b5470;  1 drivers
L_00000126749d01f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0000012674989d10_0 .net/2u *"_ivl_30", 9 0, L_00000126749d01f0;  1 drivers
v0000012674987c90_0 .net *"_ivl_32", 9 0, L_00000126749b03d0;  1 drivers
v00000126749887d0_0 .net *"_ivl_35", 9 0, L_00000126749aee90;  1 drivers
v0000012674987d30_0 .net *"_ivl_37", 9 0, L_00000126749aed50;  1 drivers
v0000012674989310_0 .net *"_ivl_38", 9 0, L_00000126749b08d0;  1 drivers
v0000012674989f90_0 .net *"_ivl_40", 9 0, L_00000126749af1b0;  1 drivers
L_00000126749d0238 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000012674988cd0_0 .net/2s *"_ivl_45", 21 0, L_00000126749d0238;  1 drivers
L_00000126749d0280 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000126749889b0_0 .net/2s *"_ivl_50", 21 0, L_00000126749d0280;  1 drivers
v0000012674989630_0 .net *"_ivl_9", 0 0, L_00000126749b4ec0;  1 drivers
v0000012674989450_0 .net "clk", 0 0, L_00000126748efba0;  alias, 1 drivers
v000001267498a170_0 .net "forward_to_B", 31 0, L_00000126749afa70;  alias, 1 drivers
v00000126749899f0_0 .net "imm", 31 0, v00000126749858f0_0;  1 drivers
v0000012674989a90_0 .net "inst", 31 0, v0000012674988b90_0;  alias, 1 drivers
v0000012674988a50_0 .net "is_branch_and_taken", 0 0, L_00000126749b4e50;  alias, 1 drivers
v000001267498a210_0 .net "is_oper2_immed", 0 0, L_00000126749b5b70;  alias, 1 drivers
v000001267498a2b0_0 .net "mem_read", 0 0, L_00000126749b1690;  alias, 1 drivers
v0000012674987dd0_0 .net "mem_write", 0 0, L_00000126749b2310;  alias, 1 drivers
v0000012674987e70_0 .net "pc", 31 0, v0000012674988c30_0;  alias, 1 drivers
v0000012674987f10_0 .net "pc_write", 0 0, v000001267498ce70_0;  alias, 1 drivers
v0000012674988af0_0 .net "predicted", 0 0, L_00000126749b5080;  1 drivers
v0000012674988050_0 .net "predicted_to_EX", 0 0, v000001267498a5d0_0;  alias, 1 drivers
v00000126749880f0_0 .net "reg_write", 0 0, L_00000126749b2770;  alias, 1 drivers
v0000012674988190_0 .net "reg_write_from_wb", 0 0, v000001267499d560_0;  alias, 1 drivers
v0000012674988230_0 .net "rs1", 31 0, v0000012674987830_0;  alias, 1 drivers
v00000126749882d0_0 .net "rs2", 31 0, v00000126749878d0_0;  alias, 1 drivers
v0000012674988370_0 .net "rst", 0 0, v00000126749ac230_0;  alias, 1 drivers
v0000012674988410_0 .net "wr_reg_data", 31 0, L_0000012674a1bbd0;  alias, 1 drivers
L_00000126749afa70 .functor MUXZ 32, v00000126749878d0_0, v00000126749858f0_0, L_00000126749b5b70, C4<>;
L_00000126749b0b50 .part v0000012674988c30_0, 0, 10;
L_00000126749ae850 .part v0000012674988b90_0, 0, 10;
L_00000126749af390 .arith/sum 10, L_00000126749b0b50, L_00000126749ae850;
L_00000126749af250 .part v0000012674988b90_0, 0, 10;
L_00000126749afd90 .functor MUXZ 10, L_00000126749af250, L_00000126749af390, L_00000126749b4fa0, C4<>;
L_00000126749b0830 .part v0000012674988c30_0, 0, 10;
L_00000126749b03d0 .arith/sum 10, L_00000126749b0830, L_00000126749d01f0;
L_00000126749aee90 .part v0000012674988c30_0, 0, 10;
L_00000126749aed50 .part v0000012674988b90_0, 0, 10;
L_00000126749b08d0 .arith/sum 10, L_00000126749aee90, L_00000126749aed50;
L_00000126749af1b0 .functor MUXZ 10, L_00000126749b08d0, L_00000126749b03d0, L_00000126749b59b0, C4<>;
L_00000126749b0f10 .concat8 [ 10 22 0 0], L_00000126749afd90, L_00000126749d0238;
L_00000126749b06f0 .concat8 [ 10 22 0 0], L_00000126749af1b0, L_00000126749d0280;
S_000001267497fd10 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_0000012674980350;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_000001267498d920 .param/l "add" 0 9 6, C4<000000100000>;
P_000001267498d958 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001267498d990 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001267498d9c8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001267498da00 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001267498da38 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001267498da70 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001267498daa8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001267498dae0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001267498db18 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001267498db50 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001267498db88 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001267498dbc0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001267498dbf8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001267498dc30 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001267498dc68 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001267498dca0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001267498dcd8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001267498dd10 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001267498dd48 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001267498dd80 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001267498ddb8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001267498ddf0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001267498de28 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001267498de60 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000126749b40c0 .functor OR 1, L_00000126749b5080, L_00000126749b0010, C4<0>, C4<0>;
L_00000126749b4750 .functor OR 1, L_00000126749b40c0, L_00000126749b0c90, C4<0>, C4<0>;
v000001267498b7f0_0 .net "EX1_opcode", 11 0, v0000012674982d20_0;  alias, 1 drivers
v000001267498c0b0_0 .net "EX2_opcode", 11 0, v0000012674984120_0;  alias, 1 drivers
v000001267498c470_0 .net "ID_opcode", 11 0, v000001267499ab80_0;  alias, 1 drivers
v000001267498afd0_0 .net "PC_src", 2 0, L_00000126749aea30;  alias, 1 drivers
v000001267498b890_0 .net "Wrong_prediction", 0 0, L_0000012674a1bc40;  alias, 1 drivers
L_00000126749d03e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v000001267498c970_0 .net/2u *"_ivl_0", 2 0, L_00000126749d03e8;  1 drivers
v000001267498b390_0 .net *"_ivl_10", 0 0, L_00000126749b0bf0;  1 drivers
L_00000126749d0508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v000001267498b430_0 .net/2u *"_ivl_12", 2 0, L_00000126749d0508;  1 drivers
L_00000126749d0550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001267498b1b0_0 .net/2u *"_ivl_14", 11 0, L_00000126749d0550;  1 drivers
v000001267498c010_0 .net *"_ivl_16", 0 0, L_00000126749b0010;  1 drivers
v000001267498b930_0 .net *"_ivl_19", 0 0, L_00000126749b40c0;  1 drivers
L_00000126749d0430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v000001267498ca10_0 .net/2u *"_ivl_2", 11 0, L_00000126749d0430;  1 drivers
L_00000126749d0598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000001267498c150_0 .net/2u *"_ivl_20", 11 0, L_00000126749d0598;  1 drivers
v000001267498b070_0 .net *"_ivl_22", 0 0, L_00000126749b0c90;  1 drivers
v000001267498c5b0_0 .net *"_ivl_25", 0 0, L_00000126749b4750;  1 drivers
L_00000126749d05e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v000001267498a710_0 .net/2u *"_ivl_26", 2 0, L_00000126749d05e0;  1 drivers
L_00000126749d0628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001267498c6f0_0 .net/2u *"_ivl_28", 2 0, L_00000126749d0628;  1 drivers
v000001267498c790_0 .net *"_ivl_30", 2 0, L_00000126749b0d30;  1 drivers
v000001267498bf70_0 .net *"_ivl_32", 2 0, L_00000126749b0dd0;  1 drivers
v000001267498b110_0 .net *"_ivl_34", 2 0, L_00000126749af4d0;  1 drivers
v000001267498a7b0_0 .net *"_ivl_4", 0 0, L_00000126749ae990;  1 drivers
L_00000126749d0478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v000001267498c1f0_0 .net/2u *"_ivl_6", 2 0, L_00000126749d0478;  1 drivers
L_00000126749d04c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001267498b9d0_0 .net/2u *"_ivl_8", 11 0, L_00000126749d04c0;  1 drivers
v000001267498b250_0 .net "clk", 0 0, L_00000126748efba0;  alias, 1 drivers
v000001267498a850_0 .net "predicted", 0 0, L_00000126749b5080;  alias, 1 drivers
v000001267498c8d0_0 .net "predicted_to_EX", 0 0, v000001267498a5d0_0;  alias, 1 drivers
v000001267498cab0_0 .net "rst", 0 0, v00000126749ac230_0;  alias, 1 drivers
v000001267498bd90_0 .net "state", 1 0, v000001267498be30_0;  1 drivers
L_00000126749ae990 .cmp/eq 12, v000001267499ab80_0, L_00000126749d0430;
L_00000126749b0bf0 .cmp/eq 12, v0000012674982d20_0, L_00000126749d04c0;
L_00000126749b0010 .cmp/eq 12, v000001267499ab80_0, L_00000126749d0550;
L_00000126749b0c90 .cmp/eq 12, v000001267499ab80_0, L_00000126749d0598;
L_00000126749b0d30 .functor MUXZ 3, L_00000126749d0628, L_00000126749d05e0, L_00000126749b4750, C4<>;
L_00000126749b0dd0 .functor MUXZ 3, L_00000126749b0d30, L_00000126749d0508, L_00000126749b0bf0, C4<>;
L_00000126749af4d0 .functor MUXZ 3, L_00000126749b0dd0, L_00000126749d0478, L_00000126749ae990, C4<>;
L_00000126749aea30 .functor MUXZ 3, L_00000126749af4d0, L_00000126749d03e8, L_0000012674a1bc40, C4<>;
S_00000126749804e0 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_000001267497fd10;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_000001267498dea0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001267498ded8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001267498df10 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001267498df48 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001267498df80 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001267498dfb8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001267498dff0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001267498e028 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001267498e060 .param/l "j" 0 9 19, C4<000010000000>;
P_000001267498e098 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001267498e0d0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001267498e108 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001267498e140 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001267498e178 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001267498e1b0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001267498e1e8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001267498e220 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001267498e258 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001267498e290 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001267498e2c8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001267498e300 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001267498e338 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001267498e370 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001267498e3a8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001267498e3e0 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000126749b4980 .functor OR 1, L_00000126749b05b0, L_00000126749afb10, C4<0>, C4<0>;
L_00000126749b5630 .functor OR 1, L_00000126749b0a10, L_00000126749af2f0, C4<0>, C4<0>;
L_00000126749b5240 .functor AND 1, L_00000126749b4980, L_00000126749b5630, C4<1>, C4<1>;
L_00000126749b4b40 .functor NOT 1, L_00000126749b5240, C4<0>, C4<0>, C4<0>;
L_00000126749b41a0 .functor OR 1, v00000126749ac230_0, L_00000126749b4b40, C4<0>, C4<0>;
L_00000126749b5080 .functor NOT 1, L_00000126749b41a0, C4<0>, C4<0>, C4<0>;
v000001267498af30_0 .net "EX_opcode", 11 0, v0000012674984120_0;  alias, 1 drivers
v000001267498a490_0 .net "ID_opcode", 11 0, v000001267499ab80_0;  alias, 1 drivers
v000001267498c3d0_0 .net "Wrong_prediction", 0 0, L_0000012674a1bc40;  alias, 1 drivers
L_00000126749d02c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001267498bb10_0 .net/2u *"_ivl_0", 11 0, L_00000126749d02c8;  1 drivers
L_00000126749d0358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001267498b2f0_0 .net/2u *"_ivl_10", 1 0, L_00000126749d0358;  1 drivers
v000001267498b6b0_0 .net *"_ivl_12", 0 0, L_00000126749b0a10;  1 drivers
L_00000126749d03a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v000001267498c290_0 .net/2u *"_ivl_14", 1 0, L_00000126749d03a0;  1 drivers
v000001267498ab70_0 .net *"_ivl_16", 0 0, L_00000126749af2f0;  1 drivers
v000001267498bbb0_0 .net *"_ivl_19", 0 0, L_00000126749b5630;  1 drivers
v000001267498adf0_0 .net *"_ivl_2", 0 0, L_00000126749b05b0;  1 drivers
v000001267498ae90_0 .net *"_ivl_21", 0 0, L_00000126749b5240;  1 drivers
v000001267498a530_0 .net *"_ivl_22", 0 0, L_00000126749b4b40;  1 drivers
v000001267498b4d0_0 .net *"_ivl_25", 0 0, L_00000126749b41a0;  1 drivers
L_00000126749d0310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001267498bc50_0 .net/2u *"_ivl_4", 11 0, L_00000126749d0310;  1 drivers
v000001267498ba70_0 .net *"_ivl_6", 0 0, L_00000126749afb10;  1 drivers
v000001267498b750_0 .net *"_ivl_9", 0 0, L_00000126749b4980;  1 drivers
v000001267498ac10_0 .net "clk", 0 0, L_00000126748efba0;  alias, 1 drivers
v000001267498c510_0 .net "predicted", 0 0, L_00000126749b5080;  alias, 1 drivers
v000001267498a5d0_0 .var "predicted_to_EX", 0 0;
v000001267498c830_0 .net "rst", 0 0, v00000126749ac230_0;  alias, 1 drivers
v000001267498be30_0 .var "state", 1 0;
E_00000126748fb210 .event posedge, v000001267498ac10_0, v00000126749737e0_0;
L_00000126749b05b0 .cmp/eq 12, v000001267499ab80_0, L_00000126749d02c8;
L_00000126749afb10 .cmp/eq 12, v000001267499ab80_0, L_00000126749d0310;
L_00000126749b0a10 .cmp/eq 2, v000001267498be30_0, L_00000126749d0358;
L_00000126749af2f0 .cmp/eq 2, v000001267498be30_0, L_00000126749d03a0;
S_0000012674980670 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_0000012674980350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_0000012674998440 .param/l "add" 0 9 6, C4<000000100000>;
P_0000012674998478 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000126749984b0 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000126749984e8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000012674998520 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000012674998558 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000012674998590 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000126749985c8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000012674998600 .param/l "j" 0 9 19, C4<000010000000>;
P_0000012674998638 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000012674998670 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000126749986a8 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000126749986e0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000012674998718 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000012674998750 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000012674998788 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000126749987c0 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000126749987f8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000012674998830 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000012674998868 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000126749988a0 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000126749988d8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000012674998910 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000012674998948 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000012674998980 .param/l "xori" 0 9 12, C4<001110000000>;
v000001267498bed0_0 .net "EX1_memread", 0 0, v0000012674981ba0_0;  alias, 1 drivers
v000001267498cb50_0 .net "EX1_rd_ind", 4 0, v0000012674981240_0;  alias, 1 drivers
v000001267498c330_0 .net "EX1_rd_indzero", 0 0, v00000126749826e0_0;  alias, 1 drivers
v000001267498a3f0_0 .net "EX2_memread", 0 0, v0000012674983fe0_0;  alias, 1 drivers
v000001267498a670_0 .net "EX2_rd_ind", 4 0, v0000012674984300_0;  alias, 1 drivers
v000001267498a8f0_0 .net "EX2_rd_indzero", 0 0, v00000126749844e0_0;  alias, 1 drivers
v000001267498ad50_0 .var "ID_EX1_flush", 0 0;
v000001267498a990_0 .var "ID_EX2_flush", 0 0;
v000001267498aa30_0 .net "ID_opcode", 11 0, v000001267499ab80_0;  alias, 1 drivers
v000001267498aad0_0 .net "ID_rs1_ind", 4 0, v000001267499a680_0;  alias, 1 drivers
v000001267498acb0_0 .net "ID_rs2_ind", 4 0, v000001267499b3a0_0;  alias, 1 drivers
v000001267498cdd0_0 .var "IF_ID_Write", 0 0;
v000001267498cd30_0 .var "IF_ID_flush", 0 0;
v000001267498ce70_0 .var "PC_Write", 0 0;
v000001267498d190_0 .net "Wrong_prediction", 0 0, L_0000012674a1bc40;  alias, 1 drivers
E_00000126748fb150/0 .event anyedge, v0000012674978b50_0, v0000012674981ba0_0, v00000126749826e0_0, v0000012674980de0_0;
E_00000126748fb150/1 .event anyedge, v0000012674981240_0, v0000012674980fc0_0, v0000012674894800_0, v00000126749844e0_0;
E_00000126748fb150/2 .event anyedge, v00000126749734c0_0, v0000012674983040_0;
E_00000126748fb150 .event/or E_00000126748fb150/0, E_00000126748fb150/1, E_00000126748fb150/2;
S_000001267497ef00 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_0000012674980350;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_00000126749989c0 .param/l "add" 0 9 6, C4<000000100000>;
P_00000126749989f8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000012674998a30 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000012674998a68 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000012674998aa0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000012674998ad8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000012674998b10 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000012674998b48 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000012674998b80 .param/l "j" 0 9 19, C4<000010000000>;
P_0000012674998bb8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000012674998bf0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000012674998c28 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000012674998c60 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000012674998c98 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000012674998cd0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000012674998d08 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000012674998d40 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000012674998d78 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000012674998db0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000012674998de8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000012674998e20 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000012674998e58 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000012674998e90 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000012674998ec8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000012674998f00 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000126749b5550 .functor OR 1, L_00000126749af610, L_00000126749afe30, C4<0>, C4<0>;
L_00000126749b4bb0 .functor OR 1, L_00000126749b5550, L_00000126749af6b0, C4<0>, C4<0>;
L_00000126749b5a20 .functor OR 1, L_00000126749b4bb0, L_00000126749aead0, C4<0>, C4<0>;
L_00000126749b4210 .functor OR 1, L_00000126749b5a20, L_00000126749aec10, C4<0>, C4<0>;
L_00000126749b5a90 .functor OR 1, L_00000126749b4210, L_00000126749aef30, C4<0>, C4<0>;
L_00000126749b4c20 .functor OR 1, L_00000126749b5a90, L_00000126749afbb0, C4<0>, C4<0>;
L_00000126749b5320 .functor OR 1, L_00000126749b4c20, L_00000126749aefd0, C4<0>, C4<0>;
L_00000126749b5b70 .functor OR 1, L_00000126749b5320, L_00000126749af070, C4<0>, C4<0>;
L_00000126749b4a60 .functor OR 1, L_00000126749b2a90, L_00000126749b21d0, C4<0>, C4<0>;
L_00000126749b5160 .functor OR 1, L_00000126749b4a60, L_00000126749b2f90, C4<0>, C4<0>;
L_00000126749b5710 .functor OR 1, L_00000126749b5160, L_00000126749b10f0, C4<0>, C4<0>;
L_00000126749b4f30 .functor OR 1, L_00000126749b5710, L_00000126749b1f50, C4<0>, C4<0>;
v000001267498d230_0 .net "ID_opcode", 11 0, v000001267499ab80_0;  alias, 1 drivers
L_00000126749d0670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v000001267498cbf0_0 .net/2u *"_ivl_0", 11 0, L_00000126749d0670;  1 drivers
L_00000126749d0700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v000001267498cf10_0 .net/2u *"_ivl_10", 11 0, L_00000126749d0700;  1 drivers
L_00000126749d0bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000001267498d2d0_0 .net/2u *"_ivl_102", 11 0, L_00000126749d0bc8;  1 drivers
L_00000126749d0c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001267498cc90_0 .net/2u *"_ivl_106", 11 0, L_00000126749d0c10;  1 drivers
v000001267498cfb0_0 .net *"_ivl_12", 0 0, L_00000126749af6b0;  1 drivers
v000001267498d050_0 .net *"_ivl_15", 0 0, L_00000126749b4bb0;  1 drivers
L_00000126749d0748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v000001267498d0f0_0 .net/2u *"_ivl_16", 11 0, L_00000126749d0748;  1 drivers
v0000012674985df0_0 .net *"_ivl_18", 0 0, L_00000126749aead0;  1 drivers
v0000012674987010_0 .net *"_ivl_2", 0 0, L_00000126749af610;  1 drivers
v0000012674986750_0 .net *"_ivl_21", 0 0, L_00000126749b5a20;  1 drivers
L_00000126749d0790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v0000012674986570_0 .net/2u *"_ivl_22", 11 0, L_00000126749d0790;  1 drivers
v00000126749876f0_0 .net *"_ivl_24", 0 0, L_00000126749aec10;  1 drivers
v0000012674985530_0 .net *"_ivl_27", 0 0, L_00000126749b4210;  1 drivers
L_00000126749d07d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v0000012674985d50_0 .net/2u *"_ivl_28", 11 0, L_00000126749d07d8;  1 drivers
v0000012674985850_0 .net *"_ivl_30", 0 0, L_00000126749aef30;  1 drivers
v0000012674986ed0_0 .net *"_ivl_33", 0 0, L_00000126749b5a90;  1 drivers
L_00000126749d0820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0000012674985e90_0 .net/2u *"_ivl_34", 11 0, L_00000126749d0820;  1 drivers
v0000012674985990_0 .net *"_ivl_36", 0 0, L_00000126749afbb0;  1 drivers
v00000126749855d0_0 .net *"_ivl_39", 0 0, L_00000126749b4c20;  1 drivers
L_00000126749d06b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v0000012674986610_0 .net/2u *"_ivl_4", 11 0, L_00000126749d06b8;  1 drivers
L_00000126749d0868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v0000012674985a30_0 .net/2u *"_ivl_40", 11 0, L_00000126749d0868;  1 drivers
v00000126749857b0_0 .net *"_ivl_42", 0 0, L_00000126749aefd0;  1 drivers
v0000012674985f30_0 .net *"_ivl_45", 0 0, L_00000126749b5320;  1 drivers
L_00000126749d08b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v0000012674987b50_0 .net/2u *"_ivl_46", 11 0, L_00000126749d08b0;  1 drivers
v00000126749870b0_0 .net *"_ivl_48", 0 0, L_00000126749af070;  1 drivers
L_00000126749d08f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v0000012674986c50_0 .net/2u *"_ivl_52", 11 0, L_00000126749d08f8;  1 drivers
L_00000126749d0940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v0000012674986cf0_0 .net/2u *"_ivl_56", 11 0, L_00000126749d0940;  1 drivers
v0000012674987290_0 .net *"_ivl_6", 0 0, L_00000126749afe30;  1 drivers
L_00000126749d0988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v00000126749861b0_0 .net/2u *"_ivl_60", 11 0, L_00000126749d0988;  1 drivers
L_00000126749d09d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v0000012674986d90_0 .net/2u *"_ivl_64", 11 0, L_00000126749d09d0;  1 drivers
L_00000126749d0a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v0000012674987510_0 .net/2u *"_ivl_68", 11 0, L_00000126749d0a18;  1 drivers
L_00000126749d0a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v00000126749867f0_0 .net/2u *"_ivl_72", 11 0, L_00000126749d0a60;  1 drivers
v00000126749866b0_0 .net *"_ivl_74", 0 0, L_00000126749b2a90;  1 drivers
L_00000126749d0aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v0000012674985710_0 .net/2u *"_ivl_76", 11 0, L_00000126749d0aa8;  1 drivers
v0000012674986f70_0 .net *"_ivl_78", 0 0, L_00000126749b21d0;  1 drivers
v0000012674987330_0 .net *"_ivl_81", 0 0, L_00000126749b4a60;  1 drivers
L_00000126749d0af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v00000126749853f0_0 .net/2u *"_ivl_82", 11 0, L_00000126749d0af0;  1 drivers
v0000012674987ab0_0 .net *"_ivl_84", 0 0, L_00000126749b2f90;  1 drivers
v0000012674986b10_0 .net *"_ivl_87", 0 0, L_00000126749b5160;  1 drivers
L_00000126749d0b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v0000012674985fd0_0 .net/2u *"_ivl_88", 11 0, L_00000126749d0b38;  1 drivers
v0000012674986e30_0 .net *"_ivl_9", 0 0, L_00000126749b5550;  1 drivers
v0000012674985490_0 .net *"_ivl_90", 0 0, L_00000126749b10f0;  1 drivers
v0000012674986bb0_0 .net *"_ivl_93", 0 0, L_00000126749b5710;  1 drivers
L_00000126749d0b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v00000126749873d0_0 .net/2u *"_ivl_94", 11 0, L_00000126749d0b80;  1 drivers
v0000012674987150_0 .net *"_ivl_96", 0 0, L_00000126749b1f50;  1 drivers
v00000126749871f0_0 .net *"_ivl_99", 0 0, L_00000126749b4f30;  1 drivers
v00000126749862f0_0 .net "is_beq", 0 0, L_00000126749b00b0;  alias, 1 drivers
v0000012674986250_0 .net "is_bne", 0 0, L_00000126749b0150;  alias, 1 drivers
v0000012674986890_0 .net "is_j", 0 0, L_00000126749b1410;  alias, 1 drivers
v0000012674987470_0 .net "is_jal", 0 0, L_00000126749b2130;  alias, 1 drivers
v0000012674986070_0 .net "is_jr", 0 0, L_00000126749b01f0;  alias, 1 drivers
v00000126749875b0_0 .net "is_oper2_immed", 0 0, L_00000126749b5b70;  alias, 1 drivers
v0000012674987650_0 .net "memread", 0 0, L_00000126749b1690;  alias, 1 drivers
v0000012674986110_0 .net "memwrite", 0 0, L_00000126749b2310;  alias, 1 drivers
v0000012674986390_0 .net "regwrite", 0 0, L_00000126749b2770;  alias, 1 drivers
L_00000126749af610 .cmp/eq 12, v000001267499ab80_0, L_00000126749d0670;
L_00000126749afe30 .cmp/eq 12, v000001267499ab80_0, L_00000126749d06b8;
L_00000126749af6b0 .cmp/eq 12, v000001267499ab80_0, L_00000126749d0700;
L_00000126749aead0 .cmp/eq 12, v000001267499ab80_0, L_00000126749d0748;
L_00000126749aec10 .cmp/eq 12, v000001267499ab80_0, L_00000126749d0790;
L_00000126749aef30 .cmp/eq 12, v000001267499ab80_0, L_00000126749d07d8;
L_00000126749afbb0 .cmp/eq 12, v000001267499ab80_0, L_00000126749d0820;
L_00000126749aefd0 .cmp/eq 12, v000001267499ab80_0, L_00000126749d0868;
L_00000126749af070 .cmp/eq 12, v000001267499ab80_0, L_00000126749d08b0;
L_00000126749b00b0 .cmp/eq 12, v000001267499ab80_0, L_00000126749d08f8;
L_00000126749b0150 .cmp/eq 12, v000001267499ab80_0, L_00000126749d0940;
L_00000126749b01f0 .cmp/eq 12, v000001267499ab80_0, L_00000126749d0988;
L_00000126749b2130 .cmp/eq 12, v000001267499ab80_0, L_00000126749d09d0;
L_00000126749b1410 .cmp/eq 12, v000001267499ab80_0, L_00000126749d0a18;
L_00000126749b2a90 .cmp/eq 12, v000001267499ab80_0, L_00000126749d0a60;
L_00000126749b21d0 .cmp/eq 12, v000001267499ab80_0, L_00000126749d0aa8;
L_00000126749b2f90 .cmp/eq 12, v000001267499ab80_0, L_00000126749d0af0;
L_00000126749b10f0 .cmp/eq 12, v000001267499ab80_0, L_00000126749d0b38;
L_00000126749b1f50 .cmp/eq 12, v000001267499ab80_0, L_00000126749d0b80;
L_00000126749b2770 .reduce/nor L_00000126749b4f30;
L_00000126749b1690 .cmp/eq 12, v000001267499ab80_0, L_00000126749d0bc8;
L_00000126749b2310 .cmp/eq 12, v000001267499ab80_0, L_00000126749d0c10;
S_000001267497f6d0 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_0000012674980350;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_0000012674998f40 .param/l "add" 0 9 6, C4<000000100000>;
P_0000012674998f78 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000012674998fb0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000012674998fe8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000012674999020 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000012674999058 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000012674999090 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000126749990c8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000012674999100 .param/l "j" 0 9 19, C4<000010000000>;
P_0000012674999138 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000012674999170 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000126749991a8 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000126749991e0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000012674999218 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000012674999250 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000012674999288 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000126749992c0 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000126749992f8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000012674999330 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000012674999368 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000126749993a0 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000126749993d8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000012674999410 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000012674999448 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000012674999480 .param/l "xori" 0 9 12, C4<001110000000>;
v00000126749858f0_0 .var "Immed", 31 0;
v0000012674986930_0 .net "Inst", 31 0, v0000012674988b90_0;  alias, 1 drivers
v0000012674986430_0 .net "opcode", 11 0, v000001267499ab80_0;  alias, 1 drivers
E_00000126748facd0 .event anyedge, v0000012674983040_0, v0000012674986930_0;
S_000001267497f9f0 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_0000012674980350;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v0000012674987830_0 .var "Read_data1", 31 0;
v00000126749878d0_0 .var "Read_data2", 31 0;
v0000012674987970_0 .net "Read_reg1", 4 0, v000001267499a680_0;  alias, 1 drivers
v00000126749869d0_0 .net "Read_reg2", 4 0, v000001267499b3a0_0;  alias, 1 drivers
v0000012674986a70_0 .net "Write_data", 31 0, L_0000012674a1bbd0;  alias, 1 drivers
v0000012674985670_0 .net "Write_en", 0 0, v000001267499d560_0;  alias, 1 drivers
v0000012674987a10_0 .net "Write_reg", 4 0, v000001267499d2e0_0;  alias, 1 drivers
v0000012674985ad0_0 .net "clk", 0 0, L_00000126748efba0;  alias, 1 drivers
v0000012674985b70_0 .var/i "i", 31 0;
v0000012674985c10 .array "reg_file", 0 31, 31 0;
v0000012674985cb0_0 .net "rst", 0 0, v00000126749ac230_0;  alias, 1 drivers
E_00000126748fb610 .event posedge, v000001267498ac10_0;
S_000001267497fb80 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_000001267497f9f0;
 .timescale 0 0;
v0000012674987790_0 .var/i "i", 31 0;
S_000001267497f3b0 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_0000012674729f80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_00000126749994c0 .param/l "add" 0 9 6, C4<000000100000>;
P_00000126749994f8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000012674999530 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000012674999568 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000126749995a0 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000126749995d8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000012674999610 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000012674999648 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000012674999680 .param/l "j" 0 9 19, C4<000010000000>;
P_00000126749996b8 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000126749996f0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000012674999728 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000012674999760 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000012674999798 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000126749997d0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000012674999808 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000012674999840 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000012674999878 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000126749998b0 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000126749998e8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000012674999920 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000012674999958 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000012674999990 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000126749999c8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000012674999a00 .param/l "xori" 0 9 12, C4<001110000000>;
v0000012674988b90_0 .var "ID_INST", 31 0;
v0000012674988c30_0 .var "ID_PC", 31 0;
v000001267499ab80_0 .var "ID_opcode", 11 0;
v000001267499aa40_0 .var "ID_rd_ind", 4 0;
v000001267499a680_0 .var "ID_rs1_ind", 4 0;
v000001267499b3a0_0 .var "ID_rs2_ind", 4 0;
v0000012674999fa0_0 .net "IF_FLUSH", 0 0, v000001267498cd30_0;  alias, 1 drivers
v000001267499ad60_0 .net "IF_INST", 31 0, L_00000126749b43d0;  alias, 1 drivers
v000001267499a900_0 .net "IF_PC", 31 0, v000001267499a400_0;  alias, 1 drivers
v000001267499b940_0 .net "clk", 0 0, L_00000126749b4280;  1 drivers
v000001267499b1c0_0 .net "if_id_Write", 0 0, v000001267498cdd0_0;  alias, 1 drivers
v000001267499c200_0 .net "rst", 0 0, v00000126749ac230_0;  alias, 1 drivers
E_00000126748fb090 .event posedge, v00000126749737e0_0, v000001267499b940_0;
S_000001267497e8c0 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_0000012674729f80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v000001267499da60_0 .net "EX1_PFC", 31 0, L_00000126749b1d70;  alias, 1 drivers
v000001267499dd80_0 .net "EX2_PFC", 31 0, v0000012674984580_0;  alias, 1 drivers
v000001267499e460_0 .net "ID_PFC", 31 0, L_00000126749b0f10;  alias, 1 drivers
v000001267499df60_0 .net "PC_src", 2 0, L_00000126749aea30;  alias, 1 drivers
v000001267499e1e0_0 .net "PC_write", 0 0, v000001267498ce70_0;  alias, 1 drivers
L_00000126749d0088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001267499dba0_0 .net/2u *"_ivl_0", 31 0, L_00000126749d0088;  1 drivers
v000001267499e000_0 .net "clk", 0 0, L_00000126748efba0;  alias, 1 drivers
v000001267499e280_0 .net "inst", 31 0, L_00000126749b43d0;  alias, 1 drivers
v000001267499cd40_0 .net "inst_mem_in", 31 0, v000001267499a400_0;  alias, 1 drivers
v000001267499ea00_0 .net "pc_reg_in", 31 0, L_00000126749b4ad0;  1 drivers
v000001267499cf20_0 .net "rst", 0 0, v00000126749ac230_0;  alias, 1 drivers
L_00000126749b0510 .arith/sum 32, v000001267499a400_0, L_00000126749d0088;
S_000001267497f860 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_000001267497e8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_00000126749b43d0 .functor BUFZ 32, L_00000126749aff70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000012674999aa0_0 .net "Data_Out", 31 0, L_00000126749b43d0;  alias, 1 drivers
v000001267499a720 .array "InstMem", 0 1023, 31 0;
v000001267499a5e0_0 .net *"_ivl_0", 31 0, L_00000126749aff70;  1 drivers
v000001267499af40_0 .net *"_ivl_3", 9 0, L_00000126749af110;  1 drivers
v000001267499aae0_0 .net *"_ivl_4", 11 0, L_00000126749b0ab0;  1 drivers
L_00000126749d01a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000012674999b40_0 .net *"_ivl_7", 1 0, L_00000126749d01a8;  1 drivers
v000001267499b6c0_0 .net "addr", 31 0, v000001267499a400_0;  alias, 1 drivers
v000001267499acc0_0 .net "clk", 0 0, L_00000126748efba0;  alias, 1 drivers
v000001267499afe0_0 .var/i "i", 31 0;
L_00000126749aff70 .array/port v000001267499a720, L_00000126749b0ab0;
L_00000126749af110 .part v000001267499a400_0, 0, 10;
L_00000126749b0ab0 .concat [ 10 2 0 0], L_00000126749af110, L_00000126749d01a8;
S_000001267497ea50 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_000001267497e8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_00000126748fb690 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v000001267499a7c0_0 .net "DataIn", 31 0, L_00000126749b4ad0;  alias, 1 drivers
v000001267499a400_0 .var "DataOut", 31 0;
v000001267499ae00_0 .net "PC_Write", 0 0, v000001267498ce70_0;  alias, 1 drivers
v000001267499aea0_0 .net "clk", 0 0, L_00000126748efba0;  alias, 1 drivers
v000001267499b080_0 .net "rst", 0 0, v00000126749ac230_0;  alias, 1 drivers
S_00000126749801c0 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_000001267497e8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_00000126748fb650 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_00000126748f1180 .functor NOT 1, L_00000126749af9d0, C4<0>, C4<0>, C4<0>;
L_00000126748f11f0 .functor NOT 1, L_00000126749ae8f0, C4<0>, C4<0>, C4<0>;
L_00000126748f1260 .functor AND 1, L_00000126748f1180, L_00000126748f11f0, C4<1>, C4<1>;
L_00000126748f12d0 .functor NOT 1, L_00000126749af750, C4<0>, C4<0>, C4<0>;
L_000001267488db20 .functor AND 1, L_00000126748f1260, L_00000126748f12d0, C4<1>, C4<1>;
L_000001267488d880 .functor AND 32, L_00000126749af570, L_00000126749b0510, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001267488dce0 .functor NOT 1, L_00000126749aedf0, C4<0>, C4<0>, C4<0>;
L_000001267488d260 .functor NOT 1, L_00000126749afcf0, C4<0>, C4<0>, C4<0>;
L_00000126749b58d0 .functor AND 1, L_000001267488dce0, L_000001267488d260, C4<1>, C4<1>;
L_00000126749b4c90 .functor AND 1, L_00000126749b58d0, L_00000126749af890, C4<1>, C4<1>;
L_00000126749b4d00 .functor AND 32, L_00000126749b0650, L_00000126749b0f10, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000126749b4050 .functor OR 32, L_000001267488d880, L_00000126749b4d00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000126749b5400 .functor NOT 1, L_00000126749b0290, C4<0>, C4<0>, C4<0>;
L_00000126749b4910 .functor AND 1, L_00000126749b5400, L_00000126749b0fb0, C4<1>, C4<1>;
L_00000126749b4130 .functor NOT 1, L_00000126749b0330, C4<0>, C4<0>, C4<0>;
L_00000126749b4360 .functor AND 1, L_00000126749b4910, L_00000126749b4130, C4<1>, C4<1>;
L_00000126749b5940 .functor AND 32, L_00000126749b0e70, v000001267499a400_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000126749b42f0 .functor OR 32, L_00000126749b4050, L_00000126749b5940, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000126749b5b00 .functor NOT 1, L_00000126749afc50, C4<0>, C4<0>, C4<0>;
L_00000126749b49f0 .functor AND 1, L_00000126749b5b00, L_00000126749af930, C4<1>, C4<1>;
L_00000126749b56a0 .functor AND 1, L_00000126749b49f0, L_00000126749afed0, C4<1>, C4<1>;
L_00000126749b5010 .functor AND 32, L_00000126749af430, L_00000126749b1d70, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000126749b4d70 .functor OR 32, L_00000126749b42f0, L_00000126749b5010, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000126749b52b0 .functor NOT 1, L_00000126749aeb70, C4<0>, C4<0>, C4<0>;
L_00000126749b51d0 .functor AND 1, L_00000126749b0970, L_00000126749b52b0, C4<1>, C4<1>;
L_00000126749b4de0 .functor NOT 1, L_00000126749b0470, C4<0>, C4<0>, C4<0>;
L_00000126749b50f0 .functor AND 1, L_00000126749b51d0, L_00000126749b4de0, C4<1>, C4<1>;
L_00000126749b5390 .functor AND 32, L_00000126749b0790, v0000012674984580_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000126749b4ad0 .functor OR 32, L_00000126749b4d70, L_00000126749b5390, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001267499b120_0 .net *"_ivl_1", 0 0, L_00000126749af9d0;  1 drivers
v0000012674999be0_0 .net *"_ivl_11", 0 0, L_00000126749af750;  1 drivers
v000001267499b440_0 .net *"_ivl_12", 0 0, L_00000126748f12d0;  1 drivers
v0000012674999dc0_0 .net *"_ivl_14", 0 0, L_000001267488db20;  1 drivers
v000001267499b4e0_0 .net *"_ivl_16", 31 0, L_00000126749af570;  1 drivers
v000001267499a860_0 .net *"_ivl_18", 31 0, L_000001267488d880;  1 drivers
v0000012674999e60_0 .net *"_ivl_2", 0 0, L_00000126748f1180;  1 drivers
v000001267499a040_0 .net *"_ivl_21", 0 0, L_00000126749aedf0;  1 drivers
v000001267499b260_0 .net *"_ivl_22", 0 0, L_000001267488dce0;  1 drivers
v000001267499bbc0_0 .net *"_ivl_25", 0 0, L_00000126749afcf0;  1 drivers
v000001267499b300_0 .net *"_ivl_26", 0 0, L_000001267488d260;  1 drivers
v000001267499b580_0 .net *"_ivl_28", 0 0, L_00000126749b58d0;  1 drivers
v000001267499b620_0 .net *"_ivl_31", 0 0, L_00000126749af890;  1 drivers
v000001267499a0e0_0 .net *"_ivl_32", 0 0, L_00000126749b4c90;  1 drivers
v0000012674999c80_0 .net *"_ivl_34", 31 0, L_00000126749b0650;  1 drivers
v000001267499b760_0 .net *"_ivl_36", 31 0, L_00000126749b4d00;  1 drivers
v000001267499b800_0 .net *"_ivl_38", 31 0, L_00000126749b4050;  1 drivers
v000001267499bf80_0 .net *"_ivl_41", 0 0, L_00000126749b0290;  1 drivers
v0000012674999d20_0 .net *"_ivl_42", 0 0, L_00000126749b5400;  1 drivers
v000001267499a9a0_0 .net *"_ivl_45", 0 0, L_00000126749b0fb0;  1 drivers
v000001267499b8a0_0 .net *"_ivl_46", 0 0, L_00000126749b4910;  1 drivers
v000001267499b9e0_0 .net *"_ivl_49", 0 0, L_00000126749b0330;  1 drivers
v0000012674999f00_0 .net *"_ivl_5", 0 0, L_00000126749ae8f0;  1 drivers
v000001267499ba80_0 .net *"_ivl_50", 0 0, L_00000126749b4130;  1 drivers
v000001267499a4a0_0 .net *"_ivl_52", 0 0, L_00000126749b4360;  1 drivers
v000001267499c0c0_0 .net *"_ivl_54", 31 0, L_00000126749b0e70;  1 drivers
v000001267499bb20_0 .net *"_ivl_56", 31 0, L_00000126749b5940;  1 drivers
v000001267499a180_0 .net *"_ivl_58", 31 0, L_00000126749b42f0;  1 drivers
v000001267499bda0_0 .net *"_ivl_6", 0 0, L_00000126748f11f0;  1 drivers
v000001267499bc60_0 .net *"_ivl_61", 0 0, L_00000126749afc50;  1 drivers
v000001267499bd00_0 .net *"_ivl_62", 0 0, L_00000126749b5b00;  1 drivers
v000001267499be40_0 .net *"_ivl_65", 0 0, L_00000126749af930;  1 drivers
v000001267499bee0_0 .net *"_ivl_66", 0 0, L_00000126749b49f0;  1 drivers
v000001267499a220_0 .net *"_ivl_69", 0 0, L_00000126749afed0;  1 drivers
v000001267499a2c0_0 .net *"_ivl_70", 0 0, L_00000126749b56a0;  1 drivers
v000001267499c020_0 .net *"_ivl_72", 31 0, L_00000126749af430;  1 drivers
v000001267499c160_0 .net *"_ivl_74", 31 0, L_00000126749b5010;  1 drivers
v000001267499a360_0 .net *"_ivl_76", 31 0, L_00000126749b4d70;  1 drivers
v000001267499a540_0 .net *"_ivl_79", 0 0, L_00000126749b0970;  1 drivers
v000001267499d380_0 .net *"_ivl_8", 0 0, L_00000126748f1260;  1 drivers
v000001267499cfc0_0 .net *"_ivl_81", 0 0, L_00000126749aeb70;  1 drivers
v000001267499d1a0_0 .net *"_ivl_82", 0 0, L_00000126749b52b0;  1 drivers
v000001267499d060_0 .net *"_ivl_84", 0 0, L_00000126749b51d0;  1 drivers
v000001267499d920_0 .net *"_ivl_87", 0 0, L_00000126749b0470;  1 drivers
v000001267499d240_0 .net *"_ivl_88", 0 0, L_00000126749b4de0;  1 drivers
v000001267499dc40_0 .net *"_ivl_90", 0 0, L_00000126749b50f0;  1 drivers
v000001267499e780_0 .net *"_ivl_92", 31 0, L_00000126749b0790;  1 drivers
v000001267499ce80_0 .net *"_ivl_94", 31 0, L_00000126749b5390;  1 drivers
v000001267499cb60_0 .net "ina", 31 0, L_00000126749b0510;  1 drivers
v000001267499cac0_0 .net "inb", 31 0, L_00000126749b0f10;  alias, 1 drivers
v000001267499c840_0 .net "inc", 31 0, v000001267499a400_0;  alias, 1 drivers
v000001267499e5a0_0 .net "ind", 31 0, L_00000126749b1d70;  alias, 1 drivers
v000001267499de20_0 .net "ine", 31 0, v0000012674984580_0;  alias, 1 drivers
L_00000126749d00d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001267499cca0_0 .net "inf", 31 0, L_00000126749d00d0;  1 drivers
L_00000126749d0118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001267499c5c0_0 .net "ing", 31 0, L_00000126749d0118;  1 drivers
L_00000126749d0160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001267499dce0_0 .net "inh", 31 0, L_00000126749d0160;  1 drivers
v000001267499dec0_0 .net "out", 31 0, L_00000126749b4ad0;  alias, 1 drivers
v000001267499d420_0 .net "sel", 2 0, L_00000126749aea30;  alias, 1 drivers
L_00000126749af9d0 .part L_00000126749aea30, 2, 1;
L_00000126749ae8f0 .part L_00000126749aea30, 1, 1;
L_00000126749af750 .part L_00000126749aea30, 0, 1;
LS_00000126749af570_0_0 .concat [ 1 1 1 1], L_000001267488db20, L_000001267488db20, L_000001267488db20, L_000001267488db20;
LS_00000126749af570_0_4 .concat [ 1 1 1 1], L_000001267488db20, L_000001267488db20, L_000001267488db20, L_000001267488db20;
LS_00000126749af570_0_8 .concat [ 1 1 1 1], L_000001267488db20, L_000001267488db20, L_000001267488db20, L_000001267488db20;
LS_00000126749af570_0_12 .concat [ 1 1 1 1], L_000001267488db20, L_000001267488db20, L_000001267488db20, L_000001267488db20;
LS_00000126749af570_0_16 .concat [ 1 1 1 1], L_000001267488db20, L_000001267488db20, L_000001267488db20, L_000001267488db20;
LS_00000126749af570_0_20 .concat [ 1 1 1 1], L_000001267488db20, L_000001267488db20, L_000001267488db20, L_000001267488db20;
LS_00000126749af570_0_24 .concat [ 1 1 1 1], L_000001267488db20, L_000001267488db20, L_000001267488db20, L_000001267488db20;
LS_00000126749af570_0_28 .concat [ 1 1 1 1], L_000001267488db20, L_000001267488db20, L_000001267488db20, L_000001267488db20;
LS_00000126749af570_1_0 .concat [ 4 4 4 4], LS_00000126749af570_0_0, LS_00000126749af570_0_4, LS_00000126749af570_0_8, LS_00000126749af570_0_12;
LS_00000126749af570_1_4 .concat [ 4 4 4 4], LS_00000126749af570_0_16, LS_00000126749af570_0_20, LS_00000126749af570_0_24, LS_00000126749af570_0_28;
L_00000126749af570 .concat [ 16 16 0 0], LS_00000126749af570_1_0, LS_00000126749af570_1_4;
L_00000126749aedf0 .part L_00000126749aea30, 2, 1;
L_00000126749afcf0 .part L_00000126749aea30, 1, 1;
L_00000126749af890 .part L_00000126749aea30, 0, 1;
LS_00000126749b0650_0_0 .concat [ 1 1 1 1], L_00000126749b4c90, L_00000126749b4c90, L_00000126749b4c90, L_00000126749b4c90;
LS_00000126749b0650_0_4 .concat [ 1 1 1 1], L_00000126749b4c90, L_00000126749b4c90, L_00000126749b4c90, L_00000126749b4c90;
LS_00000126749b0650_0_8 .concat [ 1 1 1 1], L_00000126749b4c90, L_00000126749b4c90, L_00000126749b4c90, L_00000126749b4c90;
LS_00000126749b0650_0_12 .concat [ 1 1 1 1], L_00000126749b4c90, L_00000126749b4c90, L_00000126749b4c90, L_00000126749b4c90;
LS_00000126749b0650_0_16 .concat [ 1 1 1 1], L_00000126749b4c90, L_00000126749b4c90, L_00000126749b4c90, L_00000126749b4c90;
LS_00000126749b0650_0_20 .concat [ 1 1 1 1], L_00000126749b4c90, L_00000126749b4c90, L_00000126749b4c90, L_00000126749b4c90;
LS_00000126749b0650_0_24 .concat [ 1 1 1 1], L_00000126749b4c90, L_00000126749b4c90, L_00000126749b4c90, L_00000126749b4c90;
LS_00000126749b0650_0_28 .concat [ 1 1 1 1], L_00000126749b4c90, L_00000126749b4c90, L_00000126749b4c90, L_00000126749b4c90;
LS_00000126749b0650_1_0 .concat [ 4 4 4 4], LS_00000126749b0650_0_0, LS_00000126749b0650_0_4, LS_00000126749b0650_0_8, LS_00000126749b0650_0_12;
LS_00000126749b0650_1_4 .concat [ 4 4 4 4], LS_00000126749b0650_0_16, LS_00000126749b0650_0_20, LS_00000126749b0650_0_24, LS_00000126749b0650_0_28;
L_00000126749b0650 .concat [ 16 16 0 0], LS_00000126749b0650_1_0, LS_00000126749b0650_1_4;
L_00000126749b0290 .part L_00000126749aea30, 2, 1;
L_00000126749b0fb0 .part L_00000126749aea30, 1, 1;
L_00000126749b0330 .part L_00000126749aea30, 0, 1;
LS_00000126749b0e70_0_0 .concat [ 1 1 1 1], L_00000126749b4360, L_00000126749b4360, L_00000126749b4360, L_00000126749b4360;
LS_00000126749b0e70_0_4 .concat [ 1 1 1 1], L_00000126749b4360, L_00000126749b4360, L_00000126749b4360, L_00000126749b4360;
LS_00000126749b0e70_0_8 .concat [ 1 1 1 1], L_00000126749b4360, L_00000126749b4360, L_00000126749b4360, L_00000126749b4360;
LS_00000126749b0e70_0_12 .concat [ 1 1 1 1], L_00000126749b4360, L_00000126749b4360, L_00000126749b4360, L_00000126749b4360;
LS_00000126749b0e70_0_16 .concat [ 1 1 1 1], L_00000126749b4360, L_00000126749b4360, L_00000126749b4360, L_00000126749b4360;
LS_00000126749b0e70_0_20 .concat [ 1 1 1 1], L_00000126749b4360, L_00000126749b4360, L_00000126749b4360, L_00000126749b4360;
LS_00000126749b0e70_0_24 .concat [ 1 1 1 1], L_00000126749b4360, L_00000126749b4360, L_00000126749b4360, L_00000126749b4360;
LS_00000126749b0e70_0_28 .concat [ 1 1 1 1], L_00000126749b4360, L_00000126749b4360, L_00000126749b4360, L_00000126749b4360;
LS_00000126749b0e70_1_0 .concat [ 4 4 4 4], LS_00000126749b0e70_0_0, LS_00000126749b0e70_0_4, LS_00000126749b0e70_0_8, LS_00000126749b0e70_0_12;
LS_00000126749b0e70_1_4 .concat [ 4 4 4 4], LS_00000126749b0e70_0_16, LS_00000126749b0e70_0_20, LS_00000126749b0e70_0_24, LS_00000126749b0e70_0_28;
L_00000126749b0e70 .concat [ 16 16 0 0], LS_00000126749b0e70_1_0, LS_00000126749b0e70_1_4;
L_00000126749afc50 .part L_00000126749aea30, 2, 1;
L_00000126749af930 .part L_00000126749aea30, 1, 1;
L_00000126749afed0 .part L_00000126749aea30, 0, 1;
LS_00000126749af430_0_0 .concat [ 1 1 1 1], L_00000126749b56a0, L_00000126749b56a0, L_00000126749b56a0, L_00000126749b56a0;
LS_00000126749af430_0_4 .concat [ 1 1 1 1], L_00000126749b56a0, L_00000126749b56a0, L_00000126749b56a0, L_00000126749b56a0;
LS_00000126749af430_0_8 .concat [ 1 1 1 1], L_00000126749b56a0, L_00000126749b56a0, L_00000126749b56a0, L_00000126749b56a0;
LS_00000126749af430_0_12 .concat [ 1 1 1 1], L_00000126749b56a0, L_00000126749b56a0, L_00000126749b56a0, L_00000126749b56a0;
LS_00000126749af430_0_16 .concat [ 1 1 1 1], L_00000126749b56a0, L_00000126749b56a0, L_00000126749b56a0, L_00000126749b56a0;
LS_00000126749af430_0_20 .concat [ 1 1 1 1], L_00000126749b56a0, L_00000126749b56a0, L_00000126749b56a0, L_00000126749b56a0;
LS_00000126749af430_0_24 .concat [ 1 1 1 1], L_00000126749b56a0, L_00000126749b56a0, L_00000126749b56a0, L_00000126749b56a0;
LS_00000126749af430_0_28 .concat [ 1 1 1 1], L_00000126749b56a0, L_00000126749b56a0, L_00000126749b56a0, L_00000126749b56a0;
LS_00000126749af430_1_0 .concat [ 4 4 4 4], LS_00000126749af430_0_0, LS_00000126749af430_0_4, LS_00000126749af430_0_8, LS_00000126749af430_0_12;
LS_00000126749af430_1_4 .concat [ 4 4 4 4], LS_00000126749af430_0_16, LS_00000126749af430_0_20, LS_00000126749af430_0_24, LS_00000126749af430_0_28;
L_00000126749af430 .concat [ 16 16 0 0], LS_00000126749af430_1_0, LS_00000126749af430_1_4;
L_00000126749b0970 .part L_00000126749aea30, 2, 1;
L_00000126749aeb70 .part L_00000126749aea30, 1, 1;
L_00000126749b0470 .part L_00000126749aea30, 0, 1;
LS_00000126749b0790_0_0 .concat [ 1 1 1 1], L_00000126749b50f0, L_00000126749b50f0, L_00000126749b50f0, L_00000126749b50f0;
LS_00000126749b0790_0_4 .concat [ 1 1 1 1], L_00000126749b50f0, L_00000126749b50f0, L_00000126749b50f0, L_00000126749b50f0;
LS_00000126749b0790_0_8 .concat [ 1 1 1 1], L_00000126749b50f0, L_00000126749b50f0, L_00000126749b50f0, L_00000126749b50f0;
LS_00000126749b0790_0_12 .concat [ 1 1 1 1], L_00000126749b50f0, L_00000126749b50f0, L_00000126749b50f0, L_00000126749b50f0;
LS_00000126749b0790_0_16 .concat [ 1 1 1 1], L_00000126749b50f0, L_00000126749b50f0, L_00000126749b50f0, L_00000126749b50f0;
LS_00000126749b0790_0_20 .concat [ 1 1 1 1], L_00000126749b50f0, L_00000126749b50f0, L_00000126749b50f0, L_00000126749b50f0;
LS_00000126749b0790_0_24 .concat [ 1 1 1 1], L_00000126749b50f0, L_00000126749b50f0, L_00000126749b50f0, L_00000126749b50f0;
LS_00000126749b0790_0_28 .concat [ 1 1 1 1], L_00000126749b50f0, L_00000126749b50f0, L_00000126749b50f0, L_00000126749b50f0;
LS_00000126749b0790_1_0 .concat [ 4 4 4 4], LS_00000126749b0790_0_0, LS_00000126749b0790_0_4, LS_00000126749b0790_0_8, LS_00000126749b0790_0_12;
LS_00000126749b0790_1_4 .concat [ 4 4 4 4], LS_00000126749b0790_0_16, LS_00000126749b0790_0_20, LS_00000126749b0790_0_24, LS_00000126749b0790_0_28;
L_00000126749b0790 .concat [ 16 16 0 0], LS_00000126749b0790_1_0, LS_00000126749b0790_1_4;
S_000001267497fea0 .scope module, "mem_stage" "MEM_stage" 3 165, 29 3 0, S_0000012674729f80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v000001267499e140_0 .net "Write_Data", 31 0, v0000012674973240_0;  alias, 1 drivers
v000001267499c480_0 .net "addr", 31 0, v0000012674973100_0;  alias, 1 drivers
v000001267499d7e0_0 .net "clk", 0 0, L_00000126748efba0;  alias, 1 drivers
v000001267499c660_0 .net "mem_out", 31 0, v000001267499e640_0;  alias, 1 drivers
v000001267499d4c0_0 .net "mem_read", 0 0, v0000012674972d40_0;  alias, 1 drivers
v000001267499d100_0 .net "mem_write", 0 0, v00000126749732e0_0;  alias, 1 drivers
S_000001267497f090 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_000001267497fea0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v000001267499e8c0 .array "DataMem", 1023 0, 31 0;
v000001267499e820_0 .net "Data_In", 31 0, v0000012674973240_0;  alias, 1 drivers
v000001267499e640_0 .var "Data_Out", 31 0;
v000001267499c340_0 .net "Write_en", 0 0, v00000126749732e0_0;  alias, 1 drivers
v000001267499e6e0_0 .net "addr", 31 0, v0000012674973100_0;  alias, 1 drivers
v000001267499e0a0_0 .net "clk", 0 0, L_00000126748efba0;  alias, 1 drivers
v000001267499d6a0_0 .var/i "i", 31 0;
S_000001267497f220 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 169, 31 2 0, S_0000012674729f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_00000126749aba70 .param/l "add" 0 9 6, C4<000000100000>;
P_00000126749abaa8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000126749abae0 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000126749abb18 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000126749abb50 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000126749abb88 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000126749abbc0 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000126749abbf8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000126749abc30 .param/l "j" 0 9 19, C4<000010000000>;
P_00000126749abc68 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000126749abca0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000126749abcd8 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000126749abd10 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000126749abd48 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000126749abd80 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000126749abdb8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000126749abdf0 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000126749abe28 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000126749abe60 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000126749abe98 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000126749abed0 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000126749abf08 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000126749abf40 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000126749abf78 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000126749abfb0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001267499e320_0 .net "MEM_ALU_OUT", 31 0, v0000012674973100_0;  alias, 1 drivers
v000001267499c3e0_0 .net "MEM_Data_mem_out", 31 0, v000001267499e640_0;  alias, 1 drivers
v000001267499e3c0_0 .net "MEM_memread", 0 0, v0000012674972d40_0;  alias, 1 drivers
v000001267499d9c0_0 .net "MEM_opcode", 11 0, v0000012674972980_0;  alias, 1 drivers
v000001267499e500_0 .net "MEM_rd_ind", 4 0, v0000012674972fc0_0;  alias, 1 drivers
v000001267499c2a0_0 .net "MEM_rd_indzero", 0 0, v0000012674971300_0;  alias, 1 drivers
v000001267499c520_0 .net "MEM_regwrite", 0 0, v0000012674972660_0;  alias, 1 drivers
v000001267499c700_0 .var "WB_ALU_OUT", 31 0;
v000001267499db00_0 .var "WB_Data_mem_out", 31 0;
v000001267499cde0_0 .var "WB_memread", 0 0;
v000001267499d2e0_0 .var "WB_rd_ind", 4 0;
v000001267499e960_0 .var "WB_rd_indzero", 0 0;
v000001267499d560_0 .var "WB_regwrite", 0 0;
v000001267499c7a0_0 .net "clk", 0 0, L_0000012674a1be00;  1 drivers
v000001267499c8e0_0 .var "hlt", 0 0;
v000001267499c980_0 .net "rst", 0 0, v00000126749ac230_0;  alias, 1 drivers
E_00000126748fad90 .event posedge, v00000126749737e0_0, v000001267499c7a0_0;
S_000001267497f540 .scope module, "wb_stage" "WB_stage" 3 177, 32 3 0, S_0000012674729f80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_0000012674a1be70 .functor AND 32, v000001267499db00_0, L_0000012674a27680, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000012674a1bb60 .functor NOT 1, v000001267499cde0_0, C4<0>, C4<0>, C4<0>;
L_0000012674a1bcb0 .functor AND 32, v000001267499c700_0, L_0000012674a281c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000012674a1bbd0 .functor OR 32, L_0000012674a1be70, L_0000012674a1bcb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001267499ca20_0 .net "Write_Data_RegFile", 31 0, L_0000012674a1bbd0;  alias, 1 drivers
v000001267499cc00_0 .net *"_ivl_0", 31 0, L_0000012674a27680;  1 drivers
v000001267499d600_0 .net *"_ivl_2", 31 0, L_0000012674a1be70;  1 drivers
v000001267499d740_0 .net *"_ivl_4", 0 0, L_0000012674a1bb60;  1 drivers
v000001267499d880_0 .net *"_ivl_6", 31 0, L_0000012674a281c0;  1 drivers
v000001267499fb80_0 .net *"_ivl_8", 31 0, L_0000012674a1bcb0;  1 drivers
v000001267499f7c0_0 .net "alu_out", 31 0, v000001267499c700_0;  alias, 1 drivers
v000001267499f9a0_0 .net "mem_out", 31 0, v000001267499db00_0;  alias, 1 drivers
v000001267499f860_0 .net "mem_read", 0 0, v000001267499cde0_0;  alias, 1 drivers
LS_0000012674a27680_0_0 .concat [ 1 1 1 1], v000001267499cde0_0, v000001267499cde0_0, v000001267499cde0_0, v000001267499cde0_0;
LS_0000012674a27680_0_4 .concat [ 1 1 1 1], v000001267499cde0_0, v000001267499cde0_0, v000001267499cde0_0, v000001267499cde0_0;
LS_0000012674a27680_0_8 .concat [ 1 1 1 1], v000001267499cde0_0, v000001267499cde0_0, v000001267499cde0_0, v000001267499cde0_0;
LS_0000012674a27680_0_12 .concat [ 1 1 1 1], v000001267499cde0_0, v000001267499cde0_0, v000001267499cde0_0, v000001267499cde0_0;
LS_0000012674a27680_0_16 .concat [ 1 1 1 1], v000001267499cde0_0, v000001267499cde0_0, v000001267499cde0_0, v000001267499cde0_0;
LS_0000012674a27680_0_20 .concat [ 1 1 1 1], v000001267499cde0_0, v000001267499cde0_0, v000001267499cde0_0, v000001267499cde0_0;
LS_0000012674a27680_0_24 .concat [ 1 1 1 1], v000001267499cde0_0, v000001267499cde0_0, v000001267499cde0_0, v000001267499cde0_0;
LS_0000012674a27680_0_28 .concat [ 1 1 1 1], v000001267499cde0_0, v000001267499cde0_0, v000001267499cde0_0, v000001267499cde0_0;
LS_0000012674a27680_1_0 .concat [ 4 4 4 4], LS_0000012674a27680_0_0, LS_0000012674a27680_0_4, LS_0000012674a27680_0_8, LS_0000012674a27680_0_12;
LS_0000012674a27680_1_4 .concat [ 4 4 4 4], LS_0000012674a27680_0_16, LS_0000012674a27680_0_20, LS_0000012674a27680_0_24, LS_0000012674a27680_0_28;
L_0000012674a27680 .concat [ 16 16 0 0], LS_0000012674a27680_1_0, LS_0000012674a27680_1_4;
LS_0000012674a281c0_0_0 .concat [ 1 1 1 1], L_0000012674a1bb60, L_0000012674a1bb60, L_0000012674a1bb60, L_0000012674a1bb60;
LS_0000012674a281c0_0_4 .concat [ 1 1 1 1], L_0000012674a1bb60, L_0000012674a1bb60, L_0000012674a1bb60, L_0000012674a1bb60;
LS_0000012674a281c0_0_8 .concat [ 1 1 1 1], L_0000012674a1bb60, L_0000012674a1bb60, L_0000012674a1bb60, L_0000012674a1bb60;
LS_0000012674a281c0_0_12 .concat [ 1 1 1 1], L_0000012674a1bb60, L_0000012674a1bb60, L_0000012674a1bb60, L_0000012674a1bb60;
LS_0000012674a281c0_0_16 .concat [ 1 1 1 1], L_0000012674a1bb60, L_0000012674a1bb60, L_0000012674a1bb60, L_0000012674a1bb60;
LS_0000012674a281c0_0_20 .concat [ 1 1 1 1], L_0000012674a1bb60, L_0000012674a1bb60, L_0000012674a1bb60, L_0000012674a1bb60;
LS_0000012674a281c0_0_24 .concat [ 1 1 1 1], L_0000012674a1bb60, L_0000012674a1bb60, L_0000012674a1bb60, L_0000012674a1bb60;
LS_0000012674a281c0_0_28 .concat [ 1 1 1 1], L_0000012674a1bb60, L_0000012674a1bb60, L_0000012674a1bb60, L_0000012674a1bb60;
LS_0000012674a281c0_1_0 .concat [ 4 4 4 4], LS_0000012674a281c0_0_0, LS_0000012674a281c0_0_4, LS_0000012674a281c0_0_8, LS_0000012674a281c0_0_12;
LS_0000012674a281c0_1_4 .concat [ 4 4 4 4], LS_0000012674a281c0_0_16, LS_0000012674a281c0_0_20, LS_0000012674a281c0_0_24, LS_0000012674a281c0_0_28;
L_0000012674a281c0 .concat [ 16 16 0 0], LS_0000012674a281c0_1_0, LS_0000012674a281c0_1_4;
    .scope S_000001267497ea50;
T_0 ;
    %wait E_00000126748fb210;
    %load/vec4 v000001267499b080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001267499a400_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001267499ae00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000001267499a7c0_0;
    %assign/vec4 v000001267499a400_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001267497f860;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001267499afe0_0, 0, 32;
T_1.0 ;
    %load/vec4 v000001267499afe0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001267499afe0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001267499a720, 0, 4;
    %load/vec4 v000001267499afe0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001267499afe0_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 538181642, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001267499a720, 0, 4;
    %pushi/vec4 536936450, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001267499a720, 0, 4;
    %pushi/vec4 538378239, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001267499a720, 0, 4;
    %pushi/vec4 3471394, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001267499a720, 0, 4;
    %pushi/vec4 65075242, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001267499a720, 0, 4;
    %pushi/vec4 333447185, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001267499a720, 0, 4;
    %pushi/vec4 2351431680, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001267499a720, 0, 4;
    %pushi/vec4 539164671, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001267499a720, 0, 4;
    %pushi/vec4 5642283, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001267499a720, 0, 4;
    %pushi/vec4 274726921, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001267499a720, 0, 4;
    %pushi/vec4 2353332224, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001267499a720, 0, 4;
    %pushi/vec4 11018283, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001267499a720, 0, 4;
    %pushi/vec4 6567972, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001267499a720, 0, 4;
    %pushi/vec4 283115525, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001267499a720, 0, 4;
    %pushi/vec4 541458433, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001267499a720, 0, 4;
    %pushi/vec4 2898591744, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001267499a720, 0, 4;
    %pushi/vec4 541261823, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001267499a720, 0, 4;
    %pushi/vec4 134217736, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001267499a720, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001267499a720, 0, 4;
    %pushi/vec4 2890399744, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001267499a720, 0, 4;
    %pushi/vec4 539033601, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001267499a720, 0, 4;
    %pushi/vec4 134217731, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001267499a720, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001267499a720, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001267499a720, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001267499a720, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001267499a720, 0, 4;
    %end;
    .thread T_1;
    .scope S_000001267497f3b0;
T_2 ;
    %wait E_00000126748fb090;
    %load/vec4 v000001267499c200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v0000012674988c30_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000012674988b90_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001267499aa40_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001267499b3a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001267499a680_0, 0;
    %assign/vec4 v000001267499ab80_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001267499b1c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v0000012674999fa0_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v0000012674988c30_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000012674988b90_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001267499aa40_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001267499b3a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001267499a680_0, 0;
    %assign/vec4 v000001267499ab80_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000001267499b1c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v000001267499ad60_0;
    %assign/vec4 v0000012674988b90_0, 0;
    %load/vec4 v000001267499a900_0;
    %assign/vec4 v0000012674988c30_0, 0;
    %load/vec4 v000001267499ad60_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001267499b3a0_0, 0;
    %load/vec4 v000001267499ad60_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001267499ab80_0, 4, 5;
    %load/vec4 v000001267499ad60_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v000001267499ad60_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001267499ab80_0, 4, 5;
    %load/vec4 v000001267499ad60_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000001267499ad60_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001267499ad60_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000001267499ad60_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v000001267499ad60_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v000001267499ad60_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v000001267499a680_0, 0;
    %load/vec4 v000001267499ad60_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v000001267499ad60_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v000001267499aa40_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v000001267499ad60_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v000001267499aa40_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v000001267499ad60_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001267499aa40_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001267497f9f0;
T_3 ;
    %wait E_00000126748fb210;
    %load/vec4 v0000012674985cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000012674985b70_0, 0, 32;
T_3.2 ;
    %load/vec4 v0000012674985b70_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000012674985b70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012674985c10, 0, 4;
    %load/vec4 v0000012674985b70_0;
    %addi 1, 0, 32;
    %store/vec4 v0000012674985b70_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000012674987a10_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v0000012674985670_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0000012674986a70_0;
    %load/vec4 v0000012674987a10_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012674985c10, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012674985c10, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001267497f9f0;
T_4 ;
    %wait E_00000126748fb610;
    %load/vec4 v0000012674987a10_0;
    %load/vec4 v0000012674987970_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v0000012674987a10_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v0000012674985670_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0000012674986a70_0;
    %assign/vec4 v0000012674987830_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000012674987970_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000012674985c10, 4;
    %assign/vec4 v0000012674987830_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001267497f9f0;
T_5 ;
    %wait E_00000126748fb610;
    %load/vec4 v0000012674987a10_0;
    %load/vec4 v00000126749869d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v0000012674987a10_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v0000012674985670_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0000012674986a70_0;
    %assign/vec4 v00000126749878d0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000126749869d0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000012674985c10, 4;
    %assign/vec4 v00000126749878d0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001267497f9f0;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_000001267497fb80;
    %jmp t_0;
    .scope S_000001267497fb80;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000012674987790_0, 0, 32;
T_6.0 ;
    %load/vec4 v0000012674987790_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v0000012674987790_0;
    %ix/getv/s 4, v0000012674987790_0;
    %load/vec4a v0000012674985c10, 4;
    %ix/getv/s 4, v0000012674987790_0;
    %load/vec4a v0000012674985c10, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000012674987790_0;
    %addi 1, 0, 32;
    %store/vec4 v0000012674987790_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_000001267497f9f0;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_000001267497f6d0;
T_7 ;
    %wait E_00000126748facd0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000126749858f0_0, 0, 32;
    %load/vec4 v0000012674986430_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000012674986430_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000012674986930_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v00000126749858f0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000012674986430_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000012674986430_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000012674986430_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000012674986930_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v00000126749858f0_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v0000012674986930_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v0000012674986930_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v00000126749858f0_0, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000126749804e0;
T_8 ;
    %wait E_00000126748fb210;
    %load/vec4 v000001267498c830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001267498be30_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001267498af30_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001267498af30_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v000001267498be30_0;
    %load/vec4 v000001267498c3d0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001267498be30_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001267498be30_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001267498be30_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001267498be30_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001267498be30_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001267498be30_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_00000126749804e0;
T_9 ;
    %wait E_00000126748fb210;
    %load/vec4 v000001267498c830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001267498a5d0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001267498c510_0;
    %assign/vec4 v000001267498a5d0_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000012674980670;
T_10 ;
    %wait E_00000126748fb150;
    %load/vec4 v000001267498d190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001267498ce70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001267498cdd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001267498cd30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001267498ad50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001267498a990_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001267498bed0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v000001267498c330_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v000001267498aad0_0;
    %load/vec4 v000001267498cb50_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v000001267498acb0_0;
    %load/vec4 v000001267498cb50_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v000001267498a3f0_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v000001267498a8f0_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v000001267498aad0_0;
    %load/vec4 v000001267498a670_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v000001267498acb0_0;
    %load/vec4 v000001267498a670_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001267498ce70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001267498cdd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001267498cd30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001267498ad50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001267498a990_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v000001267498aa30_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001267498ce70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001267498cdd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001267498cd30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001267498ad50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001267498a990_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001267498ce70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001267498cdd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001267498cd30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001267498ad50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001267498a990_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001267497ed70;
T_11 ;
    %wait E_00000126748fb390;
    %load/vec4 v0000012674981100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v00000126749826e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000012674981740_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000012674982320_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000012674981b00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000012674980ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000012674981e20_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000126749814c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000012674981ec0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000012674982280_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000012674982aa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000012674981ba0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000012674982780_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000126749821e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000126749820a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000012674982140_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000012674981240_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000126749828c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000012674982820_0, 0;
    %assign/vec4 v0000012674982d20_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0000012674980b60_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0000012674983040_0;
    %assign/vec4 v0000012674982d20_0, 0;
    %load/vec4 v0000012674980de0_0;
    %assign/vec4 v0000012674982820_0, 0;
    %load/vec4 v0000012674980fc0_0;
    %assign/vec4 v00000126749828c0_0, 0;
    %load/vec4 v0000012674980980_0;
    %assign/vec4 v0000012674981240_0, 0;
    %load/vec4 v0000012674982500_0;
    %assign/vec4 v0000012674982140_0, 0;
    %load/vec4 v0000012674980ac0_0;
    %assign/vec4 v00000126749820a0_0, 0;
    %load/vec4 v0000012674980f20_0;
    %assign/vec4 v00000126749821e0_0, 0;
    %load/vec4 v0000012674980e80_0;
    %assign/vec4 v0000012674982780_0, 0;
    %load/vec4 v0000012674980d40_0;
    %assign/vec4 v0000012674981ba0_0, 0;
    %load/vec4 v0000012674982f00_0;
    %assign/vec4 v0000012674982aa0_0, 0;
    %load/vec4 v00000126749819c0_0;
    %assign/vec4 v0000012674982280_0, 0;
    %load/vec4 v0000012674981380_0;
    %assign/vec4 v0000012674981ec0_0, 0;
    %load/vec4 v0000012674982e60_0;
    %assign/vec4 v00000126749814c0_0, 0;
    %load/vec4 v0000012674982c80_0;
    %assign/vec4 v0000012674981e20_0, 0;
    %load/vec4 v0000012674981560_0;
    %assign/vec4 v0000012674980ca0_0, 0;
    %load/vec4 v00000126749812e0_0;
    %assign/vec4 v0000012674981b00_0, 0;
    %load/vec4 v0000012674982dc0_0;
    %assign/vec4 v0000012674982320_0, 0;
    %load/vec4 v0000012674982be0_0;
    %assign/vec4 v0000012674981740_0, 0;
    %load/vec4 v0000012674980a20_0;
    %assign/vec4 v00000126749826e0_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v00000126749826e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000012674981740_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000012674982320_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000012674981b00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000012674980ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000012674981e20_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000126749814c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000012674981ec0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000012674982280_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000012674982aa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000012674981ba0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000012674982780_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000126749821e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000126749820a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000012674982140_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000012674981240_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000126749828c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000012674982820_0, 0;
    %assign/vec4 v0000012674982d20_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000012674980030;
T_12 ;
    %wait E_00000126748fb010;
    %load/vec4 v000001267498bcf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v00000126749844e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000012674984580_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000012674983ea0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000126749837c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000012674983860_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000012674983b80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000012674984620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000012674983f40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000012674984260_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000012674984080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000012674983fe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000126749846c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000126749832c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000126749843a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000012674983720_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000012674984300_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000012674983220_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000012674983180_0, 0;
    %split/vec4 12;
    %assign/vec4 v0000012674984120_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000012674983680_0, 0;
    %assign/vec4 v00000126749841c0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000001267498b570_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v00000126749811a0_0;
    %assign/vec4 v00000126749841c0_0, 0;
    %load/vec4 v0000012674981420_0;
    %assign/vec4 v0000012674983680_0, 0;
    %load/vec4 v0000012674984440_0;
    %assign/vec4 v0000012674984120_0, 0;
    %load/vec4 v0000012674983c20_0;
    %assign/vec4 v0000012674983180_0, 0;
    %load/vec4 v0000012674983e00_0;
    %assign/vec4 v0000012674983220_0, 0;
    %load/vec4 v0000012674983400_0;
    %assign/vec4 v0000012674984300_0, 0;
    %load/vec4 v00000126749817e0_0;
    %assign/vec4 v0000012674983720_0, 0;
    %load/vec4 v00000126749839a0_0;
    %assign/vec4 v00000126749843a0_0, 0;
    %load/vec4 v0000012674984760_0;
    %assign/vec4 v00000126749832c0_0, 0;
    %load/vec4 v0000012674983ae0_0;
    %assign/vec4 v00000126749846c0_0, 0;
    %load/vec4 v00000126749835e0_0;
    %assign/vec4 v0000012674983fe0_0, 0;
    %load/vec4 v0000012674983d60_0;
    %assign/vec4 v0000012674984080_0, 0;
    %load/vec4 v0000012674983900_0;
    %assign/vec4 v0000012674984260_0, 0;
    %load/vec4 v0000012674983360_0;
    %assign/vec4 v0000012674983f40_0, 0;
    %load/vec4 v00000126749830e0_0;
    %assign/vec4 v0000012674984620_0, 0;
    %load/vec4 v0000012674983540_0;
    %assign/vec4 v0000012674983b80_0, 0;
    %load/vec4 v0000012674983cc0_0;
    %assign/vec4 v0000012674983860_0, 0;
    %load/vec4 v00000126749834a0_0;
    %assign/vec4 v00000126749837c0_0, 0;
    %load/vec4 v0000012674981920_0;
    %assign/vec4 v0000012674983ea0_0, 0;
    %load/vec4 v0000012674981880_0;
    %assign/vec4 v0000012674984580_0, 0;
    %load/vec4 v0000012674983a40_0;
    %assign/vec4 v00000126749844e0_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v00000126749844e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000012674984580_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000012674983ea0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000126749837c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000012674983860_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000012674983b80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000012674984620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000012674983f40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000012674984260_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000012674984080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000012674983fe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000126749846c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000126749832c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000126749843a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000012674983720_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000012674984300_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000012674983220_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000012674983180_0, 0;
    %split/vec4 12;
    %assign/vec4 v0000012674984120_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000012674983680_0, 0;
    %assign/vec4 v00000126749841c0_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001267475ca50;
T_13 ;
    %wait E_00000126748fa450;
    %load/vec4 v00000126749758b0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000012674975810_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000012674975810_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000012674975810_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000012674975810_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000012674975810_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000012674975810_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000012674975810_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000012674975810_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000012674975810_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000012674975810_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000012674975810_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000012674975810_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000012674975810_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000012674975810_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000012674975810_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000012674975810_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000012674975810_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000012674975810_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000012674975810_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000012674975810_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000012674975810_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000012674975810_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000001267475c8c0;
T_14 ;
    %wait E_00000126748fa850;
    %load/vec4 v0000012674975770_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v0000012674977610_0;
    %pad/u 33;
    %load/vec4 v0000012674975450_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v00000126749756d0_0, 0;
    %assign/vec4 v0000012674975f90_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v0000012674977610_0;
    %pad/u 33;
    %load/vec4 v0000012674975450_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v00000126749756d0_0, 0;
    %assign/vec4 v0000012674975f90_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v0000012674977610_0;
    %pad/u 33;
    %load/vec4 v0000012674975450_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v00000126749756d0_0, 0;
    %assign/vec4 v0000012674975f90_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v0000012674977610_0;
    %pad/u 33;
    %load/vec4 v0000012674975450_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v00000126749756d0_0, 0;
    %assign/vec4 v0000012674975f90_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v0000012674977610_0;
    %pad/u 33;
    %load/vec4 v0000012674975450_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v00000126749756d0_0, 0;
    %assign/vec4 v0000012674975f90_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v0000012674977610_0;
    %pad/u 33;
    %load/vec4 v0000012674975450_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v00000126749756d0_0, 0;
    %assign/vec4 v0000012674975f90_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v0000012674975450_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v0000012674975f90_0;
    %load/vec4 v0000012674975450_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000012674977610_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0000012674975450_0;
    %sub;
    %part/u 1;
    %load/vec4 v0000012674975450_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v0000012674975f90_0, 0;
    %load/vec4 v0000012674977610_0;
    %ix/getv 4, v0000012674975450_0;
    %shiftl 4;
    %assign/vec4 v00000126749756d0_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v0000012674975450_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v0000012674975f90_0;
    %load/vec4 v0000012674975450_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000012674977610_0;
    %load/vec4 v0000012674975450_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v0000012674975450_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v0000012674975f90_0, 0;
    %load/vec4 v0000012674977610_0;
    %ix/getv 4, v0000012674975450_0;
    %shiftr 4;
    %assign/vec4 v00000126749756d0_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012674975f90_0, 0;
    %load/vec4 v0000012674977610_0;
    %load/vec4 v0000012674975450_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v00000126749756d0_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012674975f90_0, 0;
    %load/vec4 v0000012674975450_0;
    %load/vec4 v0000012674977610_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v00000126749756d0_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_00000126747c69c0;
T_15 ;
    %wait E_00000126748fa110;
    %load/vec4 v00000126749737e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v0000012674971300_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000012674972660_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000126749732e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000012674972d40_0, 0;
    %split/vec4 12;
    %assign/vec4 v0000012674972980_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000012674972fc0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000012674973240_0, 0;
    %assign/vec4 v0000012674973100_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0000012674894620_0;
    %assign/vec4 v0000012674973100_0, 0;
    %load/vec4 v0000012674972e80_0;
    %assign/vec4 v0000012674973240_0, 0;
    %load/vec4 v00000126749734c0_0;
    %assign/vec4 v0000012674972fc0_0, 0;
    %load/vec4 v000001267487e530_0;
    %assign/vec4 v0000012674972980_0, 0;
    %load/vec4 v0000012674894800_0;
    %assign/vec4 v0000012674972d40_0, 0;
    %load/vec4 v000001267487e990_0;
    %assign/vec4 v00000126749732e0_0, 0;
    %load/vec4 v00000126749731a0_0;
    %assign/vec4 v0000012674972660_0, 0;
    %load/vec4 v0000012674972200_0;
    %assign/vec4 v0000012674971300_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000001267497f090;
T_16 ;
    %wait E_00000126748fb610;
    %load/vec4 v000001267499c340_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v000001267499e820_0;
    %load/vec4 v000001267499e6e0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001267499e8c0, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000001267497f090;
T_17 ;
    %wait E_00000126748fb610;
    %load/vec4 v000001267499e6e0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001267499e8c0, 4;
    %assign/vec4 v000001267499e640_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_000001267497f090;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001267499d6a0_0, 0, 32;
T_18.0 ;
    %load/vec4 v000001267499d6a0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001267499d6a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001267499e8c0, 0, 4;
    %load/vec4 v000001267499d6a0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001267499d6a0_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001267499e8c0, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001267499e8c0, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001267499e8c0, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001267499e8c0, 0, 4;
    %pushi/vec4 10, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001267499e8c0, 0, 4;
    %pushi/vec4 16, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001267499e8c0, 0, 4;
    %pushi/vec4 48, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001267499e8c0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001267499e8c0, 0, 4;
    %pushi/vec4 255, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001267499e8c0, 0, 4;
    %pushi/vec4 85, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001267499e8c0, 0, 4;
    %end;
    .thread T_18;
    .scope S_000001267497f090;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001267499d6a0_0, 0, 32;
T_19.0 ;
    %load/vec4 v000001267499d6a0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v000001267499d6a0_0;
    %load/vec4a v000001267499e8c0, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v000001267499d6a0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001267499d6a0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001267499d6a0_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_000001267497f220;
T_20 ;
    %wait E_00000126748fad90;
    %load/vec4 v000001267499c980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v000001267499e960_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001267499c8e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001267499d560_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001267499cde0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001267499d2e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001267499db00_0, 0;
    %assign/vec4 v000001267499c700_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v000001267499e320_0;
    %assign/vec4 v000001267499c700_0, 0;
    %load/vec4 v000001267499c3e0_0;
    %assign/vec4 v000001267499db00_0, 0;
    %load/vec4 v000001267499e3c0_0;
    %assign/vec4 v000001267499cde0_0, 0;
    %load/vec4 v000001267499e500_0;
    %assign/vec4 v000001267499d2e0_0, 0;
    %load/vec4 v000001267499c520_0;
    %assign/vec4 v000001267499d560_0, 0;
    %load/vec4 v000001267499c2a0_0;
    %assign/vec4 v000001267499e960_0, 0;
    %load/vec4 v000001267499d9c0_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v000001267499c8e0_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0000012674729f80;
T_21 ;
    %wait E_00000126748fa6d0;
    %load/vec4 v00000126749addb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000126749acf50_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v00000126749acf50_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000126749acf50_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_000001267491bb00;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000126749ade50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000126749ac230_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_000001267491bb00;
T_23 ;
    %delay 1, 0;
    %load/vec4 v00000126749ade50_0;
    %inv;
    %assign/vec4 v00000126749ade50_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_000001267491bb00;
T_24 ;
    %vpi_call 2 57 "$dumpfile", "./InsertionSort(SiliCore_version)/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000126749ac230_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000126749ac230_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v00000126749ae170_0;
    %addi 1, 0, 32;
    %vpi_call 2 72 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
