{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669035756264 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669035756264 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 21 10:02:36 2022 " "Processing started: Mon Nov 21 10:02:36 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669035756264 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669035756264 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off regBankTest -c regBankTest " "Command: quartus_map --read_settings_files=on --write_settings_files=off regBankTest -c regBankTest" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669035756264 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1669035756527 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1669035756527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/coveiro/Disciplines/LabSD/RISCV_based_processor/src/register_bank.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/coveiro/Disciplines/LabSD/RISCV_based_processor/src/register_bank.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegBank " "Found entity 1: RegBank" {  } { { "../src/register_bank.v" "" { Text "/home/coveiro/Disciplines/LabSD/RISCV_based_processor/src/register_bank.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669035766419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669035766419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/coveiro/Disciplines/LabSD/RISCV_based_processor/src/regBankTest.v 2 2 " "Found 2 design units, including 2 entities, in source file /home/coveiro/Disciplines/LabSD/RISCV_based_processor/src/regBankTest.v" { { "Info" "ISGN_ENTITY_NAME" "1 ssgDecoder " "Found entity 1: ssgDecoder" {  } { { "../src/regBankTest.v" "" { Text "/home/coveiro/Disciplines/LabSD/RISCV_based_processor/src/regBankTest.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669035766420 ""} { "Info" "ISGN_ENTITY_NAME" "2 regBankTest " "Found entity 2: regBankTest" {  } { { "../src/regBankTest.v" "" { Text "/home/coveiro/Disciplines/LabSD/RISCV_based_processor/src/regBankTest.v" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669035766420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669035766420 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "regBankTest.v(103) " "Verilog HDL Instantiation warning at regBankTest.v(103): instance has no name" {  } { { "../src/regBankTest.v" "" { Text "/home/coveiro/Disciplines/LabSD/RISCV_based_processor/src/regBankTest.v" 103 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1669035766421 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "regBankTest " "Elaborating entity \"regBankTest\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1669035766500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegBank RegBank:banco " "Elaborating entity \"RegBank\" for hierarchy \"RegBank:banco\"" {  } { { "../src/regBankTest.v" "banco" { Text "/home/coveiro/Disciplines/LabSD/RISCV_based_processor/src/regBankTest.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669035766511 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 register_bank.v(15) " "Verilog HDL assignment warning at register_bank.v(15): truncated value with size 32 to match size of target (3)" {  } { { "../src/register_bank.v" "" { Text "/home/coveiro/Disciplines/LabSD/RISCV_based_processor/src/register_bank.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669035766512 "|regBankTest|RegBank:banco"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 register_bank.v(16) " "Verilog HDL assignment warning at register_bank.v(16): truncated value with size 32 to match size of target (3)" {  } { { "../src/register_bank.v" "" { Text "/home/coveiro/Disciplines/LabSD/RISCV_based_processor/src/register_bank.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669035766512 "|regBankTest|RegBank:banco"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ssgDecoder ssgDecoder:comb_10 " "Elaborating entity \"ssgDecoder\" for hierarchy \"ssgDecoder:comb_10\"" {  } { { "../src/regBankTest.v" "comb_10" { Text "/home/coveiro/Disciplines/LabSD/RISCV_based_processor/src/regBankTest.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669035766513 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 regBankTest.v(13) " "Verilog HDL assignment warning at regBankTest.v(13): truncated value with size 32 to match size of target (14)" {  } { { "../src/regBankTest.v" "" { Text "/home/coveiro/Disciplines/LabSD/RISCV_based_processor/src/regBankTest.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669035766514 "|regBankTest|ssgDecoder:comb_10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 regBankTest.v(23) " "Verilog HDL assignment warning at regBankTest.v(23): truncated value with size 32 to match size of target (20)" {  } { { "../src/regBankTest.v" "" { Text "/home/coveiro/Disciplines/LabSD/RISCV_based_processor/src/regBankTest.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669035766514 "|regBankTest|ssgDecoder:comb_10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 regBankTest.v(33) " "Verilog HDL assignment warning at regBankTest.v(33): truncated value with size 32 to match size of target (4)" {  } { { "../src/regBankTest.v" "" { Text "/home/coveiro/Disciplines/LabSD/RISCV_based_processor/src/regBankTest.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669035766515 "|regBankTest|ssgDecoder:comb_10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 regBankTest.v(39) " "Verilog HDL assignment warning at regBankTest.v(39): truncated value with size 32 to match size of target (4)" {  } { { "../src/regBankTest.v" "" { Text "/home/coveiro/Disciplines/LabSD/RISCV_based_processor/src/regBankTest.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669035766515 "|regBankTest|ssgDecoder:comb_10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 regBankTest.v(45) " "Verilog HDL assignment warning at regBankTest.v(45): truncated value with size 32 to match size of target (4)" {  } { { "../src/regBankTest.v" "" { Text "/home/coveiro/Disciplines/LabSD/RISCV_based_processor/src/regBankTest.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669035766515 "|regBankTest|ssgDecoder:comb_10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 regBankTest.v(51) " "Verilog HDL assignment warning at regBankTest.v(51): truncated value with size 32 to match size of target (4)" {  } { { "../src/regBankTest.v" "" { Text "/home/coveiro/Disciplines/LabSD/RISCV_based_processor/src/regBankTest.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669035766515 "|regBankTest|ssgDecoder:comb_10"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "RegBank:banco\|register_array " "RAM logic \"RegBank:banco\|register_array\" is uninferred due to inappropriate RAM size" {  } { { "../src/register_bank.v" "register_array" { Text "/home/coveiro/Disciplines/LabSD/RISCV_based_processor/src/register_bank.v" 14 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1669035766870 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1669035766870 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ssgDecoder:comb_10\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ssgDecoder:comb_10\|Mod0\"" {  } { { "../src/regBankTest.v" "Mod0" { Text "/home/coveiro/Disciplines/LabSD/RISCV_based_processor/src/regBankTest.v" 51 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669035766929 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ssgDecoder:comb_10\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ssgDecoder:comb_10\|Div1\"" {  } { { "../src/regBankTest.v" "Div1" { Text "/home/coveiro/Disciplines/LabSD/RISCV_based_processor/src/regBankTest.v" 39 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669035766929 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ssgDecoder:comb_10\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ssgDecoder:comb_10\|Mod1\"" {  } { { "../src/regBankTest.v" "Mod1" { Text "/home/coveiro/Disciplines/LabSD/RISCV_based_processor/src/regBankTest.v" 51 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669035766929 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ssgDecoder:comb_10\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ssgDecoder:comb_10\|Div2\"" {  } { { "../src/regBankTest.v" "Div2" { Text "/home/coveiro/Disciplines/LabSD/RISCV_based_processor/src/regBankTest.v" 45 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669035766929 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ssgDecoder:comb_10\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ssgDecoder:comb_10\|Mod2\"" {  } { { "../src/regBankTest.v" "Mod2" { Text "/home/coveiro/Disciplines/LabSD/RISCV_based_processor/src/regBankTest.v" 51 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669035766929 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ssgDecoder:comb_10\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ssgDecoder:comb_10\|Mult0\"" {  } { { "../src/regBankTest.v" "Mult0" { Text "/home/coveiro/Disciplines/LabSD/RISCV_based_processor/src/regBankTest.v" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669035766929 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1669035766929 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ssgDecoder:comb_10\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"ssgDecoder:comb_10\|lpm_divide:Mod0\"" {  } { { "../src/regBankTest.v" "" { Text "/home/coveiro/Disciplines/LabSD/RISCV_based_processor/src/regBankTest.v" 51 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669035766999 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ssgDecoder:comb_10\|lpm_divide:Mod0 " "Instantiated megafunction \"ssgDecoder:comb_10\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669035766999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669035766999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669035766999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669035766999 ""}  } { { "../src/regBankTest.v" "" { Text "/home/coveiro/Disciplines/LabSD/RISCV_based_processor/src/regBankTest.v" 51 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669035766999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_gcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_gcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_gcm " "Found entity 1: lpm_divide_gcm" {  } { { "db/lpm_divide_gcm.tdf" "" { Text "/home/coveiro/Disciplines/LabSD/RISCV_based_processor/quartus/db/lpm_divide_gcm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669035767047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669035767047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_5nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_5nh " "Found entity 1: sign_div_unsign_5nh" {  } { { "db/sign_div_unsign_5nh.tdf" "" { Text "/home/coveiro/Disciplines/LabSD/RISCV_based_processor/quartus/db/sign_div_unsign_5nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669035767052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669035767052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_u9f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_u9f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_u9f " "Found entity 1: alt_u_div_u9f" {  } { { "db/alt_u_div_u9f.tdf" "" { Text "/home/coveiro/Disciplines/LabSD/RISCV_based_processor/quartus/db/alt_u_div_u9f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669035767068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669035767068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "/home/coveiro/Disciplines/LabSD/RISCV_based_processor/quartus/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669035767121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669035767121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "/home/coveiro/Disciplines/LabSD/RISCV_based_processor/quartus/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669035767167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669035767167 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ssgDecoder:comb_10\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"ssgDecoder:comb_10\|lpm_divide:Div1\"" {  } { { "../src/regBankTest.v" "" { Text "/home/coveiro/Disciplines/LabSD/RISCV_based_processor/src/regBankTest.v" 39 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669035767172 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ssgDecoder:comb_10\|lpm_divide:Div1 " "Instantiated megafunction \"ssgDecoder:comb_10\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669035767173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669035767173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669035767173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669035767173 ""}  } { { "../src/regBankTest.v" "" { Text "/home/coveiro/Disciplines/LabSD/RISCV_based_processor/src/regBankTest.v" 39 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669035767173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vim.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_vim.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vim " "Found entity 1: lpm_divide_vim" {  } { { "db/lpm_divide_vim.tdf" "" { Text "/home/coveiro/Disciplines/LabSD/RISCV_based_processor/quartus/db/lpm_divide_vim.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669035767217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669035767217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "/home/coveiro/Disciplines/LabSD/RISCV_based_processor/quartus/db/sign_div_unsign_nlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669035767222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669035767222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_27f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_27f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_27f " "Found entity 1: alt_u_div_27f" {  } { { "db/alt_u_div_27f.tdf" "" { Text "/home/coveiro/Disciplines/LabSD/RISCV_based_processor/quartus/db/alt_u_div_27f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669035767235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669035767235 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ssgDecoder:comb_10\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"ssgDecoder:comb_10\|lpm_divide:Mod1\"" {  } { { "../src/regBankTest.v" "" { Text "/home/coveiro/Disciplines/LabSD/RISCV_based_processor/src/regBankTest.v" 51 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669035767245 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ssgDecoder:comb_10\|lpm_divide:Mod1 " "Instantiated megafunction \"ssgDecoder:comb_10\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669035767246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669035767246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669035767246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669035767246 ""}  } { { "../src/regBankTest.v" "" { Text "/home/coveiro/Disciplines/LabSD/RISCV_based_processor/src/regBankTest.v" 51 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669035767246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_2bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_2bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_2bm " "Found entity 1: lpm_divide_2bm" {  } { { "db/lpm_divide_2bm.tdf" "" { Text "/home/coveiro/Disciplines/LabSD/RISCV_based_processor/quartus/db/lpm_divide_2bm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669035767292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669035767292 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ssgDecoder:comb_10\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"ssgDecoder:comb_10\|lpm_divide:Div2\"" {  } { { "../src/regBankTest.v" "" { Text "/home/coveiro/Disciplines/LabSD/RISCV_based_processor/src/regBankTest.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669035767299 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ssgDecoder:comb_10\|lpm_divide:Div2 " "Instantiated megafunction \"ssgDecoder:comb_10\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669035767299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669035767299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669035767299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669035767299 ""}  } { { "../src/regBankTest.v" "" { Text "/home/coveiro/Disciplines/LabSD/RISCV_based_processor/src/regBankTest.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669035767299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ihm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ihm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ihm " "Found entity 1: lpm_divide_ihm" {  } { { "db/lpm_divide_ihm.tdf" "" { Text "/home/coveiro/Disciplines/LabSD/RISCV_based_processor/quartus/db/lpm_divide_ihm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669035767344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669035767344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "/home/coveiro/Disciplines/LabSD/RISCV_based_processor/quartus/db/sign_div_unsign_akh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669035767349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669035767349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_84f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_84f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_84f " "Found entity 1: alt_u_div_84f" {  } { { "db/alt_u_div_84f.tdf" "" { Text "/home/coveiro/Disciplines/LabSD/RISCV_based_processor/quartus/db/alt_u_div_84f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669035767357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669035767357 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ssgDecoder:comb_10\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"ssgDecoder:comb_10\|lpm_divide:Mod2\"" {  } { { "../src/regBankTest.v" "" { Text "/home/coveiro/Disciplines/LabSD/RISCV_based_processor/src/regBankTest.v" 51 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669035767374 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ssgDecoder:comb_10\|lpm_divide:Mod2 " "Instantiated megafunction \"ssgDecoder:comb_10\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669035767374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669035767374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669035767374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669035767374 ""}  } { { "../src/regBankTest.v" "" { Text "/home/coveiro/Disciplines/LabSD/RISCV_based_processor/src/regBankTest.v" 51 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669035767374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_l9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_l9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_l9m " "Found entity 1: lpm_divide_l9m" {  } { { "db/lpm_divide_l9m.tdf" "" { Text "/home/coveiro/Disciplines/LabSD/RISCV_based_processor/quartus/db/lpm_divide_l9m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669035767421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669035767421 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ssgDecoder:comb_10\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ssgDecoder:comb_10\|lpm_mult:Mult0\"" {  } { { "../src/regBankTest.v" "" { Text "/home/coveiro/Disciplines/LabSD/RISCV_based_processor/src/regBankTest.v" 13 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669035767442 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ssgDecoder:comb_10\|lpm_mult:Mult0 " "Instantiated megafunction \"ssgDecoder:comb_10\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 3 " "Parameter \"LPM_WIDTHA\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669035767442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669035767442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 10 " "Parameter \"LPM_WIDTHP\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669035767442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 10 " "Parameter \"LPM_WIDTHR\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669035767442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669035767442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669035767442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669035767442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669035767442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669035767442 ""}  } { { "../src/regBankTest.v" "" { Text "/home/coveiro/Disciplines/LabSD/RISCV_based_processor/src/regBankTest.v" 13 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669035767442 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ssgDecoder:comb_10\|lpm_mult:Mult0\|multcore:mult_core ssgDecoder:comb_10\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ssgDecoder:comb_10\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"ssgDecoder:comb_10\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/home/coveiro/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "../src/regBankTest.v" "" { Text "/home/coveiro/Disciplines/LabSD/RISCV_based_processor/src/regBankTest.v" 13 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669035767458 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ssgDecoder:comb_10\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder ssgDecoder:comb_10\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ssgDecoder:comb_10\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"ssgDecoder:comb_10\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "/home/coveiro/intelFPGA_lite/20.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "../src/regBankTest.v" "" { Text "/home/coveiro/Disciplines/LabSD/RISCV_based_processor/src/regBankTest.v" 13 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669035767466 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ssgDecoder:comb_10\|lpm_mult:Mult0\|altshift:external_latency_ffs ssgDecoder:comb_10\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ssgDecoder:comb_10\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"ssgDecoder:comb_10\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/home/coveiro/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "../src/regBankTest.v" "" { Text "/home/coveiro/Disciplines/LabSD/RISCV_based_processor/src/regBankTest.v" 13 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669035767472 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ssg\[0\] VCC " "Pin \"ssg\[0\]\" is stuck at VCC" {  } { { "../src/regBankTest.v" "" { Text "/home/coveiro/Disciplines/LabSD/RISCV_based_processor/src/regBankTest.v" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669035768696 "|regBankTest|ssg[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "A1H\[0\] GND " "Pin \"A1H\[0\]\" is stuck at GND" {  } { { "../src/regBankTest.v" "" { Text "/home/coveiro/Disciplines/LabSD/RISCV_based_processor/src/regBankTest.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669035768696 "|regBankTest|A1H[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "A1H\[1\] VCC " "Pin \"A1H\[1\]\" is stuck at VCC" {  } { { "../src/regBankTest.v" "" { Text "/home/coveiro/Disciplines/LabSD/RISCV_based_processor/src/regBankTest.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669035768696 "|regBankTest|A1H[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "A2H\[0\] VCC " "Pin \"A2H\[0\]\" is stuck at VCC" {  } { { "../src/regBankTest.v" "" { Text "/home/coveiro/Disciplines/LabSD/RISCV_based_processor/src/regBankTest.v" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669035768696 "|regBankTest|A2H[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "A2H\[1\] VCC " "Pin \"A2H\[1\]\" is stuck at VCC" {  } { { "../src/regBankTest.v" "" { Text "/home/coveiro/Disciplines/LabSD/RISCV_based_processor/src/regBankTest.v" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669035768696 "|regBankTest|A2H[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "A3H\[0\] VCC " "Pin \"A3H\[0\]\" is stuck at VCC" {  } { { "../src/regBankTest.v" "" { Text "/home/coveiro/Disciplines/LabSD/RISCV_based_processor/src/regBankTest.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669035768696 "|regBankTest|A3H[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "A3H\[1\] VCC " "Pin \"A3H\[1\]\" is stuck at VCC" {  } { { "../src/regBankTest.v" "" { Text "/home/coveiro/Disciplines/LabSD/RISCV_based_processor/src/regBankTest.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669035768696 "|regBankTest|A3H[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1669035768696 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1669035768842 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "ssgDecoder:comb_10\|lpm_divide:Mod0\|lpm_divide_gcm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_u9f:divider\|add_sub_12_result_int\[2\]~18 " "Logic cell \"ssgDecoder:comb_10\|lpm_divide:Mod0\|lpm_divide_gcm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_u9f:divider\|add_sub_12_result_int\[2\]~18\"" {  } { { "db/alt_u_div_u9f.tdf" "add_sub_12_result_int\[2\]~18" { Text "/home/coveiro/Disciplines/LabSD/RISCV_based_processor/quartus/db/alt_u_div_u9f.tdf" 47 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1669035769557 ""} { "Info" "ISCL_SCL_CELL_NAME" "ssgDecoder:comb_10\|lpm_divide:Mod0\|lpm_divide_gcm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_u9f:divider\|add_sub_12_result_int\[1\]~20 " "Logic cell \"ssgDecoder:comb_10\|lpm_divide:Mod0\|lpm_divide_gcm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_u9f:divider\|add_sub_12_result_int\[1\]~20\"" {  } { { "db/alt_u_div_u9f.tdf" "add_sub_12_result_int\[1\]~20" { Text "/home/coveiro/Disciplines/LabSD/RISCV_based_processor/quartus/db/alt_u_div_u9f.tdf" 47 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1669035769557 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1669035769557 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1669035769704 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669035769704 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "432 " "Implemented 432 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1669035769806 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1669035769806 ""} { "Info" "ICUT_CUT_TM_LCELLS" "403 " "Implemented 403 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1669035769806 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1669035769806 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "600 " "Peak virtual memory: 600 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669035769817 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 21 10:02:49 2022 " "Processing ended: Mon Nov 21 10:02:49 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669035769817 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669035769817 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669035769817 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669035769817 ""}
