Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Mon Jun  5 23:26:27 2023
| Host         : mecha-9 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file vga_test_pattern_shell_timing_summary_routed.rpt -pb vga_test_pattern_shell_timing_summary_routed.pb -rpx vga_test_pattern_shell_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_test_pattern_shell
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    682         
TIMING-18  Warning           Missing input or output delay  1           
TIMING-20  Warning           Non-clocked latch              637         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1319)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1986)
5. checking no_input_delay (1)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1319)
---------------------------
 There are 637 register/latch pins with no clock driven by root clock pin: blockmover_uut/ShiftLoad_reg/Q (HIGH)

 There are 682 register/latch pins with no clock driven by root clock pin: clock_generation_uut/system_clk_tog_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1986)
---------------------------------------------------
 There are 1986 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.758        0.000                      0                  760        0.146        0.000                      0                  760        4.500        0.000                       0                   286  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.758        0.000                      0                  760        0.146        0.000                      0                  760        4.500        0.000                       0                   286  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.758ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.758ns  (required time - arrival time)
  Source:                 blockmover_uut/adrVGA_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            detHitLogic/HitNote_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.195ns  (logic 0.996ns (19.170%)  route 4.199ns (80.830%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_exp_port (IN)
                         net (fo=0)                   0.000     0.000    clk_exp_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_exp_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_exp_port_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_exp_port_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.565     5.086    blockmover_uut/clk_exp_port_IBUF_BUFG
    SLICE_X46Y39         FDRE                                         r  blockmover_uut/adrVGA_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y39         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  blockmover_uut/adrVGA_reg[6]/Q
                         net (fo=92, routed)          3.512     9.117    blockmover_uut/adrVGA_out[6]
    SLICE_X47Y32         LUT4 (Prop_lut4_I2_O)        0.152     9.269 r  blockmover_uut/HitNote[23]_i_3/O
                         net (fo=3, routed)           0.687     9.956    blockmover_uut/HitNote[23]_i_3_n_0
    SLICE_X48Y32         LUT6 (Prop_lut6_I4_O)        0.326    10.282 r  blockmover_uut/HitNote[8]_i_1/O
                         net (fo=1, routed)           0.000    10.282    detHitLogic/HitNote_reg[8]_0
    SLICE_X48Y32         FDRE                                         r  detHitLogic/HitNote_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_exp_port (IN)
                         net (fo=0)                   0.000    10.000    clk_exp_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_exp_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_exp_port_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_exp_port_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.443    14.784    detHitLogic/clk_exp_port_IBUF_BUFG
    SLICE_X48Y32         FDRE                                         r  detHitLogic/HitNote_reg[8]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X48Y32         FDRE (Setup_fdre_C_D)        0.031    15.040    detHitLogic/HitNote_reg[8]
  -------------------------------------------------------------------
                         required time                         15.040    
                         arrival time                         -10.282    
  -------------------------------------------------------------------
                         slack                                  4.758    

Slack (MET) :             4.764ns  (required time - arrival time)
  Source:                 blockmover_uut/adrVGA_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            detHitLogic/HitNote_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.191ns  (logic 0.996ns (19.187%)  route 4.195ns (80.813%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_exp_port (IN)
                         net (fo=0)                   0.000     0.000    clk_exp_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_exp_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_exp_port_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_exp_port_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.565     5.086    blockmover_uut/clk_exp_port_IBUF_BUFG
    SLICE_X46Y39         FDRE                                         r  blockmover_uut/adrVGA_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y39         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  blockmover_uut/adrVGA_reg[6]/Q
                         net (fo=92, routed)          3.512     9.117    blockmover_uut/adrVGA_out[6]
    SLICE_X47Y32         LUT4 (Prop_lut4_I2_O)        0.152     9.269 r  blockmover_uut/HitNote[23]_i_3/O
                         net (fo=3, routed)           0.683     9.951    blockmover_uut/HitNote[23]_i_3_n_0
    SLICE_X48Y32         LUT6 (Prop_lut6_I4_O)        0.326    10.277 r  blockmover_uut/HitNote[9]_i_1/O
                         net (fo=1, routed)           0.000    10.277    detHitLogic/HitNote_reg[9]_0
    SLICE_X48Y32         FDRE                                         r  detHitLogic/HitNote_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_exp_port (IN)
                         net (fo=0)                   0.000    10.000    clk_exp_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_exp_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_exp_port_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_exp_port_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.443    14.784    detHitLogic/clk_exp_port_IBUF_BUFG
    SLICE_X48Y32         FDRE                                         r  detHitLogic/HitNote_reg[9]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X48Y32         FDRE (Setup_fdre_C_D)        0.032    15.041    detHitLogic/HitNote_reg[9]
  -------------------------------------------------------------------
                         required time                         15.041    
                         arrival time                         -10.277    
  -------------------------------------------------------------------
                         slack                                  4.764    

Slack (MET) :             5.034ns  (required time - arrival time)
  Source:                 blockmover_uut/adrVGA_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockmover_uut/adrVGA_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.015ns  (logic 1.341ns (26.742%)  route 3.674ns (73.258%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_exp_port (IN)
                         net (fo=0)                   0.000     0.000    clk_exp_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_exp_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_exp_port_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_exp_port_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.567     5.088    blockmover_uut/clk_exp_port_IBUF_BUFG
    SLICE_X46Y44         FDRE                                         r  blockmover_uut/adrVGA_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y44         FDRE (Prop_fdre_C_Q)         0.518     5.606 r  blockmover_uut/adrVGA_reg[28]/Q
                         net (fo=74, routed)          3.674     9.280    blockmover_uut/adrVGA_reg_n_0_[28]
    SLICE_X46Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     9.780 r  blockmover_uut/adrVGA_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.780    blockmover_uut/adrVGA_reg[28]_i_1_n_0
    SLICE_X46Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.103 r  blockmover_uut/adrVGA_reg[31]_i_3/O[1]
                         net (fo=1, routed)           0.000    10.103    blockmover_uut/adrVGA0[30]
    SLICE_X46Y45         FDRE                                         r  blockmover_uut/adrVGA_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_exp_port (IN)
                         net (fo=0)                   0.000    10.000    clk_exp_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_exp_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_exp_port_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_exp_port_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.448    14.789    blockmover_uut/clk_exp_port_IBUF_BUFG
    SLICE_X46Y45         FDRE                                         r  blockmover_uut/adrVGA_reg[30]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X46Y45         FDRE (Setup_fdre_C_D)        0.109    15.137    blockmover_uut/adrVGA_reg[30]
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                         -10.103    
  -------------------------------------------------------------------
                         slack                                  5.034    

Slack (MET) :             5.037ns  (required time - arrival time)
  Source:                 blockmover_uut/adrVGA_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            detHitLogic/HitNote_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.916ns  (logic 0.996ns (20.258%)  route 3.920ns (79.742%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_exp_port (IN)
                         net (fo=0)                   0.000     0.000    clk_exp_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_exp_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_exp_port_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_exp_port_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.565     5.086    blockmover_uut/clk_exp_port_IBUF_BUFG
    SLICE_X46Y39         FDRE                                         r  blockmover_uut/adrVGA_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y39         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  blockmover_uut/adrVGA_reg[6]/Q
                         net (fo=92, routed)          3.512     9.117    blockmover_uut/adrVGA_out[6]
    SLICE_X47Y32         LUT4 (Prop_lut4_I2_O)        0.152     9.269 r  blockmover_uut/HitNote[23]_i_3/O
                         net (fo=3, routed)           0.408     9.677    blockmover_uut/HitNote[23]_i_3_n_0
    SLICE_X48Y32         LUT6 (Prop_lut6_I4_O)        0.326    10.003 r  blockmover_uut/HitNote[23]_i_1/O
                         net (fo=1, routed)           0.000    10.003    detHitLogic/HitNote_reg[23]_0
    SLICE_X48Y32         FDRE                                         r  detHitLogic/HitNote_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_exp_port (IN)
                         net (fo=0)                   0.000    10.000    clk_exp_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_exp_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_exp_port_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_exp_port_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.443    14.784    detHitLogic/clk_exp_port_IBUF_BUFG
    SLICE_X48Y32         FDRE                                         r  detHitLogic/HitNote_reg[23]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X48Y32         FDRE (Setup_fdre_C_D)        0.031    15.040    detHitLogic/HitNote_reg[23]
  -------------------------------------------------------------------
                         required time                         15.040    
                         arrival time                         -10.003    
  -------------------------------------------------------------------
                         slack                                  5.037    

Slack (MET) :             5.118ns  (required time - arrival time)
  Source:                 blockmover_uut/adrVGA_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockmover_uut/adrVGA_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.931ns  (logic 1.257ns (25.494%)  route 3.674ns (74.506%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_exp_port (IN)
                         net (fo=0)                   0.000     0.000    clk_exp_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_exp_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_exp_port_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_exp_port_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.567     5.088    blockmover_uut/clk_exp_port_IBUF_BUFG
    SLICE_X46Y44         FDRE                                         r  blockmover_uut/adrVGA_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y44         FDRE (Prop_fdre_C_Q)         0.518     5.606 r  blockmover_uut/adrVGA_reg[28]/Q
                         net (fo=74, routed)          3.674     9.280    blockmover_uut/adrVGA_reg_n_0_[28]
    SLICE_X46Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     9.780 r  blockmover_uut/adrVGA_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.780    blockmover_uut/adrVGA_reg[28]_i_1_n_0
    SLICE_X46Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.019 r  blockmover_uut/adrVGA_reg[31]_i_3/O[2]
                         net (fo=1, routed)           0.000    10.019    blockmover_uut/adrVGA0[31]
    SLICE_X46Y45         FDRE                                         r  blockmover_uut/adrVGA_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_exp_port (IN)
                         net (fo=0)                   0.000    10.000    clk_exp_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_exp_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_exp_port_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_exp_port_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.448    14.789    blockmover_uut/clk_exp_port_IBUF_BUFG
    SLICE_X46Y45         FDRE                                         r  blockmover_uut/adrVGA_reg[31]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X46Y45         FDRE (Setup_fdre_C_D)        0.109    15.137    blockmover_uut/adrVGA_reg[31]
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                         -10.019    
  -------------------------------------------------------------------
                         slack                                  5.118    

Slack (MET) :             5.138ns  (required time - arrival time)
  Source:                 blockmover_uut/adrVGA_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockmover_uut/adrVGA_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.911ns  (logic 1.237ns (25.191%)  route 3.674ns (74.809%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_exp_port (IN)
                         net (fo=0)                   0.000     0.000    clk_exp_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_exp_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_exp_port_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_exp_port_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.567     5.088    blockmover_uut/clk_exp_port_IBUF_BUFG
    SLICE_X46Y44         FDRE                                         r  blockmover_uut/adrVGA_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y44         FDRE (Prop_fdre_C_Q)         0.518     5.606 r  blockmover_uut/adrVGA_reg[28]/Q
                         net (fo=74, routed)          3.674     9.280    blockmover_uut/adrVGA_reg_n_0_[28]
    SLICE_X46Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     9.780 r  blockmover_uut/adrVGA_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.780    blockmover_uut/adrVGA_reg[28]_i_1_n_0
    SLICE_X46Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.999 r  blockmover_uut/adrVGA_reg[31]_i_3/O[0]
                         net (fo=1, routed)           0.000     9.999    blockmover_uut/adrVGA0[29]
    SLICE_X46Y45         FDRE                                         r  blockmover_uut/adrVGA_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_exp_port (IN)
                         net (fo=0)                   0.000    10.000    clk_exp_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_exp_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_exp_port_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_exp_port_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.448    14.789    blockmover_uut/clk_exp_port_IBUF_BUFG
    SLICE_X46Y45         FDRE                                         r  blockmover_uut/adrVGA_reg[29]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X46Y45         FDRE (Setup_fdre_C_D)        0.109    15.137    blockmover_uut/adrVGA_reg[29]
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                          -9.999    
  -------------------------------------------------------------------
                         slack                                  5.138    

Slack (MET) :             5.169ns  (required time - arrival time)
  Source:                 blockmover_uut/adrVGA_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            detHitLogic/HitNote_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.783ns  (logic 0.766ns (16.015%)  route 4.017ns (83.985%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_exp_port (IN)
                         net (fo=0)                   0.000     0.000    clk_exp_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_exp_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_exp_port_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_exp_port_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.565     5.086    blockmover_uut/clk_exp_port_IBUF_BUFG
    SLICE_X46Y39         FDRE                                         r  blockmover_uut/adrVGA_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y39         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  blockmover_uut/adrVGA_reg[6]/Q
                         net (fo=92, routed)          3.512     9.117    blockmover_uut/adrVGA_out[6]
    SLICE_X47Y32         LUT4 (Prop_lut4_I0_O)        0.124     9.241 r  blockmover_uut/HitNote[15]_i_3/O
                         net (fo=1, routed)           0.505     9.745    blockmover_uut/HitNote[15]_i_3_n_0
    SLICE_X48Y32         LUT6 (Prop_lut6_I4_O)        0.124     9.869 r  blockmover_uut/HitNote[15]_i_1/O
                         net (fo=1, routed)           0.000     9.869    detHitLogic/HitNote_reg[15]_0
    SLICE_X48Y32         FDRE                                         r  detHitLogic/HitNote_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_exp_port (IN)
                         net (fo=0)                   0.000    10.000    clk_exp_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_exp_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_exp_port_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_exp_port_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.443    14.784    detHitLogic/clk_exp_port_IBUF_BUFG
    SLICE_X48Y32         FDRE                                         r  detHitLogic/HitNote_reg[15]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X48Y32         FDRE (Setup_fdre_C_D)        0.029    15.038    detHitLogic/HitNote_reg[15]
  -------------------------------------------------------------------
                         required time                         15.038    
                         arrival time                          -9.869    
  -------------------------------------------------------------------
                         slack                                  5.169    

Slack (MET) :             5.363ns  (required time - arrival time)
  Source:                 blockmover_uut/ShiftLoad_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.994ns  (logic 0.552ns (13.819%)  route 3.442ns (86.181%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 14.824 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_exp_port (IN)
                         net (fo=0)                   0.000     0.000    clk_exp_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_exp_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_exp_port_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_exp_port_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.566     5.087    blockmover_uut/clk_exp_port_IBUF_BUFG
    SLICE_X51Y36         FDRE                                         r  blockmover_uut/ShiftLoad_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y36         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  blockmover_uut/ShiftLoad_reg/Q
                         net (fo=13, routed)          1.402     6.945    write_Now
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.041 r  write_Now_BUFG_inst/O
                         net (fo=718, routed)         2.041     9.082    blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y6          RAMB36E1                                     r  blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_exp_port (IN)
                         net (fo=0)                   0.000    10.000    clk_exp_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_exp_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_exp_port_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_exp_port_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.483    14.824    blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.188    15.012    
                         clock uncertainty           -0.035    14.976    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[0])
                                                     -0.532    14.444    blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         14.444    
                         arrival time                          -9.082    
  -------------------------------------------------------------------
                         slack                                  5.363    

Slack (MET) :             5.363ns  (required time - arrival time)
  Source:                 blockmover_uut/ShiftLoad_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.994ns  (logic 0.552ns (13.819%)  route 3.442ns (86.181%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 14.824 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_exp_port (IN)
                         net (fo=0)                   0.000     0.000    clk_exp_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_exp_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_exp_port_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_exp_port_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.566     5.087    blockmover_uut/clk_exp_port_IBUF_BUFG
    SLICE_X51Y36         FDRE                                         r  blockmover_uut/ShiftLoad_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y36         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  blockmover_uut/ShiftLoad_reg/Q
                         net (fo=13, routed)          1.402     6.945    write_Now
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.041 r  write_Now_BUFG_inst/O
                         net (fo=718, routed)         2.041     9.082    blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y6          RAMB36E1                                     r  blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_exp_port (IN)
                         net (fo=0)                   0.000    10.000    clk_exp_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_exp_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_exp_port_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_exp_port_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.483    14.824    blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.188    15.012    
                         clock uncertainty           -0.035    14.976    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[3])
                                                     -0.532    14.444    blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         14.444    
                         arrival time                          -9.082    
  -------------------------------------------------------------------
                         slack                                  5.363    

Slack (MET) :             5.363ns  (required time - arrival time)
  Source:                 blockmover_uut/ShiftLoad_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.994ns  (logic 0.552ns (13.819%)  route 3.442ns (86.181%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 14.824 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_exp_port (IN)
                         net (fo=0)                   0.000     0.000    clk_exp_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_exp_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_exp_port_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_exp_port_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.566     5.087    blockmover_uut/clk_exp_port_IBUF_BUFG
    SLICE_X51Y36         FDRE                                         r  blockmover_uut/ShiftLoad_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y36         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  blockmover_uut/ShiftLoad_reg/Q
                         net (fo=13, routed)          1.402     6.945    write_Now
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.041 r  write_Now_BUFG_inst/O
                         net (fo=718, routed)         2.041     9.082    blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y6          RAMB36E1                                     r  blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_exp_port (IN)
                         net (fo=0)                   0.000    10.000    clk_exp_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_exp_port_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_exp_port_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_exp_port_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.483    14.824    blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.188    15.012    
                         clock uncertainty           -0.035    14.976    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[4])
                                                     -0.532    14.444    blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         14.444    
                         arrival time                          -9.082    
  -------------------------------------------------------------------
                         slack                                  5.363    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 detHitLogic/HitNote_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            detHitLogic/seeOnTarget_out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.504%)  route 0.065ns (31.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_exp_port (IN)
                         net (fo=0)                   0.000     0.000    clk_exp_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_exp_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_exp_port_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_exp_port_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.560     1.443    detHitLogic/clk_exp_port_IBUF_BUFG
    SLICE_X48Y32         FDRE                                         r  detHitLogic/HitNote_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y32         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  detHitLogic/HitNote_reg[23]/Q
                         net (fo=2, routed)           0.065     1.649    detHitLogic/D[23]
    SLICE_X49Y32         FDRE                                         r  detHitLogic/seeOnTarget_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_exp_port (IN)
                         net (fo=0)                   0.000     0.000    clk_exp_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_exp_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_exp_port_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_exp_port_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.828     1.955    detHitLogic/clk_exp_port_IBUF_BUFG
    SLICE_X49Y32         FDRE                                         r  detHitLogic/seeOnTarget_out_reg[23]/C
                         clock pessimism             -0.499     1.456    
    SLICE_X49Y32         FDRE (Hold_fdre_C_D)         0.047     1.503    detHitLogic/seeOnTarget_out_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.503    
                         arrival time                           1.649    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 receiver/Parallel_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyCmp/rawKey_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.648%)  route 0.112ns (44.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_exp_port (IN)
                         net (fo=0)                   0.000     0.000    clk_exp_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_exp_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_exp_port_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_exp_port_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.558     1.441    receiver/clk_exp_port_IBUF_BUFG
    SLICE_X53Y30         FDRE                                         r  receiver/Parallel_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y30         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  receiver/Parallel_out_reg[3]/Q
                         net (fo=1, routed)           0.112     1.695    keyCmp/Q[3]
    SLICE_X52Y30         FDRE                                         r  keyCmp/rawKey_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_exp_port (IN)
                         net (fo=0)                   0.000     0.000    clk_exp_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_exp_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_exp_port_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_exp_port_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.827     1.954    keyCmp/clk_exp_port_IBUF_BUFG
    SLICE_X52Y30         FDRE                                         r  keyCmp/rawKey_reg[3]/C
                         clock pessimism             -0.500     1.454    
    SLICE_X52Y30         FDRE (Hold_fdre_C_D)         0.076     1.530    keyCmp/rawKey_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.695    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 detHitLogic/seeOnTarget_out_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyCmp/Target_Note_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.148ns (71.500%)  route 0.059ns (28.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_exp_port (IN)
                         net (fo=0)                   0.000     0.000    clk_exp_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_exp_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_exp_port_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_exp_port_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.560     1.443    detHitLogic/clk_exp_port_IBUF_BUFG
    SLICE_X50Y32         FDRE                                         r  detHitLogic/seeOnTarget_out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y32         FDRE (Prop_fdre_C_Q)         0.148     1.591 r  detHitLogic/seeOnTarget_out_reg[21]/Q
                         net (fo=1, routed)           0.059     1.650    keyCmp/D[21]
    SLICE_X51Y32         FDRE                                         r  keyCmp/Target_Note_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_exp_port (IN)
                         net (fo=0)                   0.000     0.000    clk_exp_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_exp_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_exp_port_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_exp_port_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.829     1.956    keyCmp/clk_exp_port_IBUF_BUFG
    SLICE_X51Y32         FDRE                                         r  keyCmp/Target_Note_reg[21]/C
                         clock pessimism             -0.500     1.456    
    SLICE_X51Y32         FDRE (Hold_fdre_C_D)         0.023     1.479    keyCmp/Target_Note_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.479    
                         arrival time                           1.650    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 receiver/Shift_Reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiver/Parallel_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_exp_port (IN)
                         net (fo=0)                   0.000     0.000    clk_exp_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_exp_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_exp_port_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_exp_port_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.559     1.442    receiver/clk_exp_port_IBUF_BUFG
    SLICE_X53Y31         FDRE                                         r  receiver/Shift_Reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y31         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  receiver/Shift_Reg_reg[8]/Q
                         net (fo=2, routed)           0.122     1.705    receiver/p_0_in[7]
    SLICE_X53Y30         FDRE                                         r  receiver/Parallel_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_exp_port (IN)
                         net (fo=0)                   0.000     0.000    clk_exp_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_exp_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_exp_port_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_exp_port_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.827     1.954    receiver/clk_exp_port_IBUF_BUFG
    SLICE_X53Y30         FDRE                                         r  receiver/Parallel_out_reg[7]/C
                         clock pessimism             -0.499     1.455    
    SLICE_X53Y30         FDRE (Hold_fdre_C_D)         0.078     1.533    receiver/Parallel_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 receiver/Shift_Reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiver/Parallel_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.837%)  route 0.121ns (46.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_exp_port (IN)
                         net (fo=0)                   0.000     0.000    clk_exp_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_exp_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_exp_port_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_exp_port_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.559     1.442    receiver/clk_exp_port_IBUF_BUFG
    SLICE_X53Y31         FDRE                                         r  receiver/Shift_Reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y31         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  receiver/Shift_Reg_reg[7]/Q
                         net (fo=2, routed)           0.121     1.704    receiver/p_0_in[6]
    SLICE_X53Y30         FDRE                                         r  receiver/Parallel_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_exp_port (IN)
                         net (fo=0)                   0.000     0.000    clk_exp_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_exp_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_exp_port_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_exp_port_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.827     1.954    receiver/clk_exp_port_IBUF_BUFG
    SLICE_X53Y30         FDRE                                         r  receiver/Parallel_out_reg[6]/C
                         clock pessimism             -0.499     1.455    
    SLICE_X53Y30         FDRE (Hold_fdre_C_D)         0.076     1.531    receiver/Parallel_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 receiver/Shift_Reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiver/Parallel_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_exp_port (IN)
                         net (fo=0)                   0.000     0.000    clk_exp_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_exp_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_exp_port_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_exp_port_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.559     1.442    receiver/clk_exp_port_IBUF_BUFG
    SLICE_X53Y31         FDRE                                         r  receiver/Shift_Reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y31         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  receiver/Shift_Reg_reg[5]/Q
                         net (fo=2, routed)           0.122     1.705    receiver/p_0_in[4]
    SLICE_X53Y30         FDRE                                         r  receiver/Parallel_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_exp_port (IN)
                         net (fo=0)                   0.000     0.000    clk_exp_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_exp_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_exp_port_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_exp_port_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.827     1.954    receiver/clk_exp_port_IBUF_BUFG
    SLICE_X53Y30         FDRE                                         r  receiver/Parallel_out_reg[4]/C
                         clock pessimism             -0.499     1.455    
    SLICE_X53Y30         FDRE (Hold_fdre_C_D)         0.075     1.530    receiver/Parallel_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 keyCmp/FSM_sequential_CS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyCmp/NoteOn_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.284%)  route 0.123ns (39.716%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_exp_port (IN)
                         net (fo=0)                   0.000     0.000    clk_exp_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_exp_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_exp_port_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_exp_port_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.557     1.440    keyCmp/clk_exp_port_IBUF_BUFG
    SLICE_X51Y29         FDRE                                         r  keyCmp/FSM_sequential_CS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y29         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  keyCmp/FSM_sequential_CS_reg[2]/Q
                         net (fo=20, routed)          0.123     1.704    keyCmp/CS[2]
    SLICE_X50Y29         LUT6 (Prop_lut6_I2_O)        0.045     1.749 r  keyCmp/NoteOn[6]_i_1/O
                         net (fo=1, routed)           0.000     1.749    keyCmp/NoteOn[6]_i_1_n_0
    SLICE_X50Y29         FDRE                                         r  keyCmp/NoteOn_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_exp_port (IN)
                         net (fo=0)                   0.000     0.000    clk_exp_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_exp_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_exp_port_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_exp_port_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.826     1.953    keyCmp/clk_exp_port_IBUF_BUFG
    SLICE_X50Y29         FDRE                                         r  keyCmp/NoteOn_reg[6]/C
                         clock pessimism             -0.500     1.453    
    SLICE_X50Y29         FDRE (Hold_fdre_C_D)         0.120     1.573    keyCmp/NoteOn_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 keyCmp/FSM_sequential_CS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyCmp/NoteOn_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.512%)  route 0.127ns (40.488%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_exp_port (IN)
                         net (fo=0)                   0.000     0.000    clk_exp_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_exp_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_exp_port_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_exp_port_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.557     1.440    keyCmp/clk_exp_port_IBUF_BUFG
    SLICE_X51Y29         FDRE                                         r  keyCmp/FSM_sequential_CS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y29         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  keyCmp/FSM_sequential_CS_reg[2]/Q
                         net (fo=20, routed)          0.127     1.708    keyCmp/CS[2]
    SLICE_X50Y29         LUT6 (Prop_lut6_I2_O)        0.045     1.753 r  keyCmp/NoteOn[8]_i_1/O
                         net (fo=1, routed)           0.000     1.753    keyCmp/NoteOn[8]_i_1_n_0
    SLICE_X50Y29         FDRE                                         r  keyCmp/NoteOn_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_exp_port (IN)
                         net (fo=0)                   0.000     0.000    clk_exp_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_exp_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_exp_port_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_exp_port_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.826     1.953    keyCmp/clk_exp_port_IBUF_BUFG
    SLICE_X50Y29         FDRE                                         r  keyCmp/NoteOn_reg[8]/C
                         clock pessimism             -0.500     1.453    
    SLICE_X50Y29         FDRE (Hold_fdre_C_D)         0.121     1.574    keyCmp/NoteOn_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 receiver/Shift_Reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiver/Parallel_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_exp_port (IN)
                         net (fo=0)                   0.000     0.000    clk_exp_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_exp_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_exp_port_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_exp_port_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.559     1.442    receiver/clk_exp_port_IBUF_BUFG
    SLICE_X53Y31         FDRE                                         r  receiver/Shift_Reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y31         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  receiver/Shift_Reg_reg[6]/Q
                         net (fo=2, routed)           0.122     1.705    receiver/p_0_in[5]
    SLICE_X53Y30         FDRE                                         r  receiver/Parallel_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_exp_port (IN)
                         net (fo=0)                   0.000     0.000    clk_exp_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_exp_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_exp_port_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_exp_port_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.827     1.954    receiver/clk_exp_port_IBUF_BUFG
    SLICE_X53Y30         FDRE                                         r  receiver/Parallel_out_reg[5]/C
                         clock pessimism             -0.499     1.455    
    SLICE_X53Y30         FDRE (Hold_fdre_C_D)         0.071     1.526    receiver/Parallel_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 detHitLogic/HitNote_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            detHitLogic/seeOnTarget_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.011%)  route 0.130ns (47.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_exp_port (IN)
                         net (fo=0)                   0.000     0.000    clk_exp_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_exp_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_exp_port_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_exp_port_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.560     1.443    detHitLogic/clk_exp_port_IBUF_BUFG
    SLICE_X48Y32         FDRE                                         r  detHitLogic/HitNote_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y32         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  detHitLogic/HitNote_reg[9]/Q
                         net (fo=2, routed)           0.130     1.714    detHitLogic/D[9]
    SLICE_X49Y32         FDRE                                         r  detHitLogic/seeOnTarget_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_exp_port (IN)
                         net (fo=0)                   0.000     0.000    clk_exp_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_exp_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_exp_port_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_exp_port_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.828     1.955    detHitLogic/clk_exp_port_IBUF_BUFG
    SLICE_X49Y32         FDRE                                         r  detHitLogic/seeOnTarget_out_reg[9]/C
                         clock pessimism             -0.499     1.456    
    SLICE_X49Y32         FDRE (Hold_fdre_C_D)         0.078     1.534    detHitLogic/seeOnTarget_out_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.180    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_exp_port }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y3   blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y3   blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y3   blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y3   blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y4   blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y4   blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y5   blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y5   blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y4   blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y4   blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y29  ReadaddrInterim_RAM_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y29  ReadaddrInterim_RAM_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y29  ReadaddrInterim_RAM_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y29  ReadaddrInterim_RAM_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y29  ReadaddrInterim_RAM_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y29  ReadaddrInterim_RAM_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y29  ReadaddrInterim_RAM_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y29  ReadaddrInterim_RAM_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y29  ReadaddrInterim_RAM_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y29  ReadaddrInterim_RAM_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y29  ReadaddrInterim_RAM_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y29  ReadaddrInterim_RAM_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y29  ReadaddrInterim_RAM_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y29  ReadaddrInterim_RAM_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y29  ReadaddrInterim_RAM_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y29  ReadaddrInterim_RAM_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y29  ReadaddrInterim_RAM_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y29  ReadaddrInterim_RAM_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y29  ReadaddrInterim_RAM_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y29  ReadaddrInterim_RAM_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           718 Endpoints
Min Delay           718 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_driver_uut/pixel_xCount_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            NoteDisplay_uut/color_reg[6]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.347ns  (logic 2.238ns (14.583%)  route 13.109ns (85.417%))
  Logic Levels:           11  (FDRE=1 LUT2=1 LUT5=2 LUT6=3 MUXF7=2 MUXF8=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         FDRE                         0.000     0.000 r  vga_driver_uut/pixel_xCount_reg[7]/C
    SLICE_X37Y27         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vga_driver_uut/pixel_xCount_reg[7]/Q
                         net (fo=15, routed)          0.906     1.362    vga_driver_uut/pixel_xCount[7]
    SLICE_X36Y27         LUT6 (Prop_lut6_I5_O)        0.124     1.486 f  vga_driver_uut/color[7]_i_16/O
                         net (fo=6, routed)           0.618     2.105    vga_driver_uut/color[7]_i_16_n_0
    SLICE_X36Y29         LUT2 (Prop_lut2_I1_O)        0.124     2.229 r  vga_driver_uut/color[7]_i_257/O
                         net (fo=160, routed)         7.143     9.371    NoteDisplay_uut/color_reg[7]_i_110_0
    SLICE_X6Y17          LUT6 (Prop_lut6_I2_O)        0.124     9.495 f  NoteDisplay_uut/color[7]_i_291/O
                         net (fo=1, routed)           0.000     9.495    NoteDisplay_uut/color[7]_i_291_n_0
    SLICE_X6Y17          MUXF7 (Prop_muxf7_I1_O)      0.247     9.742 f  NoteDisplay_uut/color_reg[7]_i_177/O
                         net (fo=1, routed)           0.000     9.742    NoteDisplay_uut/color_reg[7]_i_177_n_0
    SLICE_X6Y17          MUXF8 (Prop_muxf8_I0_O)      0.098     9.840 f  NoteDisplay_uut/color_reg[7]_i_88/O
                         net (fo=1, routed)           1.367    11.207    NoteDisplay_uut/color_reg[7]_i_88_n_0
    SLICE_X28Y24         LUT6 (Prop_lut6_I0_O)        0.319    11.526 f  NoteDisplay_uut/color[7]_i_45/O
                         net (fo=1, routed)           0.000    11.526    NoteDisplay_uut/color[7]_i_45_n_0
    SLICE_X28Y24         MUXF7 (Prop_muxf7_I0_O)      0.212    11.738 f  NoteDisplay_uut/color_reg[7]_i_25/O
                         net (fo=1, routed)           0.000    11.738    NoteDisplay_uut/color_reg[7]_i_25_n_0
    SLICE_X28Y24         MUXF8 (Prop_muxf8_I1_O)      0.094    11.832 f  NoteDisplay_uut/color_reg[7]_i_12/O
                         net (fo=2, routed)           1.038    12.870    NoteDisplay_uut/color_reg[7]_i_12_n_0
    SLICE_X38Y25         LUT5 (Prop_lut5_I4_O)        0.316    13.186 f  NoteDisplay_uut/color[7]_i_4/O
                         net (fo=2, routed)           1.423    14.609    vga_driver_uut/color_reg[7]
    SLICE_X38Y31         LUT5 (Prop_lut5_I4_O)        0.124    14.733 r  vga_driver_uut/color[7]_i_1/O
                         net (fo=2, routed)           0.613    15.347    NoteDisplay_uut/SR[1]
    SLICE_X38Y31         FDRE                                         r  NoteDisplay_uut/color_reg[6]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver_uut/pixel_xCount_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            NoteDisplay_uut/color_reg[7]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.347ns  (logic 2.238ns (14.583%)  route 13.109ns (85.417%))
  Logic Levels:           11  (FDRE=1 LUT2=1 LUT5=2 LUT6=3 MUXF7=2 MUXF8=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         FDRE                         0.000     0.000 r  vga_driver_uut/pixel_xCount_reg[7]/C
    SLICE_X37Y27         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vga_driver_uut/pixel_xCount_reg[7]/Q
                         net (fo=15, routed)          0.906     1.362    vga_driver_uut/pixel_xCount[7]
    SLICE_X36Y27         LUT6 (Prop_lut6_I5_O)        0.124     1.486 f  vga_driver_uut/color[7]_i_16/O
                         net (fo=6, routed)           0.618     2.105    vga_driver_uut/color[7]_i_16_n_0
    SLICE_X36Y29         LUT2 (Prop_lut2_I1_O)        0.124     2.229 r  vga_driver_uut/color[7]_i_257/O
                         net (fo=160, routed)         7.143     9.371    NoteDisplay_uut/color_reg[7]_i_110_0
    SLICE_X6Y17          LUT6 (Prop_lut6_I2_O)        0.124     9.495 f  NoteDisplay_uut/color[7]_i_291/O
                         net (fo=1, routed)           0.000     9.495    NoteDisplay_uut/color[7]_i_291_n_0
    SLICE_X6Y17          MUXF7 (Prop_muxf7_I1_O)      0.247     9.742 f  NoteDisplay_uut/color_reg[7]_i_177/O
                         net (fo=1, routed)           0.000     9.742    NoteDisplay_uut/color_reg[7]_i_177_n_0
    SLICE_X6Y17          MUXF8 (Prop_muxf8_I0_O)      0.098     9.840 f  NoteDisplay_uut/color_reg[7]_i_88/O
                         net (fo=1, routed)           1.367    11.207    NoteDisplay_uut/color_reg[7]_i_88_n_0
    SLICE_X28Y24         LUT6 (Prop_lut6_I0_O)        0.319    11.526 f  NoteDisplay_uut/color[7]_i_45/O
                         net (fo=1, routed)           0.000    11.526    NoteDisplay_uut/color[7]_i_45_n_0
    SLICE_X28Y24         MUXF7 (Prop_muxf7_I0_O)      0.212    11.738 f  NoteDisplay_uut/color_reg[7]_i_25/O
                         net (fo=1, routed)           0.000    11.738    NoteDisplay_uut/color_reg[7]_i_25_n_0
    SLICE_X28Y24         MUXF8 (Prop_muxf8_I1_O)      0.094    11.832 f  NoteDisplay_uut/color_reg[7]_i_12/O
                         net (fo=2, routed)           1.038    12.870    NoteDisplay_uut/color_reg[7]_i_12_n_0
    SLICE_X38Y25         LUT5 (Prop_lut5_I4_O)        0.316    13.186 f  NoteDisplay_uut/color[7]_i_4/O
                         net (fo=2, routed)           1.423    14.609    vga_driver_uut/color_reg[7]
    SLICE_X38Y31         LUT5 (Prop_lut5_I4_O)        0.124    14.733 r  vga_driver_uut/color[7]_i_1/O
                         net (fo=2, routed)           0.613    15.347    NoteDisplay_uut/SR[1]
    SLICE_X38Y31         FDRE                                         r  NoteDisplay_uut/color_reg[7]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver_uut/pixel_xCount_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            NoteDisplay_uut/color_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.036ns  (logic 2.267ns (15.077%)  route 12.769ns (84.923%))
  Logic Levels:           11  (FDRE=1 LUT2=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         FDRE                         0.000     0.000 r  vga_driver_uut/pixel_xCount_reg[7]/C
    SLICE_X37Y27         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vga_driver_uut/pixel_xCount_reg[7]/Q
                         net (fo=15, routed)          0.906     1.362    vga_driver_uut/pixel_xCount[7]
    SLICE_X36Y27         LUT6 (Prop_lut6_I5_O)        0.124     1.486 f  vga_driver_uut/color[7]_i_16/O
                         net (fo=6, routed)           0.618     2.105    vga_driver_uut/color[7]_i_16_n_0
    SLICE_X36Y29         LUT2 (Prop_lut2_I1_O)        0.124     2.229 r  vga_driver_uut/color[7]_i_257/O
                         net (fo=160, routed)         7.143     9.371    NoteDisplay_uut/color_reg[7]_i_110_0
    SLICE_X6Y17          LUT6 (Prop_lut6_I2_O)        0.124     9.495 f  NoteDisplay_uut/color[7]_i_291/O
                         net (fo=1, routed)           0.000     9.495    NoteDisplay_uut/color[7]_i_291_n_0
    SLICE_X6Y17          MUXF7 (Prop_muxf7_I1_O)      0.247     9.742 f  NoteDisplay_uut/color_reg[7]_i_177/O
                         net (fo=1, routed)           0.000     9.742    NoteDisplay_uut/color_reg[7]_i_177_n_0
    SLICE_X6Y17          MUXF8 (Prop_muxf8_I0_O)      0.098     9.840 f  NoteDisplay_uut/color_reg[7]_i_88/O
                         net (fo=1, routed)           1.367    11.207    NoteDisplay_uut/color_reg[7]_i_88_n_0
    SLICE_X28Y24         LUT6 (Prop_lut6_I0_O)        0.319    11.526 f  NoteDisplay_uut/color[7]_i_45/O
                         net (fo=1, routed)           0.000    11.526    NoteDisplay_uut/color[7]_i_45_n_0
    SLICE_X28Y24         MUXF7 (Prop_muxf7_I0_O)      0.212    11.738 f  NoteDisplay_uut/color_reg[7]_i_25/O
                         net (fo=1, routed)           0.000    11.738    NoteDisplay_uut/color_reg[7]_i_25_n_0
    SLICE_X28Y24         MUXF8 (Prop_muxf8_I1_O)      0.094    11.832 f  NoteDisplay_uut/color_reg[7]_i_12/O
                         net (fo=2, routed)           1.363    13.194    NoteDisplay_uut/color_reg[7]_i_12_n_0
    SLICE_X38Y25         LUT6 (Prop_lut6_I0_O)        0.316    13.510 f  NoteDisplay_uut/color[7]_i_5/O
                         net (fo=7, routed)           0.876    14.387    vga_driver_uut/color_reg[6]
    SLICE_X37Y31         LUT5 (Prop_lut5_I0_O)        0.153    14.540 r  vga_driver_uut/color[6]_i_1/O
                         net (fo=1, routed)           0.496    15.036    NoteDisplay_uut/color_reg[7]_0[5]
    SLICE_X38Y31         FDRE                                         r  NoteDisplay_uut/color_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver_uut/pixel_xCount_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            NoteDisplay_uut/color_reg[4]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.921ns  (logic 2.238ns (14.998%)  route 12.683ns (85.002%))
  Logic Levels:           11  (FDRE=1 LUT2=1 LUT6=5 MUXF7=2 MUXF8=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         FDRE                         0.000     0.000 r  vga_driver_uut/pixel_xCount_reg[7]/C
    SLICE_X37Y27         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vga_driver_uut/pixel_xCount_reg[7]/Q
                         net (fo=15, routed)          0.906     1.362    vga_driver_uut/pixel_xCount[7]
    SLICE_X36Y27         LUT6 (Prop_lut6_I5_O)        0.124     1.486 f  vga_driver_uut/color[7]_i_16/O
                         net (fo=6, routed)           0.618     2.105    vga_driver_uut/color[7]_i_16_n_0
    SLICE_X36Y29         LUT2 (Prop_lut2_I1_O)        0.124     2.229 r  vga_driver_uut/color[7]_i_257/O
                         net (fo=160, routed)         7.143     9.371    NoteDisplay_uut/color_reg[7]_i_110_0
    SLICE_X6Y17          LUT6 (Prop_lut6_I2_O)        0.124     9.495 r  NoteDisplay_uut/color[7]_i_291/O
                         net (fo=1, routed)           0.000     9.495    NoteDisplay_uut/color[7]_i_291_n_0
    SLICE_X6Y17          MUXF7 (Prop_muxf7_I1_O)      0.247     9.742 r  NoteDisplay_uut/color_reg[7]_i_177/O
                         net (fo=1, routed)           0.000     9.742    NoteDisplay_uut/color_reg[7]_i_177_n_0
    SLICE_X6Y17          MUXF8 (Prop_muxf8_I0_O)      0.098     9.840 r  NoteDisplay_uut/color_reg[7]_i_88/O
                         net (fo=1, routed)           1.367    11.207    NoteDisplay_uut/color_reg[7]_i_88_n_0
    SLICE_X28Y24         LUT6 (Prop_lut6_I0_O)        0.319    11.526 r  NoteDisplay_uut/color[7]_i_45/O
                         net (fo=1, routed)           0.000    11.526    NoteDisplay_uut/color[7]_i_45_n_0
    SLICE_X28Y24         MUXF7 (Prop_muxf7_I0_O)      0.212    11.738 r  NoteDisplay_uut/color_reg[7]_i_25/O
                         net (fo=1, routed)           0.000    11.738    NoteDisplay_uut/color_reg[7]_i_25_n_0
    SLICE_X28Y24         MUXF8 (Prop_muxf8_I1_O)      0.094    11.832 r  NoteDisplay_uut/color_reg[7]_i_12/O
                         net (fo=2, routed)           1.363    13.194    NoteDisplay_uut/color_reg[7]_i_12_n_0
    SLICE_X38Y25         LUT6 (Prop_lut6_I0_O)        0.316    13.510 r  NoteDisplay_uut/color[7]_i_5/O
                         net (fo=7, routed)           0.871    14.382    vga_driver_uut/color_reg[6]
    SLICE_X37Y31         LUT6 (Prop_lut6_I4_O)        0.124    14.506 r  vga_driver_uut/color[4]_i_1/O
                         net (fo=2, routed)           0.416    14.921    NoteDisplay_uut/color_reg[7]_0[3]
    SLICE_X36Y31         FDRE                                         r  NoteDisplay_uut/color_reg[4]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver_uut/pixel_xCount_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            NoteDisplay_uut/color_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.843ns  (logic 2.238ns (15.078%)  route 12.605ns (84.922%))
  Logic Levels:           11  (FDRE=1 LUT2=1 LUT6=5 MUXF7=2 MUXF8=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         FDRE                         0.000     0.000 r  vga_driver_uut/pixel_xCount_reg[7]/C
    SLICE_X37Y27         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vga_driver_uut/pixel_xCount_reg[7]/Q
                         net (fo=15, routed)          0.906     1.362    vga_driver_uut/pixel_xCount[7]
    SLICE_X36Y27         LUT6 (Prop_lut6_I5_O)        0.124     1.486 f  vga_driver_uut/color[7]_i_16/O
                         net (fo=6, routed)           0.618     2.105    vga_driver_uut/color[7]_i_16_n_0
    SLICE_X36Y29         LUT2 (Prop_lut2_I1_O)        0.124     2.229 r  vga_driver_uut/color[7]_i_257/O
                         net (fo=160, routed)         7.143     9.371    NoteDisplay_uut/color_reg[7]_i_110_0
    SLICE_X6Y17          LUT6 (Prop_lut6_I2_O)        0.124     9.495 r  NoteDisplay_uut/color[7]_i_291/O
                         net (fo=1, routed)           0.000     9.495    NoteDisplay_uut/color[7]_i_291_n_0
    SLICE_X6Y17          MUXF7 (Prop_muxf7_I1_O)      0.247     9.742 r  NoteDisplay_uut/color_reg[7]_i_177/O
                         net (fo=1, routed)           0.000     9.742    NoteDisplay_uut/color_reg[7]_i_177_n_0
    SLICE_X6Y17          MUXF8 (Prop_muxf8_I0_O)      0.098     9.840 r  NoteDisplay_uut/color_reg[7]_i_88/O
                         net (fo=1, routed)           1.367    11.207    NoteDisplay_uut/color_reg[7]_i_88_n_0
    SLICE_X28Y24         LUT6 (Prop_lut6_I0_O)        0.319    11.526 r  NoteDisplay_uut/color[7]_i_45/O
                         net (fo=1, routed)           0.000    11.526    NoteDisplay_uut/color[7]_i_45_n_0
    SLICE_X28Y24         MUXF7 (Prop_muxf7_I0_O)      0.212    11.738 r  NoteDisplay_uut/color_reg[7]_i_25/O
                         net (fo=1, routed)           0.000    11.738    NoteDisplay_uut/color_reg[7]_i_25_n_0
    SLICE_X28Y24         MUXF8 (Prop_muxf8_I1_O)      0.094    11.832 r  NoteDisplay_uut/color_reg[7]_i_12/O
                         net (fo=2, routed)           1.363    13.194    NoteDisplay_uut/color_reg[7]_i_12_n_0
    SLICE_X38Y25         LUT6 (Prop_lut6_I0_O)        0.316    13.510 r  NoteDisplay_uut/color[7]_i_5/O
                         net (fo=7, routed)           0.871    14.382    vga_driver_uut/color_reg[6]
    SLICE_X37Y31         LUT6 (Prop_lut6_I4_O)        0.124    14.506 r  vga_driver_uut/color[4]_i_1/O
                         net (fo=2, routed)           0.338    14.843    NoteDisplay_uut/color_reg[7]_0[3]
    SLICE_X36Y31         FDRE                                         r  NoteDisplay_uut/color_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver_uut/pixel_xCount_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            NoteDisplay_uut/color_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.823ns  (logic 2.238ns (15.099%)  route 12.585ns (84.901%))
  Logic Levels:           11  (FDRE=1 LUT2=1 LUT6=5 MUXF7=2 MUXF8=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         FDRE                         0.000     0.000 r  vga_driver_uut/pixel_xCount_reg[7]/C
    SLICE_X37Y27         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vga_driver_uut/pixel_xCount_reg[7]/Q
                         net (fo=15, routed)          0.906     1.362    vga_driver_uut/pixel_xCount[7]
    SLICE_X36Y27         LUT6 (Prop_lut6_I5_O)        0.124     1.486 f  vga_driver_uut/color[7]_i_16/O
                         net (fo=6, routed)           0.618     2.105    vga_driver_uut/color[7]_i_16_n_0
    SLICE_X36Y29         LUT2 (Prop_lut2_I1_O)        0.124     2.229 r  vga_driver_uut/color[7]_i_257/O
                         net (fo=160, routed)         7.143     9.371    NoteDisplay_uut/color_reg[7]_i_110_0
    SLICE_X6Y17          LUT6 (Prop_lut6_I2_O)        0.124     9.495 f  NoteDisplay_uut/color[7]_i_291/O
                         net (fo=1, routed)           0.000     9.495    NoteDisplay_uut/color[7]_i_291_n_0
    SLICE_X6Y17          MUXF7 (Prop_muxf7_I1_O)      0.247     9.742 f  NoteDisplay_uut/color_reg[7]_i_177/O
                         net (fo=1, routed)           0.000     9.742    NoteDisplay_uut/color_reg[7]_i_177_n_0
    SLICE_X6Y17          MUXF8 (Prop_muxf8_I0_O)      0.098     9.840 f  NoteDisplay_uut/color_reg[7]_i_88/O
                         net (fo=1, routed)           1.367    11.207    NoteDisplay_uut/color_reg[7]_i_88_n_0
    SLICE_X28Y24         LUT6 (Prop_lut6_I0_O)        0.319    11.526 f  NoteDisplay_uut/color[7]_i_45/O
                         net (fo=1, routed)           0.000    11.526    NoteDisplay_uut/color[7]_i_45_n_0
    SLICE_X28Y24         MUXF7 (Prop_muxf7_I0_O)      0.212    11.738 f  NoteDisplay_uut/color_reg[7]_i_25/O
                         net (fo=1, routed)           0.000    11.738    NoteDisplay_uut/color_reg[7]_i_25_n_0
    SLICE_X28Y24         MUXF8 (Prop_muxf8_I1_O)      0.094    11.832 f  NoteDisplay_uut/color_reg[7]_i_12/O
                         net (fo=2, routed)           1.363    13.194    NoteDisplay_uut/color_reg[7]_i_12_n_0
    SLICE_X38Y25         LUT6 (Prop_lut6_I0_O)        0.316    13.510 f  NoteDisplay_uut/color[7]_i_5/O
                         net (fo=7, routed)           1.188    14.699    vga_driver_uut/color_reg[6]
    SLICE_X38Y31         LUT6 (Prop_lut6_I3_O)        0.124    14.823 r  vga_driver_uut/color[7]_i_2/O
                         net (fo=1, routed)           0.000    14.823    NoteDisplay_uut/color_reg[7]_0[6]
    SLICE_X38Y31         FDRE                                         r  NoteDisplay_uut/color_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver_uut/pixel_xCount_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            NoteDisplay_uut/color_reg[4]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.740ns  (logic 2.238ns (15.183%)  route 12.502ns (84.817%))
  Logic Levels:           11  (FDRE=1 LUT2=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         FDRE                         0.000     0.000 r  vga_driver_uut/pixel_xCount_reg[7]/C
    SLICE_X37Y27         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vga_driver_uut/pixel_xCount_reg[7]/Q
                         net (fo=15, routed)          0.906     1.362    vga_driver_uut/pixel_xCount[7]
    SLICE_X36Y27         LUT6 (Prop_lut6_I5_O)        0.124     1.486 f  vga_driver_uut/color[7]_i_16/O
                         net (fo=6, routed)           0.618     2.105    vga_driver_uut/color[7]_i_16_n_0
    SLICE_X36Y29         LUT2 (Prop_lut2_I1_O)        0.124     2.229 r  vga_driver_uut/color[7]_i_257/O
                         net (fo=160, routed)         7.143     9.371    NoteDisplay_uut/color_reg[7]_i_110_0
    SLICE_X6Y17          LUT6 (Prop_lut6_I2_O)        0.124     9.495 f  NoteDisplay_uut/color[7]_i_291/O
                         net (fo=1, routed)           0.000     9.495    NoteDisplay_uut/color[7]_i_291_n_0
    SLICE_X6Y17          MUXF7 (Prop_muxf7_I1_O)      0.247     9.742 f  NoteDisplay_uut/color_reg[7]_i_177/O
                         net (fo=1, routed)           0.000     9.742    NoteDisplay_uut/color_reg[7]_i_177_n_0
    SLICE_X6Y17          MUXF8 (Prop_muxf8_I0_O)      0.098     9.840 f  NoteDisplay_uut/color_reg[7]_i_88/O
                         net (fo=1, routed)           1.367    11.207    NoteDisplay_uut/color_reg[7]_i_88_n_0
    SLICE_X28Y24         LUT6 (Prop_lut6_I0_O)        0.319    11.526 f  NoteDisplay_uut/color[7]_i_45/O
                         net (fo=1, routed)           0.000    11.526    NoteDisplay_uut/color[7]_i_45_n_0
    SLICE_X28Y24         MUXF7 (Prop_muxf7_I0_O)      0.212    11.738 f  NoteDisplay_uut/color_reg[7]_i_25/O
                         net (fo=1, routed)           0.000    11.738    NoteDisplay_uut/color_reg[7]_i_25_n_0
    SLICE_X28Y24         MUXF8 (Prop_muxf8_I1_O)      0.094    11.832 f  NoteDisplay_uut/color_reg[7]_i_12/O
                         net (fo=2, routed)           1.038    12.870    NoteDisplay_uut/color_reg[7]_i_12_n_0
    SLICE_X38Y25         LUT5 (Prop_lut5_I4_O)        0.316    13.186 f  NoteDisplay_uut/color[7]_i_4/O
                         net (fo=2, routed)           0.743    13.929    vga_driver_uut/color_reg[7]
    SLICE_X38Y28         LUT6 (Prop_lut6_I5_O)        0.124    14.053 r  vga_driver_uut/color[5]_i_1/O
                         net (fo=6, routed)           0.687    14.740    NoteDisplay_uut/SR[0]
    SLICE_X36Y31         FDRE                                         r  NoteDisplay_uut/color_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver_uut/pixel_xCount_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            NoteDisplay_uut/color_reg[4]_lopt_replica/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.740ns  (logic 2.238ns (15.183%)  route 12.502ns (84.817%))
  Logic Levels:           11  (FDRE=1 LUT2=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         FDRE                         0.000     0.000 r  vga_driver_uut/pixel_xCount_reg[7]/C
    SLICE_X37Y27         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vga_driver_uut/pixel_xCount_reg[7]/Q
                         net (fo=15, routed)          0.906     1.362    vga_driver_uut/pixel_xCount[7]
    SLICE_X36Y27         LUT6 (Prop_lut6_I5_O)        0.124     1.486 f  vga_driver_uut/color[7]_i_16/O
                         net (fo=6, routed)           0.618     2.105    vga_driver_uut/color[7]_i_16_n_0
    SLICE_X36Y29         LUT2 (Prop_lut2_I1_O)        0.124     2.229 r  vga_driver_uut/color[7]_i_257/O
                         net (fo=160, routed)         7.143     9.371    NoteDisplay_uut/color_reg[7]_i_110_0
    SLICE_X6Y17          LUT6 (Prop_lut6_I2_O)        0.124     9.495 f  NoteDisplay_uut/color[7]_i_291/O
                         net (fo=1, routed)           0.000     9.495    NoteDisplay_uut/color[7]_i_291_n_0
    SLICE_X6Y17          MUXF7 (Prop_muxf7_I1_O)      0.247     9.742 f  NoteDisplay_uut/color_reg[7]_i_177/O
                         net (fo=1, routed)           0.000     9.742    NoteDisplay_uut/color_reg[7]_i_177_n_0
    SLICE_X6Y17          MUXF8 (Prop_muxf8_I0_O)      0.098     9.840 f  NoteDisplay_uut/color_reg[7]_i_88/O
                         net (fo=1, routed)           1.367    11.207    NoteDisplay_uut/color_reg[7]_i_88_n_0
    SLICE_X28Y24         LUT6 (Prop_lut6_I0_O)        0.319    11.526 f  NoteDisplay_uut/color[7]_i_45/O
                         net (fo=1, routed)           0.000    11.526    NoteDisplay_uut/color[7]_i_45_n_0
    SLICE_X28Y24         MUXF7 (Prop_muxf7_I0_O)      0.212    11.738 f  NoteDisplay_uut/color_reg[7]_i_25/O
                         net (fo=1, routed)           0.000    11.738    NoteDisplay_uut/color_reg[7]_i_25_n_0
    SLICE_X28Y24         MUXF8 (Prop_muxf8_I1_O)      0.094    11.832 f  NoteDisplay_uut/color_reg[7]_i_12/O
                         net (fo=2, routed)           1.038    12.870    NoteDisplay_uut/color_reg[7]_i_12_n_0
    SLICE_X38Y25         LUT5 (Prop_lut5_I4_O)        0.316    13.186 f  NoteDisplay_uut/color[7]_i_4/O
                         net (fo=2, routed)           0.743    13.929    vga_driver_uut/color_reg[7]
    SLICE_X38Y28         LUT6 (Prop_lut6_I5_O)        0.124    14.053 r  vga_driver_uut/color[5]_i_1/O
                         net (fo=6, routed)           0.687    14.740    NoteDisplay_uut/SR[0]
    SLICE_X36Y31         FDRE                                         r  NoteDisplay_uut/color_reg[4]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver_uut/pixel_xCount_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            NoteDisplay_uut/color_reg[0]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.736ns  (logic 2.238ns (15.188%)  route 12.498ns (84.812%))
  Logic Levels:           11  (FDRE=1 LUT2=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         FDRE                         0.000     0.000 r  vga_driver_uut/pixel_xCount_reg[7]/C
    SLICE_X37Y27         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vga_driver_uut/pixel_xCount_reg[7]/Q
                         net (fo=15, routed)          0.906     1.362    vga_driver_uut/pixel_xCount[7]
    SLICE_X36Y27         LUT6 (Prop_lut6_I5_O)        0.124     1.486 f  vga_driver_uut/color[7]_i_16/O
                         net (fo=6, routed)           0.618     2.105    vga_driver_uut/color[7]_i_16_n_0
    SLICE_X36Y29         LUT2 (Prop_lut2_I1_O)        0.124     2.229 r  vga_driver_uut/color[7]_i_257/O
                         net (fo=160, routed)         7.143     9.371    NoteDisplay_uut/color_reg[7]_i_110_0
    SLICE_X6Y17          LUT6 (Prop_lut6_I2_O)        0.124     9.495 f  NoteDisplay_uut/color[7]_i_291/O
                         net (fo=1, routed)           0.000     9.495    NoteDisplay_uut/color[7]_i_291_n_0
    SLICE_X6Y17          MUXF7 (Prop_muxf7_I1_O)      0.247     9.742 f  NoteDisplay_uut/color_reg[7]_i_177/O
                         net (fo=1, routed)           0.000     9.742    NoteDisplay_uut/color_reg[7]_i_177_n_0
    SLICE_X6Y17          MUXF8 (Prop_muxf8_I0_O)      0.098     9.840 f  NoteDisplay_uut/color_reg[7]_i_88/O
                         net (fo=1, routed)           1.367    11.207    NoteDisplay_uut/color_reg[7]_i_88_n_0
    SLICE_X28Y24         LUT6 (Prop_lut6_I0_O)        0.319    11.526 f  NoteDisplay_uut/color[7]_i_45/O
                         net (fo=1, routed)           0.000    11.526    NoteDisplay_uut/color[7]_i_45_n_0
    SLICE_X28Y24         MUXF7 (Prop_muxf7_I0_O)      0.212    11.738 f  NoteDisplay_uut/color_reg[7]_i_25/O
                         net (fo=1, routed)           0.000    11.738    NoteDisplay_uut/color_reg[7]_i_25_n_0
    SLICE_X28Y24         MUXF8 (Prop_muxf8_I1_O)      0.094    11.832 f  NoteDisplay_uut/color_reg[7]_i_12/O
                         net (fo=2, routed)           1.038    12.870    NoteDisplay_uut/color_reg[7]_i_12_n_0
    SLICE_X38Y25         LUT5 (Prop_lut5_I4_O)        0.316    13.186 f  NoteDisplay_uut/color[7]_i_4/O
                         net (fo=2, routed)           0.743    13.929    vga_driver_uut/color_reg[7]
    SLICE_X38Y28         LUT6 (Prop_lut6_I5_O)        0.124    14.053 r  vga_driver_uut/color[5]_i_1/O
                         net (fo=6, routed)           0.682    14.736    NoteDisplay_uut/SR[0]
    SLICE_X37Y31         FDSE                                         r  NoteDisplay_uut/color_reg[0]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver_uut/pixel_xCount_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            NoteDisplay_uut/color_reg[1]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.736ns  (logic 2.238ns (15.188%)  route 12.498ns (84.812%))
  Logic Levels:           11  (FDRE=1 LUT2=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         FDRE                         0.000     0.000 r  vga_driver_uut/pixel_xCount_reg[7]/C
    SLICE_X37Y27         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vga_driver_uut/pixel_xCount_reg[7]/Q
                         net (fo=15, routed)          0.906     1.362    vga_driver_uut/pixel_xCount[7]
    SLICE_X36Y27         LUT6 (Prop_lut6_I5_O)        0.124     1.486 f  vga_driver_uut/color[7]_i_16/O
                         net (fo=6, routed)           0.618     2.105    vga_driver_uut/color[7]_i_16_n_0
    SLICE_X36Y29         LUT2 (Prop_lut2_I1_O)        0.124     2.229 r  vga_driver_uut/color[7]_i_257/O
                         net (fo=160, routed)         7.143     9.371    NoteDisplay_uut/color_reg[7]_i_110_0
    SLICE_X6Y17          LUT6 (Prop_lut6_I2_O)        0.124     9.495 f  NoteDisplay_uut/color[7]_i_291/O
                         net (fo=1, routed)           0.000     9.495    NoteDisplay_uut/color[7]_i_291_n_0
    SLICE_X6Y17          MUXF7 (Prop_muxf7_I1_O)      0.247     9.742 f  NoteDisplay_uut/color_reg[7]_i_177/O
                         net (fo=1, routed)           0.000     9.742    NoteDisplay_uut/color_reg[7]_i_177_n_0
    SLICE_X6Y17          MUXF8 (Prop_muxf8_I0_O)      0.098     9.840 f  NoteDisplay_uut/color_reg[7]_i_88/O
                         net (fo=1, routed)           1.367    11.207    NoteDisplay_uut/color_reg[7]_i_88_n_0
    SLICE_X28Y24         LUT6 (Prop_lut6_I0_O)        0.319    11.526 f  NoteDisplay_uut/color[7]_i_45/O
                         net (fo=1, routed)           0.000    11.526    NoteDisplay_uut/color[7]_i_45_n_0
    SLICE_X28Y24         MUXF7 (Prop_muxf7_I0_O)      0.212    11.738 f  NoteDisplay_uut/color_reg[7]_i_25/O
                         net (fo=1, routed)           0.000    11.738    NoteDisplay_uut/color_reg[7]_i_25_n_0
    SLICE_X28Y24         MUXF8 (Prop_muxf8_I1_O)      0.094    11.832 f  NoteDisplay_uut/color_reg[7]_i_12/O
                         net (fo=2, routed)           1.038    12.870    NoteDisplay_uut/color_reg[7]_i_12_n_0
    SLICE_X38Y25         LUT5 (Prop_lut5_I4_O)        0.316    13.186 f  NoteDisplay_uut/color[7]_i_4/O
                         net (fo=2, routed)           0.743    13.929    vga_driver_uut/color_reg[7]
    SLICE_X38Y28         LUT6 (Prop_lut6_I5_O)        0.124    14.053 r  vga_driver_uut/color[5]_i_1/O
                         net (fo=6, routed)           0.682    14.736    NoteDisplay_uut/SR[0]
    SLICE_X37Y31         FDSE                                         r  NoteDisplay_uut/color_reg[1]/S
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_driver_uut/pixel_yCount_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_driver_uut/pixel_yCount_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.186ns (63.068%)  route 0.109ns (36.932%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         FDRE                         0.000     0.000 r  vga_driver_uut/pixel_yCount_reg[9]/C
    SLICE_X40Y27         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  vga_driver_uut/pixel_yCount_reg[9]/Q
                         net (fo=7, routed)           0.109     0.250    vga_driver_uut/pixel_yCount_reg_n_0_[9]
    SLICE_X41Y27         LUT6 (Prop_lut6_I3_O)        0.045     0.295 r  vga_driver_uut/pixel_yCount[3]_i_1/O
                         net (fo=1, routed)           0.000     0.295    vga_driver_uut/pixel_yCount[3]_i_1_n_0
    SLICE_X41Y27         FDRE                                         r  vga_driver_uut/pixel_yCount_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver_uut/pixel_xCount_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_driver_uut/pixel_xCount_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.186ns (58.652%)  route 0.131ns (41.348%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y28         FDRE                         0.000     0.000 r  vga_driver_uut/pixel_xCount_reg[1]/C
    SLICE_X36Y28         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga_driver_uut/pixel_xCount_reg[1]/Q
                         net (fo=9, routed)           0.131     0.272    vga_driver_uut/pixel_xCount[1]
    SLICE_X37Y28         LUT3 (Prop_lut3_I2_O)        0.045     0.317 r  vga_driver_uut/pixel_xCount[2]_i_1/O
                         net (fo=1, routed)           0.000     0.317    vga_driver_uut/pixel_xCount_0[2]
    SLICE_X37Y28         FDRE                                         r  vga_driver_uut/pixel_xCount_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver_uut/pixel_xCount_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_driver_uut/pixel_xCount_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.186ns (58.467%)  route 0.132ns (41.533%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y28         FDRE                         0.000     0.000 r  vga_driver_uut/pixel_xCount_reg[1]/C
    SLICE_X36Y28         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga_driver_uut/pixel_xCount_reg[1]/Q
                         net (fo=9, routed)           0.132     0.273    vga_driver_uut/pixel_xCount[1]
    SLICE_X37Y28         LUT5 (Prop_lut5_I2_O)        0.045     0.318 r  vga_driver_uut/pixel_xCount[4]_i_1/O
                         net (fo=1, routed)           0.000     0.318    vga_driver_uut/pixel_xCount_0[4]
    SLICE_X37Y28         FDRE                                         r  vga_driver_uut/pixel_xCount_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver_uut/pixel_xCount_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_driver_uut/pixel_xCount_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.189ns (59.039%)  route 0.131ns (40.961%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y28         FDRE                         0.000     0.000 r  vga_driver_uut/pixel_xCount_reg[1]/C
    SLICE_X36Y28         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga_driver_uut/pixel_xCount_reg[1]/Q
                         net (fo=9, routed)           0.131     0.272    vga_driver_uut/pixel_xCount[1]
    SLICE_X37Y28         LUT4 (Prop_lut4_I2_O)        0.048     0.320 r  vga_driver_uut/pixel_xCount[3]_i_1/O
                         net (fo=1, routed)           0.000     0.320    vga_driver_uut/pixel_xCount_0[3]
    SLICE_X37Y28         FDRE                                         r  vga_driver_uut/pixel_xCount_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver_uut/pixel_xCount_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_driver_uut/pixel_xCount_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.227ns (69.622%)  route 0.099ns (30.378%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         FDRE                         0.000     0.000 r  vga_driver_uut/pixel_xCount_reg[8]/C
    SLICE_X37Y27         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  vga_driver_uut/pixel_xCount_reg[8]/Q
                         net (fo=13, routed)          0.099     0.227    vga_driver_uut/pixel_xCount[8]
    SLICE_X37Y27         LUT6 (Prop_lut6_I1_O)        0.099     0.326 r  vga_driver_uut/pixel_xCount[9]_i_1/O
                         net (fo=1, routed)           0.000     0.326    vga_driver_uut/pixel_xCount_0[9]
    SLICE_X37Y27         FDRE                                         r  vga_driver_uut/pixel_xCount_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver_uut/pixel_yCount_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            NoteDisplay_uut/addr_note_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.333ns  (logic 0.186ns (55.883%)  route 0.147ns (44.117%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDRE                         0.000     0.000 r  vga_driver_uut/pixel_yCount_reg[5]/C
    SLICE_X43Y28         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga_driver_uut/pixel_yCount_reg[5]/Q
                         net (fo=8, routed)           0.147     0.288    vga_driver_uut/pixel_yCount_reg_n_0_[5]
    SLICE_X40Y28         LUT6 (Prop_lut6_I5_O)        0.045     0.333 r  vga_driver_uut/addr_note[5]_i_1/O
                         net (fo=2, routed)           0.000     0.333    NoteDisplay_uut/addr_note_reg[8]_0[5]
    SLICE_X40Y28         FDRE                                         r  NoteDisplay_uut/addr_note_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver_uut/pixel_yCount_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_driver_uut/pixel_yCount_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.227ns (63.699%)  route 0.129ns (36.301%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDRE                         0.000     0.000 r  vga_driver_uut/pixel_yCount_reg[4]/C
    SLICE_X43Y28         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  vga_driver_uut/pixel_yCount_reg[4]/Q
                         net (fo=13, routed)          0.129     0.257    vga_driver_uut/pixel_yCount_reg_n_0_[4]
    SLICE_X43Y28         LUT6 (Prop_lut6_I1_O)        0.099     0.356 r  vga_driver_uut/pixel_yCount[5]_i_1/O
                         net (fo=1, routed)           0.000     0.356    vga_driver_uut/pixel_yCount[5]_i_1_n_0
    SLICE_X43Y28         FDRE                                         r  vga_driver_uut/pixel_yCount_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver_uut/pixel_yCount_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_driver_uut/pixel_yCount_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.189ns (51.059%)  route 0.181ns (48.941%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y27         FDRE                         0.000     0.000 r  vga_driver_uut/pixel_yCount_reg[3]/C
    SLICE_X41Y27         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga_driver_uut/pixel_yCount_reg[3]/Q
                         net (fo=14, routed)          0.181     0.322    vga_driver_uut/pixel_yCount_reg_n_0_[3]
    SLICE_X43Y28         LUT5 (Prop_lut5_I1_O)        0.048     0.370 r  vga_driver_uut/pixel_yCount[4]_i_1/O
                         net (fo=1, routed)           0.000     0.370    vga_driver_uut/pixel_yCount[4]_i_1_n_0
    SLICE_X43Y28         FDRE                                         r  vga_driver_uut/pixel_yCount_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver_uut/pixel_xCount_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_driver_uut/H_video_on_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.375ns  (logic 0.186ns (49.622%)  route 0.189ns (50.378%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         FDRE                         0.000     0.000 r  vga_driver_uut/pixel_xCount_reg[6]/C
    SLICE_X37Y27         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga_driver_uut/pixel_xCount_reg[6]/Q
                         net (fo=16, routed)          0.189     0.330    vga_driver_uut/pixel_xCount[6]
    SLICE_X38Y28         LUT6 (Prop_lut6_I3_O)        0.045     0.375 r  vga_driver_uut/H_video_on_i_1/O
                         net (fo=1, routed)           0.000     0.375    vga_driver_uut/H_video_on0
    SLICE_X38Y28         FDRE                                         r  vga_driver_uut/H_video_on_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver_uut/pixel_yCount_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_driver_uut/pixel_yCount_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.186ns (48.712%)  route 0.196ns (51.288%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         FDRE                         0.000     0.000 r  vga_driver_uut/pixel_yCount_reg[9]/C
    SLICE_X40Y27         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga_driver_uut/pixel_yCount_reg[9]/Q
                         net (fo=7, routed)           0.196     0.337    vga_driver_uut/pixel_yCount_reg_n_0_[9]
    SLICE_X40Y27         LUT6 (Prop_lut6_I2_O)        0.045     0.382 r  vga_driver_uut/pixel_yCount[9]_i_2/O
                         net (fo=1, routed)           0.000     0.382    vga_driver_uut/pixel_yCount[9]_i_2_n_0
    SLICE_X40Y27         FDRE                                         r  vga_driver_uut/pixel_yCount_reg[9]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay          1284 Endpoints
Min Delay          1284 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockmover_uut/adrVGA_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockmover_uut/WData_reg[639]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.939ns  (logic 1.660ns (16.702%)  route 8.279ns (83.298%))
  Logic Levels:           6  (CARRY4=2 LUT2=2 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_exp_port (IN)
                         net (fo=0)                   0.000     0.000    clk_exp_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_exp_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_exp_port_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_exp_port_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.566     5.087    blockmover_uut/clk_exp_port_IBUF_BUFG
    SLICE_X46Y42         FDRE                                         r  blockmover_uut/adrVGA_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y42         FDRE (Prop_fdre_C_Q)         0.518     5.605 f  blockmover_uut/adrVGA_reg[17]/Q
                         net (fo=74, routed)          5.364    10.969    blockmover_uut/adrVGA_reg_n_0_[17]
    SLICE_X51Y48         LUT2 (Prop_lut2_I0_O)        0.124    11.093 r  blockmover_uut/WData_reg[639]_i_445/O
                         net (fo=1, routed)           0.000    11.093    blockmover_uut/WData_reg[639]_i_445_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.625 r  blockmover_uut/WData_reg[639]_i_125/CO[3]
                         net (fo=1, routed)           0.000    11.625    blockmover_uut/WData_reg[639]_i_125_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.739 r  blockmover_uut/WData_reg[639]_i_25/CO[3]
                         net (fo=1, routed)           1.269    13.008    blockmover_uut/WData374_in
    SLICE_X49Y46         LUT6 (Prop_lut6_I1_O)        0.124    13.132 r  blockmover_uut/WData_reg[639]_i_6/O
                         net (fo=1, routed)           0.154    13.286    blockmover_uut/WData_reg[639]_i_6_n_0
    SLICE_X49Y46         LUT6 (Prop_lut6_I2_O)        0.124    13.410 r  blockmover_uut/WData_reg[639]_i_2/O
                         net (fo=1, routed)           0.670    14.081    blockmover_uut/WData_reg[639]_i_2_n_0
    SLICE_X49Y46         LUT2 (Prop_lut2_I0_O)        0.124    14.205 r  blockmover_uut/WData_reg[639]_i_1/O
                         net (fo=1, routed)           0.821    15.026    blockmover_uut/WData__0[639]
    SLICE_X49Y37         LDCE                                         r  blockmover_uut/WData_reg[639]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockmover_uut/WData_reg[430]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.810ns  (logic 0.882ns (31.391%)  route 1.928ns (68.609%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_exp_port (IN)
                         net (fo=0)                   0.000     0.000    clk_exp_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_exp_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_exp_port_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_exp_port_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.601     5.122    blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      0.882     6.004 r  blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DOADO[2]
                         net (fo=2, routed)           1.928     7.931    blockmover_uut/RData_in[430]
    SLICE_X8Y36          LDCE                                         r  blockmover_uut/WData_reg[430]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NoteDisplay_uut/data_read_reg[501]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.796ns  (logic 0.882ns (31.546%)  route 1.914ns (68.454%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_exp_port (IN)
                         net (fo=0)                   0.000     0.000    clk_exp_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_exp_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_exp_port_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_exp_port_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.601     5.122    blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[30])
                                                      0.882     6.004 r  blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DOBDO[30]
                         net (fo=2, routed)           1.914     7.918    NoteDisplay_uut/data_read_reg[639]_0[501]
    SLICE_X28Y20         FDRE                                         r  NoteDisplay_uut/data_read_reg[501]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NoteDisplay_uut/data_read_reg[231]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.750ns  (logic 0.882ns (32.073%)  route 1.868ns (67.927%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_exp_port (IN)
                         net (fo=0)                   0.000     0.000    clk_exp_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_exp_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_exp_port_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_exp_port_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.598     5.119    blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y5          RAMB36E1                                     r  blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[14])
                                                      0.882     6.001 r  blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DOADO[14]
                         net (fo=2, routed)           1.868     7.869    NoteDisplay_uut/data_read_reg[639]_0[231]
    SLICE_X33Y27         FDRE                                         r  NoteDisplay_uut/data_read_reg[231]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NoteDisplay_uut/data_read_reg[273]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.741ns  (logic 0.882ns (32.183%)  route 1.859ns (67.817%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_exp_port (IN)
                         net (fo=0)                   0.000     0.000    clk_exp_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_exp_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_exp_port_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_exp_port_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.598     5.119    blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y5          RAMB36E1                                     r  blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[19])
                                                      0.882     6.001 r  blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DOBDO[19]
                         net (fo=2, routed)           1.859     7.859    NoteDisplay_uut/data_read_reg[639]_0[273]
    SLICE_X28Y29         FDRE                                         r  NoteDisplay_uut/data_read_reg[273]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NoteDisplay_uut/data_read_reg[261]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.630ns  (logic 0.882ns (33.538%)  route 1.748ns (66.462%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_exp_port (IN)
                         net (fo=0)                   0.000     0.000    clk_exp_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_exp_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_exp_port_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_exp_port_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.598     5.119    blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y5          RAMB36E1                                     r  blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[8])
                                                      0.882     6.001 r  blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DOBDO[8]
                         net (fo=2, routed)           1.748     7.749    NoteDisplay_uut/data_read_reg[639]_0[261]
    SLICE_X28Y27         FDRE                                         r  NoteDisplay_uut/data_read_reg[261]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NoteDisplay_uut/data_read_reg[218]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.605ns  (logic 0.882ns (33.861%)  route 1.723ns (66.139%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_exp_port (IN)
                         net (fo=0)                   0.000     0.000    clk_exp_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_exp_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_exp_port_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_exp_port_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.598     5.119    blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y5          RAMB36E1                                     r  blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      0.882     6.001 r  blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DOADO[2]
                         net (fo=2, routed)           1.723     7.724    NoteDisplay_uut/data_read_reg[639]_0[218]
    SLICE_X32Y24         FDRE                                         r  NoteDisplay_uut/data_read_reg[218]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NoteDisplay_uut/data_read_reg[255]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.599ns  (logic 0.882ns (33.939%)  route 1.717ns (66.061%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_exp_port (IN)
                         net (fo=0)                   0.000     0.000    clk_exp_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_exp_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_exp_port_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_exp_port_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.598     5.119    blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y5          RAMB36E1                                     r  blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[3])
                                                      0.882     6.001 r  blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DOBDO[3]
                         net (fo=2, routed)           1.717     7.718    NoteDisplay_uut/data_read_reg[639]_0[255]
    SLICE_X29Y30         FDRE                                         r  NoteDisplay_uut/data_read_reg[255]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NoteDisplay_uut/data_read_reg[262]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.596ns  (logic 0.882ns (33.973%)  route 1.714ns (66.027%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_exp_port (IN)
                         net (fo=0)                   0.000     0.000    clk_exp_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_exp_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_exp_port_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_exp_port_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.598     5.119    blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y5          RAMB36E1                                     r  blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[9])
                                                      0.882     6.001 r  blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DOBDO[9]
                         net (fo=2, routed)           1.714     7.715    NoteDisplay_uut/data_read_reg[639]_0[262]
    SLICE_X28Y27         FDRE                                         r  NoteDisplay_uut/data_read_reg[262]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NoteDisplay_uut/data_read_reg[254]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.589ns  (logic 0.882ns (34.072%)  route 1.707ns (65.928%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_exp_port (IN)
                         net (fo=0)                   0.000     0.000    clk_exp_port
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_exp_port_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_exp_port_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_exp_port_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.598     5.119    blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y5          RAMB36E1                                     r  blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[2])
                                                      0.882     6.001 r  blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DOBDO[2]
                         net (fo=2, routed)           1.707     7.707    NoteDisplay_uut/data_read_reg[639]_0[254]
    SLICE_X28Y30         FDRE                                         r  NoteDisplay_uut/data_read_reg[254]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NoteDisplay_uut/data_read_reg[293]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.204ns (51.886%)  route 0.189ns (48.114%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_exp_port (IN)
                         net (fo=0)                   0.000     0.000    clk_exp_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_exp_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_exp_port_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_exp_port_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.589     1.472    blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y4          RAMB36E1                                     r  blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      0.204     1.676 r  blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DOADO[5]
                         net (fo=2, routed)           0.189     1.866    NoteDisplay_uut/data_read_reg[639]_0[293]
    SLICE_X9Y23          FDRE                                         r  NoteDisplay_uut/data_read_reg[293]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockmover_uut/WData_reg[292]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.396ns  (logic 0.204ns (51.466%)  route 0.192ns (48.534%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_exp_port (IN)
                         net (fo=0)                   0.000     0.000    clk_exp_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_exp_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_exp_port_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_exp_port_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.589     1.472    blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y4          RAMB36E1                                     r  blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      0.204     1.676 r  blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DOPADOP[0]
                         net (fo=2, routed)           0.192     1.869    blockmover_uut/RData_in[292]
    SLICE_X8Y20          LDCE                                         r  blockmover_uut/WData_reg[292]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NoteDisplay_uut/data_read_reg[298]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.396ns  (logic 0.204ns (51.459%)  route 0.192ns (48.541%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_exp_port (IN)
                         net (fo=0)                   0.000     0.000    clk_exp_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_exp_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_exp_port_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_exp_port_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.589     1.472    blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y4          RAMB36E1                                     r  blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[9])
                                                      0.204     1.676 r  blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DOADO[9]
                         net (fo=2, routed)           0.192     1.869    NoteDisplay_uut/data_read_reg[639]_0[298]
    SLICE_X9Y23          FDRE                                         r  NoteDisplay_uut/data_read_reg[298]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockmover_uut/WData_reg[298]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.397ns  (logic 0.204ns (51.393%)  route 0.193ns (48.607%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_exp_port (IN)
                         net (fo=0)                   0.000     0.000    clk_exp_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_exp_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_exp_port_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_exp_port_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.589     1.472    blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y4          RAMB36E1                                     r  blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[13])
                                                      0.204     1.676 r  blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DOADO[13]
                         net (fo=2, routed)           0.193     1.869    blockmover_uut/RData_in[298]
    SLICE_X8Y24          LDCE                                         r  blockmover_uut/WData_reg[298]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NoteDisplay_uut/data_read_reg[297]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.398ns  (logic 0.204ns (51.311%)  route 0.194ns (48.689%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_exp_port (IN)
                         net (fo=0)                   0.000     0.000    clk_exp_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_exp_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_exp_port_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_exp_port_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.589     1.472    blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y4          RAMB36E1                                     r  blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[8])
                                                      0.204     1.676 r  blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DOADO[8]
                         net (fo=2, routed)           0.194     1.870    NoteDisplay_uut/data_read_reg[639]_0[297]
    SLICE_X8Y22          FDRE                                         r  NoteDisplay_uut/data_read_reg[297]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockmover_uut/WData_reg[173]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.398ns  (logic 0.204ns (51.304%)  route 0.194ns (48.696%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_exp_port (IN)
                         net (fo=0)                   0.000     0.000    clk_exp_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_exp_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_exp_port_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_exp_port_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.589     1.472    blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y4          RAMB36E1                                     r  blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[30])
                                                      0.204     1.676 r  blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DOADO[30]
                         net (fo=2, routed)           0.194     1.870    blockmover_uut/RData_in[173]
    SLICE_X49Y21         LDCE                                         r  blockmover_uut/WData_reg[173]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockmover_uut/WData_reg[185]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.398ns  (logic 0.204ns (51.304%)  route 0.194ns (48.696%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_exp_port (IN)
                         net (fo=0)                   0.000     0.000    clk_exp_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_exp_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_exp_port_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_exp_port_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.589     1.472    blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y4          RAMB36E1                                     r  blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[8])
                                                      0.204     1.676 r  blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DOBDO[8]
                         net (fo=2, routed)           0.194     1.870    blockmover_uut/RData_in[185]
    SLICE_X48Y22         LDCE                                         r  blockmover_uut/WData_reg[185]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockmover_uut/WData_reg[307]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.398ns  (logic 0.204ns (51.304%)  route 0.194ns (48.696%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_exp_port (IN)
                         net (fo=0)                   0.000     0.000    clk_exp_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_exp_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_exp_port_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_exp_port_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.589     1.472    blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y4          RAMB36E1                                     r  blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[21])
                                                      0.204     1.676 r  blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DOADO[21]
                         net (fo=2, routed)           0.194     1.870    blockmover_uut/RData_in[307]
    SLICE_X9Y22          LDCE                                         r  blockmover_uut/WData_reg[307]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NoteDisplay_uut/data_read_reg[461]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.204ns (51.942%)  route 0.189ns (48.058%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_exp_port (IN)
                         net (fo=0)                   0.000     0.000    clk_exp_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_exp_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_exp_port_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_exp_port_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.594     1.477    blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[26])
                                                      0.204     1.681 r  blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DOADO[26]
                         net (fo=2, routed)           0.189     1.870    NoteDisplay_uut/data_read_reg[639]_0[461]
    SLICE_X9Y17          FDRE                                         r  NoteDisplay_uut/data_read_reg[461]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockmover_uut/WData_reg[297]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.398ns  (logic 0.204ns (51.263%)  route 0.194ns (48.737%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_exp_port (IN)
                         net (fo=0)                   0.000     0.000    clk_exp_port
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_exp_port_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_exp_port_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_exp_port_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.589     1.472    blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y4          RAMB36E1                                     r  blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[12])
                                                      0.204     1.676 r  blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DOADO[12]
                         net (fo=2, routed)           0.194     1.870    blockmover_uut/RData_in[297]
    SLICE_X9Y21          LDCE                                         r  blockmover_uut/WData_reg[297]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           754 Endpoints
Min Delay           754 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SCI_in
                            (input port)
  Destination:            receiver/Baud_Counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.408ns  (logic 1.589ns (16.890%)  route 7.819ns (83.110%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  SCI_in (IN)
                         net (fo=0)                   0.000     0.000    SCI_in
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 f  SCI_in_IBUF_inst/O
                         net (fo=3, routed)           6.593     8.058    receiver/D[0]
    SLICE_X54Y29         LUT5 (Prop_lut5_I2_O)        0.124     8.182 r  receiver/Baud_Counter[11]_i_1/O
                         net (fo=12, routed)          1.226     9.408    receiver/clr_baud
    SLICE_X54Y35         FDRE                                         r  receiver/Baud_Counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_exp_port (IN)
                         net (fo=0)                   0.000     0.000    clk_exp_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_exp_port_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_exp_port_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_exp_port_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.447     4.788    receiver/clk_exp_port_IBUF_BUFG
    SLICE_X54Y35         FDRE                                         r  receiver/Baud_Counter_reg[10]/C

Slack:                    inf
  Source:                 SCI_in
                            (input port)
  Destination:            receiver/Baud_Counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.408ns  (logic 1.589ns (16.890%)  route 7.819ns (83.110%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  SCI_in (IN)
                         net (fo=0)                   0.000     0.000    SCI_in
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 f  SCI_in_IBUF_inst/O
                         net (fo=3, routed)           6.593     8.058    receiver/D[0]
    SLICE_X54Y29         LUT5 (Prop_lut5_I2_O)        0.124     8.182 r  receiver/Baud_Counter[11]_i_1/O
                         net (fo=12, routed)          1.226     9.408    receiver/clr_baud
    SLICE_X54Y35         FDRE                                         r  receiver/Baud_Counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_exp_port (IN)
                         net (fo=0)                   0.000     0.000    clk_exp_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_exp_port_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_exp_port_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_exp_port_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.447     4.788    receiver/clk_exp_port_IBUF_BUFG
    SLICE_X54Y35         FDRE                                         r  receiver/Baud_Counter_reg[11]/C

Slack:                    inf
  Source:                 SCI_in
                            (input port)
  Destination:            receiver/Baud_Counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.267ns  (logic 1.589ns (17.149%)  route 7.677ns (82.851%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  SCI_in (IN)
                         net (fo=0)                   0.000     0.000    SCI_in
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 f  SCI_in_IBUF_inst/O
                         net (fo=3, routed)           6.593     8.058    receiver/D[0]
    SLICE_X54Y29         LUT5 (Prop_lut5_I2_O)        0.124     8.182 r  receiver/Baud_Counter[11]_i_1/O
                         net (fo=12, routed)          1.085     9.267    receiver/clr_baud
    SLICE_X54Y34         FDRE                                         r  receiver/Baud_Counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_exp_port (IN)
                         net (fo=0)                   0.000     0.000    clk_exp_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_exp_port_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_exp_port_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_exp_port_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.446     4.787    receiver/clk_exp_port_IBUF_BUFG
    SLICE_X54Y34         FDRE                                         r  receiver/Baud_Counter_reg[6]/C

Slack:                    inf
  Source:                 SCI_in
                            (input port)
  Destination:            receiver/Baud_Counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.267ns  (logic 1.589ns (17.149%)  route 7.677ns (82.851%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  SCI_in (IN)
                         net (fo=0)                   0.000     0.000    SCI_in
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 f  SCI_in_IBUF_inst/O
                         net (fo=3, routed)           6.593     8.058    receiver/D[0]
    SLICE_X54Y29         LUT5 (Prop_lut5_I2_O)        0.124     8.182 r  receiver/Baud_Counter[11]_i_1/O
                         net (fo=12, routed)          1.085     9.267    receiver/clr_baud
    SLICE_X54Y34         FDRE                                         r  receiver/Baud_Counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_exp_port (IN)
                         net (fo=0)                   0.000     0.000    clk_exp_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_exp_port_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_exp_port_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_exp_port_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.446     4.787    receiver/clk_exp_port_IBUF_BUFG
    SLICE_X54Y34         FDRE                                         r  receiver/Baud_Counter_reg[7]/C

Slack:                    inf
  Source:                 SCI_in
                            (input port)
  Destination:            receiver/Baud_Counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.267ns  (logic 1.589ns (17.149%)  route 7.677ns (82.851%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  SCI_in (IN)
                         net (fo=0)                   0.000     0.000    SCI_in
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 f  SCI_in_IBUF_inst/O
                         net (fo=3, routed)           6.593     8.058    receiver/D[0]
    SLICE_X54Y29         LUT5 (Prop_lut5_I2_O)        0.124     8.182 r  receiver/Baud_Counter[11]_i_1/O
                         net (fo=12, routed)          1.085     9.267    receiver/clr_baud
    SLICE_X54Y34         FDRE                                         r  receiver/Baud_Counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_exp_port (IN)
                         net (fo=0)                   0.000     0.000    clk_exp_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_exp_port_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_exp_port_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_exp_port_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.446     4.787    receiver/clk_exp_port_IBUF_BUFG
    SLICE_X54Y34         FDRE                                         r  receiver/Baud_Counter_reg[8]/C

Slack:                    inf
  Source:                 SCI_in
                            (input port)
  Destination:            receiver/Baud_Counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.267ns  (logic 1.589ns (17.149%)  route 7.677ns (82.851%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  SCI_in (IN)
                         net (fo=0)                   0.000     0.000    SCI_in
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 f  SCI_in_IBUF_inst/O
                         net (fo=3, routed)           6.593     8.058    receiver/D[0]
    SLICE_X54Y29         LUT5 (Prop_lut5_I2_O)        0.124     8.182 r  receiver/Baud_Counter[11]_i_1/O
                         net (fo=12, routed)          1.085     9.267    receiver/clr_baud
    SLICE_X54Y34         FDRE                                         r  receiver/Baud_Counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_exp_port (IN)
                         net (fo=0)                   0.000     0.000    clk_exp_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_exp_port_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_exp_port_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_exp_port_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.446     4.787    receiver/clk_exp_port_IBUF_BUFG
    SLICE_X54Y34         FDRE                                         r  receiver/Baud_Counter_reg[9]/C

Slack:                    inf
  Source:                 SCI_in
                            (input port)
  Destination:            receiver/Baud_Counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.115ns  (logic 1.589ns (17.434%)  route 7.526ns (82.566%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  SCI_in (IN)
                         net (fo=0)                   0.000     0.000    SCI_in
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 f  SCI_in_IBUF_inst/O
                         net (fo=3, routed)           6.593     8.058    receiver/D[0]
    SLICE_X54Y29         LUT5 (Prop_lut5_I2_O)        0.124     8.182 r  receiver/Baud_Counter[11]_i_1/O
                         net (fo=12, routed)          0.933     9.115    receiver/clr_baud
    SLICE_X54Y33         FDRE                                         r  receiver/Baud_Counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_exp_port (IN)
                         net (fo=0)                   0.000     0.000    clk_exp_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_exp_port_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_exp_port_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_exp_port_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.445     4.786    receiver/clk_exp_port_IBUF_BUFG
    SLICE_X54Y33         FDRE                                         r  receiver/Baud_Counter_reg[1]/C

Slack:                    inf
  Source:                 SCI_in
                            (input port)
  Destination:            receiver/Baud_Counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.115ns  (logic 1.589ns (17.434%)  route 7.526ns (82.566%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  SCI_in (IN)
                         net (fo=0)                   0.000     0.000    SCI_in
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 f  SCI_in_IBUF_inst/O
                         net (fo=3, routed)           6.593     8.058    receiver/D[0]
    SLICE_X54Y29         LUT5 (Prop_lut5_I2_O)        0.124     8.182 r  receiver/Baud_Counter[11]_i_1/O
                         net (fo=12, routed)          0.933     9.115    receiver/clr_baud
    SLICE_X54Y33         FDRE                                         r  receiver/Baud_Counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_exp_port (IN)
                         net (fo=0)                   0.000     0.000    clk_exp_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_exp_port_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_exp_port_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_exp_port_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.445     4.786    receiver/clk_exp_port_IBUF_BUFG
    SLICE_X54Y33         FDRE                                         r  receiver/Baud_Counter_reg[2]/C

Slack:                    inf
  Source:                 SCI_in
                            (input port)
  Destination:            receiver/Baud_Counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.115ns  (logic 1.589ns (17.434%)  route 7.526ns (82.566%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  SCI_in (IN)
                         net (fo=0)                   0.000     0.000    SCI_in
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 f  SCI_in_IBUF_inst/O
                         net (fo=3, routed)           6.593     8.058    receiver/D[0]
    SLICE_X54Y29         LUT5 (Prop_lut5_I2_O)        0.124     8.182 r  receiver/Baud_Counter[11]_i_1/O
                         net (fo=12, routed)          0.933     9.115    receiver/clr_baud
    SLICE_X54Y33         FDRE                                         r  receiver/Baud_Counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_exp_port (IN)
                         net (fo=0)                   0.000     0.000    clk_exp_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_exp_port_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_exp_port_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_exp_port_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.445     4.786    receiver/clk_exp_port_IBUF_BUFG
    SLICE_X54Y33         FDRE                                         r  receiver/Baud_Counter_reg[3]/C

Slack:                    inf
  Source:                 SCI_in
                            (input port)
  Destination:            receiver/Baud_Counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.115ns  (logic 1.589ns (17.434%)  route 7.526ns (82.566%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  SCI_in (IN)
                         net (fo=0)                   0.000     0.000    SCI_in
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 f  SCI_in_IBUF_inst/O
                         net (fo=3, routed)           6.593     8.058    receiver/D[0]
    SLICE_X54Y29         LUT5 (Prop_lut5_I2_O)        0.124     8.182 r  receiver/Baud_Counter[11]_i_1/O
                         net (fo=12, routed)          0.933     9.115    receiver/clr_baud
    SLICE_X54Y33         FDRE                                         r  receiver/Baud_Counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_exp_port (IN)
                         net (fo=0)                   0.000     0.000    clk_exp_port
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_exp_port_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_exp_port_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_exp_port_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.445     4.786    receiver/clk_exp_port_IBUF_BUFG
    SLICE_X54Y33         FDRE                                         r  receiver/Baud_Counter_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockmover_uut/WData_reg[265]/G
                            (positive level-sensitive latch)
  Destination:            blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.264ns  (logic 0.158ns (59.836%)  route 0.106ns (40.164%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          LDCE                         0.000     0.000 r  blockmover_uut/WData_reg[265]/G
    SLICE_X9Y27          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  blockmover_uut/WData_reg[265]/Q
                         net (fo=1, routed)           0.106     0.264    blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/dina[49]
    RAMB36_X0Y5          RAMB36E1                                     r  blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_exp_port (IN)
                         net (fo=0)                   0.000     0.000    clk_exp_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_exp_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_exp_port_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_exp_port_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.863     1.991    blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK

Slack:                    inf
  Source:                 blockmover_uut/WData_reg[291]/G
                            (positive level-sensitive latch)
  Destination:            blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.264ns  (logic 0.158ns (59.836%)  route 0.106ns (40.164%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y24          LDCE                         0.000     0.000 r  blockmover_uut/WData_reg[291]/G
    SLICE_X9Y24          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  blockmover_uut/WData_reg[291]/Q
                         net (fo=1, routed)           0.106     0.264    blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/dina[3]
    RAMB36_X0Y4          RAMB36E1                                     r  blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_exp_port (IN)
                         net (fo=0)                   0.000     0.000    clk_exp_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_exp_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_exp_port_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_exp_port_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.866     1.994    blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK

Slack:                    inf
  Source:                 blockmover_uut/WData_reg[465]/G
                            (positive level-sensitive latch)
  Destination:            blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[30]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.264ns  (logic 0.158ns (59.836%)  route 0.106ns (40.164%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          LDCE                         0.000     0.000 r  blockmover_uut/WData_reg[465]/G
    SLICE_X9Y16          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  blockmover_uut/WData_reg[465]/Q
                         net (fo=1, routed)           0.106     0.264    blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/dina[33]
    RAMB36_X0Y3          RAMB36E1                                     r  blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[30]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_exp_port (IN)
                         net (fo=0)                   0.000     0.000    clk_exp_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_exp_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_exp_port_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_exp_port_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.871     1.999    blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK

Slack:                    inf
  Source:                 blockmover_uut/WData_reg[442]/G
                            (positive level-sensitive latch)
  Destination:            blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.264ns  (logic 0.158ns (59.836%)  route 0.106ns (40.164%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          LDCE                         0.000     0.000 r  blockmover_uut/WData_reg[442]/G
    SLICE_X9Y19          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  blockmover_uut/WData_reg[442]/Q
                         net (fo=1, routed)           0.106     0.264    blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/dina[10]
    RAMB36_X0Y3          RAMB36E1                                     r  blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_exp_port (IN)
                         net (fo=0)                   0.000     0.000    clk_exp_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_exp_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_exp_port_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_exp_port_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.871     1.999    blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK

Slack:                    inf
  Source:                 blockmover_uut/WData_reg[574]/G
                            (positive level-sensitive latch)
  Destination:            blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[31]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.264ns  (logic 0.158ns (59.836%)  route 0.106ns (40.164%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y29         LDCE                         0.000     0.000 r  blockmover_uut/WData_reg[574]/G
    SLICE_X49Y29         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  blockmover_uut/WData_reg[574]/Q
                         net (fo=1, routed)           0.106     0.264    blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/dina[70]
    RAMB36_X1Y5          RAMB36E1                                     r  blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[31]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_exp_port (IN)
                         net (fo=0)                   0.000     0.000    clk_exp_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_exp_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_exp_port_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_exp_port_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.863     1.991    blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK

Slack:                    inf
  Source:                 blockmover_uut/WData_reg[625]/G
                            (positive level-sensitive latch)
  Destination:            blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[17]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.264ns  (logic 0.158ns (59.836%)  route 0.106ns (40.164%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y33         LDCE                         0.000     0.000 r  blockmover_uut/WData_reg[625]/G
    SLICE_X49Y33         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  blockmover_uut/WData_reg[625]/Q
                         net (fo=1, routed)           0.106     0.264    blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/dina[49]
    RAMB36_X1Y6          RAMB36E1                                     r  blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[17]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_exp_port (IN)
                         net (fo=0)                   0.000     0.000    clk_exp_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_exp_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_exp_port_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_exp_port_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.869     1.997    blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK

Slack:                    inf
  Source:                 blockmover_uut/WData_reg[191]/G
                            (positive level-sensitive latch)
  Destination:            blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.265ns  (logic 0.158ns (59.665%)  route 0.107ns (40.335%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y21         LDCE                         0.000     0.000 r  blockmover_uut/WData_reg[191]/G
    SLICE_X49Y21         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  blockmover_uut/WData_reg[191]/Q
                         net (fo=1, routed)           0.107     0.265    blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/dina[47]
    RAMB36_X1Y4          RAMB36E1                                     r  blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_exp_port (IN)
                         net (fo=0)                   0.000     0.000    clk_exp_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_exp_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_exp_port_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_exp_port_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.866     1.994    blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK

Slack:                    inf
  Source:                 blockmover_uut/WData_reg[205]/G
                            (positive level-sensitive latch)
  Destination:            blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[23]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.265ns  (logic 0.158ns (59.665%)  route 0.107ns (40.335%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y23         LDCE                         0.000     0.000 r  blockmover_uut/WData_reg[205]/G
    SLICE_X49Y23         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  blockmover_uut/WData_reg[205]/Q
                         net (fo=1, routed)           0.107     0.265    blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/dina[61]
    RAMB36_X1Y4          RAMB36E1                                     r  blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[23]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_exp_port (IN)
                         net (fo=0)                   0.000     0.000    clk_exp_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_exp_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_exp_port_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_exp_port_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.866     1.994    blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK

Slack:                    inf
  Source:                 blockmover_uut/WData_reg[183]/G
                            (positive level-sensitive latch)
  Destination:            blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.265ns  (logic 0.158ns (59.665%)  route 0.107ns (40.335%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y23         LDCE                         0.000     0.000 r  blockmover_uut/WData_reg[183]/G
    SLICE_X49Y23         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  blockmover_uut/WData_reg[183]/Q
                         net (fo=1, routed)           0.107     0.265    blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/dina[39]
    RAMB36_X1Y4          RAMB36E1                                     r  blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_exp_port (IN)
                         net (fo=0)                   0.000     0.000    clk_exp_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_exp_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_exp_port_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_exp_port_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.866     1.994    blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK

Slack:                    inf
  Source:                 blockmover_uut/WData_reg[226]/G
                            (positive level-sensitive latch)
  Destination:            blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.265ns  (logic 0.158ns (59.665%)  route 0.107ns (40.335%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          LDCE                         0.000     0.000 r  blockmover_uut/WData_reg[226]/G
    SLICE_X9Y29          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  blockmover_uut/WData_reg[226]/Q
                         net (fo=1, routed)           0.107     0.265    blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/dina[10]
    RAMB36_X0Y5          RAMB36E1                                     r  blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_exp_port (IN)
                         net (fo=0)                   0.000     0.000    clk_exp_port
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_exp_port_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_exp_port_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_exp_port_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.863     1.991    blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  blk_mem_uut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK





