
*** Running vivado
    with args -log zybo_design_toplevel_0_4.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source zybo_design_toplevel_0_4.tcl


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source zybo_design_toplevel_0_4.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/tomster12/files/EMBS/zybo-z7-hdmi/hardware/zybo_z7_hdmi_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/tomster12/files/EMBS/vitis_hls/assessment'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top zybo_design_toplevel_0_4 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1019458
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2280.859 ; gain = 0.000 ; free physical = 165 ; free virtual = 3074
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'zybo_design_toplevel_0_4' [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_toplevel_0_4/synth/zybo_design_toplevel_0_4.v:59]
INFO: [Synth 8-6157] synthesizing module 'toplevel' [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ipshared/0737/hdl/verilog/toplevel.v:12]
	Parameter ap_ST_fsm_state1 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state12 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state13 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state14 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state15 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state16 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state17 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state18 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state50 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state51 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state52 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state53 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state54 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state55 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state56 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state57 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state58 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state59 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state60 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state61 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state62 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state63 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state64 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state65 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state66 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state67 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state68 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state69 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state70 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state71 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state72 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state73 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state74 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state75 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state76 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state77 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state78 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state79 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state80 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state81 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state82 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state83 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state84 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state85 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state86 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state87 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state88 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state89 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state90 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state91 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state92 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state93 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state94 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state95 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state96 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state97 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state98 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state99 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state100 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state101 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state102 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state103 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state104 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state105 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state106 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state107 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state108 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state109 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state110 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state111 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state112 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state113 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state114 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state115 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state116 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state117 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state118 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state119 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state120 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state121 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state122 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state123 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state124 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state125 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state126 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state127 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state128 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state129 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state130 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state131 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state132 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state133 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state134 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state135 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state136 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state137 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state138 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state139 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state140 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state141 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state142 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state143 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state144 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state145 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state146 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state147 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state148 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state149 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state150 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state151 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state152 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state153 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state154 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state155 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state156 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state157 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state158 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state159 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state160 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state161 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state162 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state163 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state164 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state165 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state166 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state167 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state168 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state169 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state170 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state171 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state172 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state173 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state174 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state175 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state176 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state177 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state178 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state179 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state180 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state181 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state182 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state183 bound to: 238'b0000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state184 bound to: 238'b0000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state185 bound to: 238'b0000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state186 bound to: 238'b0000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state187 bound to: 238'b0000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state188 bound to: 238'b0000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state189 bound to: 238'b0000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state190 bound to: 238'b0000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state191 bound to: 238'b0000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state192 bound to: 238'b0000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state193 bound to: 238'b0000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state194 bound to: 238'b0000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state195 bound to: 238'b0000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state196 bound to: 238'b0000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state197 bound to: 238'b0000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state198 bound to: 238'b0000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state199 bound to: 238'b0000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state200 bound to: 238'b0000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state201 bound to: 238'b0000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state202 bound to: 238'b0000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state203 bound to: 238'b0000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state204 bound to: 238'b0000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state205 bound to: 238'b0000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state206 bound to: 238'b0000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state207 bound to: 238'b0000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state208 bound to: 238'b0000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state209 bound to: 238'b0000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state210 bound to: 238'b0000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state211 bound to: 238'b0000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state212 bound to: 238'b0000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state213 bound to: 238'b0000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state214 bound to: 238'b0000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state215 bound to: 238'b0000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state216 bound to: 238'b0000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state217 bound to: 238'b0000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state218 bound to: 238'b0000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state219 bound to: 238'b0000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state220 bound to: 238'b0000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state221 bound to: 238'b0000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state222 bound to: 238'b0000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state223 bound to: 238'b0000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state224 bound to: 238'b0000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state225 bound to: 238'b0000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state226 bound to: 238'b0000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state227 bound to: 238'b0000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state228 bound to: 238'b0000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state229 bound to: 238'b0000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state230 bound to: 238'b0000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state231 bound to: 238'b0000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state232 bound to: 238'b0000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state233 bound to: 238'b0000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state234 bound to: 238'b0000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state235 bound to: 238'b0000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state236 bound to: 238'b0000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state237 bound to: 238'b0000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state238 bound to: 238'b0000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state239 bound to: 238'b0000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state240 bound to: 238'b0000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state241 bound to: 238'b0001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state242 bound to: 238'b0010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state243 bound to: 238'b0100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state244 bound to: 238'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_AXILITES_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AXILITES_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CONTROL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CONTROL_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_MAXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_MAXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_MAXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MAXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_MAXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_MAXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_MAXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_MAXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_MAXI_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_MAXI_PROT_VALUE bound to: 3'b000 
	Parameter C_M_AXI_MAXI_CACHE_VALUE bound to: 4'b0011 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AXILITES_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_CONTROL_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_MAXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'toplevel_local_world' [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ipshared/0737/hdl/verilog/toplevel_local_world.v:40]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 7813 - type: integer 
	Parameter AddressWidth bound to: 13 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'toplevel_local_world_ram' [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ipshared/0737/hdl/verilog/toplevel_local_world.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 13 - type: integer 
	Parameter MEM_SIZE bound to: 7813 - type: integer 
INFO: [Synth 8-3876] $readmem data file './toplevel_local_world_ram.dat' is read successfully [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ipshared/0737/hdl/verilog/toplevel_local_world.v:22]
INFO: [Synth 8-6155] done synthesizing module 'toplevel_local_world_ram' (1#1) [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ipshared/0737/hdl/verilog/toplevel_local_world.v:6]
INFO: [Synth 8-6155] done synthesizing module 'toplevel_local_world' (2#1) [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ipshared/0737/hdl/verilog/toplevel_local_world.v:40]
INFO: [Synth 8-6157] synthesizing module 'toplevel_waypoints_x_V' [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ipshared/0737/hdl/verilog/toplevel_waypoints_x_V.v:51]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'toplevel_waypoints_x_V_ram' [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ipshared/0737/hdl/verilog/toplevel_waypoints_x_V.v:6]
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-3876] $readmem data file './toplevel_waypoints_x_V_ram.dat' is read successfully [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ipshared/0737/hdl/verilog/toplevel_waypoints_x_V.v:25]
INFO: [Synth 8-6155] done synthesizing module 'toplevel_waypoints_x_V_ram' (3#1) [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ipshared/0737/hdl/verilog/toplevel_waypoints_x_V.v:6]
INFO: [Synth 8-6155] done synthesizing module 'toplevel_waypoints_x_V' (4#1) [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ipshared/0737/hdl/verilog/toplevel_waypoints_x_V.v:51]
INFO: [Synth 8-6157] synthesizing module 'toplevel_grid_info_V' [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ipshared/0737/hdl/verilog/toplevel_grid_info_V.v:40]
	Parameter DataWidth bound to: 3 - type: integer 
	Parameter AddressRange bound to: 250000 - type: integer 
	Parameter AddressWidth bound to: 18 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'toplevel_grid_info_V_ram' [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ipshared/0737/hdl/verilog/toplevel_grid_info_V.v:6]
	Parameter DWIDTH bound to: 3 - type: integer 
	Parameter AWIDTH bound to: 18 - type: integer 
	Parameter MEM_SIZE bound to: 250000 - type: integer 
INFO: [Synth 8-3876] $readmem data file './toplevel_grid_info_V_ram.dat' is read successfully [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ipshared/0737/hdl/verilog/toplevel_grid_info_V.v:22]
INFO: [Synth 8-6155] done synthesizing module 'toplevel_grid_info_V_ram' (5#1) [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ipshared/0737/hdl/verilog/toplevel_grid_info_V.v:6]
INFO: [Synth 8-6155] done synthesizing module 'toplevel_grid_info_V' (6#1) [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ipshared/0737/hdl/verilog/toplevel_grid_info_V.v:40]
INFO: [Synth 8-6157] synthesizing module 'toplevel_open_set_heap_f_score_V' [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ipshared/0737/hdl/verilog/toplevel_open_set_heap_f_score_V.v:40]
	Parameter DataWidth bound to: 11 - type: integer 
	Parameter AddressRange bound to: 5000 - type: integer 
	Parameter AddressWidth bound to: 13 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'toplevel_open_set_heap_f_score_V_ram' [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ipshared/0737/hdl/verilog/toplevel_open_set_heap_f_score_V.v:6]
	Parameter DWIDTH bound to: 11 - type: integer 
	Parameter AWIDTH bound to: 13 - type: integer 
	Parameter MEM_SIZE bound to: 5000 - type: integer 
INFO: [Synth 8-3876] $readmem data file './toplevel_open_set_heap_f_score_V_ram.dat' is read successfully [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ipshared/0737/hdl/verilog/toplevel_open_set_heap_f_score_V.v:22]
INFO: [Synth 8-6155] done synthesizing module 'toplevel_open_set_heap_f_score_V_ram' (7#1) [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ipshared/0737/hdl/verilog/toplevel_open_set_heap_f_score_V.v:6]
INFO: [Synth 8-6155] done synthesizing module 'toplevel_open_set_heap_f_score_V' (8#1) [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ipshared/0737/hdl/verilog/toplevel_open_set_heap_f_score_V.v:40]
INFO: [Synth 8-6157] synthesizing module 'toplevel_open_set_heap_x_V' [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ipshared/0737/hdl/verilog/toplevel_open_set_heap_x_V.v:40]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 5000 - type: integer 
	Parameter AddressWidth bound to: 13 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'toplevel_open_set_heap_x_V_ram' [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ipshared/0737/hdl/verilog/toplevel_open_set_heap_x_V.v:6]
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 13 - type: integer 
	Parameter MEM_SIZE bound to: 5000 - type: integer 
INFO: [Synth 8-3876] $readmem data file './toplevel_open_set_heap_x_V_ram.dat' is read successfully [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ipshared/0737/hdl/verilog/toplevel_open_set_heap_x_V.v:22]
INFO: [Synth 8-6155] done synthesizing module 'toplevel_open_set_heap_x_V_ram' (9#1) [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ipshared/0737/hdl/verilog/toplevel_open_set_heap_x_V.v:6]
INFO: [Synth 8-6155] done synthesizing module 'toplevel_open_set_heap_x_V' (10#1) [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ipshared/0737/hdl/verilog/toplevel_open_set_heap_x_V.v:40]
INFO: [Synth 8-6157] synthesizing module 'toplevel_dx' [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ipshared/0737/hdl/verilog/toplevel_dx.v:39]
	Parameter DataWidth bound to: 2 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'toplevel_dx_rom' [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ipshared/0737/hdl/verilog/toplevel_dx.v:6]
	Parameter DWIDTH bound to: 2 - type: integer 
	Parameter AWIDTH bound to: 2 - type: integer 
	Parameter MEM_SIZE bound to: 4 - type: integer 
INFO: [Synth 8-3876] $readmem data file './toplevel_dx_rom.dat' is read successfully [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ipshared/0737/hdl/verilog/toplevel_dx.v:21]
INFO: [Synth 8-6155] done synthesizing module 'toplevel_dx_rom' (11#1) [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ipshared/0737/hdl/verilog/toplevel_dx.v:6]
INFO: [Synth 8-6155] done synthesizing module 'toplevel_dx' (12#1) [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ipshared/0737/hdl/verilog/toplevel_dx.v:39]
INFO: [Synth 8-6157] synthesizing module 'toplevel_dy' [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ipshared/0737/hdl/verilog/toplevel_dy.v:39]
	Parameter DataWidth bound to: 2 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'toplevel_dy_rom' [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ipshared/0737/hdl/verilog/toplevel_dy.v:6]
	Parameter DWIDTH bound to: 2 - type: integer 
	Parameter AWIDTH bound to: 2 - type: integer 
	Parameter MEM_SIZE bound to: 4 - type: integer 
INFO: [Synth 8-3876] $readmem data file './toplevel_dy_rom.dat' is read successfully [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ipshared/0737/hdl/verilog/toplevel_dy.v:21]
INFO: [Synth 8-6155] done synthesizing module 'toplevel_dy_rom' (13#1) [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ipshared/0737/hdl/verilog/toplevel_dy.v:6]
INFO: [Synth 8-6155] done synthesizing module 'toplevel_dy' (14#1) [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ipshared/0737/hdl/verilog/toplevel_dy.v:39]
INFO: [Synth 8-6157] synthesizing module 'toplevel_AXILiteS_s_axi' [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ipshared/0737/hdl/verilog/toplevel_AXILiteS_s_axi.v:6]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 5'b00000 
	Parameter ADDR_GIE bound to: 5'b00100 
	Parameter ADDR_IER bound to: 5'b01000 
	Parameter ADDR_ISR bound to: 5'b01100 
	Parameter ADDR_CODE_DATA_0 bound to: 5'b10000 
	Parameter ADDR_CODE_CTRL bound to: 5'b10100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 5 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ipshared/0737/hdl/verilog/toplevel_AXILiteS_s_axi.v:196]
INFO: [Synth 8-6155] done synthesizing module 'toplevel_AXILiteS_s_axi' (15#1) [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ipshared/0737/hdl/verilog/toplevel_AXILiteS_s_axi.v:6]
INFO: [Synth 8-6157] synthesizing module 'toplevel_control_s_axi' [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ipshared/0737/hdl/verilog/toplevel_control_s_axi.v:6]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_RAM_DATA_0 bound to: 5'b10000 
	Parameter ADDR_RAM_DATA_1 bound to: 5'b10100 
	Parameter ADDR_RAM_CTRL bound to: 5'b11000 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 5 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ipshared/0737/hdl/verilog/toplevel_control_s_axi.v:164]
INFO: [Synth 8-6155] done synthesizing module 'toplevel_control_s_axi' (16#1) [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ipshared/0737/hdl/verilog/toplevel_control_s_axi.v:6]
INFO: [Synth 8-6157] synthesizing module 'toplevel_MAXI_m_axi' [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ipshared/0737/hdl/verilog/toplevel_MAXI_m_axi.v:8]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 3'b000 
	Parameter C_CACHE_VALUE bound to: 4'b0011 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'toplevel_MAXI_m_axi_write' [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ipshared/0737/hdl/verilog/toplevel_MAXI_m_axi.v:1729]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 3'b000 
	Parameter C_CACHE_VALUE bound to: 4'b0011 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'toplevel_MAXI_m_axi_fifo' [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ipshared/0737/hdl/verilog/toplevel_MAXI_m_axi.v:418]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'toplevel_MAXI_m_axi_fifo' (17#1) [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ipshared/0737/hdl/verilog/toplevel_MAXI_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'toplevel_MAXI_m_axi_reg_slice' [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ipshared/0737/hdl/verilog/toplevel_MAXI_m_axi.v:314]
	Parameter N bound to: 96 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'toplevel_MAXI_m_axi_reg_slice' (18#1) [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ipshared/0737/hdl/verilog/toplevel_MAXI_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'toplevel_MAXI_m_axi_fifo__parameterized0' [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ipshared/0737/hdl/verilog/toplevel_MAXI_m_axi.v:418]
	Parameter DATA_BITS bound to: 96 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'toplevel_MAXI_m_axi_fifo__parameterized0' (18#1) [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ipshared/0737/hdl/verilog/toplevel_MAXI_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'toplevel_MAXI_m_axi_buffer' [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ipshared/0737/hdl/verilog/toplevel_MAXI_m_axi.v:529]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ipshared/0737/hdl/verilog/toplevel_MAXI_m_axi.v:582]
INFO: [Synth 8-6155] done synthesizing module 'toplevel_MAXI_m_axi_buffer' (19#1) [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ipshared/0737/hdl/verilog/toplevel_MAXI_m_axi.v:529]
INFO: [Synth 8-6157] synthesizing module 'toplevel_MAXI_m_axi_fifo__parameterized1' [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ipshared/0737/hdl/verilog/toplevel_MAXI_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'toplevel_MAXI_m_axi_fifo__parameterized1' (19#1) [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ipshared/0737/hdl/verilog/toplevel_MAXI_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'toplevel_MAXI_m_axi_fifo__parameterized2' [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ipshared/0737/hdl/verilog/toplevel_MAXI_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'toplevel_MAXI_m_axi_fifo__parameterized2' (19#1) [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ipshared/0737/hdl/verilog/toplevel_MAXI_m_axi.v:418]
INFO: [Synth 8-6155] done synthesizing module 'toplevel_MAXI_m_axi_write' (20#1) [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ipshared/0737/hdl/verilog/toplevel_MAXI_m_axi.v:1729]
INFO: [Synth 8-6157] synthesizing module 'toplevel_MAXI_m_axi_read' [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ipshared/0737/hdl/verilog/toplevel_MAXI_m_axi.v:932]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 3'b000 
	Parameter C_CACHE_VALUE bound to: 4'b0011 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'toplevel_MAXI_m_axi_buffer__parameterized0' [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ipshared/0737/hdl/verilog/toplevel_MAXI_m_axi.v:529]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ipshared/0737/hdl/verilog/toplevel_MAXI_m_axi.v:582]
INFO: [Synth 8-6155] done synthesizing module 'toplevel_MAXI_m_axi_buffer__parameterized0' (20#1) [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ipshared/0737/hdl/verilog/toplevel_MAXI_m_axi.v:529]
INFO: [Synth 8-6157] synthesizing module 'toplevel_MAXI_m_axi_reg_slice__parameterized0' [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ipshared/0737/hdl/verilog/toplevel_MAXI_m_axi.v:314]
	Parameter N bound to: 34 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'toplevel_MAXI_m_axi_reg_slice__parameterized0' (20#1) [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ipshared/0737/hdl/verilog/toplevel_MAXI_m_axi.v:314]
INFO: [Synth 8-6155] done synthesizing module 'toplevel_MAXI_m_axi_read' (21#1) [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ipshared/0737/hdl/verilog/toplevel_MAXI_m_axi.v:932]
INFO: [Synth 8-6157] synthesizing module 'toplevel_MAXI_m_axi_throttle' [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ipshared/0737/hdl/verilog/toplevel_MAXI_m_axi.v:710]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'toplevel_MAXI_m_axi_throttle' (22#1) [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ipshared/0737/hdl/verilog/toplevel_MAXI_m_axi.v:710]
INFO: [Synth 8-6155] done synthesizing module 'toplevel_MAXI_m_axi' (23#1) [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ipshared/0737/hdl/verilog/toplevel_MAXI_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'toplevel_os_sift_up_moves_node_f_score_V' [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ipshared/0737/hdl/verilog/toplevel_os_sift_up_moves_node_f_score_V.v:50]
	Parameter DataWidth bound to: 11 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'toplevel_os_sift_up_moves_node_f_score_V_ram' [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ipshared/0737/hdl/verilog/toplevel_os_sift_up_moves_node_f_score_V.v:6]
	Parameter DWIDTH bound to: 11 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'toplevel_os_sift_up_moves_node_f_score_V_ram' (24#1) [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ipshared/0737/hdl/verilog/toplevel_os_sift_up_moves_node_f_score_V.v:6]
INFO: [Synth 8-6155] done synthesizing module 'toplevel_os_sift_up_moves_node_f_score_V' (25#1) [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ipshared/0737/hdl/verilog/toplevel_os_sift_up_moves_node_f_score_V.v:50]
INFO: [Synth 8-6157] synthesizing module 'toplevel_os_sift_up_moves_node_x_V' [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ipshared/0737/hdl/verilog/toplevel_os_sift_up_moves_node_x_V.v:50]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'toplevel_os_sift_up_moves_node_x_V_ram' [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ipshared/0737/hdl/verilog/toplevel_os_sift_up_moves_node_x_V.v:6]
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'toplevel_os_sift_up_moves_node_x_V_ram' (26#1) [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ipshared/0737/hdl/verilog/toplevel_os_sift_up_moves_node_x_V.v:6]
INFO: [Synth 8-6155] done synthesizing module 'toplevel_os_sift_up_moves_node_x_V' (27#1) [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ipshared/0737/hdl/verilog/toplevel_os_sift_up_moves_node_x_V.v:50]
INFO: [Synth 8-6157] synthesizing module 'toplevel_os_sift_up_moves_target' [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ipshared/0737/hdl/verilog/toplevel_os_sift_up_moves_target.v:50]
	Parameter DataWidth bound to: 13 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'toplevel_os_sift_up_moves_target_ram' [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ipshared/0737/hdl/verilog/toplevel_os_sift_up_moves_target.v:6]
	Parameter DWIDTH bound to: 13 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'toplevel_os_sift_up_moves_target_ram' (28#1) [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ipshared/0737/hdl/verilog/toplevel_os_sift_up_moves_target.v:6]
INFO: [Synth 8-6155] done synthesizing module 'toplevel_os_sift_up_moves_target' (29#1) [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ipshared/0737/hdl/verilog/toplevel_os_sift_up_moves_target.v:50]
INFO: [Synth 8-6157] synthesizing module 'toplevel_os_sift_up' [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ipshared/0737/hdl/verilog/toplevel_os_sift_up.v:10]
	Parameter ap_ST_fsm_state1 bound to: 43'b0000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 43'b0000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 43'b0000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 43'b0000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 43'b0000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 43'b0000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 43'b0000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 43'b0000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 43'b0000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 43'b0000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 43'b0000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 43'b0000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 43'b0000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 43'b0000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 43'b0000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 43'b0000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 43'b0000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 43'b0000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 43'b0000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 43'b0000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 43'b0000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 43'b0000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 43'b0000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 43'b0000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 43'b0000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 43'b0000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 43'b0000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 43'b0000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 43'b0000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 43'b0000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 43'b0000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 43'b0000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 43'b0000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 43'b0000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 43'b0000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 43'b0000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 43'b0000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 43'b0000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 43'b0000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 43'b0001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 43'b0010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 43'b0100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 43'b1000000000000000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'toplevel_os_sift_up' (30#1) [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ipshared/0737/hdl/verilog/toplevel_os_sift_up.v:10]
INFO: [Synth 8-6157] synthesizing module 'toplevel_mul_mul_16ns_16ns_18_4_1' [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ipshared/0737/hdl/verilog/toplevel_mul_mul_16ns_16ns_18_4_1.v:32]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'toplevel_mul_mul_16ns_16ns_18_4_1_DSP48_0' [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ipshared/0737/hdl/verilog/toplevel_mul_mul_16ns_16ns_18_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'toplevel_mul_mul_16ns_16ns_18_4_1_DSP48_0' (31#1) [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ipshared/0737/hdl/verilog/toplevel_mul_mul_16ns_16ns_18_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'toplevel_mul_mul_16ns_16ns_18_4_1' (32#1) [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ipshared/0737/hdl/verilog/toplevel_mul_mul_16ns_16ns_18_4_1.v:32]
INFO: [Synth 8-6157] synthesizing module 'toplevel_mul_mul_16ns_9ns_18_4_1' [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ipshared/0737/hdl/verilog/toplevel_mul_mul_16ns_9ns_18_4_1.v:32]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'toplevel_mul_mul_16ns_9ns_18_4_1_DSP48_1' [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ipshared/0737/hdl/verilog/toplevel_mul_mul_16ns_9ns_18_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'toplevel_mul_mul_16ns_9ns_18_4_1_DSP48_1' (33#1) [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ipshared/0737/hdl/verilog/toplevel_mul_mul_16ns_9ns_18_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'toplevel_mul_mul_16ns_9ns_18_4_1' (34#1) [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ipshared/0737/hdl/verilog/toplevel_mul_mul_16ns_9ns_18_4_1.v:32]
INFO: [Synth 8-6157] synthesizing module 'toplevel_mac_muladd_16ns_9ns_9ns_18_4_1' [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ipshared/0737/hdl/verilog/toplevel_mac_muladd_16ns_9ns_9ns_18_4_1.v:46]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter din2_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'toplevel_mac_muladd_16ns_9ns_9ns_18_4_1_DSP48_2' [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ipshared/0737/hdl/verilog/toplevel_mac_muladd_16ns_9ns_9ns_18_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'toplevel_mac_muladd_16ns_9ns_9ns_18_4_1_DSP48_2' (35#1) [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ipshared/0737/hdl/verilog/toplevel_mac_muladd_16ns_9ns_9ns_18_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'toplevel_mac_muladd_16ns_9ns_9ns_18_4_1' (36#1) [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ipshared/0737/hdl/verilog/toplevel_mac_muladd_16ns_9ns_9ns_18_4_1.v:46]
INFO: [Synth 8-6155] done synthesizing module 'toplevel' (37#1) [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ipshared/0737/hdl/verilog/toplevel.v:12]
INFO: [Synth 8-6155] done synthesizing module 'zybo_design_toplevel_0_4' (38#1) [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_toplevel_0_4/synth/zybo_design_toplevel_0_4.v:59]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2290.883 ; gain = 10.023 ; free physical = 780 ; free virtual = 3681
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2290.883 ; gain = 10.023 ; free physical = 778 ; free virtual = 3678
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2290.883 ; gain = 10.023 ; free physical = 778 ; free virtual = 3678
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2290.883 ; gain = 0.000 ; free physical = 748 ; free virtual = 3648
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_toplevel_0_4/constraints/toplevel_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_toplevel_0_4/constraints/toplevel_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/tomster12/files/EMBS/vivado/vivado.runs/zybo_design_toplevel_0_4_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/tomster12/files/EMBS/vivado/vivado.runs/zybo_design_toplevel_0_4_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2476.508 ; gain = 0.000 ; free physical = 536 ; free virtual = 3436
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2486.414 ; gain = 9.906 ; free physical = 532 ; free virtual = 3433
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2486.414 ; gain = 205.555 ; free physical = 735 ; free virtual = 3635
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2486.414 ; gain = 205.555 ; free physical = 735 ; free virtual = 3635
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/tomster12/files/EMBS/vivado/vivado.runs/zybo_design_toplevel_0_4_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2486.414 ; gain = 205.555 ; free physical = 735 ; free virtual = 3635
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'toplevel_AXILiteS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'toplevel_AXILiteS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'toplevel_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'toplevel_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'toplevel_MAXI_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'toplevel_MAXI_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'toplevel_AXILiteS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'toplevel_AXILiteS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'toplevel_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'toplevel_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'toplevel_MAXI_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'toplevel_MAXI_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-3971] The signal "toplevel_os_sift_up_moves_node_f_score_V_ram:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "toplevel_os_sift_up_moves_node_x_V_ram:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "toplevel_os_sift_up_moves_target_ram:/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2486.414 ; gain = 205.555 ; free physical = 728 ; free virtual = 3633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 8     
	   2 Input   52 Bit       Adders := 2     
	   2 Input   32 Bit       Adders := 4     
	   2 Input   20 Bit       Adders := 1     
	   2 Input   18 Bit       Adders := 4     
	   2 Input   17 Bit       Adders := 31    
	   2 Input   16 Bit       Adders := 33    
	   2 Input   15 Bit       Adders := 1     
	   2 Input   14 Bit       Adders := 5     
	   3 Input   14 Bit       Adders := 1     
	   2 Input   13 Bit       Adders := 6     
	   2 Input   12 Bit       Adders := 5     
	   2 Input   11 Bit       Adders := 3     
	   3 Input   11 Bit       Adders := 4     
	   3 Input   10 Bit       Adders := 9     
	   2 Input    9 Bit       Adders := 12    
	   2 Input    8 Bit       Adders := 10    
	   2 Input    6 Bit       Adders := 3     
	   2 Input    5 Bit       Adders := 3     
	   2 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 9     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 9     
+---Registers : 
	               96 Bit    Registers := 6     
	               64 Bit    Registers := 13    
	               63 Bit    Registers := 3     
	               52 Bit    Registers := 2     
	               43 Bit    Registers := 1     
	               36 Bit    Registers := 3     
	               35 Bit    Registers := 3     
	               34 Bit    Registers := 2     
	               32 Bit    Registers := 26    
	               25 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               20 Bit    Registers := 4     
	               18 Bit    Registers := 15    
	               16 Bit    Registers := 49    
	               15 Bit    Registers := 12    
	               14 Bit    Registers := 4     
	               13 Bit    Registers := 63    
	               12 Bit    Registers := 7     
	               11 Bit    Registers := 25    
	               10 Bit    Registers := 6     
	                9 Bit    Registers := 56    
	                8 Bit    Registers := 20    
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 6     
	                5 Bit    Registers := 17    
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 10    
	                2 Bit    Registers := 17    
	                1 Bit    Registers := 168   
+---RAMs : 
	             732K Bit	(250000 X 3 bit)          RAMs := 1     
	             244K Bit	(7813 X 32 bit)          RAMs := 1     
	               9K Bit	(256 X 36 bit)          RAMs := 1     
	               8K Bit	(256 X 35 bit)          RAMs := 1     
	              208 Bit	(16 X 13 bit)          RAMs := 2     
	              176 Bit	(16 X 11 bit)          RAMs := 4     
	              144 Bit	(16 X 9 bit)          RAMs := 6     
+---Muxes : 
	   2 Input  238 Bit        Muxes := 1     
	 239 Input  238 Bit        Muxes := 1     
	   2 Input  234 Bit        Muxes := 1     
	   2 Input  233 Bit        Muxes := 1     
	   3 Input  232 Bit        Muxes := 1     
	   2 Input  231 Bit        Muxes := 1     
	   2 Input  227 Bit        Muxes := 1     
	   2 Input  226 Bit        Muxes := 1     
	   2 Input  190 Bit        Muxes := 2     
	   2 Input  189 Bit        Muxes := 1     
	   2 Input  185 Bit        Muxes := 1     
	   2 Input  184 Bit        Muxes := 1     
	   2 Input  183 Bit        Muxes := 1     
	   3 Input  182 Bit        Muxes := 1     
	   2 Input  180 Bit        Muxes := 1     
	   2 Input  179 Bit        Muxes := 4     
	   2 Input  178 Bit        Muxes := 1     
	   3 Input  176 Bit        Muxes := 1     
	   2 Input  175 Bit        Muxes := 2     
	   4 Input  175 Bit        Muxes := 2     
	   3 Input  175 Bit        Muxes := 1     
	   2 Input  172 Bit        Muxes := 3     
	   2 Input  165 Bit        Muxes := 1     
	   2 Input  164 Bit        Muxes := 1     
	   2 Input  163 Bit        Muxes := 2     
	   2 Input  160 Bit        Muxes := 3     
	   2 Input  150 Bit        Muxes := 1     
	   2 Input  149 Bit        Muxes := 1     
	   2 Input  148 Bit        Muxes := 2     
	   2 Input  145 Bit        Muxes := 3     
	   2 Input  138 Bit        Muxes := 1     
	   2 Input  137 Bit        Muxes := 1     
	   2 Input  136 Bit        Muxes := 3     
	   2 Input  133 Bit        Muxes := 3     
	   2 Input  118 Bit        Muxes := 1     
	   2 Input  116 Bit        Muxes := 1     
	   2 Input  115 Bit        Muxes := 16    
	   2 Input   96 Bit        Muxes := 2     
	   2 Input   64 Bit        Muxes := 12    
	   2 Input   52 Bit        Muxes := 2     
	   2 Input   43 Bit        Muxes := 1     
	   3 Input   43 Bit        Muxes := 1     
	   2 Input   41 Bit        Muxes := 32    
	   3 Input   41 Bit        Muxes := 1     
	   2 Input   36 Bit        Muxes := 1     
	   2 Input   35 Bit        Muxes := 1     
	   2 Input   34 Bit        Muxes := 2     
	   2 Input   33 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 31    
	   3 Input   32 Bit        Muxes := 1     
	   3 Input   27 Bit        Muxes := 1     
	   2 Input   25 Bit        Muxes := 2     
	   2 Input   20 Bit        Muxes := 3     
	   2 Input   18 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 52    
	   4 Input   16 Bit        Muxes := 1     
	   2 Input   15 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 5     
	   2 Input   12 Bit        Muxes := 1     
	   4 Input   12 Bit        Muxes := 2     
	   2 Input   11 Bit        Muxes := 45    
	   2 Input   10 Bit        Muxes := 18    
	   3 Input   10 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 14    
	   2 Input    8 Bit        Muxes := 13    
	   4 Input    8 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 1     
	  17 Input    5 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 9     
	   8 Input    4 Bit        Muxes := 2     
	   3 Input    3 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 10    
	   2 Input    2 Bit        Muxes := 42    
	   3 Input    2 Bit        Muxes := 9     
	   5 Input    2 Bit        Muxes := 5     
	   2 Input    1 Bit        Muxes := 108   
	  17 Input    1 Bit        Muxes := 2     
	  16 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP mul_mul_16ns_16ns_18_4_1_U9/toplevel_mul_mul_16ns_16ns_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register op2_assign_reg_7235_reg is absorbed into DSP mul_mul_16ns_16ns_18_4_1_U9/toplevel_mul_mul_16ns_16ns_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16ns_16ns_18_4_1_U9/toplevel_mul_mul_16ns_16ns_18_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_16ns_16ns_18_4_1_U9/toplevel_mul_mul_16ns_16ns_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register op2_assign_reg_7235_reg is absorbed into DSP mul_mul_16ns_16ns_18_4_1_U9/toplevel_mul_mul_16ns_16ns_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16ns_16ns_18_4_1_U9/toplevel_mul_mul_16ns_16ns_18_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_16ns_16ns_18_4_1_U9/toplevel_mul_mul_16ns_16ns_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16ns_16ns_18_4_1_U9/toplevel_mul_mul_16ns_16ns_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_16ns_16ns_18_4_1_U9/toplevel_mul_mul_16ns_16ns_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16ns_16ns_18_4_1_U9/toplevel_mul_mul_16ns_16ns_18_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16ns_16ns_18_4_1_U9/toplevel_mul_mul_16ns_16ns_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_16ns_16ns_18_4_1_U9/toplevel_mul_mul_16ns_16ns_18_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_16ns_16ns_18_4_1_U9/toplevel_mul_mul_16ns_16ns_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16ns_9ns_9ns_18_4_1_U13/toplevel_mac_muladd_16ns_9ns_9ns_18_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B2)')'.
DSP Report: register mac_muladd_16ns_9ns_9ns_18_4_1_U13/toplevel_mac_muladd_16ns_9ns_9ns_18_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_16ns_9ns_9ns_18_4_1_U13/toplevel_mac_muladd_16ns_9ns_9ns_18_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16ns_9ns_9ns_18_4_1_U13/toplevel_mac_muladd_16ns_9ns_9ns_18_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16ns_9ns_9ns_18_4_1_U13/toplevel_mac_muladd_16ns_9ns_9ns_18_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16ns_9ns_9ns_18_4_1_U13/toplevel_mac_muladd_16ns_9ns_9ns_18_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16ns_9ns_9ns_18_4_1_U13/toplevel_mac_muladd_16ns_9ns_9ns_18_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16ns_9ns_9ns_18_4_1_U13/toplevel_mac_muladd_16ns_9ns_9ns_18_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16ns_9ns_9ns_18_4_1_U13/toplevel_mac_muladd_16ns_9ns_9ns_18_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16ns_9ns_9ns_18_4_1_U13/toplevel_mac_muladd_16ns_9ns_9ns_18_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16ns_9ns_9ns_18_4_1_U13/toplevel_mac_muladd_16ns_9ns_9ns_18_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16ns_9ns_9ns_18_4_1_U13/toplevel_mac_muladd_16ns_9ns_9ns_18_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16ns_9ns_9ns_18_4_1_U13/toplevel_mac_muladd_16ns_9ns_9ns_18_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16ns_9ns_9ns_18_4_1_U13/toplevel_mac_muladd_16ns_9ns_9ns_18_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16ns_9ns_9ns_18_4_1_U13/toplevel_mac_muladd_16ns_9ns_9ns_18_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16ns_9ns_9ns_18_4_1_U13/toplevel_mac_muladd_16ns_9ns_9ns_18_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16ns_9ns_9ns_18_4_1_U13/toplevel_mac_muladd_16ns_9ns_9ns_18_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16ns_9ns_18_4_1_U10/toplevel_mul_mul_16ns_9ns_18_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_mul_16ns_9ns_18_4_1_U10/toplevel_mul_mul_16ns_9ns_18_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16ns_9ns_18_4_1_U10/toplevel_mul_mul_16ns_9ns_18_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register op2_assign_cast_reg_7304_reg is absorbed into DSP mul_mul_16ns_9ns_18_4_1_U10/toplevel_mul_mul_16ns_9ns_18_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16ns_9ns_18_4_1_U10/toplevel_mul_mul_16ns_9ns_18_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16ns_9ns_18_4_1_U10/toplevel_mul_mul_16ns_9ns_18_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16ns_9ns_18_4_1_U10/toplevel_mul_mul_16ns_9ns_18_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16ns_9ns_18_4_1_U10/toplevel_mul_mul_16ns_9ns_18_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16ns_9ns_18_4_1_U10/toplevel_mul_mul_16ns_9ns_18_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16ns_9ns_18_4_1_U10/toplevel_mul_mul_16ns_9ns_18_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16ns_9ns_18_4_1_U10/toplevel_mul_mul_16ns_9ns_18_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16ns_9ns_18_4_1_U10/toplevel_mul_mul_16ns_9ns_18_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16ns_9ns_9ns_18_4_1_U12/toplevel_mac_muladd_16ns_9ns_9ns_18_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B2)')'.
DSP Report: register mac_muladd_16ns_9ns_9ns_18_4_1_U12/toplevel_mac_muladd_16ns_9ns_9ns_18_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16ns_9ns_9ns_18_4_1_U12/toplevel_mac_muladd_16ns_9ns_9ns_18_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16ns_9ns_9ns_18_4_1_U12/toplevel_mac_muladd_16ns_9ns_9ns_18_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16ns_9ns_9ns_18_4_1_U12/toplevel_mac_muladd_16ns_9ns_9ns_18_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16ns_9ns_9ns_18_4_1_U12/toplevel_mac_muladd_16ns_9ns_9ns_18_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16ns_9ns_9ns_18_4_1_U12/toplevel_mac_muladd_16ns_9ns_9ns_18_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16ns_9ns_9ns_18_4_1_U12/toplevel_mac_muladd_16ns_9ns_9ns_18_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16ns_9ns_9ns_18_4_1_U12/toplevel_mac_muladd_16ns_9ns_9ns_18_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16ns_9ns_9ns_18_4_1_U12/toplevel_mac_muladd_16ns_9ns_9ns_18_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16ns_9ns_9ns_18_4_1_U12/toplevel_mac_muladd_16ns_9ns_9ns_18_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16ns_9ns_9ns_18_4_1_U12/toplevel_mac_muladd_16ns_9ns_9ns_18_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16ns_9ns_9ns_18_4_1_U12/toplevel_mac_muladd_16ns_9ns_9ns_18_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16ns_9ns_9ns_18_4_1_U12/toplevel_mac_muladd_16ns_9ns_9ns_18_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16ns_9ns_9ns_18_4_1_U12/toplevel_mac_muladd_16ns_9ns_9ns_18_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16ns_9ns_9ns_18_4_1_U12/toplevel_mac_muladd_16ns_9ns_9ns_18_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16ns_9ns_9ns_18_4_1_U12/toplevel_mac_muladd_16ns_9ns_9ns_18_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16ns_9ns_9ns_18_4_1_U11/toplevel_mac_muladd_16ns_9ns_9ns_18_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C'+(A''*B2)')'.
DSP Report: register mac_muladd_16ns_9ns_9ns_18_4_1_U11/toplevel_mac_muladd_16ns_9ns_9ns_18_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16ns_9ns_9ns_18_4_1_U11/toplevel_mac_muladd_16ns_9ns_9ns_18_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16ns_9ns_9ns_18_4_1_U11/toplevel_mac_muladd_16ns_9ns_9ns_18_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16ns_9ns_9ns_18_4_1_U11/toplevel_mac_muladd_16ns_9ns_9ns_18_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16ns_9ns_9ns_18_4_1_U11/toplevel_mac_muladd_16ns_9ns_9ns_18_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16ns_9ns_9ns_18_4_1_U11/toplevel_mac_muladd_16ns_9ns_9ns_18_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16ns_9ns_9ns_18_4_1_U11/toplevel_mac_muladd_16ns_9ns_9ns_18_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16ns_9ns_9ns_18_4_1_U11/toplevel_mac_muladd_16ns_9ns_9ns_18_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16ns_9ns_9ns_18_4_1_U11/toplevel_mac_muladd_16ns_9ns_9ns_18_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16ns_9ns_9ns_18_4_1_U11/toplevel_mac_muladd_16ns_9ns_9ns_18_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16ns_9ns_9ns_18_4_1_U11/toplevel_mac_muladd_16ns_9ns_9ns_18_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16ns_9ns_9ns_18_4_1_U11/toplevel_mac_muladd_16ns_9ns_9ns_18_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16ns_9ns_9ns_18_4_1_U11/toplevel_mac_muladd_16ns_9ns_9ns_18_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16ns_9ns_9ns_18_4_1_U11/toplevel_mac_muladd_16ns_9ns_9ns_18_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16ns_9ns_9ns_18_4_1_U11/toplevel_mac_muladd_16ns_9ns_9ns_18_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16ns_9ns_9ns_18_4_1_U11/toplevel_mac_muladd_16ns_9ns_9ns_18_4_1_DSP48_2_U/p_reg_reg.
INFO: [Synth 8-3971] The signal "inst/moves_node_f_score_V_U/toplevel_os_sift_up_moves_node_f_score_V_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/moves_node_g_score_V_U/toplevel_os_sift_up_moves_node_f_score_V_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/moves_node_x_V_U/toplevel_os_sift_up_moves_node_x_V_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/moves_node_y_V_U/toplevel_os_sift_up_moves_node_x_V_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/i_21_0/grp_os_sift_up_fu_3925/moves_node_f_score_V_U/toplevel_os_sift_up_moves_node_f_score_V_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/i_21_0/grp_os_sift_up_fu_3925/moves_node_g_score_V_U/toplevel_os_sift_up_moves_node_f_score_V_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/i_21_0/grp_os_sift_up_fu_3925/moves_node_x_V_U/toplevel_os_sift_up_moves_node_x_V_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/i_21_0/grp_os_sift_up_fu_3925/moves_node_y_V_U/toplevel_os_sift_up_moves_node_x_V_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/i_21_0/grp_os_sift_up_fu_3925/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 2486.414 ; gain = 205.555 ; free physical = 696 ; free virtual = 3625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+-----------------------------------+-------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                        | RTL Object                                                                    | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------------------------+-------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst                               | moves_node_f_score_V_U/toplevel_os_sift_up_moves_node_f_score_V_ram_U/ram_reg | 16 x 11(NO_CHANGE)     | W |   | 16 x 11(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|inst                               | moves_node_g_score_V_U/toplevel_os_sift_up_moves_node_f_score_V_ram_U/ram_reg | 16 x 11(NO_CHANGE)     | W |   | 16 x 11(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|inst                               | moves_node_x_V_U/toplevel_os_sift_up_moves_node_x_V_ram_U/ram_reg             | 16 x 9(NO_CHANGE)      | W |   | 16 x 9(READ_FIRST)     | W | R | Port A and B     | 1      | 0      | 
|inst                               | moves_node_y_V_U/toplevel_os_sift_up_moves_node_x_V_ram_U/ram_reg             | 16 x 9(NO_CHANGE)      | W |   | 16 x 9(READ_FIRST)     | W | R | Port A and B     | 1      | 0      | 
|inst                               | moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg                 | 16 x 13(NO_CHANGE)     | W |   | 16 x 13(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|inst/i_21_0/grp_os_sift_up_fu_3925 | moves_node_f_score_V_U/toplevel_os_sift_up_moves_node_f_score_V_ram_U/ram_reg | 16 x 11(NO_CHANGE)     | W |   | 16 x 11(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|inst/i_21_0/grp_os_sift_up_fu_3925 | moves_node_g_score_V_U/toplevel_os_sift_up_moves_node_f_score_V_ram_U/ram_reg | 16 x 11(NO_CHANGE)     | W |   | 16 x 11(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|inst/i_21_0/grp_os_sift_up_fu_3925 | moves_node_x_V_U/toplevel_os_sift_up_moves_node_x_V_ram_U/ram_reg             | 16 x 9(NO_CHANGE)      | W |   | 16 x 9(READ_FIRST)     | W | R | Port A and B     | 1      | 0      | 
|inst/i_21_0/grp_os_sift_up_fu_3925 | moves_node_y_V_U/toplevel_os_sift_up_moves_node_x_V_ram_U/ram_reg             | 16 x 9(NO_CHANGE)      | W |   | 16 x 9(READ_FIRST)     | W | R | Port A and B     | 1      | 0      | 
|inst/i_21_0/grp_os_sift_up_fu_3925 | moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg                 | 16 x 13(NO_CHANGE)     | W |   | 16 x 13(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|inst/i_21_2/MAXI_m_axi_U           | bus_write/buff_wdata/mem_reg                                                  | 256 x 36(READ_FIRST)   | W |   | 256 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_21_2/MAXI_m_axi_U           | bus_read/buff_rdata/mem_reg                                                   | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst                               | grid_info_V_U/toplevel_grid_info_V_ram_U/ram_reg                              | 244 K x 3(READ_FIRST)  | W | R |                        |   |   | Port A           | 0      | 24     | 
|inst                               | local_world_U/toplevel_local_world_ram_U/ram_reg                              | 7 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 8      | 
+-----------------------------------+-------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping	Report (see note below)
+------------+--------------------------------------------------------------------------+----------------+----------------------+-----------------------------------------------+
|Module Name | RTL Object                                                               | Inference      | Size (Depth x Width) | Primitives                                    | 
+------------+--------------------------------------------------------------------------+----------------+----------------------+-----------------------------------------------+
|inst        | waypoints_x_V_U/toplevel_waypoints_x_V_ram_U/ram_reg                     | Implied        | 16 x 9               | RAM16X1D x 9	                                 | 
|inst        | waypoints_y_V_U/toplevel_waypoints_x_V_ram_U/ram_reg                     | Implied        | 16 x 9               | RAM16X1D x 9	                                 | 
|inst        | open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/ram_reg             | User Attribute | 8 K x 9              | RAM16X1S x 9	RAM128X1S x 9	RAM256X1S x 171	   | 
|inst        | open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg | User Attribute | 8 K x 11             | RAM16X1S x 11	RAM128X1S x 11	RAM256X1S x 209	 | 
|inst        | open_set_heap_x_V_U/toplevel_open_set_heap_x_V_ram_U/ram_reg             | User Attribute | 8 K x 9              | RAM16X1S x 9	RAM128X1S x 9	RAM256X1S x 171	   | 
|inst        | open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg | User Attribute | 8 K x 11             | RAM16X1S x 11	RAM128X1S x 11	RAM256X1S x 209	 | 
+------------+--------------------------------------------------------------------------+----------------+----------------------+-----------------------------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping	Report (see note below)
+------------------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                     | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|toplevel                                        | (A''*B'')'      | 16     | 16     | -      | -      | 18     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|toplevel_mac_muladd_16ns_9ns_9ns_18_4_1_DSP48_2 | (C'+(A''*B2)')' | 18     | 18     | 10     | -      | 18     | 2    | 1    | 1    | -    | -     | 1    | 1    | 
|toplevel_mul_mul_16ns_9ns_18_4_1_DSP48_1        | (A''*B2)'       | 16     | 9      | -      | -      | 18     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|toplevel                                        | (C'+(A''*B2)')' | 18     | 18     | 10     | -      | 18     | 2    | 1    | 1    | -    | -     | 1    | 1    | 
|toplevel                                        | (C'+(A''*B2)')' | 18     | 18     | 10     | -      | 18     | 2    | 1    | 1    | -    | -     | 1    | 1    | 
+------------------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:51 ; elapsed = 00:00:54 . Memory (MB): peak = 2486.414 ; gain = 205.555 ; free physical = 565 ; free virtual = 3494
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:42 ; elapsed = 00:02:44 . Memory (MB): peak = 3034.023 ; gain = 753.164 ; free physical = 220 ; free virtual = 3034
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+-----------------------------------+-------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                        | RTL Object                                                                    | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------------------------+-------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst                               | moves_node_f_score_V_U/toplevel_os_sift_up_moves_node_f_score_V_ram_U/ram_reg | 16 x 11(NO_CHANGE)     | W |   | 16 x 11(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|inst                               | moves_node_g_score_V_U/toplevel_os_sift_up_moves_node_f_score_V_ram_U/ram_reg | 16 x 11(NO_CHANGE)     | W |   | 16 x 11(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|inst                               | moves_node_x_V_U/toplevel_os_sift_up_moves_node_x_V_ram_U/ram_reg             | 16 x 9(NO_CHANGE)      | W |   | 16 x 9(READ_FIRST)     | W | R | Port A and B     | 1      | 0      | 
|inst                               | moves_node_y_V_U/toplevel_os_sift_up_moves_node_x_V_ram_U/ram_reg             | 16 x 9(NO_CHANGE)      | W |   | 16 x 9(READ_FIRST)     | W | R | Port A and B     | 1      | 0      | 
|inst                               | moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg                 | 16 x 13(NO_CHANGE)     | W |   | 16 x 13(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|inst/i_21_0/grp_os_sift_up_fu_3925 | moves_node_f_score_V_U/toplevel_os_sift_up_moves_node_f_score_V_ram_U/ram_reg | 16 x 11(NO_CHANGE)     | W |   | 16 x 11(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|inst/i_21_0/grp_os_sift_up_fu_3925 | moves_node_g_score_V_U/toplevel_os_sift_up_moves_node_f_score_V_ram_U/ram_reg | 16 x 11(NO_CHANGE)     | W |   | 16 x 11(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|inst/i_21_0/grp_os_sift_up_fu_3925 | moves_node_x_V_U/toplevel_os_sift_up_moves_node_x_V_ram_U/ram_reg             | 16 x 9(NO_CHANGE)      | W |   | 16 x 9(READ_FIRST)     | W | R | Port A and B     | 1      | 0      | 
|inst/i_21_0/grp_os_sift_up_fu_3925 | moves_node_y_V_U/toplevel_os_sift_up_moves_node_x_V_ram_U/ram_reg             | 16 x 9(NO_CHANGE)      | W |   | 16 x 9(READ_FIRST)     | W | R | Port A and B     | 1      | 0      | 
|inst/i_21_0/grp_os_sift_up_fu_3925 | moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg                 | 16 x 13(NO_CHANGE)     | W |   | 16 x 13(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|inst/i_21_2/MAXI_m_axi_U           | bus_write/buff_wdata/mem_reg                                                  | 256 x 36(READ_FIRST)   | W |   | 256 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_21_2/MAXI_m_axi_U           | bus_read/buff_rdata/mem_reg                                                   | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst                               | grid_info_V_U/toplevel_grid_info_V_ram_U/ram_reg                              | 244 K x 3(READ_FIRST)  | W | R |                        |   |   | Port A           | 0      | 24     | 
|inst                               | local_world_U/toplevel_local_world_ram_U/ram_reg                              | 7 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 8      | 
+-----------------------------------+-------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping	Report
+------------+------------------------------------------------------+-----------+----------------------+---------------+
|Module Name | RTL Object                                           | Inference | Size (Depth x Width) | Primitives    | 
+------------+------------------------------------------------------+-----------+----------------------+---------------+
|inst        | waypoints_x_V_U/toplevel_waypoints_x_V_ram_U/ram_reg | Implied   | 16 x 9               | RAM16X1D x 9	 | 
|inst        | waypoints_y_V_U/toplevel_waypoints_x_V_ram_U/ram_reg | Implied   | 16 x 9               | RAM16X1D x 9	 | 
+------------+------------------------------------------------------+-----------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/moves_node_f_score_V_U/toplevel_os_sift_up_moves_node_f_score_V_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/moves_node_g_score_V_U/toplevel_os_sift_up_moves_node_f_score_V_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/moves_node_x_V_U/toplevel_os_sift_up_moves_node_x_V_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/moves_node_y_V_U/toplevel_os_sift_up_moves_node_x_V_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_os_sift_up_fu_3925/moves_node_f_score_V_U/toplevel_os_sift_up_moves_node_f_score_V_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_os_sift_up_fu_3925/moves_node_g_score_V_U/toplevel_os_sift_up_moves_node_f_score_V_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_os_sift_up_fu_3925/moves_node_x_V_U/toplevel_os_sift_up_moves_node_x_V_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_os_sift_up_fu_3925/moves_node_y_V_U/toplevel_os_sift_up_moves_node_x_V_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_os_sift_up_fu_3925/moves_target_U/toplevel_os_sift_up_moves_target_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/MAXI_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grid_info_V_U/toplevel_grid_info_V_ram_U/ram_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grid_info_V_U/toplevel_grid_info_V_ram_U/ram_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grid_info_V_U/toplevel_grid_info_V_ram_U/ram_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grid_info_V_U/toplevel_grid_info_V_ram_U/ram_reg_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grid_info_V_U/toplevel_grid_info_V_ram_U/ram_reg_3_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grid_info_V_U/toplevel_grid_info_V_ram_U/ram_reg_3_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grid_info_V_U/toplevel_grid_info_V_ram_U/ram_reg_5_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grid_info_V_U/toplevel_grid_info_V_ram_U/ram_reg_5_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grid_info_V_U/toplevel_grid_info_V_ram_U/ram_reg_5_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grid_info_V_U/toplevel_grid_info_V_ram_U/ram_reg_7_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grid_info_V_U/toplevel_grid_info_V_ram_U/ram_reg_7_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grid_info_V_U/toplevel_grid_info_V_ram_U/ram_reg_7_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/local_world_U/toplevel_local_world_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/local_world_U/toplevel_local_world_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/local_world_U/toplevel_local_world_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/local_world_U/toplevel_local_world_ram_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/local_world_U/toplevel_local_world_ram_U/ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/local_world_U/toplevel_local_world_ram_U/ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/local_world_U/toplevel_local_world_ram_U/ram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/local_world_U/toplevel_local_world_ram_U/ram_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:48 ; elapsed = 00:02:50 . Memory (MB): peak = 3034.023 ; gain = 753.164 ; free physical = 749 ; free virtual = 3538
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:51 ; elapsed = 00:02:53 . Memory (MB): peak = 3034.023 ; gain = 753.164 ; free physical = 750 ; free virtual = 3539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:51 ; elapsed = 00:02:53 . Memory (MB): peak = 3034.023 ; gain = 753.164 ; free physical = 750 ; free virtual = 3539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:51 ; elapsed = 00:02:53 . Memory (MB): peak = 3034.023 ; gain = 753.164 ; free physical = 750 ; free virtual = 3540
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:51 ; elapsed = 00:02:53 . Memory (MB): peak = 3034.023 ; gain = 753.164 ; free physical = 750 ; free virtual = 3540
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:52 ; elapsed = 00:02:54 . Memory (MB): peak = 3034.023 ; gain = 753.164 ; free physical = 752 ; free virtual = 3541
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:52 ; elapsed = 00:02:54 . Memory (MB): peak = 3034.023 ; gain = 753.164 ; free physical = 752 ; free virtual = 3541
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name    | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | mem_reg[4]  | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__1     | mem_reg[4]  | 96     | 96         | 96     | 0       | 0      | 0      | 0      | 
|dsrl__2     | mem_reg[14] | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__3     | mem_reg[4]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |   843|
|2     |DSP48E1   |     5|
|4     |LUT1      |   969|
|5     |LUT2      |   879|
|6     |LUT3      |  1711|
|7     |LUT4      |  1547|
|8     |LUT5      |  1468|
|9     |LUT6      |  2874|
|10    |MUXF7     |    43|
|11    |RAM128X1S |    40|
|12    |RAM16X1D  |    18|
|13    |RAM16X1S  |    40|
|14    |RAM256X1S |   760|
|15    |RAMB18E1  |    12|
|17    |RAMB36E1  |    32|
|20    |SRL16E    |   143|
|21    |FDRE      |  5572|
|22    |FDSE      |    39|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:52 ; elapsed = 00:02:54 . Memory (MB): peak = 3034.023 ; gain = 753.164 ; free physical = 752 ; free virtual = 3541
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:48 ; elapsed = 00:02:50 . Memory (MB): peak = 3034.023 ; gain = 557.633 ; free physical = 815 ; free virtual = 3604
Synthesis Optimization Complete : Time (s): cpu = 00:02:52 ; elapsed = 00:02:54 . Memory (MB): peak = 3034.031 ; gain = 753.164 ; free physical = 815 ; free virtual = 3604
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3034.031 ; gain = 0.000 ; free physical = 904 ; free virtual = 3693
INFO: [Netlist 29-17] Analyzing 1793 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3066.039 ; gain = 0.000 ; free physical = 854 ; free virtual = 3643
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 858 instances were transformed.
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E(x2)): 40 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 18 instances
  RAM16X1S => RAM32X1S (RAMS32): 40 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 760 instances

INFO: [Common 17-83] Releasing license: Synthesis
172 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:00 ; elapsed = 00:02:59 . Memory (MB): peak = 3066.039 ; gain = 785.180 ; free physical = 951 ; free virtual = 3740
INFO: [Common 17-1381] The checkpoint '/home/tomster12/files/EMBS/vivado/vivado.runs/zybo_design_toplevel_0_4_synth_1/zybo_design_toplevel_0_4.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP zybo_design_toplevel_0_4, cache-ID = 47b14bbe3e3ee97d
INFO: [Coretcl 2-1174] Renamed 69 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/tomster12/files/EMBS/vivado/vivado.runs/zybo_design_toplevel_0_4_synth_1/zybo_design_toplevel_0_4.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file zybo_design_toplevel_0_4_utilization_synth.rpt -pb zybo_design_toplevel_0_4_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri May  9 00:45:55 2025...
