module wideexpr_00759(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = ((($signed((s1)<<({u3,4'sb0010,s1})))>>(({1{s2}})<<<((4'sb1000)>>>({u6}))))<<<((ctrl[3]?(((6'sb111100)&(6'sb000111))|((ctrl[4]?3'sb001:s7)))>>>((-(2'b01))^~((ctrl[5]?s3:4'sb1101))):4'sb0000)))-((+((((u2)<<(s1))>>>(-(s1)))>>>(~|(~^(s5)))))^(2'sb10));
  assign y1 = (ctrl[7]?($unsigned($signed(1'b1)))>>(4'sb0011):{|(s2)});
  assign y2 = ~((ctrl[1]?$unsigned(($signed(s1))>>>(~^($signed({3'sb101,6'sb111001,3'sb000,5'sb00111})))):($signed(+({1'b1,{s4},(ctrl[1]?s1:5'sb01000)})))!=({(ctrl[0]?1'sb1:+({s4,5'b00101}))})));
  assign y3 = s1;
  assign y4 = $signed(6'sb011011);
  assign y5 = (~(((((s1)>>((s0)>>>(s7)))>>((+(s3))^~((ctrl[1]?(ctrl[6]?5'sb01011:(1'sb1)|(2'sb11)):$signed(+(3'sb010))))))|(-($signed(((ctrl[0]?(s2)==(s4):(3'sb000)<<<(5'sb10110)))+((ctrl[5]?(1'b0)<<(u2):{s3,s3,3'sb100,u5}))))))>(6'sb111011)))^(s7);
  assign y6 = {4{(ctrl[4]?{4{$signed(-(-((ctrl[1]?((6'sb101110)^~(2'sb11))-(s5):$signed(-(s0))))))}}:((s2)==($signed(((ctrl[4]?(ctrl[2]?s3:(s2)^~(u4)):{4{(ctrl[0]?5'sb01100:s1)}}))<<<((ctrl[5]?((2'sb01)|(s1))<({1'b0,3'sb011,s4}):((ctrl[3]?5'b10100:s1))>>(s1))))))<<<((ctrl[7]?$signed(s0):(ctrl[3]?s4:-($signed({(s2)>>(3'b101)}))))))}};
  assign y7 = (4'b0001)>>(5'sb10011);
endmodule
