#include "rcc.h"
#include "system_init.h"

#define RCC_BASE 0x40023800

#define RCC_AHB1ENR (*(volatile uint32_t *)(RCC_BASE + 0x30)) // For GPIOA-GPIOI, DMA1,2
#define RCC_AHB2ENR (*(volatile uint32_t *)(RCC_BASE + 0x34)) // For USB, RNG
#define RCC_AHB3ENR (*(volatile uint32_t *)(RCC_BASE + 0x38)) // External Memory (FSMC/FMC)
#define RCC_APB1ENR (*(volatile uint32_t *)(RCC_BASE + 0x40)) // For UART2,3 , I2C
#define RCC_APB2ENR (*(volatile uint32_t *)(RCC_BASE + 0x44)) // For UART1, ADC, SPI1
#define RCC_CSR (*(volatile uint32_t *)(RCC_BASE + 0x74))     // Reset Flags and LSI Enable

void rcc_enable_gpio(uint8_t port) {
    if(port <= 10) {
        RCC_AHB1ENR |= (1 << port); // Enables particular GPIO family
    }
}

void rcc_disable_gpio(uint8_t port) {
    if(port <= 10) {
        RCC_AHB1ENR &= ~(1 << port); // Disables particular GPIO family
    }
}

void rcc_enable_uart(uint8_t uart) {
    switch(uart) {
    case USART1_EN:
        RCC_APB2ENR |= (1 << 4);
        break;
    case USART2_EN:
        RCC_APB1ENR |= (1 << 17);
        break;
    case USART3_EN:
        RCC_APB1ENR |= (1 << 18);
        break;
    }
}

void rcc_disable_uart(uint8_t uart) {
    switch(uart) {
    case USART1_EN:
        RCC_APB2ENR &= ~(1 << 4);
        break;
    case USART2_EN:
        RCC_APB1ENR &= ~(1 << 17);
        break;
    case USART3_EN:
        RCC_APB1ENR &= ~(1 << 18);
        break;
    }
}

uint32_t rcc_get_apb1_freq(void) {
    uint32_t ppre1 = (RCC_CFGR >> 10) & 0x07;
    if(ppre1 < 4) {
        return HCLK_FREQ;
    }
    else {
        return HCLK_FREQ >> (ppre1 - 3);
    }
}

uint32_t rcc_get_apb2_freq(void) {
    uint32_t ppre2 = (RCC_CFGR >> 13) & 0x07;
    if(ppre2 < 4) {
        return HCLK_FREQ;
    }
    else {
        return HCLK_FREQ >> (ppre2 - 3);
    }
}