Information: Updating graph... (UID-83)
 
****************************************
Report : reference
Design : cbx_1_
Version: Q-2019.12-SP4
--removed--
****************************************

Attributes:
    b - black box (unknown)
   bo - allows boundary optimization
    d - dont_touch
   mo - map_only
    h - hierarchical
    n - noncombinational
    r - removable
    s - synthetic operator
    u - contains unmapped logic

Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
BUFV6_7TR40        scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic     0.931000     128   119.167999
-----------------------------------------------------------------------------
Total 1 references                                    119.167999
 
****************************************
Report : area
Design : cbx_1_
Version: Q-2019.12-SP4
--removed--
****************************************

Information: Updating design information... (UID-85)
Library(s) Used:

    scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic (File: /eda/internal/alkaid_infra/pdk/s40/s40ulp/std_cell/SCC40ULP_UHDC40_RVT_V0p2/liberty/1.1v/scc40ulp_uhdc40_rvt_tt_v1p1_25c_basic.db)

Number of ports:                          128
Number of nets:                           192
Number of cells:                          128
Number of combinational cells:            128
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                        128
Number of references:                       1

Combinational area:                119.167999
Buf/Inv area:                      119.167999
Noncombinational area:               0.000000
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                   119.167999
Total area:                 undefined
1
