

================================================================
== Vitis HLS Report for 'kpad_32_64_256_32_64_sha256_wrapper_s'
================================================================
* Date:           Sat Nov  1 16:09:42 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        hls
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  9.00 ns|  7.111 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------------------+---------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
        |                                                                          |                                                               |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                    |
        |                                 Instance                                 |                             Module                            |   min   |   max   |    min    |    max    | min | max |                      Type                      |
        +--------------------------------------------------------------------------+---------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
        |grp_kpad_32_64_256_32_64_sha256_wrapper_Pipeline_VITIS_LOOP_120_2_fu_215  |kpad_32_64_256_32_64_sha256_wrapper_Pipeline_VITIS_LOOP_120_2  |       10|       10|  90.000 ns|  90.000 ns|    9|    9|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +--------------------------------------------------------------------------+---------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_118_1  |        ?|        ?|        14|          -|          -|     ?|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1014|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|     263|     84|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     99|    -|
|Register         |        -|    -|       8|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     271|   1197|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------------------------+---------------------------------------------------------------+---------+----+-----+----+-----+
    |                                 Instance                                 |                             Module                            | BRAM_18K| DSP|  FF | LUT| URAM|
    +--------------------------------------------------------------------------+---------------------------------------------------------------+---------+----+-----+----+-----+
    |grp_kpad_32_64_256_32_64_sha256_wrapper_Pipeline_VITIS_LOOP_120_2_fu_215  |kpad_32_64_256_32_64_sha256_wrapper_Pipeline_VITIS_LOOP_120_2  |        0|   0|  263|  84|    0|
    +--------------------------------------------------------------------------+---------------------------------------------------------------+---------+----+-----+----+-----+
    |Total                                                                     |                                                               |        0|   0|  263|  84|    0|
    +--------------------------------------------------------------------------+---------------------------------------------------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |ap_block_state1          |        or|   0|  0|   2|           1|           1|
    |ap_block_state2          |        or|   0|  0|   2|           1|           1|
    |ap_block_state5          |        or|   0|  0|   2|           1|           1|
    |xor_ln131_10_fu_457_p2   |       xor|   0|  0|   8|           8|           6|
    |xor_ln131_11_fu_477_p2   |       xor|   0|  0|   8|           8|           6|
    |xor_ln131_12_fu_497_p2   |       xor|   0|  0|   8|           8|           6|
    |xor_ln131_13_fu_517_p2   |       xor|   0|  0|   8|           8|           6|
    |xor_ln131_14_fu_537_p2   |       xor|   0|  0|   8|           8|           6|
    |xor_ln131_15_fu_557_p2   |       xor|   0|  0|   8|           8|           6|
    |xor_ln131_16_fu_577_p2   |       xor|   0|  0|   8|           8|           6|
    |xor_ln131_17_fu_597_p2   |       xor|   0|  0|   8|           8|           6|
    |xor_ln131_18_fu_617_p2   |       xor|   0|  0|   8|           8|           6|
    |xor_ln131_19_fu_637_p2   |       xor|   0|  0|   8|           8|           6|
    |xor_ln131_1_fu_277_p2    |       xor|   0|  0|   8|           8|           6|
    |xor_ln131_20_fu_657_p2   |       xor|   0|  0|   8|           8|           6|
    |xor_ln131_21_fu_677_p2   |       xor|   0|  0|   8|           8|           6|
    |xor_ln131_22_fu_697_p2   |       xor|   0|  0|   8|           8|           6|
    |xor_ln131_23_fu_717_p2   |       xor|   0|  0|   8|           8|           6|
    |xor_ln131_24_fu_737_p2   |       xor|   0|  0|   8|           8|           6|
    |xor_ln131_25_fu_757_p2   |       xor|   0|  0|   8|           8|           6|
    |xor_ln131_26_fu_777_p2   |       xor|   0|  0|   8|           8|           6|
    |xor_ln131_27_fu_797_p2   |       xor|   0|  0|   8|           8|           6|
    |xor_ln131_28_fu_817_p2   |       xor|   0|  0|   8|           8|           6|
    |xor_ln131_29_fu_837_p2   |       xor|   0|  0|   8|           8|           6|
    |xor_ln131_2_fu_297_p2    |       xor|   0|  0|   8|           8|           6|
    |xor_ln131_30_fu_857_p2   |       xor|   0|  0|   8|           8|           6|
    |xor_ln131_31_fu_877_p2   |       xor|   0|  0|   8|           8|           6|
    |xor_ln131_32_fu_897_p2   |       xor|   0|  0|   8|           8|           6|
    |xor_ln131_33_fu_917_p2   |       xor|   0|  0|   8|           8|           6|
    |xor_ln131_34_fu_937_p2   |       xor|   0|  0|   8|           8|           6|
    |xor_ln131_35_fu_957_p2   |       xor|   0|  0|   8|           8|           6|
    |xor_ln131_36_fu_977_p2   |       xor|   0|  0|   8|           8|           6|
    |xor_ln131_37_fu_997_p2   |       xor|   0|  0|   8|           8|           6|
    |xor_ln131_38_fu_1017_p2  |       xor|   0|  0|   8|           8|           6|
    |xor_ln131_39_fu_1037_p2  |       xor|   0|  0|   8|           8|           6|
    |xor_ln131_3_fu_317_p2    |       xor|   0|  0|   8|           8|           6|
    |xor_ln131_40_fu_1057_p2  |       xor|   0|  0|   8|           8|           6|
    |xor_ln131_41_fu_1077_p2  |       xor|   0|  0|   8|           8|           6|
    |xor_ln131_42_fu_1097_p2  |       xor|   0|  0|   8|           8|           6|
    |xor_ln131_43_fu_1117_p2  |       xor|   0|  0|   8|           8|           6|
    |xor_ln131_44_fu_1137_p2  |       xor|   0|  0|   8|           8|           6|
    |xor_ln131_45_fu_1157_p2  |       xor|   0|  0|   8|           8|           6|
    |xor_ln131_46_fu_1177_p2  |       xor|   0|  0|   8|           8|           6|
    |xor_ln131_47_fu_1197_p2  |       xor|   0|  0|   8|           8|           6|
    |xor_ln131_48_fu_1217_p2  |       xor|   0|  0|   8|           8|           6|
    |xor_ln131_49_fu_1237_p2  |       xor|   0|  0|   8|           8|           6|
    |xor_ln131_4_fu_337_p2    |       xor|   0|  0|   8|           8|           6|
    |xor_ln131_50_fu_1257_p2  |       xor|   0|  0|   8|           8|           6|
    |xor_ln131_51_fu_1277_p2  |       xor|   0|  0|   8|           8|           6|
    |xor_ln131_52_fu_1297_p2  |       xor|   0|  0|   8|           8|           6|
    |xor_ln131_53_fu_1317_p2  |       xor|   0|  0|   8|           8|           6|
    |xor_ln131_54_fu_1337_p2  |       xor|   0|  0|   8|           8|           6|
    |xor_ln131_55_fu_1357_p2  |       xor|   0|  0|   8|           8|           6|
    |xor_ln131_56_fu_1377_p2  |       xor|   0|  0|   8|           8|           6|
    |xor_ln131_57_fu_1397_p2  |       xor|   0|  0|   8|           8|           6|
    |xor_ln131_58_fu_1417_p2  |       xor|   0|  0|   8|           8|           6|
    |xor_ln131_59_fu_1437_p2  |       xor|   0|  0|   8|           8|           6|
    |xor_ln131_5_fu_357_p2    |       xor|   0|  0|   8|           8|           6|
    |xor_ln131_60_fu_1457_p2  |       xor|   0|  0|   8|           8|           6|
    |xor_ln131_61_fu_1477_p2  |       xor|   0|  0|   8|           8|           6|
    |xor_ln131_62_fu_1497_p2  |       xor|   0|  0|   8|           8|           6|
    |xor_ln131_6_fu_377_p2    |       xor|   0|  0|   8|           8|           6|
    |xor_ln131_7_fu_397_p2    |       xor|   0|  0|   8|           8|           6|
    |xor_ln131_8_fu_417_p2    |       xor|   0|  0|   8|           8|           6|
    |xor_ln131_9_fu_437_p2    |       xor|   0|  0|   8|           8|           6|
    |xor_ln131_fu_257_p2      |       xor|   0|  0|   8|           8|           6|
    |xor_ln132_10_fu_463_p2   |       xor|   0|  0|   8|           8|           7|
    |xor_ln132_11_fu_483_p2   |       xor|   0|  0|   8|           8|           7|
    |xor_ln132_12_fu_503_p2   |       xor|   0|  0|   8|           8|           7|
    |xor_ln132_13_fu_523_p2   |       xor|   0|  0|   8|           8|           7|
    |xor_ln132_14_fu_543_p2   |       xor|   0|  0|   8|           8|           7|
    |xor_ln132_15_fu_563_p2   |       xor|   0|  0|   8|           8|           7|
    |xor_ln132_16_fu_583_p2   |       xor|   0|  0|   8|           8|           7|
    |xor_ln132_17_fu_603_p2   |       xor|   0|  0|   8|           8|           7|
    |xor_ln132_18_fu_623_p2   |       xor|   0|  0|   8|           8|           7|
    |xor_ln132_19_fu_643_p2   |       xor|   0|  0|   8|           8|           7|
    |xor_ln132_1_fu_283_p2    |       xor|   0|  0|   8|           8|           7|
    |xor_ln132_20_fu_663_p2   |       xor|   0|  0|   8|           8|           7|
    |xor_ln132_21_fu_683_p2   |       xor|   0|  0|   8|           8|           7|
    |xor_ln132_22_fu_703_p2   |       xor|   0|  0|   8|           8|           7|
    |xor_ln132_23_fu_723_p2   |       xor|   0|  0|   8|           8|           7|
    |xor_ln132_24_fu_743_p2   |       xor|   0|  0|   8|           8|           7|
    |xor_ln132_25_fu_763_p2   |       xor|   0|  0|   8|           8|           7|
    |xor_ln132_26_fu_783_p2   |       xor|   0|  0|   8|           8|           7|
    |xor_ln132_27_fu_803_p2   |       xor|   0|  0|   8|           8|           7|
    |xor_ln132_28_fu_823_p2   |       xor|   0|  0|   8|           8|           7|
    |xor_ln132_29_fu_843_p2   |       xor|   0|  0|   8|           8|           7|
    |xor_ln132_2_fu_303_p2    |       xor|   0|  0|   8|           8|           7|
    |xor_ln132_30_fu_863_p2   |       xor|   0|  0|   8|           8|           7|
    |xor_ln132_31_fu_883_p2   |       xor|   0|  0|   8|           8|           7|
    |xor_ln132_32_fu_903_p2   |       xor|   0|  0|   8|           8|           7|
    |xor_ln132_33_fu_923_p2   |       xor|   0|  0|   8|           8|           7|
    |xor_ln132_34_fu_943_p2   |       xor|   0|  0|   8|           8|           7|
    |xor_ln132_35_fu_963_p2   |       xor|   0|  0|   8|           8|           7|
    |xor_ln132_36_fu_983_p2   |       xor|   0|  0|   8|           8|           7|
    |xor_ln132_37_fu_1003_p2  |       xor|   0|  0|   8|           8|           7|
    |xor_ln132_38_fu_1023_p2  |       xor|   0|  0|   8|           8|           7|
    |xor_ln132_39_fu_1043_p2  |       xor|   0|  0|   8|           8|           7|
    |xor_ln132_3_fu_323_p2    |       xor|   0|  0|   8|           8|           7|
    |xor_ln132_40_fu_1063_p2  |       xor|   0|  0|   8|           8|           7|
    |xor_ln132_41_fu_1083_p2  |       xor|   0|  0|   8|           8|           7|
    |xor_ln132_42_fu_1103_p2  |       xor|   0|  0|   8|           8|           7|
    |xor_ln132_43_fu_1123_p2  |       xor|   0|  0|   8|           8|           7|
    |xor_ln132_44_fu_1143_p2  |       xor|   0|  0|   8|           8|           7|
    |xor_ln132_45_fu_1163_p2  |       xor|   0|  0|   8|           8|           7|
    |xor_ln132_46_fu_1183_p2  |       xor|   0|  0|   8|           8|           7|
    |xor_ln132_47_fu_1203_p2  |       xor|   0|  0|   8|           8|           7|
    |xor_ln132_48_fu_1223_p2  |       xor|   0|  0|   8|           8|           7|
    |xor_ln132_49_fu_1243_p2  |       xor|   0|  0|   8|           8|           7|
    |xor_ln132_4_fu_343_p2    |       xor|   0|  0|   8|           8|           7|
    |xor_ln132_50_fu_1263_p2  |       xor|   0|  0|   8|           8|           7|
    |xor_ln132_51_fu_1283_p2  |       xor|   0|  0|   8|           8|           7|
    |xor_ln132_52_fu_1303_p2  |       xor|   0|  0|   8|           8|           7|
    |xor_ln132_53_fu_1323_p2  |       xor|   0|  0|   8|           8|           7|
    |xor_ln132_54_fu_1343_p2  |       xor|   0|  0|   8|           8|           7|
    |xor_ln132_55_fu_1363_p2  |       xor|   0|  0|   8|           8|           7|
    |xor_ln132_56_fu_1383_p2  |       xor|   0|  0|   8|           8|           7|
    |xor_ln132_57_fu_1403_p2  |       xor|   0|  0|   8|           8|           7|
    |xor_ln132_58_fu_1423_p2  |       xor|   0|  0|   8|           8|           7|
    |xor_ln132_59_fu_1443_p2  |       xor|   0|  0|   8|           8|           7|
    |xor_ln132_5_fu_363_p2    |       xor|   0|  0|   8|           8|           7|
    |xor_ln132_60_fu_1463_p2  |       xor|   0|  0|   8|           8|           7|
    |xor_ln132_61_fu_1483_p2  |       xor|   0|  0|   8|           8|           7|
    |xor_ln132_62_fu_1636_p2  |       xor|   0|  0|   8|           8|           7|
    |xor_ln132_6_fu_383_p2    |       xor|   0|  0|   8|           8|           7|
    |xor_ln132_7_fu_403_p2    |       xor|   0|  0|   8|           8|           7|
    |xor_ln132_8_fu_423_p2    |       xor|   0|  0|   8|           8|           7|
    |xor_ln132_9_fu_443_p2    |       xor|   0|  0|   8|           8|           7|
    |xor_ln132_fu_263_p2      |       xor|   0|  0|   8|           8|           7|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0|1014|        1011|         822|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  31|          6|    1|          6|
    |ap_done           |   9|          2|    1|          2|
    |eKipadStrm_blk_n  |   9|          2|    1|          2|
    |eKipadStrm_din    |  14|          3|    1|          3|
    |eLenStrm_blk_n    |   9|          2|    1|          2|
    |kipadStrm_blk_n   |   9|          2|    1|          2|
    |kopadStrm_blk_n   |   9|          2|    1|          2|
    |real_start        |   9|          2|    1|          2|
    +------------------+----+-----------+-----+-----------+
    |Total             |  99|         21|    8|         21|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------------------------+---+----+-----+-----------+
    |                                          Name                                         | FF| LUT| Bits| Const Bits|
    +---------------------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                                              |  5|   0|    5|          0|
    |ap_done_reg                                                                            |  1|   0|    1|          0|
    |grp_kpad_32_64_256_32_64_sha256_wrapper_Pipeline_VITIS_LOOP_120_2_fu_215_ap_start_reg  |  1|   0|    1|          0|
    |start_once_reg                                                                         |  1|   0|    1|          0|
    +---------------------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                                  |  8|   0|    8|          0|
    +---------------------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-------------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |               Source Object               |    C Type    |
+---------------------------+-----+-----+------------+-------------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  kpad<32, 64, 256, 32, 64, sha256_wrapper>|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  kpad<32, 64, 256, 32, 64, sha256_wrapper>|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  kpad<32, 64, 256, 32, 64, sha256_wrapper>|  return value|
|start_full_n               |   in|    1|  ap_ctrl_hs|  kpad<32, 64, 256, 32, 64, sha256_wrapper>|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  kpad<32, 64, 256, 32, 64, sha256_wrapper>|  return value|
|ap_continue                |   in|    1|  ap_ctrl_hs|  kpad<32, 64, 256, 32, 64, sha256_wrapper>|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  kpad<32, 64, 256, 32, 64, sha256_wrapper>|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  kpad<32, 64, 256, 32, 64, sha256_wrapper>|  return value|
|start_out                  |  out|    1|  ap_ctrl_hs|  kpad<32, 64, 256, 32, 64, sha256_wrapper>|  return value|
|start_write                |  out|    1|  ap_ctrl_hs|  kpad<32, 64, 256, 32, 64, sha256_wrapper>|  return value|
|keyStrm_dout               |   in|   32|     ap_fifo|                                    keyStrm|       pointer|
|keyStrm_empty_n            |   in|    1|     ap_fifo|                                    keyStrm|       pointer|
|keyStrm_read               |  out|    1|     ap_fifo|                                    keyStrm|       pointer|
|eLenStrm_dout              |   in|    1|     ap_fifo|                                   eLenStrm|       pointer|
|eLenStrm_empty_n           |   in|    1|     ap_fifo|                                   eLenStrm|       pointer|
|eLenStrm_read              |  out|    1|     ap_fifo|                                   eLenStrm|       pointer|
|kipadStrm_din              |  out|  512|     ap_fifo|                                  kipadStrm|       pointer|
|kipadStrm_full_n           |   in|    1|     ap_fifo|                                  kipadStrm|       pointer|
|kipadStrm_write            |  out|    1|     ap_fifo|                                  kipadStrm|       pointer|
|kipadStrm_num_data_valid   |   in|    3|     ap_fifo|                                  kipadStrm|       pointer|
|kipadStrm_fifo_cap         |   in|    3|     ap_fifo|                                  kipadStrm|       pointer|
|kopadStrm_din              |  out|  512|     ap_fifo|                                  kopadStrm|       pointer|
|kopadStrm_full_n           |   in|    1|     ap_fifo|                                  kopadStrm|       pointer|
|kopadStrm_write            |  out|    1|     ap_fifo|                                  kopadStrm|       pointer|
|kopadStrm_num_data_valid   |   in|    3|     ap_fifo|                                  kopadStrm|       pointer|
|kopadStrm_fifo_cap         |   in|    3|     ap_fifo|                                  kopadStrm|       pointer|
|eKipadStrm_din             |  out|    1|     ap_fifo|                                 eKipadStrm|       pointer|
|eKipadStrm_full_n          |   in|    1|     ap_fifo|                                 eKipadStrm|       pointer|
|eKipadStrm_write           |  out|    1|     ap_fifo|                                 eKipadStrm|       pointer|
|eKipadStrm_num_data_valid  |   in|    3|     ap_fifo|                                 eKipadStrm|       pointer|
|eKipadStrm_fifo_cap        |   in|    3|     ap_fifo|                                 eKipadStrm|       pointer|
+---------------------------+-----+-----+------------+-------------------------------------------+--------------+

