{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1488692974156 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1488692974157 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 05 00:49:33 2017 " "Processing started: Sun Mar 05 00:49:33 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1488692974157 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488692974157 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ECE423_C5G -c ECE423_C5G " "Command: quartus_map --read_settings_files=on --write_settings_files=off ECE423_C5G -c ECE423_C5G" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488692974157 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1488692988532 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1488692989117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/sd_cont/sdc_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/sd_cont/sdc_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdc_controller " "Found entity 1: sdc_controller" {  } { { "ip/sd_cont/sdc_controller.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ip/sd_cont/sdc_controller.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693009522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693009522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/sd_cont/sd_fifo_filler.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/sd_cont/sd_fifo_filler.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_fifo_filler " "Found entity 1: sd_fifo_filler" {  } { { "ip/sd_cont/sd_fifo_filler.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ip/sd_cont/sd_fifo_filler.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693009526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693009526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/sd_cont/sd_data_xfer_trig.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/sd_cont/sd_data_xfer_trig.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_data_xfer_trig " "Found entity 1: sd_data_xfer_trig" {  } { { "ip/sd_cont/sd_data_xfer_trig.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ip/sd_cont/sd_data_xfer_trig.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693009533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693009533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/sd_cont/sd_data_serial_host.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/sd_cont/sd_data_serial_host.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_data_serial_host " "Found entity 1: sd_data_serial_host" {  } { { "ip/sd_cont/sd_data_serial_host.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ip/sd_cont/sd_data_serial_host.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693009542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693009542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/sd_cont/sd_data_master.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/sd_cont/sd_data_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_data_master " "Found entity 1: sd_data_master" {  } { { "ip/sd_cont/sd_data_master.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ip/sd_cont/sd_data_master.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693009548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693009548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/sd_cont/sd_crc_16.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/sd_cont/sd_crc_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_crc_16 " "Found entity 1: sd_crc_16" {  } { { "ip/sd_cont/sd_crc_16.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ip/sd_cont/sd_crc_16.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693009552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693009552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/sd_cont/sd_crc_7.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/sd_cont/sd_crc_7.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_crc_7 " "Found entity 1: sd_crc_7" {  } { { "ip/sd_cont/sd_crc_7.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ip/sd_cont/sd_crc_7.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693009558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693009558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/sd_cont/sd_controller_wb.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/sd_cont/sd_controller_wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_controller_wb " "Found entity 1: sd_controller_wb" {  } { { "ip/sd_cont/sd_controller_wb.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ip/sd_cont/sd_controller_wb.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693009565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693009565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/sd_cont/sd_cont.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/sd_cont/sd_cont.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_cont " "Found entity 1: sd_cont" {  } { { "ip/sd_cont/sd_cont.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ip/sd_cont/sd_cont.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693009570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693009570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/sd_cont/sd_cmd_serial_host.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/sd_cont/sd_cmd_serial_host.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_cmd_serial_host " "Found entity 1: sd_cmd_serial_host" {  } { { "ip/sd_cont/sd_cmd_serial_host.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ip/sd_cont/sd_cmd_serial_host.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693009575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693009575 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "busy_check BUSY_CHECK sd_cmd_master.v(80) " "Verilog HDL Declaration information at sd_cmd_master.v(80): object \"busy_check\" differs only in case from object \"BUSY_CHECK\" in the same scope" {  } { { "ip/sd_cont/sd_cmd_master.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ip/sd_cont/sd_cmd_master.v" 80 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1488693009581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/sd_cont/sd_cmd_master.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/sd_cont/sd_cmd_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_cmd_master " "Found entity 1: sd_cmd_master" {  } { { "ip/sd_cont/sd_cmd_master.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ip/sd_cont/sd_cmd_master.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693009582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693009582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/sd_cont/sd_clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/sd_cont/sd_clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_clock_divider " "Found entity 1: sd_clock_divider" {  } { { "ip/sd_cont/sd_clock_divider.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ip/sd_cont/sd_clock_divider.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693009586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693009586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/sd_cont/monostable_domain_cross.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/sd_cont/monostable_domain_cross.v" { { "Info" "ISGN_ENTITY_NAME" "1 monostable_domain_cross " "Found entity 1: monostable_domain_cross" {  } { { "ip/sd_cont/monostable_domain_cross.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ip/sd_cont/monostable_domain_cross.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693009590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693009590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/sd_cont/generic_fifo_dc_gray.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/sd_cont/generic_fifo_dc_gray.v" { { "Info" "ISGN_ENTITY_NAME" "1 generic_fifo_dc_gray " "Found entity 1: generic_fifo_dc_gray" {  } { { "ip/sd_cont/generic_fifo_dc_gray.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ip/sd_cont/generic_fifo_dc_gray.v" 123 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693009594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693009594 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "do generic_dpram.v(123) " "Verilog HDL Declaration warning at generic_dpram.v(123): \"do\" is SystemVerilog-2005 keyword" {  } { { "ip/sd_cont/generic_dpram.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ip/sd_cont/generic_dpram.v" 123 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1488693009597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/sd_cont/generic_dpram.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/sd_cont/generic_dpram.v" { { "Info" "ISGN_ENTITY_NAME" "1 generic_dpram " "Found entity 1: generic_dpram" {  } { { "ip/sd_cont/generic_dpram.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ip/sd_cont/generic_dpram.v" 102 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693009605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693009605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/sd_cont/edge_detect.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/sd_cont/edge_detect.v" { { "Info" "ISGN_ENTITY_NAME" "1 edge_detect " "Found entity 1: edge_detect" {  } { { "ip/sd_cont/edge_detect.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ip/sd_cont/edge_detect.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693009631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693009631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/sd_cont/bistable_domain_cross.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/sd_cont/bistable_domain_cross.v" { { "Info" "ISGN_ENTITY_NAME" "1 bistable_domain_cross " "Found entity 1: bistable_domain_cross" {  } { { "ip/sd_cont/bistable_domain_cross.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ip/sd_cont/bistable_domain_cross.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693009634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693009634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/hw_qsys.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hw_qsys/synthesis/hw_qsys.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ECE423_QSYS-rtl " "Found design unit 1: ECE423_QSYS-rtl" {  } { { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010300 ""} { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS " "Found entity 1: ECE423_QSYS" {  } { { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693010300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/hw_qsys_reset_controller_0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hw_qsys/synthesis/hw_qsys_reset_controller_0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hw_qsys_reset_controller_0-rtl " "Found design unit 1: hw_qsys_reset_controller_0-rtl" {  } { { "ECE423_QSYS/synthesis/hw_qsys_reset_controller_0.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/hw_qsys_reset_controller_0.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010305 ""} { "Info" "ISGN_ENTITY_NAME" "1 hw_qsys_reset_controller_0 " "Found entity 1: hw_qsys_reset_controller_0" {  } { { "ECE423_QSYS/synthesis/hw_qsys_reset_controller_0.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/hw_qsys_reset_controller_0.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693010305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/hw_qsys_rst_controller_001.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hw_qsys/synthesis/hw_qsys_rst_controller_001.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hw_qsys_rst_controller_001-rtl " "Found design unit 1: hw_qsys_rst_controller_001-rtl" {  } { { "ECE423_QSYS/synthesis/hw_qsys_rst_controller_001.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/hw_qsys_rst_controller_001.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010308 ""} { "Info" "ISGN_ENTITY_NAME" "1 hw_qsys_rst_controller_001 " "Found entity 1: hw_qsys_rst_controller_001" {  } { { "ECE423_QSYS/synthesis/hw_qsys_rst_controller_001.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/hw_qsys_rst_controller_001.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693010308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/hw_qsys_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/hw_qsys_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_avalon_st_adapter_001 " "Found entity 1: ECE423_QSYS_avalon_st_adapter_001" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_avalon_st_adapter_001.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693010312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/hw_qsys_avalon_st_adapter_001_timing_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/hw_qsys_avalon_st_adapter_001_timing_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_avalon_st_adapter_001_timing_adapter_0 " "Found entity 1: ECE423_QSYS_avalon_st_adapter_001_timing_adapter_0" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_avalon_st_adapter_001_timing_adapter_0.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_avalon_st_adapter_001_timing_adapter_0.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693010315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/hw_qsys_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/hw_qsys_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_avalon_st_adapter " "Found entity 1: ECE423_QSYS_avalon_st_adapter" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_avalon_st_adapter.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693010319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/hw_qsys_avalon_st_adapter_timing_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/hw_qsys_avalon_st_adapter_timing_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_avalon_st_adapter_timing_adapter_0 " "Found entity 1: ECE423_QSYS_avalon_st_adapter_timing_adapter_0" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_avalon_st_adapter_timing_adapter_0.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_avalon_st_adapter_timing_adapter_0.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693010324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/hw_qsys_avalon_st_adapter_timing_adapter_0_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/hw_qsys_avalon_st_adapter_timing_adapter_0_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_avalon_st_adapter_timing_adapter_0_fifo " "Found entity 1: ECE423_QSYS_avalon_st_adapter_timing_adapter_0_fifo" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_avalon_st_adapter_timing_adapter_0_fifo.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_avalon_st_adapter_timing_adapter_0_fifo.sv" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693010329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/hw_qsys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/hw_qsys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_irq_mapper " "Found entity 1: ECE423_QSYS_irq_mapper" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_irq_mapper.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693010333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/hw_qsys_mm_interconnect_2.v 1 1 " "Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/hw_qsys_mm_interconnect_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_mm_interconnect_2 " "Found entity 1: ECE423_QSYS_mm_interconnect_2" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_2.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693010337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693010342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693010347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/hw_qsys_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/hw_qsys_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_mm_interconnect_1 " "Found entity 1: ECE423_QSYS_mm_interconnect_1" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693010376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/hw_qsys_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/hw_qsys_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_mm_interconnect_0_avalon_st_adapter " "Found entity 1: ECE423_QSYS_mm_interconnect_0_avalon_st_adapter" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693010381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/hw_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/hw_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693010385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "ECE423_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693010390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "ECE423_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693010394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file hw_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010397 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693010397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/hw_qsys_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/hw_qsys_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_mm_interconnect_1_rsp_mux " "Found entity 1: ECE423_QSYS_mm_interconnect_1_rsp_mux" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1_rsp_mux.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693010400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/hw_qsys_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/hw_qsys_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_mm_interconnect_1_rsp_demux " "Found entity 1: ECE423_QSYS_mm_interconnect_1_rsp_demux" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1_rsp_demux.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693010403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/hw_qsys_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/hw_qsys_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_mm_interconnect_1_cmd_mux " "Found entity 1: ECE423_QSYS_mm_interconnect_1_cmd_mux" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1_cmd_mux.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693010407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/hw_qsys_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/hw_qsys_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_mm_interconnect_1_cmd_demux " "Found entity 1: ECE423_QSYS_mm_interconnect_1_cmd_demux" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1_cmd_demux.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693010410 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ECE423_QSYS_mm_interconnect_1_router_002.sv(48) " "Verilog HDL Declaration information at ECE423_QSYS_mm_interconnect_1_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1_router_002.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1488693010413 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ECE423_QSYS_mm_interconnect_1_router_002.sv(49) " "Verilog HDL Declaration information at ECE423_QSYS_mm_interconnect_1_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1_router_002.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1488693010413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/hw_qsys_mm_interconnect_1_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file hw_qsys/synthesis/submodules/hw_qsys_mm_interconnect_1_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_mm_interconnect_1_router_002_default_decode " "Found entity 1: ECE423_QSYS_mm_interconnect_1_router_002_default_decode" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1_router_002.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010414 ""} { "Info" "ISGN_ENTITY_NAME" "2 ECE423_QSYS_mm_interconnect_1_router_002 " "Found entity 2: ECE423_QSYS_mm_interconnect_1_router_002" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1_router_002.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693010414 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ECE423_QSYS_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at ECE423_QSYS_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1_router.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1488693010416 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ECE423_QSYS_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at ECE423_QSYS_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1_router.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1488693010416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/hw_qsys_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file hw_qsys/synthesis/submodules/hw_qsys_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_mm_interconnect_1_router_default_decode " "Found entity 1: ECE423_QSYS_mm_interconnect_1_router_default_decode" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1_router.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010417 ""} { "Info" "ISGN_ENTITY_NAME" "2 ECE423_QSYS_mm_interconnect_1_router " "Found entity 2: ECE423_QSYS_mm_interconnect_1_router" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1_router.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693010417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "ECE423_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693010422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693010427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693010432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693010437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/hw_qsys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/hw_qsys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_mm_interconnect_0 " "Found entity 1: ECE423_QSYS_mm_interconnect_0" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693010475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/hw_qsys_mm_interconnect_0_avalon_st_adapter_018.v 1 1 " "Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/hw_qsys_mm_interconnect_0_avalon_st_adapter_018.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_018 " "Found entity 1: ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_018" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_018.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_018.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693010479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/hw_qsys_mm_interconnect_0_avalon_st_adapter_018_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/hw_qsys_mm_interconnect_0_avalon_st_adapter_018_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_018_error_adapter_0 " "Found entity 1: ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_018_error_adapter_0" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_018_error_adapter_0.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_018_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693010484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/hw_qsys_mm_interconnect_0_avalon_st_adapter_007.v 1 1 " "Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/hw_qsys_mm_interconnect_0_avalon_st_adapter_007.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_007 " "Found entity 1: ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_007" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_007.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_007.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693010489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/hw_qsys_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/hw_qsys_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0 " "Found entity 1: ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693010492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "ECE423_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693010496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "ECE423_QSYS/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693010499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "ECE423_QSYS/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/altera_std_synchronizer_nocut.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693010502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693010509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693010513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/hw_qsys_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/hw_qsys_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_mm_interconnect_0_rsp_mux_002 " "Found entity 1: ECE423_QSYS_mm_interconnect_0_rsp_mux_002" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_rsp_mux_002.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693010516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/hw_qsys_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/hw_qsys_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_mm_interconnect_0_rsp_mux_001 " "Found entity 1: ECE423_QSYS_mm_interconnect_0_rsp_mux_001" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693010520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/hw_qsys_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/hw_qsys_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_mm_interconnect_0_rsp_mux " "Found entity 1: ECE423_QSYS_mm_interconnect_0_rsp_mux" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693010526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/hw_qsys_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/hw_qsys_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_mm_interconnect_0_rsp_demux " "Found entity 1: ECE423_QSYS_mm_interconnect_0_rsp_demux" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693010529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/hw_qsys_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/hw_qsys_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_mm_interconnect_0_cmd_mux_001 " "Found entity 1: ECE423_QSYS_mm_interconnect_0_cmd_mux_001" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693010534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/hw_qsys_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/hw_qsys_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_mm_interconnect_0_cmd_mux " "Found entity 1: ECE423_QSYS_mm_interconnect_0_cmd_mux" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693010538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/hw_qsys_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/hw_qsys_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_mm_interconnect_0_cmd_demux_002 " "Found entity 1: ECE423_QSYS_mm_interconnect_0_cmd_demux_002" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_cmd_demux_002.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693010542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/hw_qsys_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/hw_qsys_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_mm_interconnect_0_cmd_demux_001 " "Found entity 1: ECE423_QSYS_mm_interconnect_0_cmd_demux_001" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693010546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/hw_qsys_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/hw_qsys_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_mm_interconnect_0_cmd_demux " "Found entity 1: ECE423_QSYS_mm_interconnect_0_cmd_demux" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693010550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693010556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693010561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file hw_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010569 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010569 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010569 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010569 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693010569 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1488693010577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693010579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "ECE423_QSYS/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693010584 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1488693010588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "ECE423_QSYS/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693010589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "ECE423_QSYS/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693010593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693010598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file hw_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010617 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693010617 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ECE423_QSYS_mm_interconnect_0_router_021.sv(48) " "Verilog HDL Declaration information at ECE423_QSYS_mm_interconnect_0_router_021.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_021.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_021.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1488693010620 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ECE423_QSYS_mm_interconnect_0_router_021.sv(49) " "Verilog HDL Declaration information at ECE423_QSYS_mm_interconnect_0_router_021.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_021.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_021.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1488693010621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/hw_qsys_mm_interconnect_0_router_021.sv 2 2 " "Found 2 design units, including 2 entities, in source file hw_qsys/synthesis/submodules/hw_qsys_mm_interconnect_0_router_021.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_mm_interconnect_0_router_021_default_decode " "Found entity 1: ECE423_QSYS_mm_interconnect_0_router_021_default_decode" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_021.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_021.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010622 ""} { "Info" "ISGN_ENTITY_NAME" "2 ECE423_QSYS_mm_interconnect_0_router_021 " "Found entity 2: ECE423_QSYS_mm_interconnect_0_router_021" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_021.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_021.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693010622 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ECE423_QSYS_mm_interconnect_0_router_010.sv(48) " "Verilog HDL Declaration information at ECE423_QSYS_mm_interconnect_0_router_010.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_010.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_010.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1488693010626 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ECE423_QSYS_mm_interconnect_0_router_010.sv(49) " "Verilog HDL Declaration information at ECE423_QSYS_mm_interconnect_0_router_010.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_010.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_010.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1488693010626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/hw_qsys_mm_interconnect_0_router_010.sv 2 2 " "Found 2 design units, including 2 entities, in source file hw_qsys/synthesis/submodules/hw_qsys_mm_interconnect_0_router_010.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_mm_interconnect_0_router_010_default_decode " "Found entity 1: ECE423_QSYS_mm_interconnect_0_router_010_default_decode" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_010.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_010.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010628 ""} { "Info" "ISGN_ENTITY_NAME" "2 ECE423_QSYS_mm_interconnect_0_router_010 " "Found entity 2: ECE423_QSYS_mm_interconnect_0_router_010" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_010.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_010.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693010628 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ECE423_QSYS_mm_interconnect_0_router_009.sv(48) " "Verilog HDL Declaration information at ECE423_QSYS_mm_interconnect_0_router_009.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_009.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_009.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1488693010632 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ECE423_QSYS_mm_interconnect_0_router_009.sv(49) " "Verilog HDL Declaration information at ECE423_QSYS_mm_interconnect_0_router_009.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_009.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_009.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1488693010632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/hw_qsys_mm_interconnect_0_router_009.sv 2 2 " "Found 2 design units, including 2 entities, in source file hw_qsys/synthesis/submodules/hw_qsys_mm_interconnect_0_router_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_mm_interconnect_0_router_009_default_decode " "Found entity 1: ECE423_QSYS_mm_interconnect_0_router_009_default_decode" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_009.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_009.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010634 ""} { "Info" "ISGN_ENTITY_NAME" "2 ECE423_QSYS_mm_interconnect_0_router_009 " "Found entity 2: ECE423_QSYS_mm_interconnect_0_router_009" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_009.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_009.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693010634 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ECE423_QSYS_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at ECE423_QSYS_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1488693010637 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ECE423_QSYS_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at ECE423_QSYS_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1488693010638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/hw_qsys_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file hw_qsys/synthesis/submodules/hw_qsys_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_mm_interconnect_0_router_004_default_decode " "Found entity 1: ECE423_QSYS_mm_interconnect_0_router_004_default_decode" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010639 ""} { "Info" "ISGN_ENTITY_NAME" "2 ECE423_QSYS_mm_interconnect_0_router_004 " "Found entity 2: ECE423_QSYS_mm_interconnect_0_router_004" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693010639 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ECE423_QSYS_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at ECE423_QSYS_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1488693010642 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ECE423_QSYS_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at ECE423_QSYS_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1488693010642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/hw_qsys_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file hw_qsys/synthesis/submodules/hw_qsys_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_mm_interconnect_0_router_003_default_decode " "Found entity 1: ECE423_QSYS_mm_interconnect_0_router_003_default_decode" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010643 ""} { "Info" "ISGN_ENTITY_NAME" "2 ECE423_QSYS_mm_interconnect_0_router_003 " "Found entity 2: ECE423_QSYS_mm_interconnect_0_router_003" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693010643 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ECE423_QSYS_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at ECE423_QSYS_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1488693010646 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ECE423_QSYS_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at ECE423_QSYS_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1488693010646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/hw_qsys_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file hw_qsys/synthesis/submodules/hw_qsys_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_mm_interconnect_0_router_002_default_decode " "Found entity 1: ECE423_QSYS_mm_interconnect_0_router_002_default_decode" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010648 ""} { "Info" "ISGN_ENTITY_NAME" "2 ECE423_QSYS_mm_interconnect_0_router_002 " "Found entity 2: ECE423_QSYS_mm_interconnect_0_router_002" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693010648 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ECE423_QSYS_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at ECE423_QSYS_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1488693010652 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ECE423_QSYS_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at ECE423_QSYS_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1488693010652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/hw_qsys_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file hw_qsys/synthesis/submodules/hw_qsys_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_mm_interconnect_0_router_001_default_decode " "Found entity 1: ECE423_QSYS_mm_interconnect_0_router_001_default_decode" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010654 ""} { "Info" "ISGN_ENTITY_NAME" "2 ECE423_QSYS_mm_interconnect_0_router_001 " "Found entity 2: ECE423_QSYS_mm_interconnect_0_router_001" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693010654 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ECE423_QSYS_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at ECE423_QSYS_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1488693010658 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ECE423_QSYS_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at ECE423_QSYS_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1488693010658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/hw_qsys_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file hw_qsys/synthesis/submodules/hw_qsys_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_mm_interconnect_0_router_default_decode " "Found entity 1: ECE423_QSYS_mm_interconnect_0_router_default_decode" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010660 ""} { "Info" "ISGN_ENTITY_NAME" "2 ECE423_QSYS_mm_interconnect_0_router " "Found entity 2: ECE423_QSYS_mm_interconnect_0_router" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693010660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/hw_qsys_write_dma_0.v 1 1 " "Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/hw_qsys_write_dma_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_write_dma_0 " "Found entity 1: ECE423_QSYS_write_dma_0" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693010666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/write_master.v 1 1 " "Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/write_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_master " "Found entity 1: write_master" {  } { { "ECE423_QSYS/synthesis/submodules/write_master.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/write_master.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693010672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/byte_enable_generator.v 8 8 " "Found 8 design units, including 8 entities, in source file hw_qsys/synthesis/submodules/byte_enable_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 byte_enable_generator " "Found entity 1: byte_enable_generator" {  } { { "ECE423_QSYS/synthesis/submodules/byte_enable_generator.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/byte_enable_generator.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010680 ""} { "Info" "ISGN_ENTITY_NAME" "2 one_thousand_twenty_four_byteenable_FSM " "Found entity 2: one_thousand_twenty_four_byteenable_FSM" {  } { { "ECE423_QSYS/synthesis/submodules/byte_enable_generator.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/byte_enable_generator.v" 177 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010680 ""} { "Info" "ISGN_ENTITY_NAME" "3 five_hundred_twelve_bit_byteenable_FSM " "Found entity 3: five_hundred_twelve_bit_byteenable_FSM" {  } { { "ECE423_QSYS/synthesis/submodules/byte_enable_generator.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/byte_enable_generator.v" 285 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010680 ""} { "Info" "ISGN_ENTITY_NAME" "4 two_hundred_fifty_six_bit_byteenable_FSM " "Found entity 4: two_hundred_fifty_six_bit_byteenable_FSM" {  } { { "ECE423_QSYS/synthesis/submodules/byte_enable_generator.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/byte_enable_generator.v" 393 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010680 ""} { "Info" "ISGN_ENTITY_NAME" "5 one_hundred_twenty_eight_bit_byteenable_FSM " "Found entity 5: one_hundred_twenty_eight_bit_byteenable_FSM" {  } { { "ECE423_QSYS/synthesis/submodules/byte_enable_generator.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/byte_enable_generator.v" 500 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010680 ""} { "Info" "ISGN_ENTITY_NAME" "6 sixty_four_bit_byteenable_FSM " "Found entity 6: sixty_four_bit_byteenable_FSM" {  } { { "ECE423_QSYS/synthesis/submodules/byte_enable_generator.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/byte_enable_generator.v" 606 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010680 ""} { "Info" "ISGN_ENTITY_NAME" "7 thirty_two_bit_byteenable_FSM " "Found entity 7: thirty_two_bit_byteenable_FSM" {  } { { "ECE423_QSYS/synthesis/submodules/byte_enable_generator.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/byte_enable_generator.v" 711 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010680 ""} { "Info" "ISGN_ENTITY_NAME" "8 sixteen_bit_byteenable_FSM " "Found entity 8: sixteen_bit_byteenable_FSM" {  } { { "ECE423_QSYS/synthesis/submodules/byte_enable_generator.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/byte_enable_generator.v" 818 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693010680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/st_to_mm_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/st_to_mm_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ST_to_MM_Adapter " "Found entity 1: ST_to_MM_Adapter" {  } { { "ECE423_QSYS/synthesis/submodules/ST_to_MM_Adapter.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ST_to_MM_Adapter.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693010685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/write_burst_control.v 1 1 " "Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/write_burst_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_burst_control " "Found entity 1: write_burst_control" {  } { { "ECE423_QSYS/synthesis/submodules/write_burst_control.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/write_burst_control.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693010691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/dispatcher.v 1 1 " "Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/dispatcher.v" { { "Info" "ISGN_ENTITY_NAME" "1 dispatcher " "Found entity 1: dispatcher" {  } { { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693010698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/descriptor_buffers.v 1 1 " "Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/descriptor_buffers.v" { { "Info" "ISGN_ENTITY_NAME" "1 descriptor_buffers " "Found entity 1: descriptor_buffers" {  } { { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693010704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/csr_block.v 1 1 " "Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/csr_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 csr_block " "Found entity 1: csr_block" {  } { { "ECE423_QSYS/synthesis/submodules/csr_block.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/csr_block.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693010709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/response_block.v 1 1 " "Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/response_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 response_block " "Found entity 1: response_block" {  } { { "ECE423_QSYS/synthesis/submodules/response_block.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/response_block.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693010715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/fifo_with_byteenables.v 1 1 " "Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/fifo_with_byteenables.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_with_byteenables " "Found entity 1: fifo_with_byteenables" {  } { { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693010721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/read_signal_breakout.v 1 1 " "Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/read_signal_breakout.v" { { "Info" "ISGN_ENTITY_NAME" "1 read_signal_breakout " "Found entity 1: read_signal_breakout" {  } { { "ECE423_QSYS/synthesis/submodules/read_signal_breakout.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/read_signal_breakout.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693010726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/write_signal_breakout.v 1 1 " "Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/write_signal_breakout.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_signal_breakout " "Found entity 1: write_signal_breakout" {  } { { "ECE423_QSYS/synthesis/submodules/write_signal_breakout.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/write_signal_breakout.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693010731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/hw_qsys_video_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/hw_qsys_video_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_video_pll " "Found entity 1: ECE423_QSYS_video_pll" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_pll.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693010734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/hw_qsys_video_fifo.v 3 3 " "Found 3 design units, including 3 entities, in source file hw_qsys/synthesis/submodules/hw_qsys_video_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_video_fifo_dual_clock_fifo " "Found entity 1: ECE423_QSYS_video_fifo_dual_clock_fifo" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010738 ""} { "Info" "ISGN_ENTITY_NAME" "2 ECE423_QSYS_video_fifo_dcfifo_with_controls " "Found entity 2: ECE423_QSYS_video_fifo_dcfifo_with_controls" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010738 ""} { "Info" "ISGN_ENTITY_NAME" "3 ECE423_QSYS_video_fifo " "Found entity 3: ECE423_QSYS_video_fifo" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" 160 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693010738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/hw_qsys_video_dma.v 1 1 " "Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/hw_qsys_video_dma.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_video_dma " "Found entity 1: ECE423_QSYS_video_dma" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693010744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/read_master.v 1 1 " "Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/read_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 read_master " "Found entity 1: read_master" {  } { { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/read_master.v" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693010748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/mm_to_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/mm_to_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 MM_to_ST_Adapter " "Found entity 1: MM_to_ST_Adapter" {  } { { "ECE423_QSYS/synthesis/submodules/MM_to_ST_Adapter.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/MM_to_ST_Adapter.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693010753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/read_burst_control.v 1 1 " "Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/read_burst_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 read_burst_control " "Found entity 1: read_burst_control" {  } { { "ECE423_QSYS/synthesis/submodules/read_burst_control.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/read_burst_control.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693010759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/altera_avalon_video_sync_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/altera_avalon_video_sync_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_video_sync_generator " "Found entity 1: altera_avalon_video_sync_generator" {  } { { "ECE423_QSYS/synthesis/submodules/altera_avalon_video_sync_generator.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/altera_avalon_video_sync_generator.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693010765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/twod_idct_st_hw.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/twod_idct_st_hw.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 twod_idct_st_hw-a_idct_2D " "Found design unit 1: twod_idct_st_hw-a_idct_2D" {  } { { "ECE423_QSYS/synthesis/submodules/twod_idct_st_hw.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/twod_idct_st_hw.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010770 ""} { "Info" "ISGN_ENTITY_NAME" "1 twod_idct_st_hw " "Found entity 1: twod_idct_st_hw" {  } { { "ECE423_QSYS/synthesis/submodules/twod_idct_st_hw.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/twod_idct_st_hw.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693010770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/idct_1d.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/idct_1d.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 idct_1D-a_idct_1D " "Found design unit 1: idct_1D-a_idct_1D" {  } { { "ECE423_QSYS/synthesis/submodules/idct_1D.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/idct_1D.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010775 ""} { "Info" "ISGN_ENTITY_NAME" "1 idct_1D " "Found entity 1: idct_1D" {  } { { "ECE423_QSYS/synthesis/submodules/idct_1D.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/idct_1D.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693010775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/hw_qsys_timer_1.v 1 1 " "Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/hw_qsys_timer_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_timer_1 " "Found entity 1: ECE423_QSYS_timer_1" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_timer_1.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_timer_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693010780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/hw_qsys_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/hw_qsys_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_timer_0 " "Found entity 1: ECE423_QSYS_timer_0" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_timer_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693010784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/hw_qsys_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/hw_qsys_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_sysid " "Found entity 1: ECE423_QSYS_sysid" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_sysid.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_sysid.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693010789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/hw_qsys_sram_sharer.v 1 1 " "Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/hw_qsys_sram_sharer.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_sram_sharer " "Found entity 1: ECE423_QSYS_sram_sharer" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_sram_sharer.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_sram_sharer.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693010793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/altera_merlin_std_arbitrator_core.sv 2 2 " "Found 2 design units, including 2 entities, in source file hw_qsys/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_std_arbitrator_core " "Found entity 1: altera_merlin_std_arbitrator_core" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010797 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_std_arb_adder " "Found entity 2: altera_merlin_std_arb_adder" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" 211 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693010797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/hw_qsys_sram_sharer_arbiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/hw_qsys_sram_sharer_arbiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_sram_sharer_arbiter " "Found entity 1: ECE423_QSYS_sram_sharer_arbiter" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_sram_sharer_arbiter.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_sram_sharer_arbiter.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693010800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/hw_qsys_sram_sharer_pin_sharer.sv 1 1 " "Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/hw_qsys_sram_sharer_pin_sharer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_sram_sharer_pin_sharer " "Found entity 1: ECE423_QSYS_sram_sharer_pin_sharer" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_sram_sharer_pin_sharer.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_sram_sharer_pin_sharer.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693010803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/hw_qsys_sram_bridge.sv 1 1 " "Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/hw_qsys_sram_bridge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_sram_bridge " "Found entity 1: ECE423_QSYS_sram_bridge" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_sram_bridge.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_sram_bridge.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693010808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/hw_qsys_sram.v 1 1 " "Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/hw_qsys_sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_sram " "Found entity 1: ECE423_QSYS_sram" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_sram.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_sram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693010813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/altera_tristate_controller_aggregator.sv 1 1 " "Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/altera_tristate_controller_aggregator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tristate_controller_aggregator " "Found entity 1: altera_tristate_controller_aggregator" {  } { { "ECE423_QSYS/synthesis/submodules/altera_tristate_controller_aggregator.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/altera_tristate_controller_aggregator.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693010816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/altera_tristate_controller_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/altera_tristate_controller_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tristate_controller_translator " "Found entity 1: altera_tristate_controller_translator" {  } { { "ECE423_QSYS/synthesis/submodules/altera_tristate_controller_translator.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/altera_tristate_controller_translator.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693010821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/sd_cont.v 1 1 " "Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/sd_cont.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_cont " "Found entity 1: sd_cont" {  } { { "ECE423_QSYS/synthesis/submodules/sd_cont.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/sd_cont.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693010826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "ECE423_QSYS/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693010830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "ECE423_QSYS/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693010835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/hw_qsys_read_dma_0.v 1 1 " "Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/hw_qsys_read_dma_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_read_dma_0 " "Found entity 1: ECE423_QSYS_read_dma_0" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693010839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/hw_qsys_lpddr2.v 1 1 " "Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/hw_qsys_lpddr2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2 " "Found entity 1: ECE423_QSYS_lpddr2" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693010845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "ECE423_QSYS/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693010856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "ECE423_QSYS/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693010876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "ECE423_QSYS/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693010890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/hw_qsys_lpddr2_s0.v 1 1 " "Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/hw_qsys_lpddr2_s0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_s0 " "Found entity 1: ECE423_QSYS_lpddr2_s0" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693010898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/altera_avalon_mm_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/altera_avalon_mm_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_bridge " "Found entity 1: altera_avalon_mm_bridge" {  } { { "ECE423_QSYS/synthesis/submodules/altera_avalon_mm_bridge.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/altera_avalon_mm_bridge.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693010902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v 3 3 " "Found 3 design units, including 3 entities, in source file hw_qsys/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module " "Found entity 1: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module" {  } { { "ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010911 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module " "Found entity 2: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module" {  } { { "ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010911 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_mem_if_sequencer_cpu_cv_synth_cpu_inst " "Found entity 3: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst" {  } { { "ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693010911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench " "Found entity 1: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench" {  } { { "ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693010916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv 1 1 " "Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_mem_no_ifdef_params " "Found entity 1: altera_mem_if_sequencer_mem_no_ifdef_params" {  } { { "ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693010920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/altera_mem_if_sequencer_rst.sv 1 1 " "Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/altera_mem_if_sequencer_rst.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_rst " "Found entity 1: altera_mem_if_sequencer_rst" {  } { { "ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_rst.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_rst.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693010923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/altera_mem_if_simple_avalon_mm_bridge.sv 1 1 " "Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/altera_mem_if_simple_avalon_mm_bridge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_simple_avalon_mm_bridge " "Found entity 1: altera_mem_if_simple_avalon_mm_bridge" {  } { { "ECE423_QSYS/synthesis/submodules/altera_mem_if_simple_avalon_mm_bridge.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/altera_mem_if_simple_avalon_mm_bridge.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693010928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/hw_qsys_lpddr2_s0_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/hw_qsys_lpddr2_s0_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_s0_irq_mapper " "Found entity 1: ECE423_QSYS_lpddr2_s0_irq_mapper" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_irq_mapper.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693010931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/hw_qsys_lpddr2_s0_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/hw_qsys_lpddr2_s0_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_s0_mm_interconnect_0 " "Found entity 1: ECE423_QSYS_lpddr2_s0_mm_interconnect_0" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693010940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/hw_qsys_lpddr2_s0_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/hw_qsys_lpddr2_s0_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_s0_mm_interconnect_0_avalon_st_adapter " "Found entity 1: ECE423_QSYS_lpddr2_s0_mm_interconnect_0_avalon_st_adapter" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693010947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/hw_qsys_lpddr2_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/hw_qsys_lpddr2_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: ECE423_QSYS_lpddr2_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693010950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/hw_qsys_lpddr2_s0_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/hw_qsys_lpddr2_s0_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_demux " "Found entity 1: ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_demux" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693010955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/hw_qsys_lpddr2_s0_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/hw_qsys_lpddr2_s0_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_demux_001 " "Found entity 1: ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_demux_001" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693010959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/hw_qsys_lpddr2_s0_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/hw_qsys_lpddr2_s0_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_demux_002 " "Found entity 1: ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_demux_002" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_demux_002.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693010964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/hw_qsys_lpddr2_s0_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/hw_qsys_lpddr2_s0_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_mux " "Found entity 1: ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_mux" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693010970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/hw_qsys_lpddr2_s0_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/hw_qsys_lpddr2_s0_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_mux_003 " "Found entity 1: ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_mux_003" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_mux_003.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693010974 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1488693010978 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1488693010978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/hw_qsys_lpddr2_s0_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file hw_qsys/synthesis/submodules/hw_qsys_lpddr2_s0_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_default_decode " "Found entity 1: ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_default_decode" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010980 ""} { "Info" "ISGN_ENTITY_NAME" "2 ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router " "Found entity 2: ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693010980 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1488693010983 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1488693010983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/hw_qsys_lpddr2_s0_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file hw_qsys/synthesis/submodules/hw_qsys_lpddr2_s0_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_001_default_decode " "Found entity 1: ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_001_default_decode" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010985 ""} { "Info" "ISGN_ENTITY_NAME" "2 ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_001 " "Found entity 2: ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_001" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693010985 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1488693010989 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1488693010990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/hw_qsys_lpddr2_s0_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file hw_qsys/synthesis/submodules/hw_qsys_lpddr2_s0_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_002_default_decode " "Found entity 1: ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_002_default_decode" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010991 ""} { "Info" "ISGN_ENTITY_NAME" "2 ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_002 " "Found entity 2: ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_002" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693010991 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1488693010994 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1488693010995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/hw_qsys_lpddr2_s0_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file hw_qsys/synthesis/submodules/hw_qsys_lpddr2_s0_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_003_default_decode " "Found entity 1: ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_003_default_decode" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010997 ""} { "Info" "ISGN_ENTITY_NAME" "2 ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_003 " "Found entity 2: ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_003" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693010997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693010997 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1488693011000 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1488693011001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/hw_qsys_lpddr2_s0_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file hw_qsys/synthesis/submodules/hw_qsys_lpddr2_s0_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_005_default_decode " "Found entity 1: ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_005_default_decode" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693011002 ""} { "Info" "ISGN_ENTITY_NAME" "2 ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_005 " "Found entity 2: ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_005" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693011002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693011002 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1488693011005 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1488693011005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/hw_qsys_lpddr2_s0_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file hw_qsys/synthesis/submodules/hw_qsys_lpddr2_s0_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_006_default_decode " "Found entity 1: ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_006_default_decode" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693011007 ""} { "Info" "ISGN_ENTITY_NAME" "2 ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_006 " "Found entity 2: ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_006" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693011007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693011007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/hw_qsys_lpddr2_s0_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/hw_qsys_lpddr2_s0_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_s0_mm_interconnect_0_rsp_mux " "Found entity 1: ECE423_QSYS_lpddr2_s0_mm_interconnect_0_rsp_mux" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693011013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693011013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/hw_qsys_lpddr2_s0_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/hw_qsys_lpddr2_s0_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_s0_mm_interconnect_0_rsp_mux_001 " "Found entity 1: ECE423_QSYS_lpddr2_s0_mm_interconnect_0_rsp_mux_001" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693011018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693011018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/hw_qsys_lpddr2_s0_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/hw_qsys_lpddr2_s0_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_s0_mm_interconnect_0_rsp_mux_002 " "Found entity 1: ECE423_QSYS_lpddr2_s0_mm_interconnect_0_rsp_mux_002" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_rsp_mux_002.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693011023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693011023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/hw_qsys_lpddr2_s0_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/hw_qsys_lpddr2_s0_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_s0_mm_interconnect_1 " "Found entity 1: ECE423_QSYS_lpddr2_s0_mm_interconnect_1" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693011032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693011032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/hw_qsys_lpddr2_s0_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/hw_qsys_lpddr2_s0_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_s0_mm_interconnect_1_cmd_demux " "Found entity 1: ECE423_QSYS_lpddr2_s0_mm_interconnect_1_cmd_demux" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1_cmd_demux.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693011037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693011037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/hw_qsys_lpddr2_s0_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/hw_qsys_lpddr2_s0_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_s0_mm_interconnect_1_cmd_mux " "Found entity 1: ECE423_QSYS_lpddr2_s0_mm_interconnect_1_cmd_mux" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1_cmd_mux.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693011041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693011041 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1488693011045 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1488693011046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/hw_qsys_lpddr2_s0_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file hw_qsys/synthesis/submodules/hw_qsys_lpddr2_s0_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router_default_decode " "Found entity 1: ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router_default_decode" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693011048 ""} { "Info" "ISGN_ENTITY_NAME" "2 ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router " "Found entity 2: ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693011048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693011048 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router_001.sv(48) " "Verilog HDL Declaration information at ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1488693011051 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router_001.sv(49) " "Verilog HDL Declaration information at ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1488693011051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/hw_qsys_lpddr2_s0_mm_interconnect_1_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file hw_qsys/synthesis/submodules/hw_qsys_lpddr2_s0_mm_interconnect_1_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router_001_default_decode " "Found entity 1: ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router_001_default_decode" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693011052 ""} { "Info" "ISGN_ENTITY_NAME" "2 ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router_001 " "Found entity 2: ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router_001" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693011052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693011052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/hw_qsys_lpddr2_s0_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/hw_qsys_lpddr2_s0_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_s0_mm_interconnect_1_rsp_demux " "Found entity 1: ECE423_QSYS_lpddr2_s0_mm_interconnect_1_rsp_demux" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1_rsp_demux.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693011056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693011056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/hw_qsys_lpddr2_s0_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/hw_qsys_lpddr2_s0_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_s0_mm_interconnect_1_rsp_mux " "Found entity 1: ECE423_QSYS_lpddr2_s0_mm_interconnect_1_rsp_mux" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1_rsp_mux.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693011059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693011059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/sequencer_reg_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/sequencer_reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_reg_file " "Found entity 1: sequencer_reg_file" {  } { { "ECE423_QSYS/synthesis/submodules/sequencer_reg_file.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/sequencer_reg_file.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693011065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693011065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/sequencer_scc_acv_phase_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/sequencer_scc_acv_phase_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_acv_phase_decode " "Found entity 1: sequencer_scc_acv_phase_decode" {  } { { "ECE423_QSYS/synthesis/submodules/sequencer_scc_acv_phase_decode.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/sequencer_scc_acv_phase_decode.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693011070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693011070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/sequencer_scc_acv_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/sequencer_scc_acv_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_acv_wrapper " "Found entity 1: sequencer_scc_acv_wrapper" {  } { { "ECE423_QSYS/synthesis/submodules/sequencer_scc_acv_wrapper.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/sequencer_scc_acv_wrapper.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693011076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693011076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/sequencer_scc_mgr.sv 1 1 " "Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/sequencer_scc_mgr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_mgr " "Found entity 1: sequencer_scc_mgr" {  } { { "ECE423_QSYS/synthesis/submodules/sequencer_scc_mgr.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/sequencer_scc_mgr.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693011083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693011083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/sequencer_scc_reg_file.v 1 1 " "Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/sequencer_scc_reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_reg_file " "Found entity 1: sequencer_scc_reg_file" {  } { { "ECE423_QSYS/synthesis/submodules/sequencer_scc_reg_file.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/sequencer_scc_reg_file.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693011088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693011088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/sequencer_scc_siii_phase_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/sequencer_scc_siii_phase_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_siii_phase_decode " "Found entity 1: sequencer_scc_siii_phase_decode" {  } { { "ECE423_QSYS/synthesis/submodules/sequencer_scc_siii_phase_decode.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/sequencer_scc_siii_phase_decode.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693011095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693011095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/sequencer_scc_siii_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/sequencer_scc_siii_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_siii_wrapper " "Found entity 1: sequencer_scc_siii_wrapper" {  } { { "ECE423_QSYS/synthesis/submodules/sequencer_scc_siii_wrapper.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/sequencer_scc_siii_wrapper.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693011102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693011102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/sequencer_scc_sv_phase_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/sequencer_scc_sv_phase_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_sv_phase_decode " "Found entity 1: sequencer_scc_sv_phase_decode" {  } { { "ECE423_QSYS/synthesis/submodules/sequencer_scc_sv_phase_decode.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/sequencer_scc_sv_phase_decode.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693011120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693011120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/sequencer_scc_sv_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/sequencer_scc_sv_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_sv_wrapper " "Found entity 1: sequencer_scc_sv_wrapper" {  } { { "ECE423_QSYS/synthesis/submodules/sequencer_scc_sv_wrapper.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/sequencer_scc_sv_wrapper.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693011143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693011143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/sequencer_trk_mgr.sv 1 1 " "Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/sequencer_trk_mgr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_trk_mgr " "Found entity 1: sequencer_trk_mgr" {  } { { "ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693011149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693011149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/hw_qsys_lpddr2_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/hw_qsys_lpddr2_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_p0_clock_pair_generator " "Found entity 1: ECE423_QSYS_lpddr2_p0_clock_pair_generator" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_clock_pair_generator.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_clock_pair_generator.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693011211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693011211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/hw_qsys_lpddr2_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/hw_qsys_lpddr2_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads " "Found entity 1: ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693011218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693011218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/hw_qsys_lpddr2_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/hw_qsys_lpddr2_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_p0_acv_hard_memphy " "Found entity 1: ECE423_QSYS_lpddr2_p0_acv_hard_memphy" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_memphy.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693011224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693011224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/hw_qsys_lpddr2_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/hw_qsys_lpddr2_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_p0_acv_ldc " "Found entity 1: ECE423_QSYS_lpddr2_p0_acv_ldc" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_ldc.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693011228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693011228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/hw_qsys_lpddr2_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/hw_qsys_lpddr2_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_p0_acv_hard_io_pads " "Found entity 1: ECE423_QSYS_lpddr2_p0_acv_hard_io_pads" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_io_pads.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693011233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693011233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/hw_qsys_lpddr2_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/hw_qsys_lpddr2_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_p0_generic_ddio " "Found entity 1: ECE423_QSYS_lpddr2_p0_generic_ddio" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_generic_ddio.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693011237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693011237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/hw_qsys_lpddr2_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/hw_qsys_lpddr2_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_p0_reset " "Found entity 1: ECE423_QSYS_lpddr2_p0_reset" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_reset.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693011240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693011240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/hw_qsys_lpddr2_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/hw_qsys_lpddr2_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_p0_reset_sync " "Found entity 1: ECE423_QSYS_lpddr2_p0_reset_sync" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_reset_sync.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693011244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693011244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/hw_qsys_lpddr2_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/hw_qsys_lpddr2_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_p0_phy_csr " "Found entity 1: ECE423_QSYS_lpddr2_p0_phy_csr" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_phy_csr.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693011248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693011248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/hw_qsys_lpddr2_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/hw_qsys_lpddr2_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_p0_iss_probe " "Found entity 1: ECE423_QSYS_lpddr2_p0_iss_probe" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_iss_probe.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693011252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693011252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/hw_qsys_lpddr2_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/hw_qsys_lpddr2_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_p0 " "Found entity 1: ECE423_QSYS_lpddr2_p0" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693011256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693011256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/hw_qsys_lpddr2_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/hw_qsys_lpddr2_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_p0_altdqdqs " "Found entity 1: ECE423_QSYS_lpddr2_p0_altdqdqs" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_altdqdqs.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693011260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693011260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv 1 1 " "Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2 " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2" {  } { { "ECE423_QSYS/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693011271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693011271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/hw_qsys_lpddr2_pll0.sv 1 1 " "Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/hw_qsys_lpddr2_pll0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_pll0 " "Found entity 1: ECE423_QSYS_lpddr2_pll0" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_pll0.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_pll0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693011276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693011276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/hw_qsys_ledg.v 1 1 " "Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/hw_qsys_ledg.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_ledg " "Found entity 1: ECE423_QSYS_ledg" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_ledg.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_ledg.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693011279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693011279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/hw_qsys_key.v 1 1 " "Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/hw_qsys_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_key " "Found entity 1: ECE423_QSYS_key" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_key.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693011284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693011284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/hw_qsys_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file hw_qsys/synthesis/submodules/hw_qsys_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_jtag_uart_sim_scfifo_w " "Found entity 1: ECE423_QSYS_jtag_uart_sim_scfifo_w" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_jtag_uart.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693011292 ""} { "Info" "ISGN_ENTITY_NAME" "2 ECE423_QSYS_jtag_uart_scfifo_w " "Found entity 2: ECE423_QSYS_jtag_uart_scfifo_w" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_jtag_uart.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_jtag_uart.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693011292 ""} { "Info" "ISGN_ENTITY_NAME" "3 ECE423_QSYS_jtag_uart_sim_scfifo_r " "Found entity 3: ECE423_QSYS_jtag_uart_sim_scfifo_r" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_jtag_uart.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_jtag_uart.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693011292 ""} { "Info" "ISGN_ENTITY_NAME" "4 ECE423_QSYS_jtag_uart_scfifo_r " "Found entity 4: ECE423_QSYS_jtag_uart_scfifo_r" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_jtag_uart.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_jtag_uart.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693011292 ""} { "Info" "ISGN_ENTITY_NAME" "5 ECE423_QSYS_jtag_uart " "Found entity 5: ECE423_QSYS_jtag_uart" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_jtag_uart.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_jtag_uart.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693011292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693011292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/hw_qsys_i2c_sda.v 1 1 " "Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/hw_qsys_i2c_sda.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_i2c_sda " "Found entity 1: ECE423_QSYS_i2c_sda" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_i2c_sda.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_i2c_sda.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693011296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693011296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/hw_qsys_i2c_scl.v 1 1 " "Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/hw_qsys_i2c_scl.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_i2c_scl " "Found entity 1: ECE423_QSYS_i2c_scl" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_i2c_scl.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_i2c_scl.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693011302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693011302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/hw_qsys_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/hw_qsys_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_cpu " "Found entity 1: ECE423_QSYS_cpu" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693011307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693011307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/hw_qsys_cpu_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file hw_qsys/synthesis/submodules/hw_qsys_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_cpu_cpu_ic_data_module " "Found entity 1: ECE423_QSYS_cpu_cpu_ic_data_module" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693012563 ""} { "Info" "ISGN_ENTITY_NAME" "2 ECE423_QSYS_cpu_cpu_ic_tag_module " "Found entity 2: ECE423_QSYS_cpu_cpu_ic_tag_module" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693012563 ""} { "Info" "ISGN_ENTITY_NAME" "3 ECE423_QSYS_cpu_cpu_bht_module " "Found entity 3: ECE423_QSYS_cpu_cpu_bht_module" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693012563 ""} { "Info" "ISGN_ENTITY_NAME" "4 ECE423_QSYS_cpu_cpu_register_bank_a_module " "Found entity 4: ECE423_QSYS_cpu_cpu_register_bank_a_module" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 224 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693012563 ""} { "Info" "ISGN_ENTITY_NAME" "5 ECE423_QSYS_cpu_cpu_register_bank_b_module " "Found entity 5: ECE423_QSYS_cpu_cpu_register_bank_b_module" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 289 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693012563 ""} { "Info" "ISGN_ENTITY_NAME" "6 ECE423_QSYS_cpu_cpu_dc_tag_module " "Found entity 6: ECE423_QSYS_cpu_cpu_dc_tag_module" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 354 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693012563 ""} { "Info" "ISGN_ENTITY_NAME" "7 ECE423_QSYS_cpu_cpu_dc_data_module " "Found entity 7: ECE423_QSYS_cpu_cpu_dc_data_module" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 419 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693012563 ""} { "Info" "ISGN_ENTITY_NAME" "8 ECE423_QSYS_cpu_cpu_dc_victim_module " "Found entity 8: ECE423_QSYS_cpu_cpu_dc_victim_module" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 487 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693012563 ""} { "Info" "ISGN_ENTITY_NAME" "9 ECE423_QSYS_cpu_cpu_nios2_oci_debug " "Found entity 9: ECE423_QSYS_cpu_cpu_nios2_oci_debug" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 554 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693012563 ""} { "Info" "ISGN_ENTITY_NAME" "10 ECE423_QSYS_cpu_cpu_nios2_oci_break " "Found entity 10: ECE423_QSYS_cpu_cpu_nios2_oci_break" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 699 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693012563 ""} { "Info" "ISGN_ENTITY_NAME" "11 ECE423_QSYS_cpu_cpu_nios2_oci_xbrk " "Found entity 11: ECE423_QSYS_cpu_cpu_nios2_oci_xbrk" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 991 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693012563 ""} { "Info" "ISGN_ENTITY_NAME" "12 ECE423_QSYS_cpu_cpu_nios2_oci_dbrk " "Found entity 12: ECE423_QSYS_cpu_cpu_nios2_oci_dbrk" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 1251 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693012563 ""} { "Info" "ISGN_ENTITY_NAME" "13 ECE423_QSYS_cpu_cpu_nios2_oci_itrace " "Found entity 13: ECE423_QSYS_cpu_cpu_nios2_oci_itrace" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 1439 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693012563 ""} { "Info" "ISGN_ENTITY_NAME" "14 ECE423_QSYS_cpu_cpu_nios2_oci_td_mode " "Found entity 14: ECE423_QSYS_cpu_cpu_nios2_oci_td_mode" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 1803 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693012563 ""} { "Info" "ISGN_ENTITY_NAME" "15 ECE423_QSYS_cpu_cpu_nios2_oci_dtrace " "Found entity 15: ECE423_QSYS_cpu_cpu_nios2_oci_dtrace" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 1870 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693012563 ""} { "Info" "ISGN_ENTITY_NAME" "16 ECE423_QSYS_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: ECE423_QSYS_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 1951 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693012563 ""} { "Info" "ISGN_ENTITY_NAME" "17 ECE423_QSYS_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: ECE423_QSYS_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 2022 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693012563 ""} { "Info" "ISGN_ENTITY_NAME" "18 ECE423_QSYS_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: ECE423_QSYS_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 2064 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693012563 ""} { "Info" "ISGN_ENTITY_NAME" "19 ECE423_QSYS_cpu_cpu_nios2_oci_fifo " "Found entity 19: ECE423_QSYS_cpu_cpu_nios2_oci_fifo" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 2110 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693012563 ""} { "Info" "ISGN_ENTITY_NAME" "20 ECE423_QSYS_cpu_cpu_nios2_oci_pib " "Found entity 20: ECE423_QSYS_cpu_cpu_nios2_oci_pib" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 2595 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693012563 ""} { "Info" "ISGN_ENTITY_NAME" "21 ECE423_QSYS_cpu_cpu_nios2_oci_im " "Found entity 21: ECE423_QSYS_cpu_cpu_nios2_oci_im" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 2617 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693012563 ""} { "Info" "ISGN_ENTITY_NAME" "22 ECE423_QSYS_cpu_cpu_nios2_performance_monitors " "Found entity 22: ECE423_QSYS_cpu_cpu_nios2_performance_monitors" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 2686 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693012563 ""} { "Info" "ISGN_ENTITY_NAME" "23 ECE423_QSYS_cpu_cpu_nios2_avalon_reg " "Found entity 23: ECE423_QSYS_cpu_cpu_nios2_avalon_reg" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 2702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693012563 ""} { "Info" "ISGN_ENTITY_NAME" "24 ECE423_QSYS_cpu_cpu_ociram_sp_ram_module " "Found entity 24: ECE423_QSYS_cpu_cpu_ociram_sp_ram_module" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 2794 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693012563 ""} { "Info" "ISGN_ENTITY_NAME" "25 ECE423_QSYS_cpu_cpu_nios2_ocimem " "Found entity 25: ECE423_QSYS_cpu_cpu_nios2_ocimem" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 2857 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693012563 ""} { "Info" "ISGN_ENTITY_NAME" "26 ECE423_QSYS_cpu_cpu_nios2_oci " "Found entity 26: ECE423_QSYS_cpu_cpu_nios2_oci" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 3035 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693012563 ""} { "Info" "ISGN_ENTITY_NAME" "27 ECE423_QSYS_cpu_cpu " "Found entity 27: ECE423_QSYS_cpu_cpu" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 3580 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693012563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693012563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/hw_qsys_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/hw_qsys_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_cpu_cpu_debug_slave_sysclk " "Found entity 1: ECE423_QSYS_cpu_cpu_debug_slave_sysclk" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693012569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693012569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/hw_qsys_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/hw_qsys_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_cpu_cpu_debug_slave_tck " "Found entity 1: ECE423_QSYS_cpu_cpu_debug_slave_tck" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu_debug_slave_tck.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693012573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693012573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/hw_qsys_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/hw_qsys_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_cpu_cpu_debug_slave_wrapper " "Found entity 1: ECE423_QSYS_cpu_cpu_debug_slave_wrapper" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693012577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693012577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/hw_qsys_cpu_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/hw_qsys_cpu_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_cpu_cpu_mult_cell " "Found entity 1: ECE423_QSYS_cpu_cpu_mult_cell" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu_mult_cell.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693012582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693012582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/hw_qsys_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/hw_qsys_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_cpu_cpu_test_bench " "Found entity 1: ECE423_QSYS_cpu_cpu_test_bench" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu_test_bench.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693012590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693012590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_qsys/synthesis/submodules/pixel_conv.v 1 1 " "Found 1 design units, including 1 entities, in source file hw_qsys/synthesis/submodules/pixel_conv.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pixel_Conv " "Found entity 1: Pixel_Conv" {  } { { "ECE423_QSYS/synthesis/submodules/Pixel_Conv.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/Pixel_Conv.v" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693012593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693012593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_c5g.v 1 1 " "Found 1 design units, including 1 entities, in source file hw_c5g.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_C5G " "Found entity 1: ECE423_C5G" {  } { { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693012597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693012597 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sram_addr_dummy ECE423_C5G.v(111) " "Verilog HDL Implicit Net warning at ECE423_C5G.v(111): created implicit net for \"sram_addr_dummy\"" {  } { { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 111 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693012637 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ECE423_C5G " "Elaborating entity \"ECE423_C5G\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1488693013347 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 ECE423_C5G.v(27) " "Output port \"HEX0\" at ECE423_C5G.v(27) has no driver" {  } { { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1488693013349 "|ECE423_C5G"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 ECE423_C5G.v(28) " "Output port \"HEX1\" at ECE423_C5G.v(28) has no driver" {  } { { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1488693013350 "|ECE423_C5G"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 ECE423_C5G.v(29) " "Output port \"HEX2\" at ECE423_C5G.v(29) has no driver" {  } { { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1488693013350 "|ECE423_C5G"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 ECE423_C5G.v(30) " "Output port \"HEX3\" at ECE423_C5G.v(30) has no driver" {  } { { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1488693013350 "|ECE423_C5G"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS ECE423_QSYS:u0 " "Elaborating entity \"ECE423_QSYS\" for hierarchy \"ECE423_QSYS:u0\"" {  } { { "ECE423_C5G.v" "u0" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693013390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pixel_Conv ECE423_QSYS:u0\|Pixel_Conv:pixel_con " "Elaborating entity \"Pixel_Conv\" for hierarchy \"ECE423_QSYS:u0\|Pixel_Conv:pixel_con\"" {  } { { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "pixel_con" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693013657 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Pixel_Conv.v(113) " "Verilog HDL assignment warning at Pixel_Conv.v(113): truncated value with size 2 to match size of target (1)" {  } { { "ECE423_QSYS/synthesis/submodules/Pixel_Conv.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/Pixel_Conv.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1488693013658 "|ECE423_C5G|ECE423_QSYS:u0|Pixel_Conv:pixel_con"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_cpu ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu " "Elaborating entity \"ECE423_QSYS_cpu\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\"" {  } { { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "cpu" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693013669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_cpu_cpu ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu " "Elaborating entity \"ECE423_QSYS_cpu_cpu\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu.v" "cpu" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693013707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_cpu_cpu_test_bench ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_test_bench:the_ECE423_QSYS_cpu_cpu_test_bench " "Elaborating entity \"ECE423_QSYS_cpu_cpu_test_bench\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_test_bench:the_ECE423_QSYS_cpu_cpu_test_bench\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "the_ECE423_QSYS_cpu_cpu_test_bench" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 6170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693014439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_cpu_cpu_ic_data_module ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_ic_data_module:ECE423_QSYS_cpu_cpu_ic_data " "Elaborating entity \"ECE423_QSYS_cpu_cpu_ic_data_module\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_ic_data_module:ECE423_QSYS_cpu_cpu_ic_data\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "ECE423_QSYS_cpu_cpu_ic_data" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 7172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693014502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_ic_data_module:ECE423_QSYS_cpu_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_ic_data_module:ECE423_QSYS_cpu_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693014610 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_ic_data_module:ECE423_QSYS_cpu_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_ic_data_module:ECE423_QSYS_cpu_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693014654 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_ic_data_module:ECE423_QSYS_cpu_cpu_ic_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_ic_data_module:ECE423_QSYS_cpu_cpu_ic_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693014655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693014655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693014655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693014655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693014655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693014655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693014655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693014655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693014655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693014655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693014655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693014655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693014655 ""}  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1488693014655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_spj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_spj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_spj1 " "Found entity 1: altsyncram_spj1" {  } { { "db/altsyncram_spj1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_spj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693014758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693014758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_spj1 ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_ic_data_module:ECE423_QSYS_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated " "Elaborating entity \"altsyncram_spj1\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_ic_data_module:ECE423_QSYS_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693014761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_cpu_cpu_ic_tag_module ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_ic_tag_module:ECE423_QSYS_cpu_cpu_ic_tag " "Elaborating entity \"ECE423_QSYS_cpu_cpu_ic_tag_module\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_ic_tag_module:ECE423_QSYS_cpu_cpu_ic_tag\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "ECE423_QSYS_cpu_cpu_ic_tag" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 7238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693014821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_ic_tag_module:ECE423_QSYS_cpu_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_ic_tag_module:ECE423_QSYS_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693014852 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_ic_tag_module:ECE423_QSYS_cpu_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_ic_tag_module:ECE423_QSYS_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 127 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693014872 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_ic_tag_module:ECE423_QSYS_cpu_cpu_ic_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_ic_tag_module:ECE423_QSYS_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693014872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693014872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693014872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693014872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693014872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693014872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693014872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693014872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693014872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693014872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 26 " "Parameter \"width_a\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693014872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 26 " "Parameter \"width_b\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693014872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693014872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693014872 ""}  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 127 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1488693014872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vgj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vgj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vgj1 " "Found entity 1: altsyncram_vgj1" {  } { { "db/altsyncram_vgj1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_vgj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693015010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693015010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vgj1 ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_ic_tag_module:ECE423_QSYS_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_vgj1:auto_generated " "Elaborating entity \"altsyncram_vgj1\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_ic_tag_module:ECE423_QSYS_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_vgj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693015013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_cpu_cpu_bht_module ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_bht_module:ECE423_QSYS_cpu_cpu_bht " "Elaborating entity \"ECE423_QSYS_cpu_cpu_bht_module\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_bht_module:ECE423_QSYS_cpu_cpu_bht\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "ECE423_QSYS_cpu_cpu_bht" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 7436 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693015080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_bht_module:ECE423_QSYS_cpu_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_bht_module:ECE423_QSYS_cpu_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693015107 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_bht_module:ECE423_QSYS_cpu_cpu_bht\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_bht_module:ECE423_QSYS_cpu_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 195 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693015130 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_bht_module:ECE423_QSYS_cpu_cpu_bht\|altsyncram:the_altsyncram " "Instantiated megafunction \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_bht_module:ECE423_QSYS_cpu_cpu_bht\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Parameter \"width_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 2 " "Parameter \"width_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015131 ""}  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 195 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1488693015131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pdj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pdj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pdj1 " "Found entity 1: altsyncram_pdj1" {  } { { "db/altsyncram_pdj1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_pdj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693015229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693015229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pdj1 ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_bht_module:ECE423_QSYS_cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated " "Elaborating entity \"altsyncram_pdj1\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_bht_module:ECE423_QSYS_cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693015231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_cpu_cpu_register_bank_a_module ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_register_bank_a_module:ECE423_QSYS_cpu_cpu_register_bank_a " "Elaborating entity \"ECE423_QSYS_cpu_cpu_register_bank_a_module\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_register_bank_a_module:ECE423_QSYS_cpu_cpu_register_bank_a\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "ECE423_QSYS_cpu_cpu_register_bank_a" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 8375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693015259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_register_bank_a_module:ECE423_QSYS_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_register_bank_a_module:ECE423_QSYS_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693015282 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_register_bank_a_module:ECE423_QSYS_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_register_bank_a_module:ECE423_QSYS_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 260 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693015299 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_register_bank_a_module:ECE423_QSYS_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_register_bank_a_module:ECE423_QSYS_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015299 ""}  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 260 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1488693015299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_voi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_voi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_voi1 " "Found entity 1: altsyncram_voi1" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_voi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693015381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693015381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_voi1 ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_register_bank_a_module:ECE423_QSYS_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated " "Elaborating entity \"altsyncram_voi1\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_register_bank_a_module:ECE423_QSYS_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693015384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_cpu_cpu_register_bank_b_module ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_register_bank_b_module:ECE423_QSYS_cpu_cpu_register_bank_b " "Elaborating entity \"ECE423_QSYS_cpu_cpu_register_bank_b_module\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_register_bank_b_module:ECE423_QSYS_cpu_cpu_register_bank_b\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "ECE423_QSYS_cpu_cpu_register_bank_b" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 8393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693015455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_cpu_cpu_mult_cell ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell " "Elaborating entity \"ECE423_QSYS_cpu_cpu_mult_cell\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "the_ECE423_QSYS_cpu_cpu_mult_cell" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 8978 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693015497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu_mult_cell.v" "the_altmult_add_p1" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu_mult_cell.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693015544 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborated megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu_mult_cell.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu_mult_cell.v" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693015555 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Instantiated megafunction \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add " "Parameter \"lpm_type\" = \"altera_mult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family CYCLONEV " "Parameter \"selected_device_family\" = \"CYCLONEV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015556 ""}  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu_mult_cell.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu_mult_cell.v" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1488693015556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_37p2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_37p2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_37p2 " "Found entity 1: altera_mult_add_37p2" {  } { { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altera_mult_add_37p2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693015646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693015646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_37p2 ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated " "Elaborating entity \"altera_mult_add_37p2\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 364 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693015649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_37p2.v" "altera_mult_add_rtl1" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altera_mult_add_37p2.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693015751 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altera_mult_add_37p2.v" 113 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693015840 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Instantiated megafunction \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_direction ADD " "Parameter \"accum_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_aclr NONE " "Parameter \"accum_sload_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_aclr NONE " "Parameter \"accum_sload_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_clock UNREGISTERED " "Parameter \"accum_sload_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_register UNREGISTERED " "Parameter \"accum_sload_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accumulator NO " "Parameter \"accumulator\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder1_rounding NO " "Parameter \"adder1_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder3_rounding NO " "Parameter \"adder3_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_aclr NONE " "Parameter \"addnsub1_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_aclr NONE " "Parameter \"addnsub1_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_register UNREGISTERED " "Parameter \"addnsub1_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_register UNREGISTERED " "Parameter \"addnsub1_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_aclr NONE " "Parameter \"addnsub3_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_aclr NONE " "Parameter \"addnsub3_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_register UNREGISTERED " "Parameter \"addnsub3_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_register UNREGISTERED " "Parameter \"addnsub3_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 NONE " "Parameter \"addnsub_multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr3 NONE " "Parameter \"addnsub_multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr1 NONE " "Parameter \"addnsub_multiplier_latency_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr3 NONE " "Parameter \"addnsub_multiplier_latency_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock1 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock3 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register3 UNREGISTERED " "Parameter \"addnsub_multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_aclr NONE " "Parameter \"chainout_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder NO " "Parameter \"chainout_adder\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder_direction ADD " "Parameter \"chainout_adder_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_register UNREGISTERED " "Parameter \"chainout_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_aclr NONE " "Parameter \"chainout_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_aclr NONE " "Parameter \"chainout_round_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_register UNREGISTERED " "Parameter \"chainout_round_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_aclr NONE " "Parameter \"chainout_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_register UNREGISTERED " "Parameter \"chainout_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_register UNREGISTERED " "Parameter \"chainout_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_rounding NO " "Parameter \"chainout_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_aclr NONE " "Parameter \"chainout_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_aclr NONE " "Parameter \"chainout_saturate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_register UNREGISTERED " "Parameter \"chainout_saturate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_aclr NONE " "Parameter \"chainout_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_register UNREGISTERED " "Parameter \"chainout_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_register UNREGISTERED " "Parameter \"chainout_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturation NO " "Parameter \"chainout_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_0 0 " "Parameter \"coef0_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_1 0 " "Parameter \"coef0_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_2 0 " "Parameter \"coef0_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_3 0 " "Parameter \"coef0_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_4 0 " "Parameter \"coef0_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_5 0 " "Parameter \"coef0_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_6 0 " "Parameter \"coef0_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_7 0 " "Parameter \"coef0_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_0 0 " "Parameter \"coef1_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_1 0 " "Parameter \"coef1_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_2 0 " "Parameter \"coef1_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_3 0 " "Parameter \"coef1_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_4 0 " "Parameter \"coef1_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_5 0 " "Parameter \"coef1_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_6 0 " "Parameter \"coef1_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_7 0 " "Parameter \"coef1_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_0 0 " "Parameter \"coef2_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_1 0 " "Parameter \"coef2_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_2 0 " "Parameter \"coef2_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_3 0 " "Parameter \"coef2_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_4 0 " "Parameter \"coef2_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_5 0 " "Parameter \"coef2_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_6 0 " "Parameter \"coef2_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_7 0 " "Parameter \"coef2_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_0 0 " "Parameter \"coef3_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_1 0 " "Parameter \"coef3_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_2 0 " "Parameter \"coef3_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_3 0 " "Parameter \"coef3_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_4 0 " "Parameter \"coef3_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_5 0 " "Parameter \"coef3_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_6 0 " "Parameter \"coef3_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_7 0 " "Parameter \"coef3_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_aclr NONE " "Parameter \"coefsel0_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_aclr NONE " "Parameter \"coefsel0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_clock UNREGISTERED " "Parameter \"coefsel0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_register UNREGISTERED " "Parameter \"coefsel0_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_aclr NONE " "Parameter \"coefsel1_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_aclr NONE " "Parameter \"coefsel1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_clock UNREGISTERED " "Parameter \"coefsel1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_register UNREGISTERED " "Parameter \"coefsel1_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_aclr NONE " "Parameter \"coefsel2_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_aclr NONE " "Parameter \"coefsel2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_clock UNREGISTERED " "Parameter \"coefsel2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_register UNREGISTERED " "Parameter \"coefsel2_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_aclr NONE " "Parameter \"coefsel3_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_aclr NONE " "Parameter \"coefsel3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_clock UNREGISTERED " "Parameter \"coefsel3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_register UNREGISTERED " "Parameter \"coefsel3_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "double_accum NO " "Parameter \"double_accum\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dsp_block_balancing Auto " "Parameter \"dsp_block_balancing\" = \"Auto\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "extra_latency 0 " "Parameter \"extra_latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_aclr NONE " "Parameter \"input_a0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_clock UNREGISTERED " "Parameter \"input_a0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_aclr NONE " "Parameter \"input_a1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_clock UNREGISTERED " "Parameter \"input_a1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_aclr NONE " "Parameter \"input_a2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_clock UNREGISTERED " "Parameter \"input_a2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_aclr NONE " "Parameter \"input_a3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_clock UNREGISTERED " "Parameter \"input_a3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 NONE " "Parameter \"input_aclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 NONE " "Parameter \"input_aclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a2 NONE " "Parameter \"input_aclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a3 NONE " "Parameter \"input_aclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 NONE " "Parameter \"input_aclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 NONE " "Parameter \"input_aclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b2 NONE " "Parameter \"input_aclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b3 NONE " "Parameter \"input_aclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c0 NONE " "Parameter \"input_aclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c1 NONE " "Parameter \"input_aclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c2 NONE " "Parameter \"input_aclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c3 NONE " "Parameter \"input_aclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_aclr NONE " "Parameter \"input_b0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_clock UNREGISTERED " "Parameter \"input_b0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_aclr NONE " "Parameter \"input_b1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_clock UNREGISTERED " "Parameter \"input_b1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_aclr NONE " "Parameter \"input_b2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_clock UNREGISTERED " "Parameter \"input_b2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_aclr NONE " "Parameter \"input_b3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_clock UNREGISTERED " "Parameter \"input_b3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_aclr NONE " "Parameter \"input_c0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_clock UNREGISTERED " "Parameter \"input_c0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_aclr NONE " "Parameter \"input_c1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_clock UNREGISTERED " "Parameter \"input_c1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_aclr NONE " "Parameter \"input_c2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_clock UNREGISTERED " "Parameter \"input_c2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_aclr NONE " "Parameter \"input_c3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_clock UNREGISTERED " "Parameter \"input_c3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 UNREGISTERED " "Parameter \"input_register_a1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a2 UNREGISTERED " "Parameter \"input_register_a2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a3 UNREGISTERED " "Parameter \"input_register_a3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 UNREGISTERED " "Parameter \"input_register_b1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b2 UNREGISTERED " "Parameter \"input_register_b2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b3 UNREGISTERED " "Parameter \"input_register_b3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c0 UNREGISTERED " "Parameter \"input_register_c0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c1 UNREGISTERED " "Parameter \"input_register_c1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c2 UNREGISTERED " "Parameter \"input_register_c2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c3 UNREGISTERED " "Parameter \"input_register_c3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a2 DATAA " "Parameter \"input_source_a2\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a3 DATAA " "Parameter \"input_source_a3\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b2 DATAB " "Parameter \"input_source_b2\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b3 DATAB " "Parameter \"input_source_b3\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "latency 0 " "Parameter \"latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_aclr NONE " "Parameter \"loadconst_control_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_register UNREGISTERED " "Parameter \"loadconst_control_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_value 64 " "Parameter \"loadconst_value\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_aclr NONE " "Parameter \"mult01_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_register UNREGISTERED " "Parameter \"mult01_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_aclr ACLR0 " "Parameter \"mult01_saturation_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_register UNREGISTERED " "Parameter \"mult01_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_aclr NONE " "Parameter \"mult23_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_register UNREGISTERED " "Parameter \"mult23_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_aclr NONE " "Parameter \"mult23_saturation_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_register UNREGISTERED " "Parameter \"mult23_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_rounding NO " "Parameter \"multiplier01_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_saturation NO " "Parameter \"multiplier01_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_rounding NO " "Parameter \"multiplier23_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_saturation NO " "Parameter \"multiplier23_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier3_direction ADD " "Parameter \"multiplier3_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 NONE " "Parameter \"multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr2 NONE " "Parameter \"multiplier_aclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr3 NONE " "Parameter \"multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 UNREGISTERED " "Parameter \"multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register2 UNREGISTERED " "Parameter \"multiplier_register2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register3 UNREGISTERED " "Parameter \"multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_aclr NONE " "Parameter \"negate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_aclr NONE " "Parameter \"negate_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_clock UNREGISTERED " "Parameter \"negate_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_register UNREGISTERED " "Parameter \"negate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr NONE " "Parameter \"output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_aclr NONE " "Parameter \"output_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_aclr NONE " "Parameter \"output_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_register UNREGISTERED " "Parameter \"output_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_register UNREGISTERED " "Parameter \"output_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_type NEAREST_INTEGER " "Parameter \"output_round_type\" = \"NEAREST_INTEGER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_rounding NO " "Parameter \"output_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_aclr NONE " "Parameter \"output_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_aclr NONE " "Parameter \"output_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_register UNREGISTERED " "Parameter \"output_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_register UNREGISTERED " "Parameter \"output_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_type ASYMMETRIC " "Parameter \"output_saturate_type\" = \"ASYMMETRIC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturation NO " "Parameter \"output_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_chainout_sat_is_overflow PORT_UNUSED " "Parameter \"port_chainout_sat_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_negate PORT_UNUSED " "Parameter \"port_negate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_output_is_overflow PORT_UNUSED " "Parameter \"port_output_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_0 ADD " "Parameter \"preadder_direction_0\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_1 ADD " "Parameter \"preadder_direction_1\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_2 ADD " "Parameter \"preadder_direction_2\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_3 ADD " "Parameter \"preadder_direction_3\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_mode SIMPLE " "Parameter \"preadder_mode\" = \"SIMPLE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_aclr NONE " "Parameter \"rotate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_aclr NONE " "Parameter \"rotate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_register UNREGISTERED " "Parameter \"rotate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_aclr NONE " "Parameter \"rotate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_register UNREGISTERED " "Parameter \"rotate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_register UNREGISTERED " "Parameter \"rotate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_aclr NONE " "Parameter \"scanouta_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_register UNREGISTERED " "Parameter \"scanouta_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family Cyclone V " "Parameter \"selected_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_mode NO " "Parameter \"shift_mode\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_aclr NONE " "Parameter \"shift_right_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_aclr NONE " "Parameter \"shift_right_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_register UNREGISTERED " "Parameter \"shift_right_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_aclr NONE " "Parameter \"shift_right_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_register UNREGISTERED " "Parameter \"shift_right_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_register UNREGISTERED " "Parameter \"shift_right_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a NONE " "Parameter \"signed_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b NONE " "Parameter \"signed_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_a NONE " "Parameter \"signed_latency_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_b NONE " "Parameter \"signed_latency_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_a UNREGISTERED " "Parameter \"signed_latency_clock_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_b UNREGISTERED " "Parameter \"signed_latency_clock_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr1 NONE " "Parameter \"systolic_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr3 NONE " "Parameter \"systolic_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay1 UNREGISTERED " "Parameter \"systolic_delay1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay3 UNREGISTERED " "Parameter \"systolic_delay3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_sload_accum_port NO " "Parameter \"use_sload_accum_port\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_subnadd NO " "Parameter \"use_subnadd\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_c 22 " "Parameter \"width_c\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_chainin 1 " "Parameter \"width_chainin\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_coef 18 " "Parameter \"width_coef\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_msb 17 " "Parameter \"width_msb\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_saturate_sign 1 " "Parameter \"width_saturate_sign\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_aclr NONE " "Parameter \"zero_chainout_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_register UNREGISTERED " "Parameter \"zero_chainout_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_aclr NONE " "Parameter \"zero_loopback_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_aclr NONE " "Parameter \"zero_loopback_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_register UNREGISTERED " "Parameter \"zero_loopback_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_aclr NONE " "Parameter \"zero_loopback_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_register UNREGISTERED " "Parameter \"zero_loopback_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_register UNREGISTERED " "Parameter \"zero_loopback_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add_rtl " "Parameter \"lpm_type\" = \"altera_mult_add_rtl\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693015843 ""}  } { { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altera_mult_add_37p2.v" 113 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1488693015843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 803 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693015854 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\", which is child of megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 803 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altera_mult_add_37p2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693015863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693015872 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\", which is child of megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 838 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altera_mult_add_37p2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693015889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693015895 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1388 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altera_mult_add_37p2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693015906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693015941 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1451 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altera_mult_add_37p2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693015962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 846 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693016038 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\", which is child of megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 846 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altera_mult_add_37p2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693016054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693016060 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1388 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altera_mult_add_37p2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693016068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693016091 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1451 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altera_mult_add_37p2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693016097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 882 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693016119 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\", which is child of megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 882 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altera_mult_add_37p2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693016148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693016154 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\", which is child of megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2235 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altera_mult_add_37p2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693016171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693016178 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1867 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altera_mult_add_37p2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693016199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693016229 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1880 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altera_mult_add_37p2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693016238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 890 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693016449 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\", which is child of megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 890 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altera_mult_add_37p2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693016470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2080 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693016519 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\", which is child of megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2080 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altera_mult_add_37p2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693016533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693016539 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\", which is child of megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2083 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altera_mult_add_37p2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693016550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 898 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693016570 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\", which is child of megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 898 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altera_mult_add_37p2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693016594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693016601 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1867 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altera_mult_add_37p2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693016610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693016633 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1880 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altera_mult_add_37p2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693016644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 947 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693016690 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\", which is child of megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 947 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altera_mult_add_37p2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693016722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_cpu_cpu_dc_tag_module ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_dc_tag_module:ECE423_QSYS_cpu_cpu_dc_tag " "Elaborating entity \"ECE423_QSYS_cpu_cpu_dc_tag_module\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_dc_tag_module:ECE423_QSYS_cpu_cpu_dc_tag\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "ECE423_QSYS_cpu_cpu_dc_tag" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 9400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693017891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_dc_tag_module:ECE423_QSYS_cpu_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_dc_tag_module:ECE423_QSYS_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693017909 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_dc_tag_module:ECE423_QSYS_cpu_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_dc_tag_module:ECE423_QSYS_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 390 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693017926 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_dc_tag_module:ECE423_QSYS_cpu_cpu_dc_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_dc_tag_module:ECE423_QSYS_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693017926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693017926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693017926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693017926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693017926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693017926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693017926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693017926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693017926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693017926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 18 " "Parameter \"width_a\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693017926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 18 " "Parameter \"width_b\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693017926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693017926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693017926 ""}  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 390 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1488693017926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lsi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lsi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lsi1 " "Found entity 1: altsyncram_lsi1" {  } { { "db/altsyncram_lsi1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_lsi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693018015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693018015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lsi1 ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_dc_tag_module:ECE423_QSYS_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_lsi1:auto_generated " "Elaborating entity \"altsyncram_lsi1\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_dc_tag_module:ECE423_QSYS_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_lsi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693018017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_cpu_cpu_dc_data_module ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_dc_data_module:ECE423_QSYS_cpu_cpu_dc_data " "Elaborating entity \"ECE423_QSYS_cpu_cpu_dc_data_module\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_dc_data_module:ECE423_QSYS_cpu_cpu_dc_data\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "ECE423_QSYS_cpu_cpu_dc_data" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 9466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693018054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_dc_data_module:ECE423_QSYS_cpu_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_dc_data_module:ECE423_QSYS_cpu_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693018076 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_dc_data_module:ECE423_QSYS_cpu_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_dc_data_module:ECE423_QSYS_cpu_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 458 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693018096 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_dc_data_module:ECE423_QSYS_cpu_cpu_dc_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_dc_data_module:ECE423_QSYS_cpu_cpu_dc_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693018096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693018096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693018096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693018096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693018096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693018096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693018096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693018096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693018096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693018096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693018096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693018096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693018096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693018096 ""}  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 458 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1488693018096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_eql1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_eql1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_eql1 " "Found entity 1: altsyncram_eql1" {  } { { "db/altsyncram_eql1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_eql1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693018173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693018173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_eql1 ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_dc_data_module:ECE423_QSYS_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_eql1:auto_generated " "Elaborating entity \"altsyncram_eql1\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_dc_data_module:ECE423_QSYS_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_eql1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693018176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_cpu_cpu_dc_victim_module ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_dc_victim_module:ECE423_QSYS_cpu_cpu_dc_victim " "Elaborating entity \"ECE423_QSYS_cpu_cpu_dc_victim_module\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_dc_victim_module:ECE423_QSYS_cpu_cpu_dc_victim\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "ECE423_QSYS_cpu_cpu_dc_victim" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 9578 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693018241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_dc_victim_module:ECE423_QSYS_cpu_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_dc_victim_module:ECE423_QSYS_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 526 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693018263 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_dc_victim_module:ECE423_QSYS_cpu_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_dc_victim_module:ECE423_QSYS_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 526 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693018279 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_dc_victim_module:ECE423_QSYS_cpu_cpu_dc_victim\|altsyncram:the_altsyncram " "Instantiated megafunction \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_dc_victim_module:ECE423_QSYS_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693018279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693018279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693018279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8 " "Parameter \"numwords_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693018279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693018279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693018279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693018279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693018279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693018279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693018279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693018279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693018279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 3 " "Parameter \"widthad_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693018279 ""}  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 526 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1488693018279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_baj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_baj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_baj1 " "Found entity 1: altsyncram_baj1" {  } { { "db/altsyncram_baj1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_baj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693018361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693018361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_baj1 ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_dc_victim_module:ECE423_QSYS_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated " "Elaborating entity \"altsyncram_baj1\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_dc_victim_module:ECE423_QSYS_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693018362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_cpu_cpu_nios2_oci ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci " "Elaborating entity \"ECE423_QSYS_cpu_cpu_nios2_oci\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "the_ECE423_QSYS_cpu_cpu_nios2_oci" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 10480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693018401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_cpu_cpu_nios2_oci_debug ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_oci_debug:the_ECE423_QSYS_cpu_cpu_nios2_oci_debug " "Elaborating entity \"ECE423_QSYS_cpu_cpu_nios2_oci_debug\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_oci_debug:the_ECE423_QSYS_cpu_cpu_nios2_oci_debug\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "the_ECE423_QSYS_cpu_cpu_nios2_oci_debug" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693018461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_oci_debug:the_ECE423_QSYS_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_oci_debug:the_ECE423_QSYS_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 623 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693018510 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_oci_debug:the_ECE423_QSYS_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_oci_debug:the_ECE423_QSYS_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 623 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693018516 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_oci_debug:the_ECE423_QSYS_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_oci_debug:the_ECE423_QSYS_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693018516 ""}  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 623 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1488693018516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_cpu_cpu_nios2_oci_break ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_oci_break:the_ECE423_QSYS_cpu_cpu_nios2_oci_break " "Elaborating entity \"ECE423_QSYS_cpu_cpu_nios2_oci_break\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_oci_break:the_ECE423_QSYS_cpu_cpu_nios2_oci_break\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "the_ECE423_QSYS_cpu_cpu_nios2_oci_break" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 3281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693018534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_cpu_cpu_nios2_oci_xbrk ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_oci_xbrk:the_ECE423_QSYS_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"ECE423_QSYS_cpu_cpu_nios2_oci_xbrk\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_oci_xbrk:the_ECE423_QSYS_cpu_cpu_nios2_oci_xbrk\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "the_ECE423_QSYS_cpu_cpu_nios2_oci_xbrk" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693018575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_cpu_cpu_nios2_oci_dbrk ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_oci_dbrk:the_ECE423_QSYS_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"ECE423_QSYS_cpu_cpu_nios2_oci_dbrk\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_oci_dbrk:the_ECE423_QSYS_cpu_cpu_nios2_oci_dbrk\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "the_ECE423_QSYS_cpu_cpu_nios2_oci_dbrk" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 3331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693018599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_cpu_cpu_nios2_oci_itrace ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_oci_itrace:the_ECE423_QSYS_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"ECE423_QSYS_cpu_cpu_nios2_oci_itrace\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_oci_itrace:the_ECE423_QSYS_cpu_cpu_nios2_oci_itrace\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "the_ECE423_QSYS_cpu_cpu_nios2_oci_itrace" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 3370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693018625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_cpu_cpu_nios2_oci_dtrace ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_oci_dtrace:the_ECE423_QSYS_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"ECE423_QSYS_cpu_cpu_nios2_oci_dtrace\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_oci_dtrace:the_ECE423_QSYS_cpu_cpu_nios2_oci_dtrace\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "the_ECE423_QSYS_cpu_cpu_nios2_oci_dtrace" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 3385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693018703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_cpu_cpu_nios2_oci_td_mode ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_oci_dtrace:the_ECE423_QSYS_cpu_cpu_nios2_oci_dtrace\|ECE423_QSYS_cpu_cpu_nios2_oci_td_mode:ECE423_QSYS_cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"ECE423_QSYS_cpu_cpu_nios2_oci_td_mode\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_oci_dtrace:the_ECE423_QSYS_cpu_cpu_nios2_oci_dtrace\|ECE423_QSYS_cpu_cpu_nios2_oci_td_mode:ECE423_QSYS_cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "ECE423_QSYS_cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 1919 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693018754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_cpu_cpu_nios2_oci_fifo ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_oci_fifo:the_ECE423_QSYS_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"ECE423_QSYS_cpu_cpu_nios2_oci_fifo\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_oci_fifo:the_ECE423_QSYS_cpu_cpu_nios2_oci_fifo\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "the_ECE423_QSYS_cpu_cpu_nios2_oci_fifo" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 3400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693018779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_cpu_cpu_nios2_oci_compute_input_tm_cnt ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_oci_fifo:the_ECE423_QSYS_cpu_cpu_nios2_oci_fifo\|ECE423_QSYS_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_ECE423_QSYS_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"ECE423_QSYS_cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_oci_fifo:the_ECE423_QSYS_cpu_cpu_nios2_oci_fifo\|ECE423_QSYS_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_ECE423_QSYS_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "the_ECE423_QSYS_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 2228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693018868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_cpu_cpu_nios2_oci_fifo_wrptr_inc ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_oci_fifo:the_ECE423_QSYS_cpu_cpu_nios2_oci_fifo\|ECE423_QSYS_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_ECE423_QSYS_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"ECE423_QSYS_cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_oci_fifo:the_ECE423_QSYS_cpu_cpu_nios2_oci_fifo\|ECE423_QSYS_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_ECE423_QSYS_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "the_ECE423_QSYS_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 2237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693018891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_cpu_cpu_nios2_oci_fifo_cnt_inc ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_oci_fifo:the_ECE423_QSYS_cpu_cpu_nios2_oci_fifo\|ECE423_QSYS_cpu_cpu_nios2_oci_fifo_cnt_inc:the_ECE423_QSYS_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"ECE423_QSYS_cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_oci_fifo:the_ECE423_QSYS_cpu_cpu_nios2_oci_fifo\|ECE423_QSYS_cpu_cpu_nios2_oci_fifo_cnt_inc:the_ECE423_QSYS_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "the_ECE423_QSYS_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 2246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693018917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_cpu_cpu_nios2_oci_pib ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_oci_pib:the_ECE423_QSYS_cpu_cpu_nios2_oci_pib " "Elaborating entity \"ECE423_QSYS_cpu_cpu_nios2_oci_pib\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_oci_pib:the_ECE423_QSYS_cpu_cpu_nios2_oci_pib\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "the_ECE423_QSYS_cpu_cpu_nios2_oci_pib" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 3405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693018943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_cpu_cpu_nios2_oci_im ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_oci_im:the_ECE423_QSYS_cpu_cpu_nios2_oci_im " "Elaborating entity \"ECE423_QSYS_cpu_cpu_nios2_oci_im\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_oci_im:the_ECE423_QSYS_cpu_cpu_nios2_oci_im\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "the_ECE423_QSYS_cpu_cpu_nios2_oci_im" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 3419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693018973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_cpu_cpu_nios2_avalon_reg ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_avalon_reg:the_ECE423_QSYS_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"ECE423_QSYS_cpu_cpu_nios2_avalon_reg\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_avalon_reg:the_ECE423_QSYS_cpu_cpu_nios2_avalon_reg\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "the_ECE423_QSYS_cpu_cpu_nios2_avalon_reg" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 3438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693019027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_cpu_cpu_nios2_ocimem ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_ocimem:the_ECE423_QSYS_cpu_cpu_nios2_ocimem " "Elaborating entity \"ECE423_QSYS_cpu_cpu_nios2_ocimem\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_ocimem:the_ECE423_QSYS_cpu_cpu_nios2_ocimem\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "the_ECE423_QSYS_cpu_cpu_nios2_ocimem" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 3458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693019059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_cpu_cpu_ociram_sp_ram_module ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_ocimem:the_ECE423_QSYS_cpu_cpu_nios2_ocimem\|ECE423_QSYS_cpu_cpu_ociram_sp_ram_module:ECE423_QSYS_cpu_cpu_ociram_sp_ram " "Elaborating entity \"ECE423_QSYS_cpu_cpu_ociram_sp_ram_module\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_ocimem:the_ECE423_QSYS_cpu_cpu_nios2_ocimem\|ECE423_QSYS_cpu_cpu_ociram_sp_ram_module:ECE423_QSYS_cpu_cpu_ociram_sp_ram\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "ECE423_QSYS_cpu_cpu_ociram_sp_ram" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 3005 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693019109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_ocimem:the_ECE423_QSYS_cpu_cpu_nios2_ocimem\|ECE423_QSYS_cpu_cpu_ociram_sp_ram_module:ECE423_QSYS_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_ocimem:the_ECE423_QSYS_cpu_cpu_nios2_ocimem\|ECE423_QSYS_cpu_cpu_ociram_sp_ram_module:ECE423_QSYS_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 2833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693019130 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_ocimem:the_ECE423_QSYS_cpu_cpu_nios2_ocimem\|ECE423_QSYS_cpu_cpu_ociram_sp_ram_module:ECE423_QSYS_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_ocimem:the_ECE423_QSYS_cpu_cpu_nios2_ocimem\|ECE423_QSYS_cpu_cpu_ociram_sp_ram_module:ECE423_QSYS_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 2833 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693019144 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_ocimem:the_ECE423_QSYS_cpu_cpu_nios2_ocimem\|ECE423_QSYS_cpu_cpu_ociram_sp_ram_module:ECE423_QSYS_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_ocimem:the_ECE423_QSYS_cpu_cpu_nios2_ocimem\|ECE423_QSYS_cpu_cpu_ociram_sp_ram_module:ECE423_QSYS_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693019144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693019144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693019144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693019144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693019144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693019144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693019144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693019144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693019144 ""}  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 2833 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1488693019144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kg91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kg91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kg91 " "Found entity 1: altsyncram_kg91" {  } { { "db/altsyncram_kg91.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_kg91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693019239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693019239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kg91 ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_ocimem:the_ECE423_QSYS_cpu_cpu_nios2_ocimem\|ECE423_QSYS_cpu_cpu_ociram_sp_ram_module:ECE423_QSYS_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_kg91:auto_generated " "Elaborating entity \"altsyncram_kg91\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_ocimem:the_ECE423_QSYS_cpu_cpu_nios2_ocimem\|ECE423_QSYS_cpu_cpu_ociram_sp_ram_module:ECE423_QSYS_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_kg91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693019241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_cpu_cpu_debug_slave_wrapper ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_debug_slave_wrapper:the_ECE423_QSYS_cpu_cpu_debug_slave_wrapper " "Elaborating entity \"ECE423_QSYS_cpu_cpu_debug_slave_wrapper\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_debug_slave_wrapper:the_ECE423_QSYS_cpu_cpu_debug_slave_wrapper\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "the_ECE423_QSYS_cpu_cpu_debug_slave_wrapper" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 3560 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693019271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_cpu_cpu_debug_slave_tck ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_debug_slave_wrapper:the_ECE423_QSYS_cpu_cpu_debug_slave_wrapper\|ECE423_QSYS_cpu_cpu_debug_slave_tck:the_ECE423_QSYS_cpu_cpu_debug_slave_tck " "Elaborating entity \"ECE423_QSYS_cpu_cpu_debug_slave_tck\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_debug_slave_wrapper:the_ECE423_QSYS_cpu_cpu_debug_slave_wrapper\|ECE423_QSYS_cpu_cpu_debug_slave_tck:the_ECE423_QSYS_cpu_cpu_debug_slave_tck\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu_debug_slave_wrapper.v" "the_ECE423_QSYS_cpu_cpu_debug_slave_tck" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu_debug_slave_wrapper.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693019289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_cpu_cpu_debug_slave_sysclk ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_debug_slave_wrapper:the_ECE423_QSYS_cpu_cpu_debug_slave_wrapper\|ECE423_QSYS_cpu_cpu_debug_slave_sysclk:the_ECE423_QSYS_cpu_cpu_debug_slave_sysclk " "Elaborating entity \"ECE423_QSYS_cpu_cpu_debug_slave_sysclk\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_debug_slave_wrapper:the_ECE423_QSYS_cpu_cpu_debug_slave_wrapper\|ECE423_QSYS_cpu_cpu_debug_slave_sysclk:the_ECE423_QSYS_cpu_cpu_debug_slave_sysclk\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu_debug_slave_wrapper.v" "the_ECE423_QSYS_cpu_cpu_debug_slave_sysclk" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu_debug_slave_wrapper.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693019327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_debug_slave_wrapper:the_ECE423_QSYS_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ECE423_QSYS_cpu_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_debug_slave_wrapper:the_ECE423_QSYS_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ECE423_QSYS_cpu_cpu_debug_slave_phy\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu_debug_slave_wrapper.v" "ECE423_QSYS_cpu_cpu_debug_slave_phy" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693019380 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_debug_slave_wrapper:the_ECE423_QSYS_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ECE423_QSYS_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_debug_slave_wrapper:the_ECE423_QSYS_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ECE423_QSYS_cpu_cpu_debug_slave_phy\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693019388 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_debug_slave_wrapper:the_ECE423_QSYS_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ECE423_QSYS_cpu_cpu_debug_slave_phy " "Instantiated megafunction \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_debug_slave_wrapper:the_ECE423_QSYS_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ECE423_QSYS_cpu_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693019388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693019388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693019388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693019388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693019388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693019388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693019388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693019388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693019388 ""}  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1488693019388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_debug_slave_wrapper:the_ECE423_QSYS_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ECE423_QSYS_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_debug_slave_wrapper:the_ECE423_QSYS_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ECE423_QSYS_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693019394 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_debug_slave_wrapper:the_ECE423_QSYS_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ECE423_QSYS_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_debug_slave_wrapper:the_ECE423_QSYS_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ECE423_QSYS_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_debug_slave_wrapper:the_ECE423_QSYS_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ECE423_QSYS_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_debug_slave_wrapper:the_ECE423_QSYS_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ECE423_QSYS_cpu_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693019407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_debug_slave_wrapper:the_ECE423_QSYS_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ECE423_QSYS_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_debug_slave_wrapper:the_ECE423_QSYS_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ECE423_QSYS_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693019497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_debug_slave_wrapper:the_ECE423_QSYS_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ECE423_QSYS_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_debug_slave_wrapper:the_ECE423_QSYS_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ECE423_QSYS_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693019592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_i2c_scl ECE423_QSYS:u0\|ECE423_QSYS_i2c_scl:i2c_scl " "Elaborating entity \"ECE423_QSYS_i2c_scl\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_i2c_scl:i2c_scl\"" {  } { { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "i2c_scl" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693019621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_i2c_sda ECE423_QSYS:u0\|ECE423_QSYS_i2c_sda:i2c_sda " "Elaborating entity \"ECE423_QSYS_i2c_sda\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_i2c_sda:i2c_sda\"" {  } { { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "i2c_sda" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693019635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_jtag_uart ECE423_QSYS:u0\|ECE423_QSYS_jtag_uart:jtag_uart " "Elaborating entity \"ECE423_QSYS_jtag_uart\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_jtag_uart:jtag_uart\"" {  } { { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "jtag_uart" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693019654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_jtag_uart_scfifo_w ECE423_QSYS:u0\|ECE423_QSYS_jtag_uart:jtag_uart\|ECE423_QSYS_jtag_uart_scfifo_w:the_ECE423_QSYS_jtag_uart_scfifo_w " "Elaborating entity \"ECE423_QSYS_jtag_uart_scfifo_w\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_jtag_uart:jtag_uart\|ECE423_QSYS_jtag_uart_scfifo_w:the_ECE423_QSYS_jtag_uart_scfifo_w\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_jtag_uart.v" "the_ECE423_QSYS_jtag_uart_scfifo_w" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_jtag_uart.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693019673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo ECE423_QSYS:u0\|ECE423_QSYS_jtag_uart:jtag_uart\|ECE423_QSYS_jtag_uart_scfifo_w:the_ECE423_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_jtag_uart:jtag_uart\|ECE423_QSYS_jtag_uart_scfifo_w:the_ECE423_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_jtag_uart.v" "wfifo" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_jtag_uart.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693020084 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ECE423_QSYS:u0\|ECE423_QSYS_jtag_uart:jtag_uart\|ECE423_QSYS_jtag_uart_scfifo_w:the_ECE423_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_jtag_uart:jtag_uart\|ECE423_QSYS_jtag_uart_scfifo_w:the_ECE423_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_jtag_uart.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_jtag_uart.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693020096 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ECE423_QSYS:u0\|ECE423_QSYS_jtag_uart:jtag_uart\|ECE423_QSYS_jtag_uart_scfifo_w:the_ECE423_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"ECE423_QSYS:u0\|ECE423_QSYS_jtag_uart:jtag_uart\|ECE423_QSYS_jtag_uart_scfifo_w:the_ECE423_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693020096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693020096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693020096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693020096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693020096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693020096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693020096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693020096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693020096 ""}  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_jtag_uart.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_jtag_uart.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1488693020096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/scfifo_3291.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693020184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693020184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 ECE423_QSYS:u0\|ECE423_QSYS_jtag_uart:jtag_uart\|ECE423_QSYS_jtag_uart_scfifo_w:the_ECE423_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_jtag_uart:jtag_uart\|ECE423_QSYS_jtag_uart_scfifo_w:the_ECE423_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693020186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/a_dpfifo_5771.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693020213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693020213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 ECE423_QSYS:u0\|ECE423_QSYS_jtag_uart:jtag_uart\|ECE423_QSYS_jtag_uart_scfifo_w:the_ECE423_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_jtag_uart:jtag_uart\|ECE423_QSYS_jtag_uart_scfifo_w:the_ECE423_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/scfifo_3291.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693020215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693020256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693020256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf ECE423_QSYS:u0\|ECE423_QSYS_jtag_uart:jtag_uart\|ECE423_QSYS_jtag_uart_scfifo_w:the_ECE423_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_jtag_uart:jtag_uart\|ECE423_QSYS_jtag_uart_scfifo_w:the_ECE423_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693020259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/cntr_vg7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693020334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693020334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 ECE423_QSYS:u0\|ECE423_QSYS_jtag_uart:jtag_uart\|ECE423_QSYS_jtag_uart_scfifo_w:the_ECE423_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_jtag_uart:jtag_uart\|ECE423_QSYS_jtag_uart_scfifo_w:the_ECE423_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693020336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_7pu1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693020417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693020417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 ECE423_QSYS:u0\|ECE423_QSYS_jtag_uart:jtag_uart\|ECE423_QSYS_jtag_uart_scfifo_w:the_ECE423_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_jtag_uart:jtag_uart\|ECE423_QSYS_jtag_uart_scfifo_w:the_ECE423_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693020421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/cntr_jgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693020516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693020516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb ECE423_QSYS:u0\|ECE423_QSYS_jtag_uart:jtag_uart\|ECE423_QSYS_jtag_uart_scfifo_w:the_ECE423_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_jtag_uart:jtag_uart\|ECE423_QSYS_jtag_uart_scfifo_w:the_ECE423_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/a_dpfifo_5771.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693020519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_jtag_uart_scfifo_r ECE423_QSYS:u0\|ECE423_QSYS_jtag_uart:jtag_uart\|ECE423_QSYS_jtag_uart_scfifo_r:the_ECE423_QSYS_jtag_uart_scfifo_r " "Elaborating entity \"ECE423_QSYS_jtag_uart_scfifo_r\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_jtag_uart:jtag_uart\|ECE423_QSYS_jtag_uart_scfifo_r:the_ECE423_QSYS_jtag_uart_scfifo_r\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_jtag_uart.v" "the_ECE423_QSYS_jtag_uart_scfifo_r" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_jtag_uart.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693020541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic ECE423_QSYS:u0\|ECE423_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:ECE423_QSYS_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:ECE423_QSYS_jtag_uart_alt_jtag_atlantic\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_jtag_uart.v" "ECE423_QSYS_jtag_uart_alt_jtag_atlantic" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_jtag_uart.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693020950 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ECE423_QSYS:u0\|ECE423_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:ECE423_QSYS_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:ECE423_QSYS_jtag_uart_alt_jtag_atlantic\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_jtag_uart.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_jtag_uart.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693020989 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ECE423_QSYS:u0\|ECE423_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:ECE423_QSYS_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"ECE423_QSYS:u0\|ECE423_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:ECE423_QSYS_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693020989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693020989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693020989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693020989 ""}  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_jtag_uart.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_jtag_uart.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1488693020989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint ECE423_QSYS:u0\|ECE423_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:ECE423_QSYS_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:ECE423_QSYS_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693021029 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ECE423_QSYS:u0\|ECE423_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:ECE423_QSYS_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst ECE423_QSYS:u0\|ECE423_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:ECE423_QSYS_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:ECE423_QSYS_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:ECE423_QSYS_jtag_uart_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_jtag_uart.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_jtag_uart.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693021043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint ECE423_QSYS:u0\|ECE423_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:ECE423_QSYS_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:ECE423_QSYS_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693021076 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ECE423_QSYS:u0\|ECE423_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:ECE423_QSYS_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep ECE423_QSYS:u0\|ECE423_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:ECE423_QSYS_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:ECE423_QSYS_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:ECE423_QSYS_jtag_uart_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_jtag_uart.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_jtag_uart.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693021087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_key ECE423_QSYS:u0\|ECE423_QSYS_key:key " "Elaborating entity \"ECE423_QSYS_key\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_key:key\"" {  } { { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "key" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693021097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_ledg ECE423_QSYS:u0\|ECE423_QSYS_ledg:ledg " "Elaborating entity \"ECE423_QSYS_ledg\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_ledg:ledg\"" {  } { { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "ledg" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693021120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2 ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2 " "Elaborating entity \"ECE423_QSYS_lpddr2\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\"" {  } { { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "lpddr2" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693021146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_pll0 ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_pll0:pll0 " "Elaborating entity \"ECE423_QSYS_lpddr2_pll0\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_pll0:pll0\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2.v" "pll0" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693021270 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular pll emif simulation models ECE423_QSYS_lpddr2_pll0.sv(157) " "Verilog HDL Display System Task info at ECE423_QSYS_lpddr2_pll0.sv(157): Using Regular pll emif simulation models" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_pll0.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_pll0.sv" 157 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693021273 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_pll0:pll0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_p0 ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0 " "Elaborating entity \"ECE423_QSYS_lpddr2_p0\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2.v" "p0" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693021293 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models ECE423_QSYS_lpddr2_p0.sv(391) " "Verilog HDL Display System Task info at ECE423_QSYS_lpddr2_p0.sv(391): Using Regular core emif simulation models" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0.sv" 391 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693021297 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_p0_acv_hard_memphy ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy " "Elaborating entity \"ECE423_QSYS_lpddr2_p0_acv_hard_memphy\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0.sv" "umemphy" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0.sv" 557 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693021366 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "seq_calib_init_reg ECE423_QSYS_lpddr2_p0_acv_hard_memphy.v(434) " "Verilog HDL or VHDL warning at ECE423_QSYS_lpddr2_p0_acv_hard_memphy.v(434): object \"seq_calib_init_reg\" assigned a value but never read" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_memphy.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_memphy.v" 434 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1488693021373 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 ECE423_QSYS_lpddr2_p0_acv_hard_memphy.v(555) " "Verilog HDL assignment warning at ECE423_QSYS_lpddr2_p0_acv_hard_memphy.v(555): truncated value with size 4 to match size of target (1)" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_memphy.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_memphy.v" 555 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1488693021375 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_p0_reset ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_reset:ureset " "Elaborating entity \"ECE423_QSYS_lpddr2_p0_reset\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_reset:ureset\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_memphy.v" "ureset" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_memphy.v" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693021537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_p0_reset_sync ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_reset:ureset\|ECE423_QSYS_lpddr2_p0_reset_sync:ureset_afi_clk " "Elaborating entity \"ECE423_QSYS_lpddr2_p0_reset_sync\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_reset:ureset\|ECE423_QSYS_lpddr2_p0_reset_sync:ureset_afi_clk\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_reset.v" "ureset_afi_clk" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_reset.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693021555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_p0_reset_sync ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_reset:ureset\|ECE423_QSYS_lpddr2_p0_reset_sync:ureset_ctl_reset_clk " "Elaborating entity \"ECE423_QSYS_lpddr2_p0_reset_sync\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_reset:ureset\|ECE423_QSYS_lpddr2_p0_reset_sync:ureset_ctl_reset_clk\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_reset.v" "ureset_ctl_reset_clk" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_reset.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693021575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_p0_reset_sync ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_reset:ureset\|ECE423_QSYS_lpddr2_p0_reset_sync:ureset_addr_cmd_clk " "Elaborating entity \"ECE423_QSYS_lpddr2_p0_reset_sync\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_reset:ureset\|ECE423_QSYS_lpddr2_p0_reset_sync:ureset_addr_cmd_clk\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_reset.v" "ureset_addr_cmd_clk" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_reset.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693021593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_p0_reset_sync ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_reset:ureset\|ECE423_QSYS_lpddr2_p0_reset_sync:ureset_avl_clk " "Elaborating entity \"ECE423_QSYS_lpddr2_p0_reset_sync\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_reset:ureset\|ECE423_QSYS_lpddr2_p0_reset_sync:ureset_avl_clk\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_reset.v" "ureset_avl_clk" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_reset.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693021627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_p0_acv_ldc ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_acv_ldc:memphy_ldc " "Elaborating entity \"ECE423_QSYS_lpddr2_p0_acv_ldc\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_acv_ldc:memphy_ldc\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_memphy.v" "memphy_ldc" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_memphy.v" 552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693021661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_p0_acv_hard_io_pads ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"ECE423_QSYS_lpddr2_p0_acv_hard_io_pads\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_memphy.v" "uio_pads" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_memphy.v" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693021679 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..140\] ECE423_QSYS_lpddr2_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..140\]\" at ECE423_QSYS_lpddr2_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_io_pads.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1488693021698 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] ECE423_QSYS_lpddr2_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[107..104\]\" at ECE423_QSYS_lpddr2_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_io_pads.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1488693021698 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] ECE423_QSYS_lpddr2_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[71..68\]\" at ECE423_QSYS_lpddr2_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_io_pads.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1488693021699 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] ECE423_QSYS_lpddr2_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[35..32\]\" at ECE423_QSYS_lpddr2_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_io_pads.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1488693021699 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads\|ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads\|ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693021746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_p0_acv_ldc ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads\|ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|ECE423_QSYS_lpddr2_p0_acv_ldc:address_gen\[0\].acv_ac_ldc " "Elaborating entity \"ECE423_QSYS_lpddr2_p0_acv_ldc\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads\|ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|ECE423_QSYS_lpddr2_p0_acv_ldc:address_gen\[0\].acv_ac_ldc\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads.v" "address_gen\[0\].acv_ac_ldc" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693021774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_p0_generic_ddio ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads\|ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|ECE423_QSYS_lpddr2_p0_generic_ddio:uaddress_pad " "Elaborating entity \"ECE423_QSYS_lpddr2_p0_generic_ddio\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads\|ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|ECE423_QSYS_lpddr2_p0_generic_ddio:uaddress_pad\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693021889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_p0_generic_ddio ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads\|ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|ECE423_QSYS_lpddr2_p0_generic_ddio:ubank_pad " "Elaborating entity \"ECE423_QSYS_lpddr2_p0_generic_ddio\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads\|ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|ECE423_QSYS_lpddr2_p0_generic_ddio:ubank_pad\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693021929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_p0_generic_ddio ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads\|ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|ECE423_QSYS_lpddr2_p0_generic_ddio:ucmd_pad " "Elaborating entity \"ECE423_QSYS_lpddr2_p0_generic_ddio\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads\|ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|ECE423_QSYS_lpddr2_p0_generic_ddio:ucmd_pad\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693021959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_p0_generic_ddio ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads\|ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|ECE423_QSYS_lpddr2_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"ECE423_QSYS_lpddr2_p0_generic_ddio\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads\|ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|ECE423_QSYS_lpddr2_p0_generic_ddio:ureset_n_pad\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693022008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads\|ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads\|ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693022094 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads\|ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads\|ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693022107 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads\|ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads\|ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693022107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693022107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693022107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693022107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693022107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693022107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693022107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693022107 ""}  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1488693022107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/ddio_out_uqe.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693022194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693022194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads\|ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads\|ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693022196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_p0_clock_pair_generator ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads\|ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|ECE423_QSYS_lpddr2_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"ECE423_QSYS_lpddr2_p0_clock_pair_generator\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads\|ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|ECE423_QSYS_lpddr2_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693022213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_p0_altdqdqs ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads\|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"ECE423_QSYS_lpddr2_p0_altdqdqs\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads\|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693022228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2 ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads\|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads\|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693022270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_s0 ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0 " "Elaborating entity \"ECE423_QSYS_lpddr2_s0\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2.v" "s0" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2.v" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693022577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_rst ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|altera_mem_if_sequencer_rst:sequencer_rst " "Elaborating entity \"altera_mem_if_sequencer_rst\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|altera_mem_if_sequencer_rst:sequencer_rst\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0.v" "sequencer_rst" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693022647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst " "Elaborating entity \"altera_mem_if_sequencer_cpu_cv_synth_cpu_inst\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0.v" "cpu_inst" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693022663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench:the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench " "Elaborating entity \"altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench:the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 803 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693022880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a " "Elaborating entity \"altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 1266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693022912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "the_altsyncram" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693022938 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 68 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693022956 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693022957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693022957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693022957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693022957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693022957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693022957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693022957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693022957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693022957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693022957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693022957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693022957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693022957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEV " "Parameter \"intended_device_family\" = \"CYCLONEV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693022957 ""}  } { { "ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 68 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1488693022957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mri1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mri1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mri1 " "Found entity 1: altsyncram_mri1" {  } { { "db/altsyncram_mri1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_mri1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693023060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693023060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mri1 ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_mri1:auto_generated " "Elaborating entity \"altsyncram_mri1\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_mri1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693023062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b " "Elaborating entity \"altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 1288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693023095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_scc_mgr ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst " "Elaborating entity \"sequencer_scc_mgr\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0.v" "sequencer_scc_mgr_inst" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693023126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_scc_reg_file ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst " "Elaborating entity \"sequencer_scc_reg_file\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\"" {  } { { "ECE423_QSYS/synthesis/submodules/sequencer_scc_mgr.sv" "sequencer_scc_reg_file_inst" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/sequencer_scc_mgr.sv" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693023351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdpram ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component " "Elaborating entity \"altdpram\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\"" {  } { { "ECE423_QSYS/synthesis/submodules/sequencer_scc_reg_file.v" "altdpram_component" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/sequencer_scc_reg_file.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693023484 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component " "Elaborated megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\"" {  } { { "ECE423_QSYS/synthesis/submodules/sequencer_scc_reg_file.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/sequencer_scc_reg_file.v" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693023529 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component " "Instantiated megafunction \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr OFF " "Parameter \"indata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693023529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg INCLOCK " "Parameter \"indata_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693023529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693023529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altdpram " "Parameter \"lpm_type\" = \"altdpram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693023529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr OFF " "Parameter \"outdata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693023529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg UNREGISTERED " "Parameter \"outdata_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693023529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693023529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_aclr OFF " "Parameter \"rdaddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693023529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_reg UNREGISTERED " "Parameter \"rdaddress_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693023529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr OFF " "Parameter \"rdcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693023529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg UNREGISTERED " "Parameter \"rdcontrol_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693023529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 19 " "Parameter \"width\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693023529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad 6 " "Parameter \"widthad\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693023529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena 1 " "Parameter \"width_byteena\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693023529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_aclr OFF " "Parameter \"wraddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693023529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_reg INCLOCK " "Parameter \"wraddress_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693023529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr OFF " "Parameter \"wrcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693023529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_reg INCLOCK " "Parameter \"wrcontrol_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693023529 ""}  } { { "ECE423_QSYS/synthesis/submodules/sequencer_scc_reg_file.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/sequencer_scc_reg_file.v" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1488693023529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_k3s1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_k3s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_k3s1 " "Found entity 1: dpram_k3s1" {  } { { "db/dpram_k3s1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/dpram_k3s1.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693023613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693023613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_k3s1 ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated " "Elaborating entity \"dpram_k3s1\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\"" {  } { { "altdpram.tdf" "auto_generated" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altdpram.tdf" 203 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693023615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5la " "Found entity 1: decode_5la" {  } { { "db/decode_5la.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/decode_5la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693023727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693023727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_5la ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|decode_5la:wr_decode " "Elaborating entity \"decode_5la\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|decode_5la:wr_decode\"" {  } { { "db/dpram_k3s1.tdf" "wr_decode" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/dpram_k3s1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693023730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7hb " "Found entity 1: mux_7hb" {  } { { "db/mux_7hb.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/mux_7hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693023832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693023832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_7hb ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|mux_7hb:rd_mux " "Elaborating entity \"mux_7hb\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|mux_7hb:rd_mux\"" {  } { { "db/dpram_k3s1.tdf" "rd_mux" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/dpram_k3s1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693023835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_scc_acv_wrapper ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper " "Elaborating entity \"sequencer_scc_acv_wrapper\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper\"" {  } { { "ECE423_QSYS/synthesis/submodules/sequencer_scc_mgr.sv" "sequencer_scc_family_wrapper" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/sequencer_scc_mgr.sv" 680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693023855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_scc_acv_phase_decode ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper\|sequencer_scc_acv_phase_decode:sequencer_scc_phase_decode_dqe_inst " "Elaborating entity \"sequencer_scc_acv_phase_decode\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper\|sequencer_scc_acv_phase_decode:sequencer_scc_phase_decode_dqe_inst\"" {  } { { "ECE423_QSYS/synthesis/submodules/sequencer_scc_acv_wrapper.sv" "sequencer_scc_phase_decode_dqe_inst" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/sequencer_scc_acv_wrapper.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693023881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_reg_file ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst " "Elaborating entity \"sequencer_reg_file\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0.v" "sequencer_reg_file_inst" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0.v" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693023896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\"" {  } { { "ECE423_QSYS/synthesis/submodules/sequencer_reg_file.sv" "altsyncram_component" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/sequencer_reg_file.sv" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693023925 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\"" {  } { { "ECE423_QSYS/synthesis/submodules/sequencer_reg_file.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/sequencer_reg_file.sv" 134 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693023946 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR0 " "Parameter \"address_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693023946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693023946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693023946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693023946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693023946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix III " "Parameter \"intended_device_family\" = \"Stratix III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693023946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693023946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693023946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693023946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693023946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693023946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693023946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693023946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16 " "Parameter \"numwords_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693023946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693023946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 4 " "Parameter \"widthad_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693023946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693023946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693023946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693023946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693023946 ""}  } { { "ECE423_QSYS/synthesis/submodules/sequencer_reg_file.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/sequencer_reg_file.sv" 134 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1488693023946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c9v1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c9v1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c9v1 " "Found entity 1: altsyncram_c9v1" {  } { { "db/altsyncram_c9v1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_c9v1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693024050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693024050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c9v1 ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated " "Elaborating entity \"altsyncram_c9v1\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693024052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_bridge ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|altera_avalon_mm_bridge:trk_mm_bridge " "Elaborating entity \"altera_avalon_mm_bridge\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|altera_avalon_mm_bridge:trk_mm_bridge\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0.v" "trk_mm_bridge" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0.v" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693024094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_simple_avalon_mm_bridge ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|altera_mem_if_simple_avalon_mm_bridge:hphy_bridge " "Elaborating entity \"altera_mem_if_simple_avalon_mm_bridge\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|altera_mem_if_simple_avalon_mm_bridge:hphy_bridge\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0.v" "hphy_bridge" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693024111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_trk_mgr ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_trk_mgr:sequencer_trk_mgr_inst " "Elaborating entity \"sequencer_trk_mgr\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_trk_mgr:sequencer_trk_mgr_inst\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0.v" "sequencer_trk_mgr_inst" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0.v" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693024127 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 sequencer_trk_mgr.sv(373) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(373): truncated value with size 8 to match size of target (6)" {  } { { "ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" 373 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1488693024145 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 sequencer_trk_mgr.sv(374) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(374): truncated value with size 8 to match size of target (6)" {  } { { "ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" 374 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1488693024146 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 sequencer_trk_mgr.sv(375) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(375): truncated value with size 8 to match size of target (6)" {  } { { "ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" 375 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1488693024146 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(442) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(442): truncated value with size 32 to match size of target (20)" {  } { { "ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" 442 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1488693024147 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(456) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(456): truncated value with size 32 to match size of target (20)" {  } { { "ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" 456 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1488693024147 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(480) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(480): truncated value with size 32 to match size of target (20)" {  } { { "ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" 480 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1488693024147 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(524) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(524): truncated value with size 32 to match size of target (20)" {  } { { "ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" 524 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1488693024149 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(556) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(556): truncated value with size 32 to match size of target (20)" {  } { { "ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" 556 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1488693024150 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(587) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(587): truncated value with size 32 to match size of target (20)" {  } { { "ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" 587 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1488693024151 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(621) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(621): truncated value with size 32 to match size of target (20)" {  } { { "ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" 621 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1488693024153 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(651) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(651): truncated value with size 32 to match size of target (20)" {  } { { "ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" 651 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1488693024153 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(682) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(682): truncated value with size 32 to match size of target (20)" {  } { { "ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" 682 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1488693024154 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(696) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(696): truncated value with size 32 to match size of target (20)" {  } { { "ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" 696 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1488693024155 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(719) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(719): truncated value with size 32 to match size of target (20)" {  } { { "ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" 719 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1488693024155 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(747) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(747): truncated value with size 32 to match size of target (20)" {  } { { "ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" 747 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1488693024156 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(761) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(761): truncated value with size 32 to match size of target (20)" {  } { { "ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" 761 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1488693024157 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(775) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(775): truncated value with size 32 to match size of target (20)" {  } { { "ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" 775 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1488693024157 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(789) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(789): truncated value with size 32 to match size of target (20)" {  } { { "ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" 789 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1488693024158 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 sequencer_trk_mgr.sv(799) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(799): truncated value with size 32 to match size of target (5)" {  } { { "ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" 799 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1488693024158 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(981) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(981): truncated value with size 32 to match size of target (20)" {  } { { "ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" 981 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1488693024158 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(859) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(859): truncated value with size 32 to match size of target (20)" {  } { { "ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" 859 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1488693024159 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(902) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(902): truncated value with size 32 to match size of target (20)" {  } { { "ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" 902 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1488693024160 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(916) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(916): truncated value with size 32 to match size of target (20)" {  } { { "ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" 916 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1488693024160 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(938) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(938): truncated value with size 32 to match size of target (20)" {  } { { "ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" 938 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1488693024160 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_mem_no_ifdef_params ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem " "Elaborating entity \"altera_mem_if_sequencer_mem_no_ifdef_params\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0.v" "sequencer_mem" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0.v" 323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693024553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "the_altsyncram" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693024588 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693024603 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram " "Instantiated megafunction \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693024604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693024604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 3584 " "Parameter \"maximum_depth\" = \"3584\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693024604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 3584 " "Parameter \"numwords_a\" = \"3584\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693024604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693024604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693024604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693024604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693024604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693024604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693024604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ECE423_QSYS_lpddr2_s0_sequencer_mem.hex " "Parameter \"init_file\" = \"ECE423_QSYS_lpddr2_s0_sequencer_mem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693024604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693024604 ""}  } { { "ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1488693024604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p8k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_p8k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p8k1 " "Found entity 1: altsyncram_p8k1" {  } { { "db/altsyncram_p8k1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p8k1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693024682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693024682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_p8k1 ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\|altsyncram_p8k1:auto_generated " "Elaborating entity \"altsyncram_p8k1\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\|altsyncram_p8k1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693024684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_s0_mm_interconnect_0 ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"ECE423_QSYS_lpddr2_s0_mm_interconnect_0\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0.v" "mm_interconnect_0" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0.v" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693025067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_inst_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_inst_data_master_translator\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" "cpu_inst_data_master_translator" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" 467 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693025381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:sequencer_trk_mgr_inst_trkm_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:sequencer_trk_mgr_inst_trkm_translator\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" "sequencer_trk_mgr_inst_trkm_translator" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" 527 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693025404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_inst_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_inst_instruction_master_translator\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" "cpu_inst_instruction_master_translator" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" 587 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693025430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:trk_mm_bridge_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:trk_mm_bridge_s0_translator\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" "trk_mm_bridge_s0_translator" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" 651 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693025463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:hphy_bridge_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:hphy_bridge_s0_translator\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" "hphy_bridge_s0_translator" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" 715 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693025492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_mem_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_mem_s1_translator\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" "sequencer_mem_s1_translator" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" 779 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693025587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_trk_mgr_inst_trks_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_trk_mgr_inst_trks_translator\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" "sequencer_trk_mgr_inst_trks_translator" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" 843 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693025617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_inst_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_inst_data_master_agent\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" "cpu_inst_data_master_agent" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" 924 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693025648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sequencer_trk_mgr_inst_trkm_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sequencer_trk_mgr_inst_trkm_agent\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" "sequencer_trk_mgr_inst_trkm_agent" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" 1005 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693025676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_inst_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_inst_instruction_master_agent\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" "cpu_inst_instruction_master_agent" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" 1086 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693025705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:trk_mm_bridge_s0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:trk_mm_bridge_s0_agent\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" "trk_mm_bridge_s0_agent" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" 1170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693025731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:trk_mm_bridge_s0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:trk_mm_bridge_s0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693025776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:trk_mm_bridge_s0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:trk_mm_bridge_s0_agent_rsp_fifo\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" "trk_mm_bridge_s0_agent_rsp_fifo" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" 1211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693025814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router:router " "Elaborating entity \"ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router:router\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" "router" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" 1602 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693025952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_default_decode ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router:router\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_default_decode\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router:router\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693025997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_001 ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_001\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_001:router_001\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" "router_001" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" 1618 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693026009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_001_default_decode ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_001:router_001\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_001_default_decode\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_001:router_001\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693026044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_002 ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_002\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_002:router_002\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" "router_002" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" 1634 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693026056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_002_default_decode ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_002:router_002\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_002_default_decode\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_002:router_002\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_002.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693026120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_003 ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_003\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_003:router_003\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" "router_003" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" 1650 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693026132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_003_default_decode ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_003:router_003\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_003_default_decode\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_003:router_003\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_003.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693026150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_005 ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_005\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_005:router_005\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" "router_005" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" 1682 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693026168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_005_default_decode ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_005:router_005\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_005_default_decode\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_005:router_005\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_005.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693026185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_006 ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_006\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_006:router_006\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" "router_006" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" 1698 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693026197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_006_default_decode ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_006:router_006\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_006_default_decode\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_006:router_006\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_006.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693026217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_demux ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_demux\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" 1733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693026230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_demux_001 ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_demux_001\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" 1756 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693026254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_demux_002 ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_demux_002\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" "cmd_demux_002" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" 1773 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693026269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_mux ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_mux\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" 1796 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693026285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_mux.sv" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693026311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693026346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_mux_003 ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003 " "Elaborating entity \"ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_mux_003\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" "cmd_mux_003" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" 1859 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693026386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_s0_mm_interconnect_0_rsp_mux ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"ECE423_QSYS_lpddr2_s0_mm_interconnect_0_rsp_mux\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" 1980 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693026419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_rsp_mux.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693026462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693026474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_s0_mm_interconnect_0_rsp_mux_001 ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"ECE423_QSYS_lpddr2_s0_mm_interconnect_0_rsp_mux_001\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" 2003 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693026487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693026537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_s0_mm_interconnect_0_rsp_mux_002 ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"ECE423_QSYS_lpddr2_s0_mm_interconnect_0_rsp_mux_002\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" "rsp_mux_002" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" 2020 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693026557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_s0_mm_interconnect_0_avalon_st_adapter ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"ECE423_QSYS_lpddr2_s0_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" 2049 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693026577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0 ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"ECE423_QSYS_lpddr2_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693026614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_s0_mm_interconnect_1 ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"ECE423_QSYS_lpddr2_s0_mm_interconnect_1\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1:mm_interconnect_1\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0.v" "mm_interconnect_1" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0.v" 402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693026661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:trk_mm_bridge_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:trk_mm_bridge_m0_translator\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1.v" "trk_mm_bridge_m0_translator" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1.v" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693026819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1.v" "sequencer_scc_mgr_inst_avl_translator" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1.v" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693026847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1.v" "sequencer_reg_file_inst_avl_translator" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1.v" 378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693026911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:trk_mm_bridge_m0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:trk_mm_bridge_m0_agent\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1.v" "trk_mm_bridge_m0_agent" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1.v" 459 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693026944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:sequencer_scc_mgr_inst_avl_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:sequencer_scc_mgr_inst_avl_agent\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1.v" "sequencer_scc_mgr_inst_avl_agent" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1.v" 543 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693026969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:sequencer_scc_mgr_inst_avl_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:sequencer_scc_mgr_inst_avl_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693027008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1.v" "sequencer_scc_mgr_inst_avl_agent_rsp_fifo" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1.v" 584 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693027039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1:mm_interconnect_1\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router:router " "Elaborating entity \"ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1:mm_interconnect_1\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router:router\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1.v" "router" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1.v" 725 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693027115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router_default_decode ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1:mm_interconnect_1\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router:router\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router_default_decode\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1:mm_interconnect_1\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router:router\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router.sv" "the_default_decode" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693027171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router_001 ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1:mm_interconnect_1\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router_001:router_001 " "Elaborating entity \"ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router_001\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1:mm_interconnect_1\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router_001:router_001\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1.v" "router_001" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1.v" 741 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693027183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router_001_default_decode ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1:mm_interconnect_1\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router_001:router_001\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router_001_default_decode:the_default_decode " "Elaborating entity \"ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router_001_default_decode\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1:mm_interconnect_1\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router_001:router_001\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router_001_default_decode:the_default_decode\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router_001.sv" "the_default_decode" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693027201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:trk_mm_bridge_m0_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:trk_mm_bridge_m0_limiter\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1.v" "trk_mm_bridge_m0_limiter" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1.v" 807 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693027226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_s0_mm_interconnect_1_cmd_demux ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1:mm_interconnect_1\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"ECE423_QSYS_lpddr2_s0_mm_interconnect_1_cmd_demux\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1:mm_interconnect_1\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1.v" "cmd_demux" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1.v" 830 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693027253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_s0_mm_interconnect_1_cmd_mux ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1:mm_interconnect_1\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"ECE423_QSYS_lpddr2_s0_mm_interconnect_1_cmd_mux\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1:mm_interconnect_1\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1.v" "cmd_mux" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1.v" 847 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693027267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_s0_mm_interconnect_1_rsp_demux ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1:mm_interconnect_1\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1_rsp_demux:rsp_demux " "Elaborating entity \"ECE423_QSYS_lpddr2_s0_mm_interconnect_1_rsp_demux\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1:mm_interconnect_1\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1_rsp_demux:rsp_demux\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1.v" "rsp_demux" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1.v" 881 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693027287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_s0_mm_interconnect_1_rsp_mux ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1:mm_interconnect_1\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"ECE423_QSYS_lpddr2_s0_mm_interconnect_1_rsp_mux\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1:mm_interconnect_1\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1.v" "rsp_mux" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1.v" 921 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693027307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_s0_irq_mapper ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_irq_mapper:irq_mapper " "Elaborating entity \"ECE423_QSYS_lpddr2_s0_irq_mapper\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_irq_mapper:irq_mapper\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0.v" "irq_mapper" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0.v" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693027360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2.v" "c0" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2.v" 867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693027384 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 32 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (32)" {  } { { "ECE423_QSYS/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1488693027466 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 32 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (32)" {  } { { "ECE423_QSYS/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1488693027467 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 32 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (32)" {  } { { "ECE423_QSYS/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1488693027467 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "ECE423_QSYS/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1488693027467 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "ECE423_QSYS/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1488693027467 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "ECE423_QSYS/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1488693027467 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|altera_mem_if_oct_cyclonev:oct0 " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|altera_mem_if_oct_cyclonev:oct0\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2.v" "oct0" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2.v" 875 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693028167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|altera_mem_if_dll_cyclonev:dll0 " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|altera_mem_if_dll_cyclonev:dll0\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2.v" "dll0" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2.v" 887 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693028181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_read_dma_0 ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0 " "Elaborating entity \"ECE423_QSYS_read_dma_0\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\"" {  } { { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "read_dma_0" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693028194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dispatcher ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal " "Elaborating entity \"dispatcher\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "dispatcher_internal" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693028247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "descriptor_buffers ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers " "Elaborating entity \"descriptor_buffers\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\"" {  } { { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "the_descriptor_buffers" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693028318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_signal_breakout ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|write_signal_breakout:the_write_signal_breakout " "Elaborating entity \"write_signal_breakout\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|write_signal_breakout:the_write_signal_breakout\"" {  } { { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "the_write_signal_breakout" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693028365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_signal_breakout ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|read_signal_breakout:the_read_signal_breakout " "Elaborating entity \"read_signal_breakout\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|read_signal_breakout:the_read_signal_breakout\"" {  } { { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "the_read_signal_breakout" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693028397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_with_byteenables ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO " "Elaborating entity \"fifo_with_byteenables\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\"" {  } { { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "the_read_command_FIFO" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693028436 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "fifo_with_byteenables.v(168) " "Verilog HDL Case Statement information at fifo_with_byteenables.v(168): all case item expressions in this case statement are onehot" {  } { { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 168 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1488693028438 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram " "Elaborating entity \"altsyncram\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\"" {  } { { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "the_dp_ram" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693028473 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram " "Elaborated megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\"" {  } { { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693028500 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram " "Instantiated megafunction \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693028500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693028500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693028500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693028500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693028500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 128 " "Parameter \"width_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693028500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 128 " "Parameter \"width_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693028500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693028500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 4 " "Parameter \"widthad_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693028500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 16 " "Parameter \"width_byteena_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693028500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693028500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16 " "Parameter \"numwords_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693028500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693028500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693028500 ""}  } { { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1488693028500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p5j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_p5j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p5j1 " "Found entity 1: altsyncram_p5j1" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693028615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693028615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_p5j1 ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated " "Elaborating entity \"altsyncram_p5j1\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693028617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csr_block ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|csr_block:the_csr_block " "Elaborating entity \"csr_block\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|csr_block:the_csr_block\"" {  } { { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "the_csr_block" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693028797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "response_block ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|response_block:the_response_block " "Elaborating entity \"response_block\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|response_block:the_response_block\"" {  } { { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "the_response_block" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693028832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_master ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|read_master:read_mstr_internal " "Elaborating entity \"read_master\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|read_master:read_mstr_internal\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "read_mstr_internal" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693028856 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "read_master.v(719) " "Verilog HDL Case Statement information at read_master.v(719): all case item expressions in this case statement are onehot" {  } { { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/read_master.v" 719 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1488693028875 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|read_master:read_mstr_internal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MM_to_ST_Adapter ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|read_master:read_mstr_internal\|MM_to_ST_Adapter:the_MM_to_ST_adapter " "Elaborating entity \"MM_to_ST_Adapter\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|read_master:read_mstr_internal\|MM_to_ST_Adapter:the_MM_to_ST_adapter\"" {  } { { "ECE423_QSYS/synthesis/submodules/read_master.v" "the_MM_to_ST_adapter" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/read_master.v" 548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693028957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo " "Elaborating entity \"scfifo\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\"" {  } { { "ECE423_QSYS/synthesis/submodules/read_master.v" "the_master_to_st_fifo" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693029286 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo " "Elaborated megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\"" {  } { { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693029297 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo " "Instantiated megafunction \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 52 " "Parameter \"lpm_width\" = \"52\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693029297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693029297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693029297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693029297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693029297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693029297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693029297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693029297 ""}  } { { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1488693029297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_8d71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_8d71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_8d71 " "Found entity 1: scfifo_8d71" {  } { { "db/scfifo_8d71.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/scfifo_8d71.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693029374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693029374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_8d71 ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated " "Elaborating entity \"scfifo_8d71\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693029376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_r471.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_r471.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_r471 " "Found entity 1: a_dpfifo_r471" {  } { { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/a_dpfifo_r471.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693029403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693029403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_r471 ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo " "Elaborating entity \"a_dpfifo_r471\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\"" {  } { { "db/scfifo_8d71.tdf" "dpfifo" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/scfifo_8d71.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693029406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rpn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rpn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rpn1 " "Found entity 1: altsyncram_rpn1" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_rpn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693029545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693029545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rpn1 ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram " "Elaborating entity \"altsyncram_rpn1\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\"" {  } { { "db/a_dpfifo_r471.tdf" "FIFOram" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/a_dpfifo_r471.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693029548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_gm8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_gm8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_gm8 " "Found entity 1: cmpr_gm8" {  } { { "db/cmpr_gm8.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/cmpr_gm8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693029742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693029742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_gm8 ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|cmpr_gm8:almost_full_comparer " "Elaborating entity \"cmpr_gm8\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|cmpr_gm8:almost_full_comparer\"" {  } { { "db/a_dpfifo_r471.tdf" "almost_full_comparer" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/a_dpfifo_r471.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693029745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_gm8 ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|cmpr_gm8:three_comparison " "Elaborating entity \"cmpr_gm8\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|cmpr_gm8:three_comparison\"" {  } { { "db/a_dpfifo_r471.tdf" "three_comparison" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/a_dpfifo_r471.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693029758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_mgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_mgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_mgb " "Found entity 1: cntr_mgb" {  } { { "db/cntr_mgb.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/cntr_mgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693029864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693029864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_mgb ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|cntr_mgb:rd_ptr_msb " "Elaborating entity \"cntr_mgb\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|cntr_mgb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_r471.tdf" "rd_ptr_msb" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/a_dpfifo_r471.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693029867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ai7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ai7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ai7 " "Found entity 1: cntr_ai7" {  } { { "db/cntr_ai7.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/cntr_ai7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693030015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693030015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ai7 ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|cntr_ai7:usedw_counter " "Elaborating entity \"cntr_ai7\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|cntr_ai7:usedw_counter\"" {  } { { "db/a_dpfifo_r471.tdf" "usedw_counter" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/a_dpfifo_r471.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693030018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_uhb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_uhb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_uhb " "Found entity 1: cntr_uhb" {  } { { "db/cntr_uhb.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/cntr_uhb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693030128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693030128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_uhb ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|cntr_uhb:wr_ptr " "Elaborating entity \"cntr_uhb\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|cntr_uhb:wr_ptr\"" {  } { { "db/a_dpfifo_r471.tdf" "wr_ptr" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/a_dpfifo_r471.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693030132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_burst_control ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|read_master:read_mstr_internal\|read_burst_control:the_read_burst_control " "Elaborating entity \"read_burst_control\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|read_master:read_mstr_internal\|read_burst_control:the_read_burst_control\"" {  } { { "ECE423_QSYS/synthesis/submodules/read_master.v" "the_read_burst_control" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/read_master.v" 592 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693030154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hw_qsys_reset_controller_0 ECE423_QSYS:u0\|hw_qsys_reset_controller_0:reset_controller_0 " "Elaborating entity \"hw_qsys_reset_controller_0\" for hierarchy \"ECE423_QSYS:u0\|hw_qsys_reset_controller_0:reset_controller_0\"" {  } { { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "reset_controller_0" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1519 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693030170 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset_req hw_qsys_reset_controller_0.vhd(55) " "VHDL Signal Declaration warning at hw_qsys_reset_controller_0.vhd(55): used implicit default value for signal \"reset_req\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ECE423_QSYS/synthesis/hw_qsys_reset_controller_0.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/hw_qsys_reset_controller_0.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1488693030171 "|ECE423_C5G|ECE423_QSYS:u0|hw_qsys_reset_controller_0:reset_controller_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller ECE423_QSYS:u0\|hw_qsys_reset_controller_0:reset_controller_0\|altera_reset_controller:reset_controller_0 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"ECE423_QSYS:u0\|hw_qsys_reset_controller_0:reset_controller_0\|altera_reset_controller:reset_controller_0\"" {  } { { "ECE423_QSYS/synthesis/hw_qsys_reset_controller_0.vhd" "reset_controller_0" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/hw_qsys_reset_controller_0.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693030197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer ECE423_QSYS:u0\|hw_qsys_reset_controller_0:reset_controller_0\|altera_reset_controller:reset_controller_0\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"ECE423_QSYS:u0\|hw_qsys_reset_controller_0:reset_controller_0\|altera_reset_controller:reset_controller_0\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693030216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_cont ECE423_QSYS:u0\|sd_cont:sd_cont_0 " "Elaborating entity \"sd_cont\" for hierarchy \"ECE423_QSYS:u0\|sd_cont:sd_cont_0\"" {  } { { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "sd_cont_0" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1584 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693030236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdc_controller ECE423_QSYS:u0\|sd_cont:sd_cont_0\|sdc_controller:u_sdc_controller " "Elaborating entity \"sdc_controller\" for hierarchy \"ECE423_QSYS:u0\|sd_cont:sd_cont_0\|sdc_controller:u_sdc_controller\"" {  } { { "ECE423_QSYS/synthesis/submodules/sd_cont.v" "u_sdc_controller" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/sd_cont.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693030283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_clock_divider ECE423_QSYS:u0\|sd_cont:sd_cont_0\|sdc_controller:u_sdc_controller\|sd_clock_divider:clock_divider0 " "Elaborating entity \"sd_clock_divider\" for hierarchy \"ECE423_QSYS:u0\|sd_cont:sd_cont_0\|sdc_controller:u_sdc_controller\|sd_clock_divider:clock_divider0\"" {  } { { "ip/sd_cont/sdc_controller.v" "clock_divider0" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ip/sd_cont/sdc_controller.v" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693030343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_cmd_master ECE423_QSYS:u0\|sd_cont:sd_cont_0\|sdc_controller:u_sdc_controller\|sd_cmd_master:sd_cmd_master0 " "Elaborating entity \"sd_cmd_master\" for hierarchy \"ECE423_QSYS:u0\|sd_cont:sd_cont_0\|sdc_controller:u_sdc_controller\|sd_cmd_master:sd_cmd_master0\"" {  } { { "ip/sd_cont/sdc_controller.v" "sd_cmd_master0" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ip/sd_cont/sdc_controller.v" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693030355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_cmd_serial_host ECE423_QSYS:u0\|sd_cont:sd_cont_0\|sdc_controller:u_sdc_controller\|sd_cmd_serial_host:cmd_serial_host0 " "Elaborating entity \"sd_cmd_serial_host\" for hierarchy \"ECE423_QSYS:u0\|sd_cont:sd_cont_0\|sdc_controller:u_sdc_controller\|sd_cmd_serial_host:cmd_serial_host0\"" {  } { { "ip/sd_cont/sdc_controller.v" "cmd_serial_host0" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ip/sd_cont/sdc_controller.v" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693030432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_crc_7 ECE423_QSYS:u0\|sd_cont:sd_cont_0\|sdc_controller:u_sdc_controller\|sd_cmd_serial_host:cmd_serial_host0\|sd_crc_7:CRC_7 " "Elaborating entity \"sd_crc_7\" for hierarchy \"ECE423_QSYS:u0\|sd_cont:sd_cont_0\|sdc_controller:u_sdc_controller\|sd_cmd_serial_host:cmd_serial_host0\|sd_crc_7:CRC_7\"" {  } { { "ip/sd_cont/sd_cmd_serial_host.v" "CRC_7" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ip/sd_cont/sd_cmd_serial_host.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693030636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_data_master ECE423_QSYS:u0\|sd_cont:sd_cont_0\|sdc_controller:u_sdc_controller\|sd_data_master:sd_data_master0 " "Elaborating entity \"sd_data_master\" for hierarchy \"ECE423_QSYS:u0\|sd_cont:sd_cont_0\|sdc_controller:u_sdc_controller\|sd_data_master:sd_data_master0\"" {  } { { "ip/sd_cont/sdc_controller.v" "sd_data_master0" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ip/sd_cont/sdc_controller.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693030645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_data_serial_host ECE423_QSYS:u0\|sd_cont:sd_cont_0\|sdc_controller:u_sdc_controller\|sd_data_serial_host:sd_data_serial_host0 " "Elaborating entity \"sd_data_serial_host\" for hierarchy \"ECE423_QSYS:u0\|sd_cont:sd_cont_0\|sdc_controller:u_sdc_controller\|sd_data_serial_host:sd_data_serial_host0\"" {  } { { "ip/sd_cont/sdc_controller.v" "sd_data_serial_host0" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ip/sd_cont/sdc_controller.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693030663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_crc_16 ECE423_QSYS:u0\|sd_cont:sd_cont_0\|sdc_controller:u_sdc_controller\|sd_data_serial_host:sd_data_serial_host0\|sd_crc_16:CRC_16_gen\[0\].CRC_16_i " "Elaborating entity \"sd_crc_16\" for hierarchy \"ECE423_QSYS:u0\|sd_cont:sd_cont_0\|sdc_controller:u_sdc_controller\|sd_data_serial_host:sd_data_serial_host0\|sd_crc_16:CRC_16_gen\[0\].CRC_16_i\"" {  } { { "ip/sd_cont/sd_data_serial_host.v" "CRC_16_gen\[0\].CRC_16_i" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ip/sd_cont/sd_data_serial_host.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693030810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_fifo_filler ECE423_QSYS:u0\|sd_cont:sd_cont_0\|sdc_controller:u_sdc_controller\|sd_fifo_filler:sd_fifo_filler0 " "Elaborating entity \"sd_fifo_filler\" for hierarchy \"ECE423_QSYS:u0\|sd_cont:sd_cont_0\|sdc_controller:u_sdc_controller\|sd_fifo_filler:sd_fifo_filler0\"" {  } { { "ip/sd_cont/sdc_controller.v" "sd_fifo_filler0" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ip/sd_cont/sdc_controller.v" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693030828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_fifo_dc_gray ECE423_QSYS:u0\|sd_cont:sd_cont_0\|sdc_controller:u_sdc_controller\|sd_fifo_filler:sd_fifo_filler0\|generic_fifo_dc_gray:generic_fifo_dc_gray0 " "Elaborating entity \"generic_fifo_dc_gray\" for hierarchy \"ECE423_QSYS:u0\|sd_cont:sd_cont_0\|sdc_controller:u_sdc_controller\|sd_fifo_filler:sd_fifo_filler0\|generic_fifo_dc_gray:generic_fifo_dc_gray0\"" {  } { { "ip/sd_cont/sd_fifo_filler.v" "generic_fifo_dc_gray0" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ip/sd_cont/sd_fifo_filler.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693030860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_dpram ECE423_QSYS:u0\|sd_cont:sd_cont_0\|sdc_controller:u_sdc_controller\|sd_fifo_filler:sd_fifo_filler0\|generic_fifo_dc_gray:generic_fifo_dc_gray0\|generic_dpram:u0 " "Elaborating entity \"generic_dpram\" for hierarchy \"ECE423_QSYS:u0\|sd_cont:sd_cont_0\|sdc_controller:u_sdc_controller\|sd_fifo_filler:sd_fifo_filler0\|generic_fifo_dc_gray:generic_fifo_dc_gray0\|generic_dpram:u0\"" {  } { { "ip/sd_cont/generic_fifo_dc_gray.v" "u0" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ip/sd_cont/generic_fifo_dc_gray.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693030912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_fifo_dc_gray ECE423_QSYS:u0\|sd_cont:sd_cont_0\|sdc_controller:u_sdc_controller\|sd_fifo_filler:sd_fifo_filler0\|generic_fifo_dc_gray:generic_fifo_dc_gray1 " "Elaborating entity \"generic_fifo_dc_gray\" for hierarchy \"ECE423_QSYS:u0\|sd_cont:sd_cont_0\|sdc_controller:u_sdc_controller\|sd_fifo_filler:sd_fifo_filler0\|generic_fifo_dc_gray:generic_fifo_dc_gray1\"" {  } { { "ip/sd_cont/sd_fifo_filler.v" "generic_fifo_dc_gray1" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ip/sd_cont/sd_fifo_filler.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693030932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_dpram ECE423_QSYS:u0\|sd_cont:sd_cont_0\|sdc_controller:u_sdc_controller\|sd_fifo_filler:sd_fifo_filler0\|generic_fifo_dc_gray:generic_fifo_dc_gray1\|generic_dpram:u0 " "Elaborating entity \"generic_dpram\" for hierarchy \"ECE423_QSYS:u0\|sd_cont:sd_cont_0\|sdc_controller:u_sdc_controller\|sd_fifo_filler:sd_fifo_filler0\|generic_fifo_dc_gray:generic_fifo_dc_gray1\|generic_dpram:u0\"" {  } { { "ip/sd_cont/generic_fifo_dc_gray.v" "u0" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ip/sd_cont/generic_fifo_dc_gray.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693030958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_data_xfer_trig ECE423_QSYS:u0\|sd_cont:sd_cont_0\|sdc_controller:u_sdc_controller\|sd_data_xfer_trig:sd_data_xfer_trig0 " "Elaborating entity \"sd_data_xfer_trig\" for hierarchy \"ECE423_QSYS:u0\|sd_cont:sd_cont_0\|sdc_controller:u_sdc_controller\|sd_data_xfer_trig:sd_data_xfer_trig0\"" {  } { { "ip/sd_cont/sdc_controller.v" "sd_data_xfer_trig0" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ip/sd_cont/sdc_controller.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693030971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_controller_wb ECE423_QSYS:u0\|sd_cont:sd_cont_0\|sdc_controller:u_sdc_controller\|sd_controller_wb:sd_controller_wb0 " "Elaborating entity \"sd_controller_wb\" for hierarchy \"ECE423_QSYS:u0\|sd_cont:sd_cont_0\|sdc_controller:u_sdc_controller\|sd_controller_wb:sd_controller_wb0\"" {  } { { "ip/sd_cont/sdc_controller.v" "sd_controller_wb0" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ip/sd_cont/sdc_controller.v" 355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693030982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_detect ECE423_QSYS:u0\|sd_cont:sd_cont_0\|sdc_controller:u_sdc_controller\|edge_detect:cmd_start_edge " "Elaborating entity \"edge_detect\" for hierarchy \"ECE423_QSYS:u0\|sd_cont:sd_cont_0\|sdc_controller:u_sdc_controller\|edge_detect:cmd_start_edge\"" {  } { { "ip/sd_cont/sdc_controller.v" "cmd_start_edge" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ip/sd_cont/sdc_controller.v" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693031136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monostable_domain_cross ECE423_QSYS:u0\|sd_cont:sd_cont_0\|sdc_controller:u_sdc_controller\|monostable_domain_cross:cmd_start_cross " "Elaborating entity \"monostable_domain_cross\" for hierarchy \"ECE423_QSYS:u0\|sd_cont:sd_cont_0\|sdc_controller:u_sdc_controller\|monostable_domain_cross:cmd_start_cross\"" {  } { { "ip/sd_cont/sdc_controller.v" "cmd_start_cross" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ip/sd_cont/sdc_controller.v" 382 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693031149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bistable_domain_cross ECE423_QSYS:u0\|sd_cont:sd_cont_0\|sdc_controller:u_sdc_controller\|bistable_domain_cross:argument_reg_cross " "Elaborating entity \"bistable_domain_cross\" for hierarchy \"ECE423_QSYS:u0\|sd_cont:sd_cont_0\|sdc_controller:u_sdc_controller\|bistable_domain_cross:argument_reg_cross\"" {  } { { "ip/sd_cont/sdc_controller.v" "argument_reg_cross" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ip/sd_cont/sdc_controller.v" 385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693031161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bistable_domain_cross ECE423_QSYS:u0\|sd_cont:sd_cont_0\|sdc_controller:u_sdc_controller\|bistable_domain_cross:command_reg_cross " "Elaborating entity \"bistable_domain_cross\" for hierarchy \"ECE423_QSYS:u0\|sd_cont:sd_cont_0\|sdc_controller:u_sdc_controller\|bistable_domain_cross:command_reg_cross\"" {  } { { "ip/sd_cont/sdc_controller.v" "command_reg_cross" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ip/sd_cont/sdc_controller.v" 386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693031181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bistable_domain_cross ECE423_QSYS:u0\|sd_cont:sd_cont_0\|sdc_controller:u_sdc_controller\|bistable_domain_cross:software_reset_reg_cross " "Elaborating entity \"bistable_domain_cross\" for hierarchy \"ECE423_QSYS:u0\|sd_cont:sd_cont_0\|sdc_controller:u_sdc_controller\|bistable_domain_cross:software_reset_reg_cross\"" {  } { { "ip/sd_cont/sdc_controller.v" "software_reset_reg_cross" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ip/sd_cont/sdc_controller.v" 391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693031197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bistable_domain_cross ECE423_QSYS:u0\|sd_cont:sd_cont_0\|sdc_controller:u_sdc_controller\|bistable_domain_cross:timeout_reg_cross " "Elaborating entity \"bistable_domain_cross\" for hierarchy \"ECE423_QSYS:u0\|sd_cont:sd_cont_0\|sdc_controller:u_sdc_controller\|bistable_domain_cross:timeout_reg_cross\"" {  } { { "ip/sd_cont/sdc_controller.v" "timeout_reg_cross" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ip/sd_cont/sdc_controller.v" 392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693031210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bistable_domain_cross ECE423_QSYS:u0\|sd_cont:sd_cont_0\|sdc_controller:u_sdc_controller\|bistable_domain_cross:block_size_reg_cross " "Elaborating entity \"bistable_domain_cross\" for hierarchy \"ECE423_QSYS:u0\|sd_cont:sd_cont_0\|sdc_controller:u_sdc_controller\|bistable_domain_cross:block_size_reg_cross\"" {  } { { "ip/sd_cont/sdc_controller.v" "block_size_reg_cross" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ip/sd_cont/sdc_controller.v" 393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693031221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bistable_domain_cross ECE423_QSYS:u0\|sd_cont:sd_cont_0\|sdc_controller:u_sdc_controller\|bistable_domain_cross:cmd_int_status_reg_cross " "Elaborating entity \"bistable_domain_cross\" for hierarchy \"ECE423_QSYS:u0\|sd_cont:sd_cont_0\|sdc_controller:u_sdc_controller\|bistable_domain_cross:cmd_int_status_reg_cross\"" {  } { { "ip/sd_cont/sdc_controller.v" "cmd_int_status_reg_cross" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ip/sd_cont/sdc_controller.v" 395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693031252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bistable_domain_cross ECE423_QSYS:u0\|sd_cont:sd_cont_0\|sdc_controller:u_sdc_controller\|bistable_domain_cross:clock_divider_reg_cross " "Elaborating entity \"bistable_domain_cross\" for hierarchy \"ECE423_QSYS:u0\|sd_cont:sd_cont_0\|sdc_controller:u_sdc_controller\|bistable_domain_cross:clock_divider_reg_cross\"" {  } { { "ip/sd_cont/sdc_controller.v" "clock_divider_reg_cross" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ip/sd_cont/sdc_controller.v" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693031265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bistable_domain_cross ECE423_QSYS:u0\|sd_cont:sd_cont_0\|sdc_controller:u_sdc_controller\|bistable_domain_cross:data_int_status_reg_cross " "Elaborating entity \"bistable_domain_cross\" for hierarchy \"ECE423_QSYS:u0\|sd_cont:sd_cont_0\|sdc_controller:u_sdc_controller\|bistable_domain_cross:data_int_status_reg_cross\"" {  } { { "ip/sd_cont/sdc_controller.v" "data_int_status_reg_cross" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ip/sd_cont/sdc_controller.v" 400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693031279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_sram ECE423_QSYS:u0\|ECE423_QSYS_sram:sram " "Elaborating entity \"ECE423_QSYS_sram\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_sram:sram\"" {  } { { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "sram" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1607 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693031311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tristate_controller_translator ECE423_QSYS:u0\|ECE423_QSYS_sram:sram\|altera_tristate_controller_translator:tdt " "Elaborating entity \"altera_tristate_controller_translator\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_sram:sram\|altera_tristate_controller_translator:tdt\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_sram.v" "tdt" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_sram.v" 453 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693031347 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_tristate_controller_translator.sv(127) " "Verilog HDL assignment warning at altera_tristate_controller_translator.sv(127): truncated value with size 32 to match size of target (2)" {  } { { "ECE423_QSYS/synthesis/submodules/altera_tristate_controller_translator.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/altera_tristate_controller_translator.sv" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1488693031351 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_sram:sram|altera_tristate_controller_translator:tdt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ECE423_QSYS:u0\|ECE423_QSYS_sram:sram\|altera_merlin_slave_translator:slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_sram:sram\|altera_merlin_slave_translator:slave_translator\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_sram.v" "slave_translator" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_sram.v" 517 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693031366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tristate_controller_aggregator ECE423_QSYS:u0\|ECE423_QSYS_sram:sram\|altera_tristate_controller_aggregator:tda " "Elaborating entity \"altera_tristate_controller_aggregator\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_sram:sram\|altera_tristate_controller_aggregator:tda\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_sram.v" "tda" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_sram.v" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693031397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_sram_bridge ECE423_QSYS:u0\|ECE423_QSYS_sram_bridge:sram_bridge " "Elaborating entity \"ECE423_QSYS_sram_bridge\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_sram_bridge:sram_bridge\"" {  } { { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "sram_bridge" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1671 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693031415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_sram_sharer ECE423_QSYS:u0\|ECE423_QSYS_sram_sharer:sram_sharer " "Elaborating entity \"ECE423_QSYS_sram_sharer\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_sram_sharer:sram_sharer\"" {  } { { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "sram_sharer" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1693 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693031443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_sram_sharer_pin_sharer ECE423_QSYS:u0\|ECE423_QSYS_sram_sharer:sram_sharer\|ECE423_QSYS_sram_sharer_pin_sharer:pin_sharer " "Elaborating entity \"ECE423_QSYS_sram_sharer_pin_sharer\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_sram_sharer:sram_sharer\|ECE423_QSYS_sram_sharer_pin_sharer:pin_sharer\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_sram_sharer.v" "pin_sharer" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_sram_sharer.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693031462 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ECE423_QSYS_sram_sharer_pin_sharer.sv(82) " "Verilog HDL assignment warning at ECE423_QSYS_sram_sharer_pin_sharer.sv(82): truncated value with size 32 to match size of target (1)" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_sram_sharer_pin_sharer.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_sram_sharer_pin_sharer.sv" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1488693031463 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_sram_sharer:sram_sharer|ECE423_QSYS_sram_sharer_pin_sharer:pin_sharer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_sram_sharer_arbiter ECE423_QSYS:u0\|ECE423_QSYS_sram_sharer:sram_sharer\|ECE423_QSYS_sram_sharer_arbiter:arbiter " "Elaborating entity \"ECE423_QSYS_sram_sharer_arbiter\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_sram_sharer:sram_sharer\|ECE423_QSYS_sram_sharer_arbiter:arbiter\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_sram_sharer.v" "arbiter" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_sram_sharer.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693031477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_std_arbitrator_core ECE423_QSYS:u0\|ECE423_QSYS_sram_sharer:sram_sharer\|ECE423_QSYS_sram_sharer_arbiter:arbiter\|altera_merlin_std_arbitrator_core:arb " "Elaborating entity \"altera_merlin_std_arbitrator_core\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_sram_sharer:sram_sharer\|ECE423_QSYS_sram_sharer_arbiter:arbiter\|altera_merlin_std_arbitrator_core:arb\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_sram_sharer_arbiter.sv" "arb" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_sram_sharer_arbiter.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693031489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_std_arb_adder ECE423_QSYS:u0\|ECE423_QSYS_sram_sharer:sram_sharer\|ECE423_QSYS_sram_sharer_arbiter:arbiter\|altera_merlin_std_arbitrator_core:arb\|altera_merlin_std_arb_adder:adder " "Elaborating entity \"altera_merlin_std_arb_adder\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_sram_sharer:sram_sharer\|ECE423_QSYS_sram_sharer_arbiter:arbiter\|altera_merlin_std_arbitrator_core:arb\|altera_merlin_std_arb_adder:adder\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" "adder" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693031503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_sysid ECE423_QSYS:u0\|ECE423_QSYS_sysid:sysid " "Elaborating entity \"ECE423_QSYS_sysid\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_sysid:sysid\"" {  } { { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "sysid" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1719 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693031517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_timer_0 ECE423_QSYS:u0\|ECE423_QSYS_timer_0:timer_0 " "Elaborating entity \"ECE423_QSYS_timer_0\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_timer_0:timer_0\"" {  } { { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "timer_0" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1727 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693031530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_timer_1 ECE423_QSYS:u0\|ECE423_QSYS_timer_1:timer_1 " "Elaborating entity \"ECE423_QSYS_timer_1\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_timer_1:timer_1\"" {  } { { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "timer_1" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1739 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693031593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twod_idct_st_hw ECE423_QSYS:u0\|twod_idct_st_hw:twod_idct_st_hw_0 " "Elaborating entity \"twod_idct_st_hw\" for hierarchy \"ECE423_QSYS:u0\|twod_idct_st_hw:twod_idct_st_hw_0\"" {  } { { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "twod_idct_st_hw_0" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1751 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693031670 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reset_triggered twod_idct_st_hw.vhd(70) " "Verilog HDL or VHDL warning at twod_idct_st_hw.vhd(70): object \"reset_triggered\" assigned a value but never read" {  } { { "ECE423_QSYS/synthesis/submodules/twod_idct_st_hw.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/twod_idct_st_hw.vhd" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1488693031676 "|ECE423_C5G|ECE423_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "LAST_DST_VALID_SIG twod_idct_st_hw.vhd(75) " "Verilog HDL or VHDL warning at twod_idct_st_hw.vhd(75): object \"LAST_DST_VALID_SIG\" assigned a value but never read" {  } { { "ECE423_QSYS/synthesis/submodules/twod_idct_st_hw.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/twod_idct_st_hw.vhd" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1488693031676 "|ECE423_C5G|ECE423_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "current_dma_output_count twod_idct_st_hw.vhd(86) " "Verilog HDL or VHDL warning at twod_idct_st_hw.vhd(86): object \"current_dma_output_count\" assigned a value but never read" {  } { { "ECE423_QSYS/synthesis/submodules/twod_idct_st_hw.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/twod_idct_st_hw.vhd" 86 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1488693031677 "|ECE423_C5G|ECE423_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fetch_finbuf twod_idct_st_hw.vhd(88) " "Verilog HDL or VHDL warning at twod_idct_st_hw.vhd(88): object \"fetch_finbuf\" assigned a value but never read" {  } { { "ECE423_QSYS/synthesis/submodules/twod_idct_st_hw.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/twod_idct_st_hw.vhd" 88 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1488693031677 "|ECE423_C5G|ECE423_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inbuf0 twod_idct_st_hw.vhd(90) " "Verilog HDL or VHDL warning at twod_idct_st_hw.vhd(90): object \"inbuf0\" assigned a value but never read" {  } { { "ECE423_QSYS/synthesis/submodules/twod_idct_st_hw.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/twod_idct_st_hw.vhd" 90 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1488693031677 "|ECE423_C5G|ECE423_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inbuf1 twod_idct_st_hw.vhd(91) " "Verilog HDL or VHDL warning at twod_idct_st_hw.vhd(91): object \"inbuf1\" assigned a value but never read" {  } { { "ECE423_QSYS/synthesis/submodules/twod_idct_st_hw.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/twod_idct_st_hw.vhd" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1488693031677 "|ECE423_C5G|ECE423_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "outbuf0 twod_idct_st_hw.vhd(92) " "Verilog HDL or VHDL warning at twod_idct_st_hw.vhd(92): object \"outbuf0\" assigned a value but never read" {  } { { "ECE423_QSYS/synthesis/submodules/twod_idct_st_hw.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/twod_idct_st_hw.vhd" 92 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1488693031677 "|ECE423_C5G|ECE423_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "outbuf1 twod_idct_st_hw.vhd(93) " "Verilog HDL or VHDL warning at twod_idct_st_hw.vhd(93): object \"outbuf1\" assigned a value but never read" {  } { { "ECE423_QSYS/synthesis/submodules/twod_idct_st_hw.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/twod_idct_st_hw.vhd" 93 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1488693031677 "|ECE423_C5G|ECE423_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "finbuf0 twod_idct_st_hw.vhd(94) " "Verilog HDL or VHDL warning at twod_idct_st_hw.vhd(94): object \"finbuf0\" assigned a value but never read" {  } { { "ECE423_QSYS/synthesis/submodules/twod_idct_st_hw.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/twod_idct_st_hw.vhd" 94 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1488693031677 "|ECE423_C5G|ECE423_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "finbuf1 twod_idct_st_hw.vhd(95) " "Verilog HDL or VHDL warning at twod_idct_st_hw.vhd(95): object \"finbuf1\" assigned a value but never read" {  } { { "ECE423_QSYS/synthesis/submodules/twod_idct_st_hw.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/twod_idct_st_hw.vhd" 95 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1488693031678 "|ECE423_C5G|ECE423_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fin4realbuf0 twod_idct_st_hw.vhd(96) " "Verilog HDL or VHDL warning at twod_idct_st_hw.vhd(96): object \"fin4realbuf0\" assigned a value but never read" {  } { { "ECE423_QSYS/synthesis/submodules/twod_idct_st_hw.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/twod_idct_st_hw.vhd" 96 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1488693031678 "|ECE423_C5G|ECE423_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fin4realbuf1 twod_idct_st_hw.vhd(97) " "Verilog HDL or VHDL warning at twod_idct_st_hw.vhd(97): object \"fin4realbuf1\" assigned a value but never read" {  } { { "ECE423_QSYS/synthesis/submodules/twod_idct_st_hw.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/twod_idct_st_hw.vhd" 97 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1488693031679 "|ECE423_C5G|ECE423_QSYS:u0|twod_idct_st_hw:twod_idct_st_hw_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "idct_1D ECE423_QSYS:u0\|twod_idct_st_hw:twod_idct_st_hw_0\|idct_1D:IDCT_1d_i " "Elaborating entity \"idct_1D\" for hierarchy \"ECE423_QSYS:u0\|twod_idct_st_hw:twod_idct_st_hw_0\|idct_1D:IDCT_1d_i\"" {  } { { "ECE423_QSYS/synthesis/submodules/twod_idct_st_hw.vhd" "IDCT_1d_i" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/twod_idct_st_hw.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693033063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_video_sync_generator ECE423_QSYS:u0\|altera_avalon_video_sync_generator:video " "Elaborating entity \"altera_avalon_video_sync_generator\" for hierarchy \"ECE423_QSYS:u0\|altera_avalon_video_sync_generator:video\"" {  } { { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "video" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1763 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693033223 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_video_sync_generator.v(342) " "Verilog HDL assignment warning at altera_avalon_video_sync_generator.v(342): truncated value with size 32 to match size of target (3)" {  } { { "ECE423_QSYS/synthesis/submodules/altera_avalon_video_sync_generator.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/altera_avalon_video_sync_generator.v" 342 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1488693033230 "|ECE423_C5G|ECE423_QSYS:u0|altera_avalon_video_sync_generator:video"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_avalon_video_sync_generator.v(376) " "Verilog HDL assignment warning at altera_avalon_video_sync_generator.v(376): truncated value with size 32 to match size of target (10)" {  } { { "ECE423_QSYS/synthesis/submodules/altera_avalon_video_sync_generator.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/altera_avalon_video_sync_generator.v" 376 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1488693033232 "|ECE423_C5G|ECE423_QSYS:u0|altera_avalon_video_sync_generator:video"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_avalon_video_sync_generator.v(409) " "Verilog HDL assignment warning at altera_avalon_video_sync_generator.v(409): truncated value with size 32 to match size of target (10)" {  } { { "ECE423_QSYS/synthesis/submodules/altera_avalon_video_sync_generator.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/altera_avalon_video_sync_generator.v" 409 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1488693033233 "|ECE423_C5G|ECE423_QSYS:u0|altera_avalon_video_sync_generator:video"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_video_dma ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma " "Elaborating entity \"ECE423_QSYS_video_dma\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\"" {  } { { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "video_dma" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693033264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dispatcher ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal " "Elaborating entity \"dispatcher\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "dispatcher_internal" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693033344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "descriptor_buffers ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers " "Elaborating entity \"descriptor_buffers\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\"" {  } { { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "the_descriptor_buffers" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693033460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_with_byteenables ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO " "Elaborating entity \"fifo_with_byteenables\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\"" {  } { { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "the_read_command_FIFO" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693033541 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "fifo_with_byteenables.v(168) " "Verilog HDL Case Statement information at fifo_with_byteenables.v(168): all case item expressions in this case statement are onehot" {  } { { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 168 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1488693033544 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram " "Elaborating entity \"altsyncram\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\"" {  } { { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "the_dp_ram" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693033578 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram " "Elaborated megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\"" {  } { { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693033651 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram " "Instantiated megafunction \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693033652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693033652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693033652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693033652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693033652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 128 " "Parameter \"width_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693033652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 128 " "Parameter \"width_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693033652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693033652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693033652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 16 " "Parameter \"width_byteena_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693033652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693033652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693033652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693033652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693033652 ""}  } { { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1488693033652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n5j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n5j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n5j1 " "Found entity 1: altsyncram_n5j1" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693033831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693033831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_n5j1 ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated " "Elaborating entity \"altsyncram_n5j1\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693033833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "response_block ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|response_block:the_response_block " "Elaborating entity \"response_block\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|response_block:the_response_block\"" {  } { { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "the_response_block" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693034041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_master ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal " "Elaborating entity \"read_master\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "read_mstr_internal" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693034068 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "read_master.v(719) " "Verilog HDL Case Statement information at read_master.v(719): all case item expressions in this case statement are onehot" {  } { { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/read_master.v" 719 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1488693034095 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|read_master:read_mstr_internal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MM_to_ST_Adapter ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|MM_to_ST_Adapter:the_MM_to_ST_adapter " "Elaborating entity \"MM_to_ST_Adapter\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|MM_to_ST_Adapter:the_MM_to_ST_adapter\"" {  } { { "ECE423_QSYS/synthesis/submodules/read_master.v" "the_MM_to_ST_adapter" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/read_master.v" 548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693034226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_burst_control ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|read_burst_control:the_read_burst_control " "Elaborating entity \"read_burst_control\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|read_burst_control:the_read_burst_control\"" {  } { { "ECE423_QSYS/synthesis/submodules/read_master.v" "the_read_burst_control" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/read_master.v" 592 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693034742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_video_fifo ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo " "Elaborating entity \"ECE423_QSYS_video_fifo\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\"" {  } { { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "video_fifo" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1825 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693034758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_video_fifo_dcfifo_with_controls ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls " "Elaborating entity \"ECE423_QSYS_video_fifo_dcfifo_with_controls\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" "the_dcfifo_with_controls" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693034776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_video_fifo_dual_clock_fifo ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo " "Elaborating entity \"ECE423_QSYS_video_fifo_dual_clock_fifo\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" "the_dcfifo" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693034790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo " "Elaborating entity \"dcfifo\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" "dual_clock_fifo" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693035375 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo " "Elaborated megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" 67 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693035386 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo " "Instantiated megafunction \"ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693035386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clocks_are_synchronized FALSE " "Parameter \"clocks_are_synchronized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693035386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEV " "Parameter \"intended_device_family\" = \"CYCLONEV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693035386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693035386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693035386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693035386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 36 " "Parameter \"lpm_width\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693035386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693035386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693035386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693035386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693035386 ""}  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" 67 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1488693035386 ""}
{ "Warning" "WTDFX_ASSERTION" "Number of metastability protection registers is not specified. Based on the parameter value CLOCKS_ARE_SYNCHRONIZED=FALSE, the synchronization register chain length between read and write clock domains will be 2 " "Assertion warning: Number of metastability protection registers is not specified. Based on the parameter value CLOCKS_ARE_SYNCHRONIZED=FALSE, the synchronization register chain length between read and write clock domains will be 2" {  } { { "db/dcfifo_f4p1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/dcfifo_f4p1.tdf" 142 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693035495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_f4p1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_f4p1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_f4p1 " "Found entity 1: dcfifo_f4p1" {  } { { "db/dcfifo_f4p1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/dcfifo_f4p1.tdf" 41 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693035510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693035510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_f4p1 ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_f4p1:auto_generated " "Elaborating entity \"dcfifo_f4p1\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_f4p1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693035512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_g9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_g9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_g9b " "Found entity 1: a_gray2bin_g9b" {  } { { "db/a_gray2bin_g9b.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/a_gray2bin_g9b.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693035552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693035552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_g9b ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_f4p1:auto_generated\|a_gray2bin_g9b:wrptr_g_gray2bin " "Elaborating entity \"a_gray2bin_g9b\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_f4p1:auto_generated\|a_gray2bin_g9b:wrptr_g_gray2bin\"" {  } { { "db/dcfifo_f4p1.tdf" "wrptr_g_gray2bin" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/dcfifo_f4p1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693035555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_fu6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_fu6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_fu6 " "Found entity 1: a_graycounter_fu6" {  } { { "db/a_graycounter_fu6.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/a_graycounter_fu6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693035681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693035681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_fu6 ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_f4p1:auto_generated\|a_graycounter_fu6:rdptr_g1p " "Elaborating entity \"a_graycounter_fu6\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_f4p1:auto_generated\|a_graycounter_fu6:rdptr_g1p\"" {  } { { "db/dcfifo_f4p1.tdf" "rdptr_g1p" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/dcfifo_f4p1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693035684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_bcc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_bcc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_bcc " "Found entity 1: a_graycounter_bcc" {  } { { "db/a_graycounter_bcc.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/a_graycounter_bcc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693035821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693035821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_bcc ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_f4p1:auto_generated\|a_graycounter_bcc:wrptr_g1p " "Elaborating entity \"a_graycounter_bcc\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_f4p1:auto_generated\|a_graycounter_bcc:wrptr_g1p\"" {  } { { "db/dcfifo_f4p1.tdf" "wrptr_g1p" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/dcfifo_f4p1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693035824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a6d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a6d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a6d1 " "Found entity 1: altsyncram_a6d1" {  } { { "db/altsyncram_a6d1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_a6d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693035936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693035936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_a6d1 ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_f4p1:auto_generated\|altsyncram_a6d1:fifo_ram " "Elaborating entity \"altsyncram_a6d1\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_f4p1:auto_generated\|altsyncram_a6d1:fifo_ram\"" {  } { { "db/dcfifo_f4p1.tdf" "fifo_ram" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/dcfifo_f4p1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693035939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_0ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_0ol " "Found entity 1: alt_synch_pipe_0ol" {  } { { "db/alt_synch_pipe_0ol.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/alt_synch_pipe_0ol.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693036023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693036023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_0ol ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_f4p1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp " "Elaborating entity \"alt_synch_pipe_0ol\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_f4p1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp\"" {  } { { "db/dcfifo_f4p1.tdf" "rs_dgwp" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/dcfifo_f4p1.tdf" 66 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693036026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_hd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_hd9 " "Found entity 1: dffpipe_hd9" {  } { { "db/dffpipe_hd9.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/dffpipe_hd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693036053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693036053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_hd9 ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_f4p1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp\|dffpipe_hd9:dffpipe12 " "Elaborating entity \"dffpipe_hd9\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_f4p1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp\|dffpipe_hd9:dffpipe12\"" {  } { { "db/alt_synch_pipe_0ol.tdf" "dffpipe12" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/alt_synch_pipe_0ol.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693036057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_gd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_gd9 " "Found entity 1: dffpipe_gd9" {  } { { "db/dffpipe_gd9.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/dffpipe_gd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693036087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693036087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_gd9 ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_f4p1:auto_generated\|dffpipe_gd9:ws_brp " "Elaborating entity \"dffpipe_gd9\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_f4p1:auto_generated\|dffpipe_gd9:ws_brp\"" {  } { { "db/dcfifo_f4p1.tdf" "ws_brp" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/dcfifo_f4p1.tdf" 67 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693036090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_1ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_1ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_1ol " "Found entity 1: alt_synch_pipe_1ol" {  } { { "db/alt_synch_pipe_1ol.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/alt_synch_pipe_1ol.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693036124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693036124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_1ol ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_f4p1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp " "Elaborating entity \"alt_synch_pipe_1ol\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_f4p1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp\"" {  } { { "db/dcfifo_f4p1.tdf" "ws_dgrp" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/dcfifo_f4p1.tdf" 69 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693036127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_id9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_id9 " "Found entity 1: dffpipe_id9" {  } { { "db/dffpipe_id9.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/dffpipe_id9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693036156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693036156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_id9 ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_f4p1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp\|dffpipe_id9:dffpipe16 " "Elaborating entity \"dffpipe_id9\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_f4p1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp\|dffpipe_id9:dffpipe16\"" {  } { { "db/alt_synch_pipe_1ol.tdf" "dffpipe16" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/alt_synch_pipe_1ol.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693036160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_1v5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_1v5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_1v5 " "Found entity 1: cmpr_1v5" {  } { { "db/cmpr_1v5.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/cmpr_1v5.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693036291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693036291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_1v5 ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_f4p1:auto_generated\|cmpr_1v5:rdempty_eq_comp " "Elaborating entity \"cmpr_1v5\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_f4p1:auto_generated\|cmpr_1v5:rdempty_eq_comp\"" {  } { { "db/dcfifo_f4p1.tdf" "rdempty_eq_comp" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/dcfifo_f4p1.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693036294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_video_pll ECE423_QSYS:u0\|ECE423_QSYS_video_pll:video_pll " "Elaborating entity \"ECE423_QSYS_video_pll\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_video_pll:video_pll\"" {  } { { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "video_pll" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1845 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693036320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll ECE423_QSYS:u0\|ECE423_QSYS_video_pll:video_pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_video_pll:video_pll\|altera_pll:altera_pll_i\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_pll.v" "altera_pll_i" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_pll.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693036397 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1488693036424 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ECE423_QSYS:u0\|ECE423_QSYS_video_pll:video_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_video_pll:video_pll\|altera_pll:altera_pll_i\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_pll.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_pll.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693036437 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ECE423_QSYS:u0\|ECE423_QSYS_video_pll:video_pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"ECE423_QSYS:u0\|ECE423_QSYS_video_pll:video_pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693036438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693036438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693036438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693036438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 25.000000 MHz " "Parameter \"output_clock_frequency0\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693036438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693036438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693036438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693036438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693036438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693036438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693036438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693036438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693036438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693036438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693036438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693036438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693036438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693036438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693036438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693036438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693036438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693036438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693036438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693036438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693036438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693036438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693036438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693036438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693036438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693036438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693036438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693036438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693036438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693036438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693036438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693036438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693036438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693036438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693036438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693036438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693036438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693036438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693036438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693036438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693036438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693036438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693036438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693036438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693036438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693036438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693036438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693036438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693036438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693036438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693036438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693036438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693036438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693036438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693036438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693036438 ""}  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_pll.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_pll.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1488693036438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_write_dma_0 ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0 " "Elaborating entity \"ECE423_QSYS_write_dma_0\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\"" {  } { { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "write_dma_0" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693036449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dispatcher ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal " "Elaborating entity \"dispatcher\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "dispatcher_internal" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693036544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "descriptor_buffers ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers " "Elaborating entity \"descriptor_buffers\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\"" {  } { { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "the_descriptor_buffers" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693036652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_master ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|write_master:write_mstr_internal " "Elaborating entity \"write_master\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|write_master:write_mstr_internal\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "write_mstr_internal" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693036867 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "write_master.v(752) " "Verilog HDL Case Statement information at write_master.v(752): all case item expressions in this case statement are onehot" {  } { { "ECE423_QSYS/synthesis/submodules/write_master.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/write_master.v" 752 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1488693036889 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|write_master:write_mstr_internal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo " "Elaborating entity \"scfifo\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\"" {  } { { "ECE423_QSYS/synthesis/submodules/write_master.v" "the_st_to_master_fifo" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/write_master.v" 587 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693037304 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo " "Elaborated megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\"" {  } { { "ECE423_QSYS/synthesis/submodules/write_master.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/write_master.v" 587 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693037314 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo " "Instantiated megafunction \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 44 " "Parameter \"lpm_width\" = \"44\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693037314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693037314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693037314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693037314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693037314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693037314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693037314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693037314 ""}  } { { "ECE423_QSYS/synthesis/submodules/write_master.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/write_master.v" 587 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1488693037314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9d71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9d71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9d71 " "Found entity 1: scfifo_9d71" {  } { { "db/scfifo_9d71.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/scfifo_9d71.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693037398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693037398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9d71 ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_9d71:auto_generated " "Elaborating entity \"scfifo_9d71\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_9d71:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693037400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_s471.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_s471.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_s471 " "Found entity 1: a_dpfifo_s471" {  } { { "db/a_dpfifo_s471.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/a_dpfifo_s471.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693037430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693037430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_s471 ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_9d71:auto_generated\|a_dpfifo_s471:dpfifo " "Elaborating entity \"a_dpfifo_s471\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_9d71:auto_generated\|a_dpfifo_s471:dpfifo\"" {  } { { "db/scfifo_9d71.tdf" "dpfifo" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/scfifo_9d71.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693037433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tpn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tpn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tpn1 " "Found entity 1: altsyncram_tpn1" {  } { { "db/altsyncram_tpn1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_tpn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693037562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693037562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tpn1 ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_9d71:auto_generated\|a_dpfifo_s471:dpfifo\|altsyncram_tpn1:FIFOram " "Elaborating entity \"altsyncram_tpn1\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_9d71:auto_generated\|a_dpfifo_s471:dpfifo\|altsyncram_tpn1:FIFOram\"" {  } { { "db/a_dpfifo_s471.tdf" "FIFOram" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/a_dpfifo_s471.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693037564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ST_to_MM_Adapter ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|write_master:write_mstr_internal\|ST_to_MM_Adapter:the_ST_to_MM_Adapter " "Elaborating entity \"ST_to_MM_Adapter\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|write_master:write_mstr_internal\|ST_to_MM_Adapter:the_ST_to_MM_Adapter\"" {  } { { "ECE423_QSYS/synthesis/submodules/write_master.v" "the_ST_to_MM_Adapter" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/write_master.v" 615 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693037630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "byte_enable_generator ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|write_master:write_mstr_internal\|byte_enable_generator:the_byte_enable_generator " "Elaborating entity \"byte_enable_generator\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|write_master:write_mstr_internal\|byte_enable_generator:the_byte_enable_generator\"" {  } { { "ECE423_QSYS/synthesis/submodules/write_master.v" "the_byte_enable_generator" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/write_master.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693037651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "thirty_two_bit_byteenable_FSM ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|write_master:write_mstr_internal\|byte_enable_generator:the_byte_enable_generator\|thirty_two_bit_byteenable_FSM:the_thirty_two_bit_byteenable_FSM " "Elaborating entity \"thirty_two_bit_byteenable_FSM\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|write_master:write_mstr_internal\|byte_enable_generator:the_byte_enable_generator\|thirty_two_bit_byteenable_FSM:the_thirty_two_bit_byteenable_FSM\"" {  } { { "ECE423_QSYS/synthesis/submodules/byte_enable_generator.v" "the_thirty_two_bit_byteenable_FSM" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/byte_enable_generator.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693037665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sixteen_bit_byteenable_FSM ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|write_master:write_mstr_internal\|byte_enable_generator:the_byte_enable_generator\|thirty_two_bit_byteenable_FSM:the_thirty_two_bit_byteenable_FSM\|sixteen_bit_byteenable_FSM:lower_sixteen_bit_byteenable_FSM " "Elaborating entity \"sixteen_bit_byteenable_FSM\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|write_master:write_mstr_internal\|byte_enable_generator:the_byte_enable_generator\|thirty_two_bit_byteenable_FSM:the_thirty_two_bit_byteenable_FSM\|sixteen_bit_byteenable_FSM:lower_sixteen_bit_byteenable_FSM\"" {  } { { "ECE423_QSYS/synthesis/submodules/byte_enable_generator.v" "lower_sixteen_bit_byteenable_FSM" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/byte_enable_generator.v" 797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693037684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_burst_control ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|write_master:write_mstr_internal\|write_burst_control:the_write_burst_control " "Elaborating entity \"write_burst_control\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|write_master:write_mstr_internal\|write_burst_control:the_write_burst_control\"" {  } { { "ECE423_QSYS/synthesis/submodules/write_master.v" "the_write_burst_control" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/write_master.v" 662 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693037706 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "write_burst_control.v(260) " "Verilog HDL Case Statement information at write_burst_control.v(260): all case item expressions in this case statement are onehot" {  } { { "ECE423_QSYS/synthesis/submodules/write_burst_control.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/write_burst_control.v" 260 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1488693037712 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|write_master:write_mstr_internal|write_burst_control:the_write_burst_control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_mm_interconnect_0 ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"ECE423_QSYS_mm_interconnect_0\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\"" {  } { { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "mm_interconnect_0" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1879 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693037739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "cpu_data_master_translator" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 2174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693039954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 2234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693039997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:sd_cont_0_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:sd_cont_0_master_translator\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "sd_cont_0_master_translator" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 2294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693040027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 2358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693040056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:lpddr2_avl_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:lpddr2_avl_0_translator\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "lpddr2_avl_0_translator" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 2422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693040129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "sysid_control_slave_translator" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 2486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693040160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:video_dma_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:video_dma_csr_translator\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "video_dma_csr_translator" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 2550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693040195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "cpu_debug_mem_slave_translator" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 2742 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693040237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:video_dma_descriptor_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:video_dma_descriptor_slave_translator\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "video_dma_descriptor_slave_translator" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 2806 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693040270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "timer_0_s1_translator" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 2998 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693040364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:key_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:key_s1_translator\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "key_s1_translator" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 3062 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693040394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_1_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_1_s1_translator\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "timer_1_s1_translator" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 3126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693040429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ledg_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ledg_s1_translator\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "ledg_s1_translator" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 3190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693040459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sd_cont_0_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sd_cont_0_slave_translator\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "sd_cont_0_slave_translator" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 3446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693040501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sram_uas_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sram_uas_translator\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "sram_uas_translator" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 3510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693040533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "cpu_data_master_agent" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 3591 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693040561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 3672 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693040617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sd_cont_0_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sd_cont_0_master_agent\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "sd_cont_0_master_agent" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 3753 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693040644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 3837 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693040670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693040709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 3878 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693040751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rdata_fifo" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 3919 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693040827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:lpddr2_avl_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:lpddr2_avl_0_agent\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "lpddr2_avl_0_agent" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 4003 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693040908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:lpddr2_avl_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:lpddr2_avl_0_agent_rsp_fifo\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "lpddr2_avl_0_agent_rsp_fifo" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 4044 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693040954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:lpddr2_avl_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:lpddr2_avl_0_agent_rdata_fifo\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "lpddr2_avl_0_agent_rdata_fifo" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 4085 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693042556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:video_dma_descriptor_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:video_dma_descriptor_slave_agent\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "video_dma_descriptor_slave_agent" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 4999 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693042772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:video_dma_descriptor_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:video_dma_descriptor_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693042825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:video_dma_descriptor_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:video_dma_descriptor_slave_agent_rsp_fifo\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "video_dma_descriptor_slave_agent_rsp_fifo" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 5040 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693042864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:video_dma_descriptor_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:video_dma_descriptor_slave_agent_rdata_fifo\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "video_dma_descriptor_slave_agent_rdata_fifo" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 5081 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693043011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sram_uas_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sram_uas_agent\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "sram_uas_agent" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 6825 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693043286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sram_uas_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sram_uas_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693043332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sram_uas_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sram_uas_agent_rsp_fifo\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "sram_uas_agent_rsp_fifo" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 6866 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693043368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sram_uas_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sram_uas_agent_rdata_fifo\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "sram_uas_agent_rdata_fifo" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 6907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693043481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_mm_interconnect_0_router ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_router:router " "Elaborating entity \"ECE423_QSYS_mm_interconnect_0_router\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_router:router\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "router" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 6923 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693043607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_mm_interconnect_0_router_default_decode ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_router:router\|ECE423_QSYS_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"ECE423_QSYS_mm_interconnect_0_router_default_decode\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_router:router\|ECE423_QSYS_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router.sv" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693043722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_mm_interconnect_0_router_001 ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"ECE423_QSYS_mm_interconnect_0_router_001\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_router_001:router_001\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "router_001" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 6939 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693043737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_mm_interconnect_0_router_001_default_decode ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_router_001:router_001\|ECE423_QSYS_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"ECE423_QSYS_mm_interconnect_0_router_001_default_decode\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_router_001:router_001\|ECE423_QSYS_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693043787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_mm_interconnect_0_router_002 ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"ECE423_QSYS_mm_interconnect_0_router_002\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_router_002:router_002\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "router_002" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 6955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693043842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_mm_interconnect_0_router_002_default_decode ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_router_002:router_002\|ECE423_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"ECE423_QSYS_mm_interconnect_0_router_002_default_decode\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_router_002:router_002\|ECE423_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_002.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693043900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_mm_interconnect_0_router_003 ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"ECE423_QSYS_mm_interconnect_0_router_003\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_router_003:router_003\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "router_003" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 6971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693043913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_mm_interconnect_0_router_003_default_decode ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_router_003:router_003\|ECE423_QSYS_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"ECE423_QSYS_mm_interconnect_0_router_003_default_decode\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_router_003:router_003\|ECE423_QSYS_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_003.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693043936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_mm_interconnect_0_router_004 ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"ECE423_QSYS_mm_interconnect_0_router_004\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_router_004:router_004\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "router_004" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 6987 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693043949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_mm_interconnect_0_router_004_default_decode ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_router_004:router_004\|ECE423_QSYS_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"ECE423_QSYS_mm_interconnect_0_router_004_default_decode\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_router_004:router_004\|ECE423_QSYS_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_004.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693043970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_mm_interconnect_0_router_009 ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_router_009:router_009 " "Elaborating entity \"ECE423_QSYS_mm_interconnect_0_router_009\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_router_009:router_009\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "router_009" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 7067 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693044020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_mm_interconnect_0_router_009_default_decode ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_router_009:router_009\|ECE423_QSYS_mm_interconnect_0_router_009_default_decode:the_default_decode " "Elaborating entity \"ECE423_QSYS_mm_interconnect_0_router_009_default_decode\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_router_009:router_009\|ECE423_QSYS_mm_interconnect_0_router_009_default_decode:the_default_decode\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_009.sv" "the_default_decode" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_009.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693044044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_mm_interconnect_0_router_010 ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_router_010:router_010 " "Elaborating entity \"ECE423_QSYS_mm_interconnect_0_router_010\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_router_010:router_010\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "router_010" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 7083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693044068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_mm_interconnect_0_router_010_default_decode ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_router_010:router_010\|ECE423_QSYS_mm_interconnect_0_router_010_default_decode:the_default_decode " "Elaborating entity \"ECE423_QSYS_mm_interconnect_0_router_010_default_decode\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_router_010:router_010\|ECE423_QSYS_mm_interconnect_0_router_010_default_decode:the_default_decode\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_010.sv" "the_default_decode" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_010.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693044135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_mm_interconnect_0_router_021 ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_router_021:router_021 " "Elaborating entity \"ECE423_QSYS_mm_interconnect_0_router_021\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_router_021:router_021\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "router_021" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 7259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693044241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_mm_interconnect_0_router_021_default_decode ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_router_021:router_021\|ECE423_QSYS_mm_interconnect_0_router_021_default_decode:the_default_decode " "Elaborating entity \"ECE423_QSYS_mm_interconnect_0_router_021_default_decode\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_router_021:router_021\|ECE423_QSYS_mm_interconnect_0_router_021_default_decode:the_default_decode\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_021.sv" "the_default_decode" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_021.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693044262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_data_master_limiter\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "cpu_data_master_limiter" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 7309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693044274 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "19 1 altera_merlin_traffic_limiter.sv(721) " "Verilog HDL assignment warning at altera_merlin_traffic_limiter.sv(721): truncated value with size 19 to match size of target (1)" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv" 721 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1488693044288 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_instruction_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_instruction_master_limiter\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "cpu_instruction_master_limiter" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 7359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693044318 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "19 1 altera_merlin_traffic_limiter.sv(721) " "Verilog HDL assignment warning at altera_merlin_traffic_limiter.sv(721): truncated value with size 19 to match size of target (1)" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv" 721 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1488693044340 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_burst_adapter" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 7409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693044389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693044419 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 3 altera_merlin_burst_adapter_13_1.sv(794) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(794): truncated value with size 10 to match size of target (3)" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1488693044440 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693044544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693044564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693044608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693044652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693044673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "cpu_debug_mem_slave_burst_adapter" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 7659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693045128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693045150 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 3 altera_merlin_burst_adapter_13_1.sv(794) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(794): truncated value with size 10 to match size of target (3)" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1488693045165 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:video_dma_descriptor_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:video_dma_descriptor_slave_burst_adapter\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "video_dma_descriptor_slave_burst_adapter" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 7709 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693045361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:video_dma_descriptor_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:video_dma_descriptor_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693045396 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 3 altera_merlin_burst_adapter_13_1.sv(798) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(798): truncated value with size 10 to match size of target (3)" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 798 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1488693045415 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:video_dma_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:video_dma_descriptor_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:video_dma_descriptor_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693045519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sram_uas_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sram_uas_burst_adapter\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "sram_uas_burst_adapter" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 8259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693046529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sram_uas_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sram_uas_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693046560 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 3 altera_merlin_burst_adapter_13_1.sv(794) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(794): truncated value with size 10 to match size of target (3)" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1488693046591 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_uas_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sram_uas_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sram_uas_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693046773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_mm_interconnect_0_cmd_demux ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"ECE423_QSYS_mm_interconnect_0_cmd_demux\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 8384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693046865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_mm_interconnect_0_cmd_demux_001 ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"ECE423_QSYS_mm_interconnect_0_cmd_demux_001\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 8407 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693047015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_mm_interconnect_0_cmd_demux_002 ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"ECE423_QSYS_mm_interconnect_0_cmd_demux_002\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "cmd_demux_002" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 8424 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693047038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_mm_interconnect_0_cmd_mux ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"ECE423_QSYS_mm_interconnect_0_cmd_mux\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 8441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693047055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_mm_interconnect_0_cmd_mux_001 ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"ECE423_QSYS_mm_interconnect_0_cmd_mux_001\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 8464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693047072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693047114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_mm_interconnect_0_rsp_demux ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"ECE423_QSYS_mm_interconnect_0_rsp_demux\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 8782 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693047288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_mm_interconnect_0_rsp_mux ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"ECE423_QSYS_mm_interconnect_0_rsp_mux\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 9231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693047380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_rsp_mux.sv" 582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693047702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693047771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_mm_interconnect_0_rsp_mux_001 ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"ECE423_QSYS_mm_interconnect_0_rsp_mux_001\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 9254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693047789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_mm_interconnect_0_rsp_mux_002 ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"ECE423_QSYS_mm_interconnect_0_rsp_mux_002\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "rsp_mux_002" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 9271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693047831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:video_dma_descriptor_slave_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:video_dma_descriptor_slave_rsp_width_adapter\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "video_dma_descriptor_slave_rsp_width_adapter" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 9337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693047849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sram_uas_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sram_uas_rsp_width_adapter\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "sram_uas_rsp_width_adapter" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 9535 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693048026 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1488693048047 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_uas_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1488693048050 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_uas_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1488693048050 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_uas_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:video_dma_descriptor_slave_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:video_dma_descriptor_slave_cmd_width_adapter\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "video_dma_descriptor_slave_cmd_width_adapter" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 9601 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693048155 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1488693048186 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_dma_descriptor_slave_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sram_uas_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sram_uas_cmd_width_adapter\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "sram_uas_cmd_width_adapter" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 9799 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693048412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "crosser" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 9833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693048470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693048493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693048588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_stage ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:limiter_pipeline " "Elaborating entity \"altera_avalon_st_pipeline_stage\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:limiter_pipeline\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "limiter_pipeline" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 9966 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693048671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:limiter_pipeline\|altera_avalon_st_pipeline_base:core " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:limiter_pipeline\|altera_avalon_st_pipeline_base:core\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "core" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693048698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_stage ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline_001 " "Elaborating entity \"altera_avalon_st_pipeline_stage\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline_001\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "agent_pipeline_001" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 10121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693048842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline_001\|altera_avalon_st_pipeline_base:core " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline_001\|altera_avalon_st_pipeline_base:core\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "core" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693048867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_stage ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline_014 " "Elaborating entity \"altera_avalon_st_pipeline_stage\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline_014\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "agent_pipeline_014" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 10524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693049039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline_014\|altera_avalon_st_pipeline_base:core " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline_014\|altera_avalon_st_pipeline_base:core\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "core" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693049131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_stage ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline_015 " "Elaborating entity \"altera_avalon_st_pipeline_stage\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline_015\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "agent_pipeline_015" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 10555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693049271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline_015\|altera_avalon_st_pipeline_base:core " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline_015\|altera_avalon_st_pipeline_base:core\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "core" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693049330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_stage ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline_036 " "Elaborating entity \"altera_avalon_st_pipeline_stage\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline_036\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "agent_pipeline_036" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 11206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693049644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline_036\|altera_avalon_st_pipeline_base:core " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline_036\|altera_avalon_st_pipeline_base:core\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "core" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693049661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_stage ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline_037 " "Elaborating entity \"altera_avalon_st_pipeline_stage\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline_037\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "agent_pipeline_037" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 11237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693049701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline_037\|altera_avalon_st_pipeline_base:core " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline_037\|altera_avalon_st_pipeline_base:core\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "core" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693049723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_mm_interconnect_0_avalon_st_adapter ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"ECE423_QSYS_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 12661 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693050235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0 ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693050249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_007 ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_007:avalon_st_adapter_007 " "Elaborating entity \"ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_007\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_007:avalon_st_adapter_007\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "avalon_st_adapter_007" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 12864 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693050316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0 ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_007:avalon_st_adapter_007\|ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0:error_adapter_0 " "Elaborating entity \"ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_007:avalon_st_adapter_007\|ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0:error_adapter_0\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_007.v" "error_adapter_0" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_007.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693050371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_018 ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_018:avalon_st_adapter_018 " "Elaborating entity \"ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_018\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_018:avalon_st_adapter_018\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "avalon_st_adapter_018" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 13183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693050483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_018_error_adapter_0 ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_018:avalon_st_adapter_018\|ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_018_error_adapter_0:error_adapter_0 " "Elaborating entity \"ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_018_error_adapter_0\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_018:avalon_st_adapter_018\|ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_018_error_adapter_0:error_adapter_0\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_018.v" "error_adapter_0" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_018.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693050502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_mm_interconnect_1 ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"ECE423_QSYS_mm_interconnect_1\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_1:mm_interconnect_1\"" {  } { { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "mm_interconnect_1" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 2020 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693050520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:video_dma_mm_read_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:video_dma_mm_read_translator\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1.v" "video_dma_mm_read_translator" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693050755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:lpddr2_avl_1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:lpddr2_avl_1_translator\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1.v" "lpddr2_avl_1_translator" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1.v" 382 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693050811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:video_dma_mm_read_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:video_dma_mm_read_agent\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1.v" "video_dma_mm_read_agent" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1.v" 463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693050839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:read_dma_0_mm_read_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:read_dma_0_mm_read_agent\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1.v" "read_dma_0_mm_read_agent" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1.v" 544 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693050904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:lpddr2_avl_1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:lpddr2_avl_1_agent\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1.v" "lpddr2_avl_1_agent" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1.v" 628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693050931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:lpddr2_avl_1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:lpddr2_avl_1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693050964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:lpddr2_avl_1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:lpddr2_avl_1_agent_rsp_fifo\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1.v" "lpddr2_avl_1_agent_rsp_fifo" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1.v" 669 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693051001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_mm_interconnect_1_router ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_1:mm_interconnect_1\|ECE423_QSYS_mm_interconnect_1_router:router " "Elaborating entity \"ECE423_QSYS_mm_interconnect_1_router\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_1:mm_interconnect_1\|ECE423_QSYS_mm_interconnect_1_router:router\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1.v" "router" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1.v" 685 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693052417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_mm_interconnect_1_router_default_decode ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_1:mm_interconnect_1\|ECE423_QSYS_mm_interconnect_1_router:router\|ECE423_QSYS_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"ECE423_QSYS_mm_interconnect_1_router_default_decode\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_1:mm_interconnect_1\|ECE423_QSYS_mm_interconnect_1_router:router\|ECE423_QSYS_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1_router.sv" "the_default_decode" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693052460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_mm_interconnect_1_router_002 ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_1:mm_interconnect_1\|ECE423_QSYS_mm_interconnect_1_router_002:router_002 " "Elaborating entity \"ECE423_QSYS_mm_interconnect_1_router_002\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_1:mm_interconnect_1\|ECE423_QSYS_mm_interconnect_1_router_002:router_002\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1.v" "router_002" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1.v" 717 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693052480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_mm_interconnect_1_router_002_default_decode ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_1:mm_interconnect_1\|ECE423_QSYS_mm_interconnect_1_router_002:router_002\|ECE423_QSYS_mm_interconnect_1_router_002_default_decode:the_default_decode " "Elaborating entity \"ECE423_QSYS_mm_interconnect_1_router_002_default_decode\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_1:mm_interconnect_1\|ECE423_QSYS_mm_interconnect_1_router_002:router_002\|ECE423_QSYS_mm_interconnect_1_router_002_default_decode:the_default_decode\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1_router_002.sv" "the_default_decode" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693052566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_mm_interconnect_1_cmd_demux ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_1:mm_interconnect_1\|ECE423_QSYS_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"ECE423_QSYS_mm_interconnect_1_cmd_demux\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_1:mm_interconnect_1\|ECE423_QSYS_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1.v" "cmd_demux" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1.v" 734 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693052581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_mm_interconnect_1_cmd_mux ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_1:mm_interconnect_1\|ECE423_QSYS_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"ECE423_QSYS_mm_interconnect_1_cmd_mux\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_1:mm_interconnect_1\|ECE423_QSYS_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1.v" "cmd_mux" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1.v" 774 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693052605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_mm_interconnect_1_rsp_demux ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_1:mm_interconnect_1\|ECE423_QSYS_mm_interconnect_1_rsp_demux:rsp_demux " "Elaborating entity \"ECE423_QSYS_mm_interconnect_1_rsp_demux\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_1:mm_interconnect_1\|ECE423_QSYS_mm_interconnect_1_rsp_demux:rsp_demux\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1.v" "rsp_demux" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1.v" 797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693052652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_mm_interconnect_1_rsp_mux ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_1:mm_interconnect_1\|ECE423_QSYS_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"ECE423_QSYS_mm_interconnect_1_rsp_mux\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_1:mm_interconnect_1\|ECE423_QSYS_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1.v" "rsp_mux" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693052672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_stage ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_pipeline_stage:agent_pipeline " "Elaborating entity \"altera_avalon_st_pipeline_stage\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_pipeline_stage:agent_pipeline\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1.v" "agent_pipeline" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1.v" 862 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693052692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_pipeline_stage:agent_pipeline\|altera_avalon_st_pipeline_base:core " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_pipeline_stage:agent_pipeline\|altera_avalon_st_pipeline_base:core\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "core" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693052716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_stage ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_pipeline_stage:agent_pipeline_001 " "Elaborating entity \"altera_avalon_st_pipeline_stage\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_pipeline_stage:agent_pipeline_001\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1.v" "agent_pipeline_001" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1.v" 893 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693052823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_pipeline_stage:agent_pipeline_001\|altera_avalon_st_pipeline_base:core " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_pipeline_stage:agent_pipeline_001\|altera_avalon_st_pipeline_base:core\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "core" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693052847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_mm_interconnect_2 ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2 " "Elaborating entity \"ECE423_QSYS_mm_interconnect_2\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2\"" {  } { { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "mm_interconnect_2" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 2051 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693052944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_translator:write_dma_0_mm_write_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_translator:write_dma_0_mm_write_translator\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_2.v" "write_dma_0_mm_write_translator" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_2.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693052977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_irq_mapper ECE423_QSYS:u0\|ECE423_QSYS_irq_mapper:irq_mapper " "Elaborating entity \"ECE423_QSYS_irq_mapper\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_irq_mapper:irq_mapper\"" {  } { { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "irq_mapper" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693053025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_avalon_st_adapter ECE423_QSYS:u0\|ECE423_QSYS_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"ECE423_QSYS_avalon_st_adapter\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_avalon_st_adapter:avalon_st_adapter\"" {  } { { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "avalon_st_adapter" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 2088 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693053062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_avalon_st_adapter_timing_adapter_0 ECE423_QSYS:u0\|ECE423_QSYS_avalon_st_adapter:avalon_st_adapter\|ECE423_QSYS_avalon_st_adapter_timing_adapter_0:timing_adapter_0 " "Elaborating entity \"ECE423_QSYS_avalon_st_adapter_timing_adapter_0\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_avalon_st_adapter:avalon_st_adapter\|ECE423_QSYS_avalon_st_adapter_timing_adapter_0:timing_adapter_0\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_avalon_st_adapter.v" "timing_adapter_0" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_avalon_st_adapter.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693053083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_avalon_st_adapter_timing_adapter_0_fifo ECE423_QSYS:u0\|ECE423_QSYS_avalon_st_adapter:avalon_st_adapter\|ECE423_QSYS_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|ECE423_QSYS_avalon_st_adapter_timing_adapter_0_fifo:ECE423_QSYS_avalon_st_adapter_timing_adapter_0_fifo " "Elaborating entity \"ECE423_QSYS_avalon_st_adapter_timing_adapter_0_fifo\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_avalon_st_adapter:avalon_st_adapter\|ECE423_QSYS_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|ECE423_QSYS_avalon_st_adapter_timing_adapter_0_fifo:ECE423_QSYS_avalon_st_adapter_timing_adapter_0_fifo\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_avalon_st_adapter_timing_adapter_0.sv" "ECE423_QSYS_avalon_st_adapter_timing_adapter_0_fifo" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_avalon_st_adapter_timing_adapter_0.sv" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693053098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_avalon_st_adapter_001 ECE423_QSYS:u0\|ECE423_QSYS_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"ECE423_QSYS_avalon_st_adapter_001\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "avalon_st_adapter_001" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 2124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693053123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_avalon_st_adapter_001_timing_adapter_0 ECE423_QSYS:u0\|ECE423_QSYS_avalon_st_adapter_001:avalon_st_adapter_001\|ECE423_QSYS_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0 " "Elaborating entity \"ECE423_QSYS_avalon_st_adapter_001_timing_adapter_0\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_avalon_st_adapter_001:avalon_st_adapter_001\|ECE423_QSYS_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_avalon_st_adapter_001.v" "timing_adapter_0" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_avalon_st_adapter_001.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693053139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hw_qsys_reset_controller_0 ECE423_QSYS:u0\|hw_qsys_reset_controller_0:rst_controller " "Elaborating entity \"hw_qsys_reset_controller_0\" for hierarchy \"ECE423_QSYS:u0\|hw_qsys_reset_controller_0:rst_controller\"" {  } { { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "rst_controller" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 2160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693053155 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset_req hw_qsys_reset_controller_0.vhd(55) " "VHDL Signal Declaration warning at hw_qsys_reset_controller_0.vhd(55): used implicit default value for signal \"reset_req\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ECE423_QSYS/synthesis/hw_qsys_reset_controller_0.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/hw_qsys_reset_controller_0.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1488693053156 "|ECE423_C5G|ECE423_QSYS:u0|hw_qsys_reset_controller_0:rst_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller ECE423_QSYS:u0\|hw_qsys_reset_controller_0:rst_controller\|altera_reset_controller:reset_controller_0 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"ECE423_QSYS:u0\|hw_qsys_reset_controller_0:rst_controller\|altera_reset_controller:reset_controller_0\"" {  } { { "ECE423_QSYS/synthesis/hw_qsys_reset_controller_0.vhd" "reset_controller_0" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/hw_qsys_reset_controller_0.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693053170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer ECE423_QSYS:u0\|hw_qsys_reset_controller_0:rst_controller\|altera_reset_controller:reset_controller_0\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"ECE423_QSYS:u0\|hw_qsys_reset_controller_0:rst_controller\|altera_reset_controller:reset_controller_0\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693053188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hw_qsys_rst_controller_001 ECE423_QSYS:u0\|hw_qsys_rst_controller_001:rst_controller_001 " "Elaborating entity \"hw_qsys_rst_controller_001\" for hierarchy \"ECE423_QSYS:u0\|hw_qsys_rst_controller_001:rst_controller_001\"" {  } { { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "rst_controller_001" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 2225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693053205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller ECE423_QSYS:u0\|hw_qsys_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"ECE423_QSYS:u0\|hw_qsys_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001\"" {  } { { "ECE423_QSYS/synthesis/hw_qsys_rst_controller_001.vhd" "rst_controller_001" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/hw_qsys_rst_controller_001.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693053224 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_ECE423_QSYS_cpu_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_ECE423_QSYS_cpu_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "the_ECE423_QSYS_cpu_cpu_nios2_oci_itrace" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 3370 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1488693071138 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_cpu:cpu|ECE423_QSYS_cpu_cpu:cpu|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci|ECE423_QSYS_cpu_cpu_nios2_oci_itrace:the_ECE423_QSYS_cpu_cpu_nios2_oci_itrace"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2b84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2b84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2b84 " "Found entity 1: altsyncram_2b84" {  } { { "db/altsyncram_2b84.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_2b84.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693087521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693087521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_elc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_elc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_elc " "Found entity 1: mux_elc" {  } { { "db/mux_elc.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/mux_elc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693088609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693088609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/decode_vnf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693088794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693088794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_hdi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_hdi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_hdi " "Found entity 1: cntr_hdi" {  } { { "db/cntr_hdi.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/cntr_hdi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693089077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693089077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qac.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qac.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qac " "Found entity 1: cmpr_qac" {  } { { "db/cmpr_qac.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/cmpr_qac.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693089153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693089153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4vi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4vi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4vi " "Found entity 1: cntr_4vi" {  } { { "db/cntr_4vi.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/cntr_4vi.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693089305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693089305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_09i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_09i " "Found entity 1: cntr_09i" {  } { { "db/cntr_09i.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/cntr_09i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693089573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693089573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c9c " "Found entity 1: cmpr_c9c" {  } { { "db/cmpr_c9c.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/cmpr_c9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693089654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693089654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/cntr_kri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693089816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693089816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/cmpr_99c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693089919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693089919 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693093131 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1488693094256 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2017.03.05.00:51:44 Progress: Loading sld318fdce4/alt_sld_fab_wrapper_hw.tcl " "2017.03.05.00:51:44 Progress: Loading sld318fdce4/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693104148 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693108829 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693109182 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693111535 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693111593 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693111692 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693111794 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693111805 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693111808 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1488693112602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld318fdce4/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld318fdce4/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld318fdce4/alt_sld_fab.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/ip/sld318fdce4/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693112906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693112906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld318fdce4/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld318fdce4/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld318fdce4/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/ip/sld318fdce4/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693113020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693113020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld318fdce4/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld318fdce4/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld318fdce4/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/ip/sld318fdce4/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693113026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693113026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld318fdce4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld318fdce4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld318fdce4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/ip/sld318fdce4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693113059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693113059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld318fdce4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld318fdce4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld318fdce4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/ip/sld318fdce4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 166 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693113172 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld318fdce4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/ip/sld318fdce4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693113172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693113172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld318fdce4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld318fdce4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld318fdce4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/ip/sld318fdce4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693113293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693113293 ""}
{ "Info" "ISGN_QIC_SYNTHESIS_TOP_ONE" "" "1 design partition requires Analysis and Synthesis" { { "Info" "ISGN_QIC_SYNTHESIS_REASON_FILE_CHANGE" "Top " "Partition \"Top\" requires synthesis because there were changes to its dependent source files" {  } {  } 0 12211 "Partition \"%1!s!\" requires synthesis because there were changes to its dependent source files" 0 0 "Design Software" 0 -1 1488693115781 ""}  } {  } 0 12205 "1 design partition requires Analysis and Synthesis" 0 0 "Analysis & Synthesis" 0 -1 1488693115781 ""}
{ "Info" "ISGN_QIC_NO_SYNTHESIS_TOP_SEVERAL" "2 " "2 design partitions do not require synthesis" { { "Info" "ISGN_QIC_NO_SYNTHESIS_NO_CHANGE" "sld_hub:auto_hub " "Partition \"sld_hub:auto_hub\" does not require synthesis because there were no relevant design changes" {  } {  } 0 12229 "Partition \"%1!s!\" does not require synthesis because there were no relevant design changes" 0 0 "Design Software" 0 -1 1488693115781 ""} { "Info" "ISGN_QIC_NO_SYNTHESIS_NO_CHANGE" "sld_signaltap:auto_signaltap_0 " "Partition \"sld_signaltap:auto_signaltap_0\" does not require synthesis because there were no relevant design changes" {  } {  } 0 12229 "Partition \"%1!s!\" does not require synthesis because there were no relevant design changes" 0 0 "Design Software" 0 -1 1488693115781 ""}  } {  } 0 12208 "%1!d! design partitions do not require synthesis" 0 0 "Analysis & Synthesis" 0 -1 1488693115781 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_9d71:auto_generated\|a_dpfifo_s471:dpfifo\|altsyncram_tpn1:FIFOram\|q_b\[32\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_9d71:auto_generated\|a_dpfifo_s471:dpfifo\|altsyncram_tpn1:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_tpn1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_tpn1.tdf" 1064 2 0 } } { "db/a_dpfifo_s471.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/a_dpfifo_s471.tdf" 47 2 0 } } { "db/scfifo_9d71.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/scfifo_9d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/write_master.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/write_master.v" 587 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 135 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_9d71:auto_generated|a_dpfifo_s471:dpfifo|altsyncram_tpn1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_9d71:auto_generated\|a_dpfifo_s471:dpfifo\|altsyncram_tpn1:FIFOram\|q_b\[33\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_9d71:auto_generated\|a_dpfifo_s471:dpfifo\|altsyncram_tpn1:FIFOram\|q_b\[33\]\"" {  } { { "db/altsyncram_tpn1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_tpn1.tdf" 1096 2 0 } } { "db/a_dpfifo_s471.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/a_dpfifo_s471.tdf" 47 2 0 } } { "db/scfifo_9d71.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/scfifo_9d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/write_master.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/write_master.v" 587 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 135 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_9d71:auto_generated|a_dpfifo_s471:dpfifo|altsyncram_tpn1:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_9d71:auto_generated\|a_dpfifo_s471:dpfifo\|altsyncram_tpn1:FIFOram\|q_b\[34\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_9d71:auto_generated\|a_dpfifo_s471:dpfifo\|altsyncram_tpn1:FIFOram\|q_b\[34\]\"" {  } { { "db/altsyncram_tpn1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_tpn1.tdf" 1128 2 0 } } { "db/a_dpfifo_s471.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/a_dpfifo_s471.tdf" 47 2 0 } } { "db/scfifo_9d71.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/scfifo_9d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/write_master.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/write_master.v" 587 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 135 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_9d71:auto_generated|a_dpfifo_s471:dpfifo|altsyncram_tpn1:FIFOram|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_9d71:auto_generated\|a_dpfifo_s471:dpfifo\|altsyncram_tpn1:FIFOram\|q_b\[35\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_9d71:auto_generated\|a_dpfifo_s471:dpfifo\|altsyncram_tpn1:FIFOram\|q_b\[35\]\"" {  } { { "db/altsyncram_tpn1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_tpn1.tdf" 1160 2 0 } } { "db/a_dpfifo_s471.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/a_dpfifo_s471.tdf" 47 2 0 } } { "db/scfifo_9d71.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/scfifo_9d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/write_master.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/write_master.v" 587 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 135 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_9d71:auto_generated|a_dpfifo_s471:dpfifo|altsyncram_tpn1:FIFOram|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_9d71:auto_generated\|a_dpfifo_s471:dpfifo\|altsyncram_tpn1:FIFOram\|q_b\[36\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_9d71:auto_generated\|a_dpfifo_s471:dpfifo\|altsyncram_tpn1:FIFOram\|q_b\[36\]\"" {  } { { "db/altsyncram_tpn1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_tpn1.tdf" 1192 2 0 } } { "db/a_dpfifo_s471.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/a_dpfifo_s471.tdf" 47 2 0 } } { "db/scfifo_9d71.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/scfifo_9d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/write_master.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/write_master.v" 587 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 135 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_9d71:auto_generated|a_dpfifo_s471:dpfifo|altsyncram_tpn1:FIFOram|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_9d71:auto_generated\|a_dpfifo_s471:dpfifo\|altsyncram_tpn1:FIFOram\|q_b\[37\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_9d71:auto_generated\|a_dpfifo_s471:dpfifo\|altsyncram_tpn1:FIFOram\|q_b\[37\]\"" {  } { { "db/altsyncram_tpn1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_tpn1.tdf" 1224 2 0 } } { "db/a_dpfifo_s471.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/a_dpfifo_s471.tdf" 47 2 0 } } { "db/scfifo_9d71.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/scfifo_9d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/write_master.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/write_master.v" 587 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 135 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_9d71:auto_generated|a_dpfifo_s471:dpfifo|altsyncram_tpn1:FIFOram|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_9d71:auto_generated\|a_dpfifo_s471:dpfifo\|altsyncram_tpn1:FIFOram\|q_b\[38\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_9d71:auto_generated\|a_dpfifo_s471:dpfifo\|altsyncram_tpn1:FIFOram\|q_b\[38\]\"" {  } { { "db/altsyncram_tpn1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_tpn1.tdf" 1256 2 0 } } { "db/a_dpfifo_s471.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/a_dpfifo_s471.tdf" 47 2 0 } } { "db/scfifo_9d71.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/scfifo_9d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/write_master.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/write_master.v" 587 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 135 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_9d71:auto_generated|a_dpfifo_s471:dpfifo|altsyncram_tpn1:FIFOram|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_9d71:auto_generated\|a_dpfifo_s471:dpfifo\|altsyncram_tpn1:FIFOram\|q_b\[39\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_9d71:auto_generated\|a_dpfifo_s471:dpfifo\|altsyncram_tpn1:FIFOram\|q_b\[39\]\"" {  } { { "db/altsyncram_tpn1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_tpn1.tdf" 1288 2 0 } } { "db/a_dpfifo_s471.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/a_dpfifo_s471.tdf" 47 2 0 } } { "db/scfifo_9d71.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/scfifo_9d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/write_master.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/write_master.v" 587 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 135 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_9d71:auto_generated|a_dpfifo_s471:dpfifo|altsyncram_tpn1:FIFOram|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_9d71:auto_generated\|a_dpfifo_s471:dpfifo\|altsyncram_tpn1:FIFOram\|q_b\[40\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_9d71:auto_generated\|a_dpfifo_s471:dpfifo\|altsyncram_tpn1:FIFOram\|q_b\[40\]\"" {  } { { "db/altsyncram_tpn1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_tpn1.tdf" 1320 2 0 } } { "db/a_dpfifo_s471.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/a_dpfifo_s471.tdf" 47 2 0 } } { "db/scfifo_9d71.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/scfifo_9d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/write_master.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/write_master.v" 587 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 135 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_9d71:auto_generated|a_dpfifo_s471:dpfifo|altsyncram_tpn1:FIFOram|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_9d71:auto_generated\|a_dpfifo_s471:dpfifo\|altsyncram_tpn1:FIFOram\|q_b\[41\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_9d71:auto_generated\|a_dpfifo_s471:dpfifo\|altsyncram_tpn1:FIFOram\|q_b\[41\]\"" {  } { { "db/altsyncram_tpn1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_tpn1.tdf" 1352 2 0 } } { "db/a_dpfifo_s471.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/a_dpfifo_s471.tdf" 47 2 0 } } { "db/scfifo_9d71.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/scfifo_9d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/write_master.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/write_master.v" 587 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 135 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_9d71:auto_generated|a_dpfifo_s471:dpfifo|altsyncram_tpn1:FIFOram|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_9d71:auto_generated\|a_dpfifo_s471:dpfifo\|altsyncram_tpn1:FIFOram\|q_b\[42\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_9d71:auto_generated\|a_dpfifo_s471:dpfifo\|altsyncram_tpn1:FIFOram\|q_b\[42\]\"" {  } { { "db/altsyncram_tpn1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_tpn1.tdf" 1384 2 0 } } { "db/a_dpfifo_s471.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/a_dpfifo_s471.tdf" 47 2 0 } } { "db/scfifo_9d71.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/scfifo_9d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/write_master.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/write_master.v" 587 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 135 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_9d71:auto_generated|a_dpfifo_s471:dpfifo|altsyncram_tpn1:FIFOram|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_9d71:auto_generated\|a_dpfifo_s471:dpfifo\|altsyncram_tpn1:FIFOram\|q_b\[43\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|write_master:write_mstr_internal\|scfifo:the_st_to_master_fifo\|scfifo_9d71:auto_generated\|a_dpfifo_s471:dpfifo\|altsyncram_tpn1:FIFOram\|q_b\[43\]\"" {  } { { "db/altsyncram_tpn1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_tpn1.tdf" 1416 2 0 } } { "db/a_dpfifo_s471.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/a_dpfifo_s471.tdf" 47 2 0 } } { "db/scfifo_9d71.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/scfifo_9d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/write_master.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/write_master.v" 587 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 135 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_9d71:auto_generated|a_dpfifo_s471:dpfifo|altsyncram_tpn1:FIFOram|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[0\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[1\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 72 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[2\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 105 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[3\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 138 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[4\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 171 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[5\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 204 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[6\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 237 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[7\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 270 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[8\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 303 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[9\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 336 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[10\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 369 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[11\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 402 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[12\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 435 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[13\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 468 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[14\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 501 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[15\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 534 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[16\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 567 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[17\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 600 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[18\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 633 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[19\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 666 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[20\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 699 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[21\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 732 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[22\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 765 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[23\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 798 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[24\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 831 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[25\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 864 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[26\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 897 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[27\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 930 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[28\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 963 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[29\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 996 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[30\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 1029 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[31\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 1062 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[61\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[61\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 2052 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[62\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[62\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 2085 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[63\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[63\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 2118 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[94\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[94\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 3141 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[95\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[95\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 3174 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[96\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[96\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 3207 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[97\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[97\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 3240 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[98\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[98\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 3273 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[99\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[99\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 3306 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[100\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[100\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 3339 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[101\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[101\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 3372 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[102\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[102\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 3405 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[103\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[103\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 3438 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[104\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[104\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 3471 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[105\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[105\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 3504 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[106\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[106\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 3537 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[109\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[109\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 3636 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[111\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[111\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 3702 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[112\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[112\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 3735 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[113\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[113\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 3768 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[114\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[114\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 3801 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[115\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[115\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 3834 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[116\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[116\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 3867 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[117\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[117\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 3900 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[118\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[118\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 3933 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[119\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[119\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 3966 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[120\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[120\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 3999 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[121\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[121\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 4032 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[122\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[122\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 4065 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[123\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[123\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 4098 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[124\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[124\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 4131 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[125\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[125\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 4164 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[126\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[126\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 4197 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[127\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[127\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 4230 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a127"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[0\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[1\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 72 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[2\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 105 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[3\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 138 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[4\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 171 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[5\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 204 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[6\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 237 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[7\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 270 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[8\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 303 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[9\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 336 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[10\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 369 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[11\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 402 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[12\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 435 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[13\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 468 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[14\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 501 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[15\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 534 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[16\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 567 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[17\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 600 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[18\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 633 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[19\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 666 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[20\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 699 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[21\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 732 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[22\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 765 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[23\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 798 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[24\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 831 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[25\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 864 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[26\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 897 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[27\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 930 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[28\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 963 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[29\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 996 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[30\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 1029 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[31\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 1062 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[32\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[32\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 1095 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[33\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[33\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 1128 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[34\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[34\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 1161 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[35\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[35\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 1194 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[36\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[36\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 1227 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[37\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[37\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 1260 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[38\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[38\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 1293 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[39\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[39\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 1326 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[40\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[40\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 1359 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[41\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[41\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 1392 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[42\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[42\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 1425 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[43\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[43\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 1458 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[44\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[44\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 1491 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[45\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[45\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 1524 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[46\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[46\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 1557 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[47\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[47\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 1590 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[48\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[48\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 1623 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[49\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[49\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 1656 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[50\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[50\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 1689 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[51\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[51\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 1722 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[52\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[52\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 1755 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[53\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[53\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 1788 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[54\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[54\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 1821 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[55\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[55\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 1854 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[56\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[56\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 1887 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[57\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[57\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 1920 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[58\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[58\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 1953 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[59\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[59\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 1986 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[60\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[60\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 2019 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[61\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[61\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 2052 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[62\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[62\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 2085 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[63\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[63\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 2118 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[64\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[64\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 2151 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[65\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[65\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 2184 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[66\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[66\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 2217 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[67\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[67\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 2250 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[68\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[68\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 2283 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[69\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[69\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 2316 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[70\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[70\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 2349 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[71\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[71\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 2382 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[72\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[72\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 2415 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[73\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[73\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 2448 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a73"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[74\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[74\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 2481 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[75\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[75\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 2514 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[76\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[76\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 2547 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[77\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[77\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 2580 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[78\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[78\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 2613 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[79\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[79\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 2646 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[80\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[80\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 2679 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[81\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[81\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 2712 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[82\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[82\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 2745 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[83\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[83\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 2778 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[84\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[84\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 2811 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[85\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[85\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 2844 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[86\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[86\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 2877 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[87\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[87\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 2910 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[88\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[88\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 2943 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[89\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[89\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 2976 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[90\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[90\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 3009 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[91\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[91\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 3042 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[92\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[92\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 3075 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[93\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[93\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 3108 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[94\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[94\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 3141 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[95\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[95\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 3174 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[96\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[96\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 3207 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[97\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[97\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 3240 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[98\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[98\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 3273 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[99\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[99\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 3306 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[100\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[100\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 3339 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[101\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[101\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 3372 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[102\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[102\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 3405 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[103\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[103\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 3438 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[104\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[104\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 3471 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[105\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[105\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 3504 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[106\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[106\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 3537 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[107\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[107\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 3570 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[108\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[108\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 3603 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[109\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[109\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 3636 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[110\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[110\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 3669 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[111\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[111\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 3702 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[112\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[112\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 3735 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[113\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[113\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 3768 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[114\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[114\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 3801 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[115\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[115\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 3834 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[116\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[116\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 3867 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[117\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[117\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 3900 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[118\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[118\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 3933 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[119\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[119\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 3966 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[120\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[120\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 3999 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[121\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[121\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 4032 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[122\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[122\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 4065 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[123\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[123\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 4098 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[124\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[124\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 4131 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[125\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[125\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 4164 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[126\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[126\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 4197 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[127\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[127\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 4230 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a127"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_f4p1:auto_generated\|altsyncram_a6d1:fifo_ram\|q_b\[0\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_f4p1:auto_generated\|altsyncram_a6d1:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_a6d1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_a6d1.tdf" 42 2 0 } } { "db/dcfifo_f4p1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/dcfifo_f4p1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" 67 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" 142 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" 236 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1825 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_fifo:video_fifo|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_f4p1:auto_generated|altsyncram_a6d1:fifo_ram|ram_block11a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_f4p1:auto_generated\|altsyncram_a6d1:fifo_ram\|q_b\[1\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_f4p1:auto_generated\|altsyncram_a6d1:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_a6d1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_a6d1.tdf" 74 2 0 } } { "db/dcfifo_f4p1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/dcfifo_f4p1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" 67 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" 142 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" 236 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1825 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_fifo:video_fifo|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_f4p1:auto_generated|altsyncram_a6d1:fifo_ram|ram_block11a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_f4p1:auto_generated\|altsyncram_a6d1:fifo_ram\|q_b\[2\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_f4p1:auto_generated\|altsyncram_a6d1:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_a6d1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_a6d1.tdf" 106 2 0 } } { "db/dcfifo_f4p1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/dcfifo_f4p1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" 67 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" 142 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" 236 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1825 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_fifo:video_fifo|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_f4p1:auto_generated|altsyncram_a6d1:fifo_ram|ram_block11a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_f4p1:auto_generated\|altsyncram_a6d1:fifo_ram\|q_b\[3\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_f4p1:auto_generated\|altsyncram_a6d1:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_a6d1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_a6d1.tdf" 138 2 0 } } { "db/dcfifo_f4p1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/dcfifo_f4p1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" 67 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" 142 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" 236 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1825 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_fifo:video_fifo|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_f4p1:auto_generated|altsyncram_a6d1:fifo_ram|ram_block11a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_f4p1:auto_generated\|altsyncram_a6d1:fifo_ram\|q_b\[4\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_f4p1:auto_generated\|altsyncram_a6d1:fifo_ram\|q_b\[4\]\"" {  } { { "db/altsyncram_a6d1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_a6d1.tdf" 170 2 0 } } { "db/dcfifo_f4p1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/dcfifo_f4p1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" 67 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" 142 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" 236 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1825 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_fifo:video_fifo|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_f4p1:auto_generated|altsyncram_a6d1:fifo_ram|ram_block11a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_f4p1:auto_generated\|altsyncram_a6d1:fifo_ram\|q_b\[5\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_f4p1:auto_generated\|altsyncram_a6d1:fifo_ram\|q_b\[5\]\"" {  } { { "db/altsyncram_a6d1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_a6d1.tdf" 202 2 0 } } { "db/dcfifo_f4p1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/dcfifo_f4p1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" 67 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" 142 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" 236 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1825 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_fifo:video_fifo|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_f4p1:auto_generated|altsyncram_a6d1:fifo_ram|ram_block11a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_f4p1:auto_generated\|altsyncram_a6d1:fifo_ram\|q_b\[6\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_f4p1:auto_generated\|altsyncram_a6d1:fifo_ram\|q_b\[6\]\"" {  } { { "db/altsyncram_a6d1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_a6d1.tdf" 234 2 0 } } { "db/dcfifo_f4p1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/dcfifo_f4p1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" 67 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" 142 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" 236 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1825 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_fifo:video_fifo|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_f4p1:auto_generated|altsyncram_a6d1:fifo_ram|ram_block11a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_f4p1:auto_generated\|altsyncram_a6d1:fifo_ram\|q_b\[7\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_f4p1:auto_generated\|altsyncram_a6d1:fifo_ram\|q_b\[7\]\"" {  } { { "db/altsyncram_a6d1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_a6d1.tdf" 266 2 0 } } { "db/dcfifo_f4p1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/dcfifo_f4p1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" 67 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" 142 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" 236 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1825 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_fifo:video_fifo|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_f4p1:auto_generated|altsyncram_a6d1:fifo_ram|ram_block11a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_f4p1:auto_generated\|altsyncram_a6d1:fifo_ram\|q_b\[32\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_f4p1:auto_generated\|altsyncram_a6d1:fifo_ram\|q_b\[32\]\"" {  } { { "db/altsyncram_a6d1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_a6d1.tdf" 1066 2 0 } } { "db/dcfifo_f4p1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/dcfifo_f4p1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" 67 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" 142 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" 236 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1825 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_fifo:video_fifo|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_f4p1:auto_generated|altsyncram_a6d1:fifo_ram|ram_block11a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_f4p1:auto_generated\|altsyncram_a6d1:fifo_ram\|q_b\[33\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_f4p1:auto_generated\|altsyncram_a6d1:fifo_ram\|q_b\[33\]\"" {  } { { "db/altsyncram_a6d1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_a6d1.tdf" 1098 2 0 } } { "db/dcfifo_f4p1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/dcfifo_f4p1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" 67 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" 142 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" 236 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1825 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_fifo:video_fifo|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_f4p1:auto_generated|altsyncram_a6d1:fifo_ram|ram_block11a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_f4p1:auto_generated\|altsyncram_a6d1:fifo_ram\|q_b\[34\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_f4p1:auto_generated\|altsyncram_a6d1:fifo_ram\|q_b\[34\]\"" {  } { { "db/altsyncram_a6d1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_a6d1.tdf" 1130 2 0 } } { "db/dcfifo_f4p1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/dcfifo_f4p1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" 67 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" 142 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" 236 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1825 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_fifo:video_fifo|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_f4p1:auto_generated|altsyncram_a6d1:fifo_ram|ram_block11a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[24\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[24\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_rpn1.tdf" 808 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 142 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[25\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[25\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_rpn1.tdf" 840 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 142 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[26\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[26\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_rpn1.tdf" 872 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 142 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[27\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[27\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_rpn1.tdf" 904 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 142 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[28\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[28\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_rpn1.tdf" 936 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 142 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[29\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[29\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_rpn1.tdf" 968 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 142 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[30\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[30\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_rpn1.tdf" 1000 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 142 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[31\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_rpn1.tdf" 1032 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 142 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[32\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_rpn1.tdf" 1064 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 142 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[33\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[33\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_rpn1.tdf" 1096 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 142 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[34\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[34\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_rpn1.tdf" 1128 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 142 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[36\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[36\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_rpn1.tdf" 1192 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 142 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[37\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[37\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_rpn1.tdf" 1224 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 142 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[38\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[38\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_rpn1.tdf" 1256 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 142 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[39\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[39\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_rpn1.tdf" 1288 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 142 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[40\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[40\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_rpn1.tdf" 1320 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 142 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[41\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[41\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_rpn1.tdf" 1352 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 142 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[42\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[42\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_rpn1.tdf" 1384 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 142 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[43\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[43\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_rpn1.tdf" 1416 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 142 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[44\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[44\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_rpn1.tdf" 1448 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 142 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[45\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[45\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_rpn1.tdf" 1480 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 142 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[46\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[46\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_rpn1.tdf" 1512 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 142 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[47\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[47\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_rpn1.tdf" 1544 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 142 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[48\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[48\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_rpn1.tdf" 1576 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 142 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[49\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[49\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_rpn1.tdf" 1608 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 142 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[50\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[50\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_rpn1.tdf" 1640 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 142 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[51\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[51\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_rpn1.tdf" 1672 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 142 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[0\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[1\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 74 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[2\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 109 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[3\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 144 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[4\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 179 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[5\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 214 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[6\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 249 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[7\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 284 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[8\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 319 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[9\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 354 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[10\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 389 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[11\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 424 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[12\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 459 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[13\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 494 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[14\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 529 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[15\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 564 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[16\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 599 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[17\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 634 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[18\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 669 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[19\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 704 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[20\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 739 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[21\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 774 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[22\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 809 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[23\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 844 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[24\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 879 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[25\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 914 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[26\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 949 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[27\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 984 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[28\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 1019 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[29\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 1054 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[30\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 1089 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[31\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 1124 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[32\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[32\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 1159 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[33\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[33\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 1194 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[34\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[34\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 1229 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[35\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[35\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 1264 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[36\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[36\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 1299 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[37\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[37\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 1334 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[38\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[38\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 1369 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[39\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[39\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 1404 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[40\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[40\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 1439 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[41\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[41\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 1474 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[42\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[42\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 1509 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[43\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[43\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 1544 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[44\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[44\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 1579 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[45\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[45\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 1614 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[46\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[46\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 1649 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[47\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[47\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 1684 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[48\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[48\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 1719 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[49\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[49\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 1754 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[50\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[50\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 1789 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[51\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[51\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 1824 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[52\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[52\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 1859 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[53\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[53\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 1894 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[54\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[54\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 1929 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[55\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[55\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 1964 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[56\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[56\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 1999 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[57\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[57\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 2034 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[58\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[58\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 2069 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[59\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[59\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 2104 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[60\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[60\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 2139 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[61\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[61\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 2174 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[62\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[62\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 2209 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[63\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[63\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 2244 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[64\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[64\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 2279 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[65\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[65\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 2314 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[66\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[66\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 2349 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[67\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[67\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 2384 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[68\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[68\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 2419 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[69\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[69\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 2454 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[70\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[70\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 2489 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[71\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[71\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 2524 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[72\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[72\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 2559 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[73\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[73\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 2594 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a73"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[74\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[74\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 2629 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[75\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[75\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 2664 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[76\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[76\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 2699 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[77\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[77\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 2734 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[78\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[78\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 2769 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[79\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[79\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 2804 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[80\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[80\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 2839 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[81\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[81\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 2874 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[82\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[82\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 2909 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[83\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[83\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 2944 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[84\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[84\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 2979 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[85\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[85\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 3014 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[86\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[86\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 3049 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[87\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[87\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 3084 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[88\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[88\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 3119 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[89\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[89\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 3154 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[90\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[90\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 3189 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[91\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[91\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 3224 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[92\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[92\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 3259 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[93\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[93\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 3294 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[94\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[94\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 3329 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[95\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[95\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 3364 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[96\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[96\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 3399 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[97\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[97\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 3434 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[98\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[98\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 3469 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[99\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[99\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 3504 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[100\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[100\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 3539 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[101\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[101\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 3574 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[102\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[102\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 3609 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[103\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[103\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 3644 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[104\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[104\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 3679 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[105\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[105\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 3714 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[106\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[106\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 3749 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[107\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[107\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 3784 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[108\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[108\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 3819 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[109\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[109\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 3854 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[110\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[110\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 3889 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[111\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[111\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 3924 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[112\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[112\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 3959 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[113\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[113\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 3994 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[114\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[114\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 4029 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[115\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[115\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 4064 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[116\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[116\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 4099 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[117\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[117\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 4134 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[118\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[118\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 4169 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[119\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[119\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 4204 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[120\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[120\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 4239 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[121\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[121\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 4274 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[122\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[122\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 4309 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[123\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[123\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 4344 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[124\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[124\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 4379 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[125\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[125\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 4414 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[126\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[126\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 4449 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[127\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[127\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 4484 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a127"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[29\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 1054 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[30\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 1089 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[31\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 1124 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[32\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[32\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 1159 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[33\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[33\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 1194 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[34\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[34\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 1229 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[35\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[35\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 1264 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[36\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[36\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 1299 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[37\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[37\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 1334 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[38\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[38\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 1369 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[39\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[39\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 1404 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[40\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[40\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 1439 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[41\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[41\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 1474 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[42\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[42\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 1509 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[43\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[43\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 1544 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[44\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[44\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 1579 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[45\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[45\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 1614 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[46\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[46\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 1649 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[47\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[47\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 1684 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[48\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[48\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 1719 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[49\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[49\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 1754 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[50\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[50\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 1789 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[51\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[51\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 1824 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[52\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[52\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 1859 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[53\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[53\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 1894 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[54\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[54\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 1929 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[55\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[55\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 1964 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[56\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[56\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 1999 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[57\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[57\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 2034 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[58\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[58\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 2069 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[59\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[59\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 2104 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[60\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[60\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 2139 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[61\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[61\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 2174 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[62\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[62\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 2209 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[63\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[63\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 2244 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[89\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[89\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 3154 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[90\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[90\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 3189 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[91\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[91\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 3224 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[92\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[92\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 3259 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[93\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[93\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 3294 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[94\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[94\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 3329 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[95\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[95\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 3364 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[105\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[105\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 3714 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[107\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[107\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 3784 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[108\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[108\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 3819 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[109\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[109\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 3854 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[111\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[111\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 3924 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[120\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[120\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 4239 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[121\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[121\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 4274 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[122\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[122\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 4309 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[123\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[123\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 4344 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[124\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[124\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 4379 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[125\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[125\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 4414 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[126\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[126\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 4449 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[127\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[127\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 4484 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a127"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[32\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_rpn1.tdf" 1064 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 139 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[33\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[33\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_rpn1.tdf" 1096 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 139 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[34\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[34\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_rpn1.tdf" 1128 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 139 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[35\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[35\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_rpn1.tdf" 1160 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 139 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[36\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[36\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_rpn1.tdf" 1192 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 139 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[37\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[37\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_rpn1.tdf" 1224 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 139 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[38\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[38\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_rpn1.tdf" 1256 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 139 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[39\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[39\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_rpn1.tdf" 1288 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 139 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[40\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[40\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_rpn1.tdf" 1320 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 139 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[41\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[41\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_rpn1.tdf" 1352 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 139 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[42\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[42\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_rpn1.tdf" 1384 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 139 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[43\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[43\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_rpn1.tdf" 1416 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 139 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[44\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[44\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_rpn1.tdf" 1448 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 139 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[45\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[45\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_rpn1.tdf" 1480 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 139 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[46\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[46\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_rpn1.tdf" 1512 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 139 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[47\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[47\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_rpn1.tdf" 1544 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 139 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[48\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[48\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_rpn1.tdf" 1576 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 139 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[49\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[49\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_rpn1.tdf" 1608 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 139 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[50\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[50\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_rpn1.tdf" 1640 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 139 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[51\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[51\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_rpn1.tdf" 1672 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 139 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[0\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[1\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 72 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[2\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 105 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[3\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 138 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[4\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 171 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[5\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 204 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[6\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 237 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[7\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 270 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[8\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 303 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[9\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 336 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[10\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 369 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[11\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 402 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[12\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 435 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[13\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 468 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[14\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 501 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[15\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 534 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[16\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 567 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[17\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 600 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[18\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 633 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[19\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 666 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[20\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 699 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[21\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 732 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[22\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 765 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[23\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 798 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[24\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 831 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[25\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 864 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[26\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 897 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[27\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 930 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[28\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 963 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[29\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 996 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[30\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 1029 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[31\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 1062 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[32\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[32\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 1095 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[33\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[33\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 1128 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[34\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[34\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 1161 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[35\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[35\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 1194 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[36\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[36\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 1227 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[37\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[37\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 1260 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[38\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[38\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 1293 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[39\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[39\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 1326 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[40\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[40\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 1359 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[41\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[41\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 1392 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[42\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[42\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 1425 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[43\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[43\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 1458 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[44\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[44\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 1491 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[45\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[45\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 1524 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[46\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[46\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 1557 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[47\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[47\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 1590 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[48\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[48\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 1623 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[49\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[49\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 1656 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[50\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[50\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 1689 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[51\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[51\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 1722 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[52\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[52\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 1755 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[53\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[53\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 1788 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[54\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[54\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 1821 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[55\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[55\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 1854 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[56\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[56\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 1887 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[57\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[57\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 1920 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[58\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[58\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 1953 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[59\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[59\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 1986 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[60\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[60\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 2019 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[61\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[61\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 2052 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[62\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[62\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 2085 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[63\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[63\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 2118 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[64\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[64\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 2151 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[65\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[65\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 2184 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[66\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[66\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 2217 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[67\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[67\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 2250 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[68\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[68\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 2283 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[69\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[69\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 2316 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[70\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[70\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 2349 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[71\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[71\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 2382 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[72\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[72\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 2415 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[73\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[73\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 2448 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a73"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[74\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[74\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 2481 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[75\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[75\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 2514 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[76\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[76\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 2547 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[77\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[77\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 2580 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[78\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[78\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 2613 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[79\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[79\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 2646 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[80\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[80\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 2679 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[81\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[81\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 2712 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[82\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[82\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 2745 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[83\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[83\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 2778 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[84\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[84\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 2811 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[85\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[85\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 2844 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[86\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[86\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 2877 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[87\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[87\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 2910 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[88\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[88\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 2943 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[89\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[89\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 2976 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[90\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[90\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 3009 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[91\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[91\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 3042 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[92\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[92\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 3075 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[93\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[93\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 3108 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[94\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[94\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 3141 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[95\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[95\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 3174 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[96\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[96\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 3207 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[97\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[97\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 3240 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[98\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[98\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 3273 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[99\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[99\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 3306 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[100\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[100\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 3339 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[101\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[101\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 3372 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[102\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[102\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 3405 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[103\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[103\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 3438 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[104\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[104\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 3471 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[105\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[105\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 3504 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[106\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[106\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 3537 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[107\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[107\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 3570 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[108\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[108\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 3603 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[109\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[109\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 3636 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[110\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[110\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 3669 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[111\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[111\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 3702 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[112\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[112\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 3735 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[113\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[113\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 3768 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[114\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[114\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 3801 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[115\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[115\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 3834 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[116\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[116\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 3867 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[117\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[117\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 3900 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[118\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[118\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 3933 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[119\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[119\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 3966 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[120\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[120\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 3999 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[121\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[121\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 4032 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[122\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[122\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 4065 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[123\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[123\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 4098 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[124\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[124\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 4131 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[125\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[125\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 4164 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[126\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[126\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 4197 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[127\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[127\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 4230 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a127"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[29\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 996 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[30\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 1029 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[31\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 1062 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[32\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[32\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 1095 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[33\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[33\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 1128 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[34\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[34\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 1161 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[35\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[35\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 1194 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[36\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[36\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 1227 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[37\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[37\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 1260 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[38\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[38\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 1293 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[39\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[39\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 1326 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[40\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[40\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 1359 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[41\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[41\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 1392 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[42\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[42\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 1425 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[43\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[43\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 1458 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[44\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[44\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 1491 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[45\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[45\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 1524 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[46\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[46\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 1557 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[47\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[47\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 1590 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[48\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[48\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 1623 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[49\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[49\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 1656 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[50\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[50\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 1689 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[51\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[51\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 1722 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[52\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[52\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 1755 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[53\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[53\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 1788 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[54\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[54\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 1821 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[55\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[55\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 1854 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[56\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[56\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 1887 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[57\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[57\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 1920 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[58\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[58\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 1953 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[59\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[59\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 1986 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[60\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[60\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 2019 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[61\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[61\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 2052 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[62\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[62\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 2085 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[63\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[63\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 2118 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[94\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[94\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 3141 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[95\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[95\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 3174 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[104\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[104\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 3471 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[105\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[105\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 3504 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[107\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[107\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 3570 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[108\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[108\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 3603 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[109\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[109\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 3636 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[111\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[111\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 3702 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[121\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[121\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 4032 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[122\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[122\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 4065 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[123\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[123\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 4098 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[124\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[124\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 4131 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[125\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[125\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 4164 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[126\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[126\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 4197 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[127\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[127\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 4230 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a127"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1488693130999 ""} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_pll0:pll0\|afi_phy_clk " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_pll0:pll0\|afi_phy_clk\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_pll0.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_pll0.sv" 200 -1 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2.v" 169 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1414 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_pll0:pll0|pll1_phy"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_pll0:pll0\|pll_mem_clk " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_pll0:pll0\|pll_mem_clk\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_pll0.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_pll0.sv" 233 -1 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2.v" 169 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1414 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_pll0:pll0|pll2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_pll0:pll0\|pll_addr_cmd_clk " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_pll0:pll0\|pll_addr_cmd_clk\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_pll0.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_pll0.sv" 329 -1 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2.v" 169 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1414 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693130999 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_pll0:pll0|pll4"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1488693130999 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1488693130999 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[96\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[96\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 3399 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693131377 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[97\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[97\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 3434 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693131377 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[98\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[98\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 3469 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693131377 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[99\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[99\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 3504 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693131377 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[100\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[100\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 3539 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693131377 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[101\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[101\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 3574 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693131377 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[102\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[102\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 3609 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693131377 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[103\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[103\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 3644 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693131377 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[112\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[112\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 3959 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693131377 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[113\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[113\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 3994 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693131377 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[114\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[114\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 4029 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693131377 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[115\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[115\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 4064 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693131377 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[116\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[116\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 4099 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693131377 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[117\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[117\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 4134 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693131377 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[118\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[118\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 4169 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693131377 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[119\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[119\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 4204 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693131377 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[96\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[96\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 3207 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693131377 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[97\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[97\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 3240 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693131377 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[98\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[98\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 3273 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693131377 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[99\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[99\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 3306 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693131377 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[100\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[100\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 3339 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693131377 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[101\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[101\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 3372 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693131377 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[102\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[102\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 3405 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693131377 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[103\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[103\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 3438 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693131377 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[112\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[112\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 3735 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693131377 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[113\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[113\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 3768 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693131377 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[114\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[114\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 3801 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693131377 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[115\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[115\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 3834 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693131377 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[116\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[116\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 3867 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693131377 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[117\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[117\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 3900 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693131377 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[118\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[118\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 3933 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693131377 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[119\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[119\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 3966 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693131377 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a119"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1488693131377 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1488693131377 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "ECE423_QSYS:u0\|sd_cont:sd_cont_0\|sdc_controller:u_sdc_controller\|sd_clock_divider:clock_divider0\|SD_CLK " "Found clock multiplexer ECE423_QSYS:u0\|sd_cont:sd_cont_0\|sdc_controller:u_sdc_controller\|sd_clock_divider:clock_divider0\|SD_CLK" {  } { { "ip/sd_cont/sd_clock_divider.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ip/sd_cont/sd_clock_divider.v" 54 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1488693136866 "|ECE423_C5G|ECE423_QSYS:u0|sd_cont:sd_cont_0|sdc_controller:u_sdc_controller|sd_clock_divider:clock_divider0|SD_CLK"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1488693136866 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "ECE423_QSYS:u0\|sd_cont:sd_cont_0\|sdc_controller:u_sdc_controller\|sd_fifo_filler:sd_fifo_filler0\|generic_fifo_dc_gray:generic_fifo_dc_gray1\|generic_dpram:u0\|mem_rtl_0 " "Inferred dual-clock RAM node \"ECE423_QSYS:u0\|sd_cont:sd_cont_0\|sdc_controller:u_sdc_controller\|sd_fifo_filler:sd_fifo_filler0\|generic_fifo_dc_gray:generic_fifo_dc_gray1\|generic_dpram:u0\|mem_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1488693155081 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "ECE423_QSYS:u0\|sd_cont:sd_cont_0\|sdc_controller:u_sdc_controller\|sd_fifo_filler:sd_fifo_filler0\|generic_fifo_dc_gray:generic_fifo_dc_gray0\|generic_dpram:u0\|mem_rtl_0 " "Inferred dual-clock RAM node \"ECE423_QSYS:u0\|sd_cont:sd_cont_0\|sdc_controller:u_sdc_controller\|sd_fifo_filler:sd_fifo_filler0\|generic_fifo_dc_gray:generic_fifo_dc_gray0\|generic_dpram:u0\|mem_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1488693155082 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[33\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[33\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 1128 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1488693182746 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[32\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[32\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 1095 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1488693182746 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a32"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 0 1488693182746 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 0 1488693182746 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[1\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 72 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 1 1488693187582 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[0\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_read_dma_0:read_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_read_dma_0.v" 87 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1492 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 1 1488693187582 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_read_dma_0:read_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a0"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 1 1488693187582 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 1 1488693187582 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[1\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 74 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 1 1488693188441 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[0\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_n5j1.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1795 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 1 1488693188441 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a0"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 1 1488693188441 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 1 1488693188441 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ECE423_QSYS:u0\|ECE423_QSYS_avalon_st_adapter:avalon_st_adapter\|ECE423_QSYS_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|ECE423_QSYS_avalon_st_adapter_timing_adapter_0_fifo:ECE423_QSYS_avalon_st_adapter_timing_adapter_0_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ECE423_QSYS:u0\|ECE423_QSYS_avalon_st_adapter:avalon_st_adapter\|ECE423_QSYS_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|ECE423_QSYS_avalon_st_adapter_timing_adapter_0_fifo:ECE423_QSYS_avalon_st_adapter_timing_adapter_0_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1488693192247 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 25 " "Parameter WIDTH_A set to 25" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1488693192247 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1488693192247 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1488693192247 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 25 " "Parameter WIDTH_B set to 25" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1488693192247 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1488693192247 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1488693192247 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1488693192247 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1488693192247 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1488693192247 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1488693192247 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1488693192247 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1488693192247 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1488693192247 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1488693192247 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1488693192247 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:lpddr2_avl_0_agent_rdata_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:lpddr2_avl_0_agent_rdata_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1488693192247 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1488693192247 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1488693192247 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1488693192247 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1488693192247 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1488693192247 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1488693192247 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1488693192247 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1488693192247 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1488693192247 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1488693192247 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1488693192247 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1488693192247 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1488693192247 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1488693192247 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1488693192247 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ECE423_QSYS:u0\|sd_cont:sd_cont_0\|sdc_controller:u_sdc_controller\|sd_fifo_filler:sd_fifo_filler0\|generic_fifo_dc_gray:generic_fifo_dc_gray1\|generic_dpram:u0\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ECE423_QSYS:u0\|sd_cont:sd_cont_0\|sdc_controller:u_sdc_controller\|sd_fifo_filler:sd_fifo_filler0\|generic_fifo_dc_gray:generic_fifo_dc_gray1\|generic_dpram:u0\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1488693192247 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1488693192247 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 2 " "Parameter WIDTHAD_A set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1488693192247 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4 " "Parameter NUMWORDS_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1488693192247 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1488693192247 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 2 " "Parameter WIDTHAD_B set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1488693192247 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4 " "Parameter NUMWORDS_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1488693192247 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1488693192247 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1488693192247 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1488693192247 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1488693192247 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1488693192247 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1488693192247 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1488693192247 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1488693192247 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ECE423_QSYS:u0\|sd_cont:sd_cont_0\|sdc_controller:u_sdc_controller\|sd_fifo_filler:sd_fifo_filler0\|generic_fifo_dc_gray:generic_fifo_dc_gray0\|generic_dpram:u0\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ECE423_QSYS:u0\|sd_cont:sd_cont_0\|sdc_controller:u_sdc_controller\|sd_fifo_filler:sd_fifo_filler0\|generic_fifo_dc_gray:generic_fifo_dc_gray0\|generic_dpram:u0\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1488693192247 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1488693192247 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1488693192247 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1488693192247 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1488693192247 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1488693192247 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Parameter NUMWORDS_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1488693192247 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1488693192247 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1488693192247 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1488693192247 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1488693192247 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1488693192247 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1488693192247 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1488693192247 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1488693192247 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1488693192247 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:lpddr2_avl_0_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:lpddr2_avl_0_agent_rdata_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693192410 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:lpddr2_avl_0_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:lpddr2_avl_0_agent_rdata_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693192410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693192410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693192410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693192410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693192410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693192410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 512 " "Parameter \"NUMWORDS_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693192410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693192410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693192410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693192410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693192410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693192410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693192410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693192410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693192410 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1488693192410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c6n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c6n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c6n1 " "Found entity 1: altsyncram_c6n1" {  } { { "db/altsyncram_c6n1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_c6n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693192536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693192536 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ECE423_QSYS:u0\|sd_cont:sd_cont_0\|sdc_controller:u_sdc_controller\|sd_fifo_filler:sd_fifo_filler0\|generic_fifo_dc_gray:generic_fifo_dc_gray1\|generic_dpram:u0\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"ECE423_QSYS:u0\|sd_cont:sd_cont_0\|sdc_controller:u_sdc_controller\|sd_fifo_filler:sd_fifo_filler0\|generic_fifo_dc_gray:generic_fifo_dc_gray1\|generic_dpram:u0\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693192669 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ECE423_QSYS:u0\|sd_cont:sd_cont_0\|sdc_controller:u_sdc_controller\|sd_fifo_filler:sd_fifo_filler0\|generic_fifo_dc_gray:generic_fifo_dc_gray1\|generic_dpram:u0\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"ECE423_QSYS:u0\|sd_cont:sd_cont_0\|sdc_controller:u_sdc_controller\|sd_fifo_filler:sd_fifo_filler0\|generic_fifo_dc_gray:generic_fifo_dc_gray1\|generic_dpram:u0\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693192669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693192669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 2 " "Parameter \"WIDTHAD_A\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693192669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4 " "Parameter \"NUMWORDS_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693192669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693192669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 2 " "Parameter \"WIDTHAD_B\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693192669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4 " "Parameter \"NUMWORDS_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693192669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693192669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693192669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693192669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693192669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693192669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693192669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693192669 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1488693192669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s2j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s2j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s2j1 " "Found entity 1: altsyncram_s2j1" {  } { { "db/altsyncram_s2j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_s2j1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693192809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693192809 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ECE423_QSYS:u0\|sd_cont:sd_cont_0\|sdc_controller:u_sdc_controller\|sd_fifo_filler:sd_fifo_filler0\|generic_fifo_dc_gray:generic_fifo_dc_gray0\|generic_dpram:u0\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"ECE423_QSYS:u0\|sd_cont:sd_cont_0\|sdc_controller:u_sdc_controller\|sd_fifo_filler:sd_fifo_filler0\|generic_fifo_dc_gray:generic_fifo_dc_gray0\|generic_dpram:u0\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693192968 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ECE423_QSYS:u0\|sd_cont:sd_cont_0\|sdc_controller:u_sdc_controller\|sd_fifo_filler:sd_fifo_filler0\|generic_fifo_dc_gray:generic_fifo_dc_gray0\|generic_dpram:u0\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"ECE423_QSYS:u0\|sd_cont:sd_cont_0\|sdc_controller:u_sdc_controller\|sd_fifo_filler:sd_fifo_filler0\|generic_fifo_dc_gray:generic_fifo_dc_gray0\|generic_dpram:u0\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693192968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693192968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693192968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 128 " "Parameter \"NUMWORDS_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693192968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693192968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 7 " "Parameter \"WIDTHAD_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693192968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 128 " "Parameter \"NUMWORDS_B\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693192968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693192968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693192968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693192968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693192968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693192968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693192968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693192968 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1488693192968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k9j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k9j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k9j1 " "Found entity 1: altsyncram_k9j1" {  } { { "db/altsyncram_k9j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_k9j1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693193150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693193150 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ECE423_QSYS:u0\|ECE423_QSYS_avalon_st_adapter:avalon_st_adapter\|ECE423_QSYS_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|ECE423_QSYS_avalon_st_adapter_timing_adapter_0_fifo:ECE423_QSYS_avalon_st_adapter_timing_adapter_0_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_avalon_st_adapter:avalon_st_adapter\|ECE423_QSYS_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|ECE423_QSYS_avalon_st_adapter_timing_adapter_0_fifo:ECE423_QSYS_avalon_st_adapter_timing_adapter_0_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693193252 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ECE423_QSYS:u0\|ECE423_QSYS_avalon_st_adapter:avalon_st_adapter\|ECE423_QSYS_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|ECE423_QSYS_avalon_st_adapter_timing_adapter_0_fifo:ECE423_QSYS_avalon_st_adapter_timing_adapter_0_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"ECE423_QSYS:u0\|ECE423_QSYS_avalon_st_adapter:avalon_st_adapter\|ECE423_QSYS_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|ECE423_QSYS_avalon_st_adapter_timing_adapter_0_fifo:ECE423_QSYS_avalon_st_adapter_timing_adapter_0_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693193253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 25 " "Parameter \"WIDTH_A\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693193253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693193253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693193253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 25 " "Parameter \"WIDTH_B\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693193253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693193253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693193253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693193253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693193253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693193253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693193253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693193253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693193253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693193253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1488693193253 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1488693193253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_40n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_40n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_40n1 " "Found entity 1: altsyncram_40n1" {  } { { "db/altsyncram_40n1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_40n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488693193365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693193365 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "31 " "31 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1488693195069 ""}
{ "Info" "IQSYN_SYNTHESIZE_TOP_PARTITION" "" "Starting Logic Optimization and Technology Mapping for Top Partition" {  } {  } 0 281020 "Starting Logic Optimization and Technology Mapping for Top Partition" 0 0 "Analysis & Synthesis" 0 -1 1488693195498 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1488693234724 "|ECE423_C5G|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1488693234724 "|ECE423_C5G|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1488693234724 "|ECE423_C5G|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1488693234724 "|ECE423_C5G|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1488693234724 "|ECE423_C5G|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1488693234724 "|ECE423_C5G|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1488693234724 "|ECE423_C5G|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1488693234724 "|ECE423_C5G|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1488693234724 "|ECE423_C5G|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1488693234724 "|ECE423_C5G|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1488693234724 "|ECE423_C5G|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1488693234724 "|ECE423_C5G|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1488693234724 "|ECE423_C5G|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1488693234724 "|ECE423_C5G|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1488693234724 "|ECE423_C5G|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1488693234724 "|ECE423_C5G|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1488693234724 "|ECE423_C5G|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1488693234724 "|ECE423_C5G|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1488693234724 "|ECE423_C5G|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1488693234724 "|ECE423_C5G|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1488693234724 "|ECE423_C5G|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1488693234724 "|ECE423_C5G|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1488693234724 "|ECE423_C5G|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1488693234724 "|ECE423_C5G|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1488693234724 "|ECE423_C5G|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1488693234724 "|ECE423_C5G|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1488693234724 "|ECE423_C5G|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1488693234724 "|ECE423_C5G|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DDR2LP_CKE\[1\] GND " "Pin \"DDR2LP_CKE\[1\]\" is stuck at GND" {  } { { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1488693234724 "|ECE423_C5G|DDR2LP_CKE[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DDR2LP_CS_n\[1\] GND " "Pin \"DDR2LP_CS_n\[1\]\" is stuck at GND" {  } { { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1488693234724 "|ECE423_C5G|DDR2LP_CS_n[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1488693234724 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488693238793 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[108\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_write_dma_0:write_dma_0\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p5j1:auto_generated\|q_b\[108\]\"" {  } { { "db/altsyncram_p5j1.tdf" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/db/altsyncram_p5j1.tdf" 3603 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_write_dma_0.v" 86 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.vhd" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.vhd" 1853 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693252110 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_write_dma_0:write_dma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p5j1:auto_generated|ram_block1a108"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1488693252110 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1488693252110 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5007 " "5007 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1488693265137 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "31979 " "Implemented 31979 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "70 " "Implemented 70 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1488693266190 ""} { "Info" "ICUT_CUT_TM_OPINS" "130 " "Implemented 130 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1488693266190 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "62 " "Implemented 62 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1488693266190 ""} { "Info" "ICUT_CUT_TM_LCELLS" "30293 " "Implemented 30293 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1488693266190 ""} { "Info" "ICUT_CUT_TM_RAMS" "829 " "Implemented 829 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1488693266190 ""} { "Info" "ICUT_CUT_TM_PLLS" "7 " "Implemented 7 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1488693266190 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 -1 1488693266190 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "15 " "Implemented 15 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1488693266190 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1488693266190 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.map.smsg " "Generated suppressed messages file C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693272360 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 790 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 790 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1958 " "Peak virtual memory: 1958 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1488693279514 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 05 00:54:39 2017 " "Processing ended: Sun Mar 05 00:54:39 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1488693279514 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:05:06 " "Elapsed time: 00:05:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1488693279514 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:58 " "Total CPU time (on all processors): 00:05:58" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1488693279514 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1488693279514 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1488693292325 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Partition Merge Quartus Prime " "Running Quartus Prime Partition Merge" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1488693292325 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 05 00:54:47 2017 " "Processing started: Sun Mar 05 00:54:47 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1488693292325 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1488693292325 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_cdb --read_settings_files=off --write_settings_files=off ECE423_C5G -c ECE423_C5G --merge=on " "Command: quartus_cdb --read_settings_files=off --write_settings_files=off ECE423_C5G -c ECE423_C5G --merge=on" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1488693292325 ""}
{ "Warning" "WAMERGE_PARTITION_SOURCE_OVERRIDE_POST_FIT" "Top " "Previously generated Fitter netlist for partition \"Top\" is older than current Synthesis netlist -- using the current Synthesis netlist instead to ensure that the latest source changes are included" { { "Info" "IAMERGE_PARTITION_SOURCE_OVERRIDE_POST_FIT_HELP" "" "Set the option to Ignore source file changes to force the Quartus Prime software to always use a previously generated Fitter netlist" {  } {  } 0 35011 "Set the option to Ignore source file changes to force the Quartus Prime software to always use a previously generated Fitter netlist" 0 0 "Design Software" 0 -1 1488693302101 ""}  } {  } 0 35010 "Previously generated Fitter netlist for partition \"%1!s!\" is older than current Synthesis netlist -- using the current Synthesis netlist instead to ensure that the latest source changes are included" 0 0 "Design Software" 0 -1 1488693302101 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "Top " "Using synthesis netlist for partition \"Top\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693302102 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "sld_hub:auto_hub " "Using synthesis netlist for partition \"sld_hub:auto_hub\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693303961 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "sld_signaltap:auto_signaltap_0 " "Using synthesis netlist for partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693304385 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 46 2188 0 0 2142 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 46 of its 2188 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 2142 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Design Software" 0 -1 1488693305835 ""}
{ "Info" "IAMERGE_ATOM_BLACKBOX_RESOLVED" "3 " "Resolved and merged 3 partition(s)" {  } {  } 0 35002 "Resolved and merged %1!d! partition(s)" 0 0 "Design Software" 0 -1 1488693305868 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "945 241 7 0 4 " "Adding 945 node(s), including 241 DDIO, 7 PLL, 0 transceiver and 4 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1488693308324 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693308324 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_pll0:pll0\|pll1 " "RST port on the PLL is not properly connected on instance ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_pll0:pll0\|pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1488693313519 ""}  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_pll0.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_pll0.sv" 178 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Design Software" 0 -1 1488693313519 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_pll0:pll0\|pll6 " "RST port on the PLL is not properly connected on instance ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_pll0:pll0\|pll6. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1488693313537 ""}  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_pll0.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_pll0.sv" 362 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Design Software" 0 -1 1488693313537 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_pll0:pll0\|pll7 " "RST port on the PLL is not properly connected on instance ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_pll0:pll0\|pll7. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1488693313560 ""}  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_pll0.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_pll0.sv" 404 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Design Software" 0 -1 1488693313560 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_pll0:pll0\|pll2_phy " "RST port on the PLL is not properly connected on instance ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_pll0:pll0\|pll2_phy. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1488693313655 ""}  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_pll0.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_pll0.sv" 265 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Design Software" 0 -1 1488693313655 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_pll0:pll0\|pll3 " "RST port on the PLL is not properly connected on instance ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_pll0:pll0\|pll3. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1488693313675 ""}  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_pll0.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_pll0.sv" 297 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Design Software" 0 -1 1488693313675 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_pll0:pll0\|pll6_phy " "RST port on the PLL is not properly connected on instance ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_pll0:pll0\|pll6_phy. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1488693313733 ""}  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_pll0.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_pll0.sv" 383 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Design Software" 0 -1 1488693313733 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50_B6A " "No output dependent on input pin \"CLOCK_50_B6A\"" {  } { { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693314993 "|ECE423_C5G|CLOCK_50_B6A"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50_B8A " "No output dependent on input pin \"CLOCK_50_B8A\"" {  } { { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693314993 "|ECE423_C5G|CLOCK_50_B8A"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693314993 "|ECE423_C5G|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693314993 "|ECE423_C5G|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693314993 "|ECE423_C5G|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693314993 "|ECE423_C5G|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693314993 "|ECE423_C5G|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693314993 "|ECE423_C5G|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693314993 "|ECE423_C5G|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693314993 "|ECE423_C5G|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693314993 "|ECE423_C5G|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693314993 "|ECE423_C5G|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HDMI_TX_INT " "No output dependent on input pin \"HDMI_TX_INT\"" {  } { { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1488693314993 "|ECE423_C5G|HDMI_TX_INT"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Design Software" 0 -1 1488693314993 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "46709 " "Implemented 46709 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "26 " "Implemented 26 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1488693315230 ""} { "Info" "ICUT_CUT_TM_OPINS" "120 " "Implemented 120 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1488693315230 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "62 " "Implemented 62 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1488693315230 ""} { "Info" "ICUT_CUT_TM_LCELLS" "44014 " "Implemented 44014 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1488693315230 ""} { "Info" "ICUT_CUT_TM_RAMS" "1891 " "Implemented 1891 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1488693315230 ""} { "Info" "ICUT_CUT_TM_PLLS" "7 " "Implemented 7 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1488693315230 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 -1 1488693315230 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "15 " "Implemented 15 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1488693315230 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Design Software" 0 -1 1488693315230 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Partition Merge 0 s 22 s Quartus Prime " "Quartus Prime Partition Merge was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1123 " "Peak virtual memory: 1123 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1488693318772 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 05 00:55:18 2017 " "Processing ended: Sun Mar 05 00:55:18 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1488693318772 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1488693318772 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1488693318772 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1488693318772 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1488693332078 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1488693332079 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 05 00:55:27 2017 " "Processing started: Sun Mar 05 00:55:27 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1488693332079 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1488693332079 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ECE423_C5G -c ECE423_C5G " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ECE423_C5G -c ECE423_C5G" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1488693332080 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1488693332367 ""}
{ "Info" "0" "" "Project  = ECE423_C5G" {  } {  } 0 0 "Project  = ECE423_C5G" 0 0 "Fitter" 0 0 1488693332368 ""}
{ "Info" "0" "" "Revision = ECE423_C5G" {  } {  } 0 0 "Revision = ECE423_C5G" 0 0 "Fitter" 0 0 1488693332368 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Fitter" 0 -1 1488693333858 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1488693334020 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ECE423_C5G 5CGXFC5C6F27C7 " "Selected device 5CGXFC5C6F27C7 for design \"ECE423_C5G\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1488693334918 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1488693334974 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1488693334974 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK ECE423_QSYS:u0\|ECE423_QSYS_video_pll:video_pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"ECE423_QSYS:u0\|ECE423_QSYS_video_pll:video_pll\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1488693335213 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_pll0:pll0\|pll1 " "RST port on the PLL is not properly connected on instance ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_pll0:pll0\|pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1488693335237 ""}  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_pll0.sv" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_pll0.sv" 178 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1488693335237 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1488693337213 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1488693352549 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1488693357401 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 204 " "No exact pin location assignment(s) for 1 pins of 204 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1488693359046 ""}
{ "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED_GROUP" "1 " "1 differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins." { { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "CLOCK_125_p CLOCK_125_p(n) " "differential I/O pin \"CLOCK_125_p\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"CLOCK_125_p(n)\"." {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { CLOCK_125_p } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_125_p" } } } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/" { { 0 { 0 ""} 0 1726 10611 11489 0 0 ""} { 0 { 0 ""} 0 142921 10611 11489 0 0 ""}  }  } } { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { CLOCK_125_p(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1488693376107 ""}  } {  } 0 184025 "%1!d! differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins." 0 0 "Fitter" 0 -1 1488693376107 ""}
{ "Critical Warning" "WEMIF_GEN5_CV_HMC_RESERVED_GND_PINS" "HEX1\[6\] " "The following pin HEX1\[6\] was placed in a reserved GND location. This may cause decreased performance for HMC. Altera recommends the pin location to be grounded" {  } {  } 1 11887 "The following pin %1!s! was placed in a reserved GND location. This may cause decreased performance for HMC. Altera recommends the pin location to be grounded" 0 0 "Fitter" 0 -1 1488693380365 ""}
{ "Critical Warning" "WEMIF_GEN5_CV_HMC_RESERVED_GND_PINS" "HEX1\[1\] " "The following pin HEX1\[1\] was placed in a reserved GND location. This may cause decreased performance for HMC. Altera recommends the pin location to be grounded" {  } {  } 1 11887 "The following pin %1!s! was placed in a reserved GND location. This may cause decreased performance for HMC. Altera recommends the pin location to be grounded" 0 0 "Fitter" 0 -1 1488693380366 ""}
{ "Critical Warning" "WEMIF_GEN5_CV_HMC_RESERVED_GND_PINS" "HEX1\[5\] " "The following pin HEX1\[5\] was placed in a reserved GND location. This may cause decreased performance for HMC. Altera recommends the pin location to be grounded" {  } {  } 1 11887 "The following pin %1!s! was placed in a reserved GND location. This may cause decreased performance for HMC. Altera recommends the pin location to be grounded" 0 0 "Fitter" 0 -1 1488693380366 ""}
{ "Critical Warning" "WEMIF_GEN5_CV_HMC_RESERVED_GND_PINS" "HEX0\[3\] " "The following pin HEX0\[3\] was placed in a reserved GND location. This may cause decreased performance for HMC. Altera recommends the pin location to be grounded" {  } {  } 1 11887 "The following pin %1!s! was placed in a reserved GND location. This may cause decreased performance for HMC. Altera recommends the pin location to be grounded" 0 0 "Fitter" 0 -1 1488693380366 ""}
{ "Critical Warning" "WEMIF_GEN5_CV_HMC_RESERVED_GND_PINS" "HEX0\[0\] " "The following pin HEX0\[0\] was placed in a reserved GND location. This may cause decreased performance for HMC. Altera recommends the pin location to be grounded" {  } {  } 1 11887 "The following pin %1!s! was placed in a reserved GND location. This may cause decreased performance for HMC. Altera recommends the pin location to be grounded" 0 0 "Fitter" 0 -1 1488693380366 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1488693380546 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X68_Y1_N0 " "PLL(s) placed in location FRACTIONALPLL_X68_Y1_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_pll0:pll0\|pll1~FRACTIONAL_PLL " "PLL ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_pll0:pll0\|pll1~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Design Software" 0 -1 1488693384966 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1488693384966 ""}
{ "Critical Warning" "WEMIF_GEN5_CV_HMC_RESERVED_GND_PINS" "HEX1\[6\] " "The following pin HEX1\[6\] was placed in a reserved GND location. This may cause decreased performance for HMC. Altera recommends the pin location to be grounded" {  } {  } 1 11887 "The following pin %1!s! was placed in a reserved GND location. This may cause decreased performance for HMC. Altera recommends the pin location to be grounded" 0 0 "Fitter" 0 -1 1488693385005 ""}
{ "Critical Warning" "WEMIF_GEN5_CV_HMC_RESERVED_GND_PINS" "HEX1\[1\] " "The following pin HEX1\[1\] was placed in a reserved GND location. This may cause decreased performance for HMC. Altera recommends the pin location to be grounded" {  } {  } 1 11887 "The following pin %1!s! was placed in a reserved GND location. This may cause decreased performance for HMC. Altera recommends the pin location to be grounded" 0 0 "Fitter" 0 -1 1488693385005 ""}
{ "Critical Warning" "WEMIF_GEN5_CV_HMC_RESERVED_GND_PINS" "HEX1\[5\] " "The following pin HEX1\[5\] was placed in a reserved GND location. This may cause decreased performance for HMC. Altera recommends the pin location to be grounded" {  } {  } 1 11887 "The following pin %1!s! was placed in a reserved GND location. This may cause decreased performance for HMC. Altera recommends the pin location to be grounded" 0 0 "Fitter" 0 -1 1488693385005 ""}
{ "Critical Warning" "WEMIF_GEN5_CV_HMC_RESERVED_GND_PINS" "HEX0\[3\] " "The following pin HEX0\[3\] was placed in a reserved GND location. This may cause decreased performance for HMC. Altera recommends the pin location to be grounded" {  } {  } 1 11887 "The following pin %1!s! was placed in a reserved GND location. This may cause decreased performance for HMC. Altera recommends the pin location to be grounded" 0 0 "Fitter" 0 -1 1488693385005 ""}
{ "Critical Warning" "WEMIF_GEN5_CV_HMC_RESERVED_GND_PINS" "HEX0\[0\] " "The following pin HEX0\[0\] was placed in a reserved GND location. This may cause decreased performance for HMC. Altera recommends the pin location to be grounded" {  } {  } 1 11887 "The following pin %1!s! was placed in a reserved GND location. This may cause decreased performance for HMC. Altera recommends the pin location to be grounded" 0 0 "Fitter" 0 -1 1488693385005 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "6 s (6 global) " "Promoted 6 clocks (6 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "ECE423_QSYS:u0\|ECE423_QSYS_video_pll:video_pll\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 150 global CLKCTRL_G11 " "ECE423_QSYS:u0\|ECE423_QSYS_video_pll:video_pll\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 150 fanout uses global clock CLKCTRL_G11" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1488693387138 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_pll0:pll0\|pll_afi_clk~CLKENA0 9 global CLKCTRL_G9 " "ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_pll0:pll0\|pll_afi_clk~CLKENA0 with 9 fanout uses global clock CLKCTRL_G9" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1488693387138 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_pll0:pll0\|pll_avl_clk~CLKENA0 1654 global CLKCTRL_G8 " "ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_pll0:pll0\|pll_avl_clk~CLKENA0 with 1654 fanout uses global clock CLKCTRL_G8" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1488693387138 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_pll0:pll0\|pll_config_clk~CLKENA0 277 global CLKCTRL_G4 " "ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_pll0:pll0\|pll_config_clk~CLKENA0 with 277 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1488693387138 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_125_p~inputCLKENA0 26311 global CLKCTRL_G5 " "CLOCK_125_p~inputCLKENA0 with 26311 fanout uses global clock CLKCTRL_G5" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1488693387138 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50_B7A~inputCLKENA0 1511 global CLKCTRL_G15 " "CLOCK_50_B7A~inputCLKENA0 with 1511 fanout uses global clock CLKCTRL_G15" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1488693387138 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1488693387138 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "4 s (4 global) " "Automatically promoted 4 clocks (4 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "altera_internal_jtag~TCKUTAPCLKENA0 5778 global CLKCTRL_G1 " "altera_internal_jtag~TCKUTAPCLKENA0 with 5778 fanout uses global clock CLKCTRL_G1" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1488693387139 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1488693387139 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "ECE423_QSYS:u0\|hw_qsys_reset_controller_0:rst_controller_002\|altera_reset_controller:reset_controller_0\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out~CLKENA0 8890 global CLKCTRL_G2 " "ECE423_QSYS:u0\|hw_qsys_reset_controller_0:rst_controller_002\|altera_reset_controller:reset_controller_0\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out~CLKENA0 with 8890 fanout uses global clock CLKCTRL_G2" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1488693387139 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1488693387139 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all~CLKENA0 4441 global CLKCTRL_G3 " "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all~CLKENA0 with 4441 fanout uses global clock CLKCTRL_G3" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1488693387139 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1488693387139 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "ECE423_QSYS:u0\|hw_qsys_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001\|r_sync_rst~CLKENA0 3340 global CLKCTRL_G0 " "ECE423_QSYS:u0\|hw_qsys_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001\|r_sync_rst~CLKENA0 with 3340 fanout uses global clock CLKCTRL_G0" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1488693387139 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1488693387139 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1488693387139 ""}
{ "Critical Warning" "WEMIF_GEN5_CV_HMC_RESERVED_GND_PINS" "HEX1\[6\] " "The following pin HEX1\[6\] was placed in a reserved GND location. This may cause decreased performance for HMC. Altera recommends the pin location to be grounded" {  } {  } 1 11887 "The following pin %1!s! was placed in a reserved GND location. This may cause decreased performance for HMC. Altera recommends the pin location to be grounded" 0 0 "Fitter" 0 -1 1488693387154 ""}
{ "Critical Warning" "WEMIF_GEN5_CV_HMC_RESERVED_GND_PINS" "HEX1\[1\] " "The following pin HEX1\[1\] was placed in a reserved GND location. This may cause decreased performance for HMC. Altera recommends the pin location to be grounded" {  } {  } 1 11887 "The following pin %1!s! was placed in a reserved GND location. This may cause decreased performance for HMC. Altera recommends the pin location to be grounded" 0 0 "Fitter" 0 -1 1488693387154 ""}
{ "Critical Warning" "WEMIF_GEN5_CV_HMC_RESERVED_GND_PINS" "HEX1\[5\] " "The following pin HEX1\[5\] was placed in a reserved GND location. This may cause decreased performance for HMC. Altera recommends the pin location to be grounded" {  } {  } 1 11887 "The following pin %1!s! was placed in a reserved GND location. This may cause decreased performance for HMC. Altera recommends the pin location to be grounded" 0 0 "Fitter" 0 -1 1488693387154 ""}
{ "Critical Warning" "WEMIF_GEN5_CV_HMC_RESERVED_GND_PINS" "HEX0\[3\] " "The following pin HEX0\[3\] was placed in a reserved GND location. This may cause decreased performance for HMC. Altera recommends the pin location to be grounded" {  } {  } 1 11887 "The following pin %1!s! was placed in a reserved GND location. This may cause decreased performance for HMC. Altera recommends the pin location to be grounded" 0 0 "Fitter" 0 -1 1488693387154 ""}
{ "Critical Warning" "WEMIF_GEN5_CV_HMC_RESERVED_GND_PINS" "HEX0\[0\] " "The following pin HEX0\[0\] was placed in a reserved GND location. This may cause decreased performance for HMC. Altera recommends the pin location to be grounded" {  } {  } 1 11887 "The following pin %1!s! was placed in a reserved GND location. This may cause decreased performance for HMC. Altera recommends the pin location to be grounded" 0 0 "Fitter" 0 -1 1488693387154 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:06 " "Fitter periphery placement operations ending: elapsed time is 00:00:06" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1488693387207 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1488693398118 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1488693398118 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1488693398118 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1488693398118 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1488693398118 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1488693398118 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1488693398118 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1488693398118 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1488693398118 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1488693398118 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1488693398118 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1488693398118 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1488693398118 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1488693398118 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1488693398118 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1488693398118 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1488693398118 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1488693398118 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1488693398118 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1488693398118 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1488693398118 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1488693398118 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1488693398118 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1488693398118 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1488693398118 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1488693398118 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1488693398118 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1488693398118 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1488693398118 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_f4p1 " "Entity dcfifo_f4p1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1488693398118 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1488693398118 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1488693398118 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1488693398118 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1488693398118 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1488693398118 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1488693398118 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1488693398118 ""}
{ "Info" "ISTA_SDC_FOUND" "ECE423_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'ECE423_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1488693398816 ""}
{ "Info" "ISTA_SDC_FOUND" "ECE423_QSYS/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'ECE423_QSYS/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1488693398822 ""}
{ "Info" "ISTA_SDC_FOUND" "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0.sdc " "Reading SDC File: 'ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1488693398999 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1488693399011 ""}
{ "Info" "ISTA_SDC_FOUND" "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.sdc " "Reading SDC File: 'ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1488693401907 ""}
{ "Info" "ISTA_SDC_FOUND" "ECE423_C5G.SDC " "Reading SDC File: 'ECE423_C5G.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1488693401928 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "CLOCK_50_B5B " "Overwriting existing clock: CLOCK_50_B5B" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1488693401930 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{u0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{u0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{u0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1488693401949 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1488693401949 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1488693401949 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "u0\|lpddr2\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk " " You called derive_pll_clocks. User-defined clock found on pll: u0\|lpddr2\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Fitter" 0 -1 1488693401949 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "u0\|lpddr2\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk " " You called derive_pll_clocks. User-defined clock found on pll: u0\|lpddr2\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Fitter" 0 -1 1488693401949 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "u0\|lpddr2\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk " " You called derive_pll_clocks. User-defined clock found on pll: u0\|lpddr2\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Fitter" 0 -1 1488693401949 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "u0\|lpddr2\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk " " You called derive_pll_clocks. User-defined clock found on pll: u0\|lpddr2\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Fitter" 0 -1 1488693401950 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1488693401950 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488693402417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488693402417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488693402417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488693402417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488693402417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488693402417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488693402417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488693402417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488693402417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488693402417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488693402417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488693402417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488693402417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488693402417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488693402417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488693402417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488693402417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488693402417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488693402417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488693402417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488693402417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|lpddr2\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488693402417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|lpddr2\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488693402417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: u0\|lpddr2\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488693402417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk " "Cell: u0\|lpddr2\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488693402417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: u0\|lpddr2\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488693402417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: u0\|lpddr2\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488693402417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|lpddr2\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488693402417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|lpddr2\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488693402417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|lpddr2\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488693402417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488693402417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488693402417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488693402417 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1488693402417 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1488693403918 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1488693403919 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[0\]_IN (Rise) DDR2LP_DQS_p\[0\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[0\]_IN (Rise) to DDR2LP_DQS_p\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488693403942 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[0\]_IN (Rise) DDR2LP_DQS_p\[0\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[0\]_IN (Rise) to DDR2LP_DQS_p\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488693403942 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[1\]_IN (Rise) DDR2LP_DQS_p\[1\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[1\]_IN (Rise) to DDR2LP_DQS_p\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488693403942 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[1\]_IN (Rise) DDR2LP_DQS_p\[1\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[1\]_IN (Rise) to DDR2LP_DQS_p\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488693403942 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[2\]_IN (Rise) DDR2LP_DQS_p\[2\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[2\]_IN (Rise) to DDR2LP_DQS_p\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488693403942 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[2\]_IN (Rise) DDR2LP_DQS_p\[2\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[2\]_IN (Rise) to DDR2LP_DQS_p\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488693403942 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[3\]_IN (Rise) DDR2LP_DQS_p\[3\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[3\]_IN (Rise) to DDR2LP_DQS_p\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488693403942 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[3\]_IN (Rise) DDR2LP_DQS_p\[3\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[3\]_IN (Rise) to DDR2LP_DQS_p\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488693403942 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[0\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488693403942 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488693403942 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[0\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488693403942 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488693403942 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488693403942 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488693403942 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488693403942 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488693403942 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488693403942 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488693403942 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[1\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488693403942 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488693403942 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[1\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488693403942 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488693403942 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488693403942 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488693403942 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488693403942 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488693403942 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488693403942 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488693403942 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[2\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488693403942 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[2\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488693403942 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[2\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488693403942 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[2\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488693403942 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488693403942 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488693403942 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488693403942 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488693403942 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488693403942 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488693403942 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[3\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488693403942 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[3\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488693403942 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[3\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488693403942 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[3\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488693403942 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488693403942 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488693403942 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488693403942 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488693403942 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488693403942 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488693403942 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[0\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488693403942 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488693403942 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[0\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488693403942 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488693403942 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[1\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488693403942 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488693403942 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[1\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488693403942 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488693403942 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[2\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488693403942 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[2\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488693403942 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[2\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488693403942 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[2\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488693403942 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[3\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488693403942 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[3\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488693403942 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[3\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488693403942 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[3\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488693403942 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1488693403942 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1488693403946 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 27 clocks " "Found 27 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1488693403947 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1488693403947 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1488693403947 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 CLOCK_50_B5B " "  20.000 CLOCK_50_B5B" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1488693403947 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 CLOCK_50_B6A " "  20.000 CLOCK_50_B6A" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1488693403947 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 CLOCK_50_B7A " "  20.000 CLOCK_50_B7A" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1488693403947 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 CLOCK_50_B8A " "  20.000 CLOCK_50_B8A" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1488693403947 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000  CLOCK_125_p " "   8.000  CLOCK_125_p" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1488693403947 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.030  DDR2LP_CK_n " "   3.030  DDR2LP_CK_n" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1488693403947 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.030  DDR2LP_CK_p " "   3.030  DDR2LP_CK_p" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1488693403947 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.030 DDR2LP_DQS_n\[0\]_OUT " "   3.030 DDR2LP_DQS_n\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1488693403947 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.030 DDR2LP_DQS_n\[1\]_OUT " "   3.030 DDR2LP_DQS_n\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1488693403947 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.030 DDR2LP_DQS_n\[2\]_OUT " "   3.030 DDR2LP_DQS_n\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1488693403947 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.030 DDR2LP_DQS_n\[3\]_OUT " "   3.030 DDR2LP_DQS_n\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1488693403947 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.030 DDR2LP_DQS_p\[0\]_IN " "   3.030 DDR2LP_DQS_p\[0\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1488693403947 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.030 DDR2LP_DQS_p\[0\]_OUT " "   3.030 DDR2LP_DQS_p\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1488693403947 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.030 DDR2LP_DQS_p\[1\]_IN " "   3.030 DDR2LP_DQS_p\[1\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1488693403947 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.030 DDR2LP_DQS_p\[1\]_OUT " "   3.030 DDR2LP_DQS_p\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1488693403947 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.030 DDR2LP_DQS_p\[2\]_IN " "   3.030 DDR2LP_DQS_p\[2\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1488693403947 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.030 DDR2LP_DQS_p\[2\]_OUT " "   3.030 DDR2LP_DQS_p\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1488693403947 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.030 DDR2LP_DQS_p\[3\]_IN " "   3.030 DDR2LP_DQS_p\[3\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1488693403947 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.030 DDR2LP_DQS_p\[3\]_OUT " "   3.030 DDR2LP_DQS_p\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1488693403947 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.030 u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock " "   3.030 u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1488693403947 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.030 u0\|lpddr2\|pll0\|pll_afi_clk " "   3.030 u0\|lpddr2\|pll0\|pll_afi_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1488693403947 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  15.151 u0\|lpddr2\|pll0\|pll_avl_clk " "  15.151 u0\|lpddr2\|pll0\|pll_avl_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1488693403947 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  45.454 u0\|lpddr2\|pll0\|pll_config_clk " "  45.454 u0\|lpddr2\|pll0\|pll_config_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1488693403947 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.030 u0\|lpddr2\|pll0\|pll_dq_write_clk " "   3.030 u0\|lpddr2\|pll0\|pll_dq_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1488693403947 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   3.333 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1488693403947 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  40.000 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1488693403947 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1488693403947 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1488693407338 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1488693407344 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1488693407363 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1488693407558 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1488693408058 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1488693408417 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1488693408436 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1488693408626 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1488693422663 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "42 EC " "Packed 42 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1488693422972 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "663 DSP block " "Packed 663 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1488693422972 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 MLAB cell " "Packed 32 registers into blocks of type MLAB cell" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1488693422972 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "320 " "Created 320 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1488693422972 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1488693422972 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1488693426057 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1488693440413 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 3180 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 3180 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1488693514539 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1488693514600 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1488693532928 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1488693532929 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1488693586255 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1488693586310 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1488693604925 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:03:13 " "Physical synthesis optimizations for speed complete: elapsed time is 00:03:13" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1488693618597 ""}
{ "Critical Warning" "WEMIF_GEN5_CV_HMC_RESERVED_GND_PINS" "HEX1\[6\] " "The following pin HEX1\[6\] was placed in a reserved GND location. This may cause decreased performance for HMC. Altera recommends the pin location to be grounded" {  } {  } 1 11887 "The following pin %1!s! was placed in a reserved GND location. This may cause decreased performance for HMC. Altera recommends the pin location to be grounded" 0 0 "Fitter" 0 -1 1488693621123 ""}
{ "Critical Warning" "WEMIF_GEN5_CV_HMC_RESERVED_GND_PINS" "HEX1\[1\] " "The following pin HEX1\[1\] was placed in a reserved GND location. This may cause decreased performance for HMC. Altera recommends the pin location to be grounded" {  } {  } 1 11887 "The following pin %1!s! was placed in a reserved GND location. This may cause decreased performance for HMC. Altera recommends the pin location to be grounded" 0 0 "Fitter" 0 -1 1488693621123 ""}
{ "Critical Warning" "WEMIF_GEN5_CV_HMC_RESERVED_GND_PINS" "HEX1\[5\] " "The following pin HEX1\[5\] was placed in a reserved GND location. This may cause decreased performance for HMC. Altera recommends the pin location to be grounded" {  } {  } 1 11887 "The following pin %1!s! was placed in a reserved GND location. This may cause decreased performance for HMC. Altera recommends the pin location to be grounded" 0 0 "Fitter" 0 -1 1488693621123 ""}
{ "Critical Warning" "WEMIF_GEN5_CV_HMC_RESERVED_GND_PINS" "HEX0\[3\] " "The following pin HEX0\[3\] was placed in a reserved GND location. This may cause decreased performance for HMC. Altera recommends the pin location to be grounded" {  } {  } 1 11887 "The following pin %1!s! was placed in a reserved GND location. This may cause decreased performance for HMC. Altera recommends the pin location to be grounded" 0 0 "Fitter" 0 -1 1488693621123 ""}
{ "Critical Warning" "WEMIF_GEN5_CV_HMC_RESERVED_GND_PINS" "HEX0\[0\] " "The following pin HEX0\[0\] was placed in a reserved GND location. This may cause decreased performance for HMC. Altera recommends the pin location to be grounded" {  } {  } 1 11887 "The following pin %1!s! was placed in a reserved GND location. This may cause decreased performance for HMC. Altera recommends the pin location to be grounded" 0 0 "Fitter" 0 -1 1488693621123 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1488693623974 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1488693624960 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1488693624961 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1488693625239 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1488693642251 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 EC " "Packed 32 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1488693642550 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "94 DSP block " "Packed 94 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1488693642550 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1488693642550 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:05:02 " "Fitter preparation operations ending: elapsed time is 00:05:02" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1488693650433 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1488693660367 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1488693682054 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:04:20 " "Fitter placement preparation operations ending: elapsed time is 00:04:20" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1488693922264 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1488694073403 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1488694436530 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:08:34 " "Fitter placement operations ending: elapsed time is 00:08:34" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1488694436530 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1488694459059 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "5e+03 ns 3.6% " "5e+03 ns of routing delay (approximately 3.6% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1488694578962 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "15 " "Router estimated average interconnect usage is 15% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "26 X46_Y0 X56_Y11 " "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X46_Y0 to location X56_Y11" {  } { { "loc" "" { Generic "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/" { { 1 { 0 "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X46_Y0 to location X56_Y11"} { { 12 { 0 ""} 46 0 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1488694669435 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1488694669435 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:09:41 " "Fitter routing operations ending: elapsed time is 00:09:41" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1488695049054 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 314.73 " "Total time spent on timing analysis during the Fitter is 314.73 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1488695181040 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1488695185050 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1488695228530 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1488695228996 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1488695281485 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:04:44 " "Fitter post-fit operations ending: elapsed time is 00:04:44" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1488695465103 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1488695472100 ""}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "15 " "Following 15 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX0\[0\] GND " "Pin HEX0\[0\] has GND driving its datain port" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { HEX0[0] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/" { { 0 { 0 ""} 0 1578 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1488695474898 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX0\[1\] GND " "Pin HEX0\[1\] has GND driving its datain port" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { HEX0[1] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/" { { 0 { 0 ""} 0 1579 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1488695474898 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX0\[2\] GND " "Pin HEX0\[2\] has GND driving its datain port" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { HEX0[2] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/" { { 0 { 0 ""} 0 1580 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1488695474898 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX0\[3\] GND " "Pin HEX0\[3\] has GND driving its datain port" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { HEX0[3] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/" { { 0 { 0 ""} 0 1581 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1488695474898 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX0\[4\] GND " "Pin HEX0\[4\] has GND driving its datain port" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { HEX0[4] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/" { { 0 { 0 ""} 0 1582 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1488695474898 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX0\[5\] GND " "Pin HEX0\[5\] has GND driving its datain port" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { HEX0[5] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/" { { 0 { 0 ""} 0 1583 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1488695474898 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX0\[6\] GND " "Pin HEX0\[6\] has GND driving its datain port" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { HEX0[6] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/" { { 0 { 0 ""} 0 1584 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1488695474898 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX1\[0\] GND " "Pin HEX1\[0\] has GND driving its datain port" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { HEX1[0] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/" { { 0 { 0 ""} 0 1585 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1488695474898 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX1\[1\] GND " "Pin HEX1\[1\] has GND driving its datain port" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { HEX1[1] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/" { { 0 { 0 ""} 0 1586 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1488695474898 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX1\[2\] GND " "Pin HEX1\[2\] has GND driving its datain port" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { HEX1[2] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/" { { 0 { 0 ""} 0 1587 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1488695474898 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX1\[3\] GND " "Pin HEX1\[3\] has GND driving its datain port" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { HEX1[3] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/" { { 0 { 0 ""} 0 1588 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1488695474898 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX1\[4\] GND " "Pin HEX1\[4\] has GND driving its datain port" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { HEX1[4] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/" { { 0 { 0 ""} 0 1589 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1488695474898 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX1\[5\] GND " "Pin HEX1\[5\] has GND driving its datain port" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { HEX1[5] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/" { { 0 { 0 ""} 0 1590 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1488695474898 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX1\[6\] GND " "Pin HEX1\[6\] has GND driving its datain port" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { HEX1[6] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/" { { 0 { 0 ""} 0 1591 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1488695474898 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDR2LP_CKE\[1\] GND " "Pin DDR2LP_CKE\[1\] has GND driving its datain port" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { DDR2LP_CKE[1] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_CKE\[1\]" } } } } { "ECE423_C5G.v" "" { Text "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/" { { 0 { 0 ""} 0 1679 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1488695474898 ""}  } {  } 0 169069 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1488695474898 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.fit.smsg " "Generated suppressed messages file C:/Users/agzink/Downloads/hw_prefab_mar3_fix1/hw_prefab/ECE423_C5G.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1488695486256 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 28 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4605 " "Peak virtual memory: 4605 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1488695529230 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 05 01:32:09 2017 " "Processing ended: Sun Mar 05 01:32:09 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1488695529230 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:36:42 " "Elapsed time: 00:36:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1488695529230 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:47:43 " "Total CPU time (on all processors): 00:47:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1488695529230 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1488695529230 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1488695542023 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1488695542023 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 05 01:32:21 2017 " "Processing started: Sun Mar 05 01:32:21 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1488695542023 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1488695542023 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ECE423_C5G -c ECE423_C5G " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ECE423_C5G -c ECE423_C5G" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1488695542023 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1488695606527 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1253 " "Peak virtual memory: 1253 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1488695613133 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 05 01:33:33 2017 " "Processing ended: Sun Mar 05 01:33:33 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1488695613133 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:12 " "Elapsed time: 00:01:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1488695613133 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:59 " "Total CPU time (on all processors): 00:00:59" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1488695613133 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1488695613133 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1488695615421 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1488695631885 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1488695631888 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 05 01:33:44 2017 " "Processing started: Sun Mar 05 01:33:44 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1488695631888 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1488695631888 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ECE423_C5G -c ECE423_C5G " "Command: quartus_sta ECE423_C5G -c ECE423_C5G" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1488695631888 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1488695632641 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1488695647507 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1488695647671 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1488695647671 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1488695659269 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1488695659269 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1488695659269 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1488695659269 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1488695659269 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1488695659269 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1488695659269 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1488695659269 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1488695659269 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1488695659269 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1488695659269 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1488695659269 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1488695659269 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1488695659269 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1488695659269 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1488695659269 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1488695659269 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1488695659269 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1488695659269 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1488695659269 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1488695659269 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1488695659269 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1488695659269 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1488695659269 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1488695659269 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1488695659269 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1488695659269 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1488695659269 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1488695659269 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_f4p1 " "Entity dcfifo_f4p1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1488695659269 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1488695659269 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1488695659269 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1488695659269 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1488695659269 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1488695659269 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1488695659269 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1488695659269 ""}
{ "Info" "ISTA_SDC_FOUND" "ECE423_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'ECE423_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1488695660628 ""}
{ "Info" "ISTA_SDC_FOUND" "ECE423_QSYS/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'ECE423_QSYS/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1488695660638 ""}
{ "Info" "ISTA_SDC_FOUND" "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0.sdc " "Reading SDC File: 'ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1488695661023 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1488695661049 ""}
{ "Info" "0" "" "Initializing DDR database for CORE ECE423_QSYS_lpddr2_p0" {  } {  } 0 0 "Initializing DDR database for CORE ECE423_QSYS_lpddr2_p0" 0 0 "TimeQuest Timing Analyzer" 0 0 1488695661052 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: ECE423_QSYS_lpddr2_p0 INSTANCE: u0\|lpddr2" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: ECE423_QSYS_lpddr2_p0 INSTANCE: u0\|lpddr2" 0 0 "TimeQuest Timing Analyzer" 0 0 1488695666194 ""}
{ "Info" "0" "" "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" {  } {  } 0 0 "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" 0 0 "TimeQuest Timing Analyzer" 0 0 1488695666713 ""}
{ "Info" "ISTA_SDC_FOUND" "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.sdc " "Reading SDC File: 'ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1488695666718 ""}
{ "Info" "ISTA_SDC_FOUND" "ECE423_C5G.SDC " "Reading SDC File: 'ECE423_C5G.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1488695666756 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "CLOCK_50_B5B " "Overwriting existing clock: CLOCK_50_B5B" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1488695666760 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{u0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{u0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{u0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1488695666782 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1488695666782 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1488695666782 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "u0\|lpddr2\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk " " You called derive_pll_clocks. User-defined clock found on pll: u0\|lpddr2\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "TimeQuest Timing Analyzer" 0 -1 1488695666782 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "u0\|lpddr2\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk " " You called derive_pll_clocks. User-defined clock found on pll: u0\|lpddr2\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "TimeQuest Timing Analyzer" 0 -1 1488695666782 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "u0\|lpddr2\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk " " You called derive_pll_clocks. User-defined clock found on pll: u0\|lpddr2\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "TimeQuest Timing Analyzer" 0 -1 1488695666782 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "u0\|lpddr2\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk " " You called derive_pll_clocks. User-defined clock found on pll: u0\|lpddr2\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "TimeQuest Timing Analyzer" 0 -1 1488695666782 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1488695666783 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695667652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695667652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695667652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695667652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695667652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695667652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695667652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695667652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695667652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695667652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695667652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695667652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695667652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695667652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695667652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695667652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695667652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695667652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695667652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695667652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695667652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695667652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695667652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695667652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695667652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695667652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695667652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695667652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695667652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695667652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695667652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695667652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695667652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695667652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695667652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695667652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695667652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695667652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695667652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695667652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695667652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695667652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695667652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695667652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695667652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695667652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695667652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695667652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695667652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695667652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695667652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695667652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695667652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695667652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695667652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695667652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695667652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695667652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695667652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695667652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695667652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695667652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695667652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695667652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695667652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695667652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695667652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695667652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695667652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695667652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|cpu\|cpu\|the_ECE423_QSYS_cpu_cpu_nios2_oci\|the_ECE423_QSYS_cpu_cpu_nios2_ocimem\|ECE423_QSYS_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_ocimem:the_ECE423_QSYS_cpu_cpu_nios2_ocimem\|ECE423_QSYS_cpu_cpu_ociram_sp_ram_module:ECE423_QSYS_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_kg91:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: u0\|cpu\|cpu\|the_ECE423_QSYS_cpu_cpu_nios2_oci\|the_ECE423_QSYS_cpu_cpu_nios2_ocimem\|ECE423_QSYS_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_ocimem:the_ECE423_QSYS_cpu_cpu_nios2_ocimem\|ECE423_QSYS_cpu_cpu_ociram_sp_ram_module:ECE423_QSYS_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_kg91:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695667652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695667652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695667652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695667652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695667652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695667652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695667652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695667652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695667652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695667652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695667652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695667652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695667652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695667652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695667652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695667652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695667652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695667652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695667652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695667652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695667652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695667652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|lpddr2\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695667652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|lpddr2\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695667652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: u0\|lpddr2\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695667652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk " "Cell: u0\|lpddr2\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695667652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: u0\|lpddr2\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695667652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: u0\|lpddr2\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695667652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|lpddr2\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695667652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|lpddr2\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695667652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|lpddr2\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695667652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695667652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695667652 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695667652 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1488695667652 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1488695691438 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1488695691440 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[0\]_IN (Rise) DDR2LP_DQS_p\[0\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[0\]_IN (Rise) to DDR2LP_DQS_p\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695691535 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[0\]_IN (Rise) DDR2LP_DQS_p\[0\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[0\]_IN (Rise) to DDR2LP_DQS_p\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695691535 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[1\]_IN (Rise) DDR2LP_DQS_p\[1\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[1\]_IN (Rise) to DDR2LP_DQS_p\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695691535 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[1\]_IN (Rise) DDR2LP_DQS_p\[1\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[1\]_IN (Rise) to DDR2LP_DQS_p\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695691535 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[2\]_IN (Rise) DDR2LP_DQS_p\[2\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[2\]_IN (Rise) to DDR2LP_DQS_p\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695691535 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[2\]_IN (Rise) DDR2LP_DQS_p\[2\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[2\]_IN (Rise) to DDR2LP_DQS_p\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695691535 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[3\]_IN (Rise) DDR2LP_DQS_p\[3\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[3\]_IN (Rise) to DDR2LP_DQS_p\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695691535 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[3\]_IN (Rise) DDR2LP_DQS_p\[3\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[3\]_IN (Rise) to DDR2LP_DQS_p\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695691535 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[0\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695691535 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695691535 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[0\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695691535 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695691535 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695691535 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695691535 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695691535 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695691535 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695691535 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695691535 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[1\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695691535 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695691535 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[1\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695691535 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695691535 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695691535 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695691535 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695691535 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695691535 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695691535 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695691535 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[2\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695691535 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[2\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695691535 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[2\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695691535 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[2\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695691535 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695691535 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695691535 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695691535 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695691535 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695691535 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695691535 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[3\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695691535 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[3\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695691535 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[3\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695691535 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[3\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695691535 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695691535 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695691535 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695691535 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695691535 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695691535 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695691535 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[0\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695691535 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695691535 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[0\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695691535 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695691535 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[1\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695691535 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695691535 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[1\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695691535 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695691535 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[2\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695691535 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[2\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695691535 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[2\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695691535 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[2\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695691535 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[3\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695691535 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[3\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695691535 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[3\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695691535 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[3\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695691535 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1488695691535 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1488695691552 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1488695691840 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1488695696596 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1488695696596 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.054 " "Worst-case setup slack is -1.054" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695696600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695696600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.054            -139.160 CLOCK_125_p  " "   -1.054            -139.160 CLOCK_125_p " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695696600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.111               0.000 u0\|lpddr2\|pll0\|pll_afi_clk  " "    0.111               0.000 u0\|lpddr2\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695696600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.357               0.000 u0\|lpddr2\|pll0\|pll_avl_clk  " "    3.357               0.000 u0\|lpddr2\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695696600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.361               0.000 altera_reserved_tck  " "    7.361               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695696600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.920               0.000 CLOCK_50_B7A  " "    8.920               0.000 CLOCK_50_B7A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695696600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.002               0.000 u0\|lpddr2\|pll0\|pll_config_clk  " "   16.002               0.000 u0\|lpddr2\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695696600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   34.548               0.000 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   34.548               0.000 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695696600 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1488695696600 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.100 " "Worst-case hold slack is 0.100" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695697361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695697361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.100               0.000 CLOCK_125_p  " "    0.100               0.000 CLOCK_125_p " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695697361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.160               0.000 u0\|lpddr2\|pll0\|pll_afi_clk  " "    0.160               0.000 u0\|lpddr2\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695697361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.279               0.000 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.279               0.000 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695697361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.317               0.000 CLOCK_50_B7A  " "    0.317               0.000 CLOCK_50_B7A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695697361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.346               0.000 u0\|lpddr2\|pll0\|pll_config_clk  " "    0.346               0.000 u0\|lpddr2\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695697361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.351               0.000 u0\|lpddr2\|pll0\|pll_avl_clk  " "    0.351               0.000 u0\|lpddr2\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695697361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.443               0.000 altera_reserved_tck  " "    0.443               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695697361 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1488695697361 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.885 " "Worst-case recovery slack is -4.885" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695697654 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695697654 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.885             -14.461 u0\|lpddr2\|pll0\|pll_afi_clk  " "   -4.885             -14.461 u0\|lpddr2\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695697654 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.720              -7.439 u0\|lpddr2\|pll0\|pll_avl_clk  " "   -3.720              -7.439 u0\|lpddr2\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695697654 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.113             -46.629 u0\|lpddr2\|pll0\|pll_config_clk  " "   -3.113             -46.629 u0\|lpddr2\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695697654 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.802               0.000 CLOCK_125_p  " "    0.802               0.000 CLOCK_125_p " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695697654 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.823               0.000 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.823               0.000 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695697654 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.908               0.000 altera_reserved_tck  " "    9.908               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695697654 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.635               0.000 CLOCK_50_B7A  " "   13.635               0.000 CLOCK_50_B7A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695697654 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1488695697654 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.004 " "Worst-case removal slack is 0.004" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695697946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695697946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.004               0.000 u0\|lpddr2\|pll0\|pll_avl_clk  " "    0.004               0.000 u0\|lpddr2\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695697946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.518               0.000 CLOCK_50_B7A  " "    0.518               0.000 CLOCK_50_B7A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695697946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.577               0.000 u0\|lpddr2\|pll0\|pll_afi_clk  " "    0.577               0.000 u0\|lpddr2\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695697946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.754               0.000 u0\|lpddr2\|pll0\|pll_config_clk  " "    0.754               0.000 u0\|lpddr2\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695697946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.962               0.000 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.962               0.000 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695697946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.973               0.000 altera_reserved_tck  " "    0.973               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695697946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.008               0.000 CLOCK_125_p  " "    1.008               0.000 CLOCK_125_p " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695697946 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1488695697946 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.757 " "Worst-case minimum pulse width slack is 0.757" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695697980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695697980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.757               0.000 u0\|lpddr2\|pll0\|pll_afi_clk  " "    0.757               0.000 u0\|lpddr2\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695697980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.810               0.000 u0\|lpddr2\|pll0\|pll_dq_write_clk  " "    0.810               0.000 u0\|lpddr2\|pll0\|pll_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695697980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.512               0.000 u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock  " "    1.512               0.000 u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695697980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695697980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.571               0.000 CLOCK_125_p  " "    2.571               0.000 CLOCK_125_p " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695697980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.185               0.000 u0\|lpddr2\|pll0\|pll_avl_clk  " "    6.185               0.000 u0\|lpddr2\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695697980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.666               0.000 CLOCK_50_B7A  " "    8.666               0.000 CLOCK_50_B7A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695697980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.731               0.000 CLOCK_50_B5B  " "    9.731               0.000 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695697980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.368               0.000 altera_reserved_tck  " "   15.368               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695697980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.570               0.000 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.570               0.000 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695697980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   21.764               0.000 u0\|lpddr2\|pll0\|pll_config_clk  " "   21.764               0.000 u0\|lpddr2\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695697980 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1488695697980 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1197 synchronizer chains. " "Report Metastability: Found 1197 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1488695698994 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1488695698994 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1197 " "Number of Synchronizer Chains Found: 1197" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1488695698994 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1488695698994 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.972 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.972" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1488695698994 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 6.380 ns " "Worst Case Available Settling Time: 6.380 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1488695698994 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1488695698994 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1488695698994 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 7.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 7.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1488695698994 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1488695698994 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1488695698994 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1488695698994 ""}
{ "Info" "0" "" "Initializing DDR database for CORE ECE423_QSYS_lpddr2_p0" {  } {  } 0 0 "Initializing DDR database for CORE ECE423_QSYS_lpddr2_p0" 0 0 "TimeQuest Timing Analyzer" 0 0 1488695700239 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: ECE423_QSYS_lpddr2_p0 INSTANCE: u0\|lpddr2" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: ECE423_QSYS_lpddr2_p0 INSTANCE: u0\|lpddr2" 0 0 "TimeQuest Timing Analyzer" 0 0 1488695705262 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 setup paths (0 violated).  Worst case slack is 0.659 " "Report Timing: Found 8 setup paths (0 violated).  Worst case slack is 0.659" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_ports \{\{DDR2LP_DQS_p\[0\]\} \{DDR2LP_DQS_p\[1\]\} \{DDR2LP_DQS_p\[2\]\} \{DDR2LP_DQS_p\[3\]\}\}\] " "-to \[get_ports \{\{DDR2LP_DQS_p\[0\]\} \{DDR2LP_DQS_p\[1\]\} \{DDR2LP_DQS_p\[2\]\} \{DDR2LP_DQS_p\[3\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1488695709204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1488695709204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1488695709204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1488695709204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|lpddr2 DQS vs CK (setup)\} " "-panel_name \{u0\|lpddr2 DQS vs CK (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1488695709204 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1488695709204 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 hold paths (0 violated).  Worst case slack is 0.695 " "Report Timing: Found 8 hold paths (0 violated).  Worst case slack is 0.695" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_ports \{\{DDR2LP_DQS_p\[0\]\} \{DDR2LP_DQS_p\[1\]\} \{DDR2LP_DQS_p\[2\]\} \{DDR2LP_DQS_p\[3\]\}\}\] " "-to \[get_ports \{\{DDR2LP_DQS_p\[0\]\} \{DDR2LP_DQS_p\[1\]\} \{DDR2LP_DQS_p\[2\]\} \{DDR2LP_DQS_p\[3\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1488695709318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1488695709318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1488695709318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1488695709318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|lpddr2 DQS vs CK (hold)\} " "-panel_name \{u0\|lpddr2 DQS vs CK (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1488695709318 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1488695709318 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 0.111 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 0.111" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:lpddr2\|*\}\] \[get_registers \{\{*:u0\|*:lpddr2\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:lpddr2\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:lpddr2\|*\}\] \[get_registers \{\{*:u0\|*:lpddr2\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:lpddr2\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1488695709647 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1488695709647 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1488695709647 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1488695709647 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|lpddr2 Core (setup)\} " "-panel_name \{u0\|lpddr2 Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1488695709647 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1488695709647 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.100 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.100" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:lpddr2\|*\}\] \[get_registers \{\{*:u0\|*:lpddr2\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:lpddr2\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:lpddr2\|*\}\] \[get_registers \{\{*:u0\|*:lpddr2\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:lpddr2\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1488695709941 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1488695709941 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1488695709941 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1488695709941 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|lpddr2 Core (hold)\} " "-panel_name \{u0\|lpddr2 Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1488695709941 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1488695709941 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (10 violated).  Worst case slack is -4.885 " "Report Timing: Found 10 recovery paths (10 violated).  Worst case slack is -4.885" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:lpddr2\|*\}\] \[get_registers \{\{*:u0\|*:lpddr2\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:lpddr2\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:lpddr2\|*\}\] \[get_registers \{\{*:u0\|*:lpddr2\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:lpddr2\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1488695710090 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1488695710090 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1488695710090 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1488695710090 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|lpddr2 Core Recovery/Removal (recovery)\} " "-panel_name \{u0\|lpddr2 Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1488695710090 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1488695710090 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.004 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.004" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:lpddr2\|*\}\] \[get_registers \{\{*:u0\|*:lpddr2\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:lpddr2\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:lpddr2\|*\}\] \[get_registers \{\{*:u0\|*:lpddr2\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:lpddr2\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1488695710346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1488695710346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1488695710346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1488695710346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|lpddr2 Core Recovery/Removal (removal)\} " "-panel_name \{u0\|lpddr2 Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1488695710346 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1488695710346 ""}
{ "Info" "0" "" "Core: ECE423_QSYS_lpddr2_p0 - Instance: u0\|lpddr2" {  } {  } 0 0 "Core: ECE423_QSYS_lpddr2_p0 - Instance: u0\|lpddr2" 0 0 "TimeQuest Timing Analyzer" 0 0 1488695710549 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "TimeQuest Timing Analyzer" 0 0 1488695710549 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV 85C Model)               \|  0.248  0.345" {  } {  } 0 0 "Address Command (Slow 1100mV 85C Model)               \|  0.248  0.345" 0 0 "TimeQuest Timing Analyzer" 0 0 1488695710549 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV 85C Model)           \|  4.981     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV 85C Model)           \|  4.981     --" 0 0 "TimeQuest Timing Analyzer" 0 0 1488695710549 ""}
{ "Info" "0" "" "Core (Slow 1100mV 85C Model)                          \|  0.111    0.1" {  } {  } 0 0 "Core (Slow 1100mV 85C Model)                          \|  0.111    0.1" 0 0 "TimeQuest Timing Analyzer" 0 0 1488695710549 ""}
{ "Warning" "0" "" "Core Recovery/Removal (Slow 1100mV 85C Model)      \| -4.885  0.004" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV 85C Model)      \| -4.885  0.004" 0 0 "TimeQuest Timing Analyzer" 0 0 1488695710549 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV 85C Model)                     \|  0.659  0.695" {  } {  } 0 0 "DQS vs CK (Slow 1100mV 85C Model)                     \|  0.659  0.695" 0 0 "TimeQuest Timing Analyzer" 0 0 1488695710550 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV 85C Model)                  \|  0.252  0.205" {  } {  } 0 0 "Read Capture (Slow 1100mV 85C Model)                  \|  0.252  0.205" 0 0 "TimeQuest Timing Analyzer" 0 0 1488695710550 ""}
{ "Info" "0" "" "Write (Slow 1100mV 85C Model)                         \|  0.187  0.224" {  } {  } 0 0 "Write (Slow 1100mV 85C Model)                         \|  0.187  0.224" 0 0 "TimeQuest Timing Analyzer" 0 0 1488695710550 ""}
{ "Critical Warning" "0" "" "DDR Timing requirements not met" {  } {  } 1 0 "DDR Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 0 1488695710550 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1488695710916 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1488695711338 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1488695785715 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695792814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695792814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695792814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695792814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695792814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695792814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695792814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695792814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695792814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695792814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695792814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695792814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695792814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695792814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695792814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695792814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695792814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695792814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695792814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695792814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695792814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695792814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695792814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695792814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695792814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695792814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695792814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695792814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695792814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695792814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695792814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695792814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695792814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695792814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695792814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695792814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695792814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695792814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695792814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695792814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695792814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695792814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695792814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695792814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695792814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695792814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695792814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695792814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695792814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695792814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695792814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695792814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695792814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695792814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695792814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695792814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695792814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695792814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695792814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695792814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695792814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695792814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695792814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695792814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695792814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695792814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695792814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695792814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695792814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695792814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|cpu\|cpu\|the_ECE423_QSYS_cpu_cpu_nios2_oci\|the_ECE423_QSYS_cpu_cpu_nios2_ocimem\|ECE423_QSYS_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_ocimem:the_ECE423_QSYS_cpu_cpu_nios2_ocimem\|ECE423_QSYS_cpu_cpu_ociram_sp_ram_module:ECE423_QSYS_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_kg91:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: u0\|cpu\|cpu\|the_ECE423_QSYS_cpu_cpu_nios2_oci\|the_ECE423_QSYS_cpu_cpu_nios2_ocimem\|ECE423_QSYS_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_ocimem:the_ECE423_QSYS_cpu_cpu_nios2_ocimem\|ECE423_QSYS_cpu_cpu_ociram_sp_ram_module:ECE423_QSYS_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_kg91:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695792814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695792814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695792814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695792814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695792814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695792814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695792814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695792814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695792814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695792814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695792814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695792814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695792814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695792814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695792814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695792814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695792814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695792814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695792814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695792814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695792814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695792814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|lpddr2\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695792814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|lpddr2\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695792814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: u0\|lpddr2\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695792814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk " "Cell: u0\|lpddr2\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695792814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: u0\|lpddr2\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695792814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: u0\|lpddr2\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695792814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|lpddr2\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695792814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|lpddr2\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695792814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|lpddr2\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695792814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695792814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695792814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695792814 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1488695792814 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1488695815263 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1488695815263 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[0\]_IN (Rise) DDR2LP_DQS_p\[0\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[0\]_IN (Rise) to DDR2LP_DQS_p\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695815300 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[0\]_IN (Rise) DDR2LP_DQS_p\[0\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[0\]_IN (Rise) to DDR2LP_DQS_p\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695815300 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[1\]_IN (Rise) DDR2LP_DQS_p\[1\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[1\]_IN (Rise) to DDR2LP_DQS_p\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695815300 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[1\]_IN (Rise) DDR2LP_DQS_p\[1\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[1\]_IN (Rise) to DDR2LP_DQS_p\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695815300 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[2\]_IN (Rise) DDR2LP_DQS_p\[2\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[2\]_IN (Rise) to DDR2LP_DQS_p\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695815300 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[2\]_IN (Rise) DDR2LP_DQS_p\[2\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[2\]_IN (Rise) to DDR2LP_DQS_p\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695815300 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[3\]_IN (Rise) DDR2LP_DQS_p\[3\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[3\]_IN (Rise) to DDR2LP_DQS_p\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695815300 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[3\]_IN (Rise) DDR2LP_DQS_p\[3\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[3\]_IN (Rise) to DDR2LP_DQS_p\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695815300 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[0\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695815300 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695815300 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[0\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695815300 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695815300 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695815300 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695815300 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695815300 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695815300 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695815300 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695815300 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[1\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695815300 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695815300 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[1\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695815300 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695815300 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695815300 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695815300 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695815300 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695815300 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695815300 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695815300 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[2\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695815300 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[2\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695815300 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[2\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695815300 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[2\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695815300 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695815300 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695815300 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695815300 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695815300 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695815300 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695815300 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[3\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695815300 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[3\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695815300 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[3\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695815300 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[3\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695815300 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695815300 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695815300 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695815300 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695815300 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695815300 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695815300 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[0\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695815300 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695815300 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[0\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695815300 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695815300 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[1\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695815300 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695815300 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[1\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695815300 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695815300 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[2\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695815300 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[2\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695815300 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[2\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695815300 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[2\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695815300 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[3\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695815300 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[3\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695815300 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[3\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695815300 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[3\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695815300 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1488695815300 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1488695818158 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1488695818158 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.408 " "Worst-case setup slack is -1.408" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695818200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695818200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.408            -220.303 CLOCK_125_p  " "   -1.408            -220.303 CLOCK_125_p " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695818200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 u0\|lpddr2\|pll0\|pll_afi_clk  " "    0.180               0.000 u0\|lpddr2\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695818200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.335               0.000 u0\|lpddr2\|pll0\|pll_avl_clk  " "    3.335               0.000 u0\|lpddr2\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695818200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.666               0.000 altera_reserved_tck  " "    7.666               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695818200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.027               0.000 CLOCK_50_B7A  " "    9.027               0.000 CLOCK_50_B7A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695818200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.851               0.000 u0\|lpddr2\|pll0\|pll_config_clk  " "   15.851               0.000 u0\|lpddr2\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695818200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   34.451               0.000 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   34.451               0.000 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695818200 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1488695818200 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.034 " "Worst-case hold slack is 0.034" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695819061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695819061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.034               0.000 CLOCK_125_p  " "    0.034               0.000 CLOCK_125_p " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695819061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.210               0.000 u0\|lpddr2\|pll0\|pll_afi_clk  " "    0.210               0.000 u0\|lpddr2\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695819061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.260               0.000 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.260               0.000 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695819061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.325               0.000 u0\|lpddr2\|pll0\|pll_avl_clk  " "    0.325               0.000 u0\|lpddr2\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695819061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.326               0.000 u0\|lpddr2\|pll0\|pll_config_clk  " "    0.326               0.000 u0\|lpddr2\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695819061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.371               0.000 CLOCK_50_B7A  " "    0.371               0.000 CLOCK_50_B7A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695819061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.434               0.000 altera_reserved_tck  " "    0.434               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695819061 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1488695819061 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.700 " "Worst-case recovery slack is -4.700" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695819356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695819356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.700             -13.893 u0\|lpddr2\|pll0\|pll_afi_clk  " "   -4.700             -13.893 u0\|lpddr2\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695819356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.640              -7.279 u0\|lpddr2\|pll0\|pll_avl_clk  " "   -3.640              -7.279 u0\|lpddr2\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695819356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.002             -44.962 u0\|lpddr2\|pll0\|pll_config_clk  " "   -3.002             -44.962 u0\|lpddr2\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695819356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.048               0.000 CLOCK_125_p  " "    1.048               0.000 CLOCK_125_p " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695819356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.141               0.000 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.141               0.000 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695819356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.180               0.000 altera_reserved_tck  " "   10.180               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695819356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.885               0.000 CLOCK_50_B7A  " "   13.885               0.000 CLOCK_50_B7A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695819356 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1488695819356 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.060 " "Worst-case removal slack is 0.060" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695819680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695819680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.060               0.000 u0\|lpddr2\|pll0\|pll_avl_clk  " "    0.060               0.000 u0\|lpddr2\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695819680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.474               0.000 u0\|lpddr2\|pll0\|pll_afi_clk  " "    0.474               0.000 u0\|lpddr2\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695819680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.570               0.000 CLOCK_50_B7A  " "    0.570               0.000 CLOCK_50_B7A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695819680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.751               0.000 u0\|lpddr2\|pll0\|pll_config_clk  " "    0.751               0.000 u0\|lpddr2\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695819680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.792               0.000 CLOCK_125_p  " "    0.792               0.000 CLOCK_125_p " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695819680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.806               0.000 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.806               0.000 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695819680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.919               0.000 altera_reserved_tck  " "    0.919               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695819680 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1488695819680 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.667 " "Worst-case minimum pulse width slack is 0.667" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695819758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695819758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.667               0.000 u0\|lpddr2\|pll0\|pll_afi_clk  " "    0.667               0.000 u0\|lpddr2\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695819758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.818               0.000 u0\|lpddr2\|pll0\|pll_dq_write_clk  " "    0.818               0.000 u0\|lpddr2\|pll0\|pll_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695819758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.510               0.000 u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock  " "    1.510               0.000 u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695819758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695819758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.520               0.000 CLOCK_125_p  " "    2.520               0.000 CLOCK_125_p " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695819758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.144               0.000 u0\|lpddr2\|pll0\|pll_avl_clk  " "    6.144               0.000 u0\|lpddr2\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695819758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.603               0.000 CLOCK_50_B7A  " "    8.603               0.000 CLOCK_50_B7A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695819758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.741               0.000 CLOCK_50_B5B  " "    9.741               0.000 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695819758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.387               0.000 altera_reserved_tck  " "   15.387               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695819758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.528               0.000 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.528               0.000 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695819758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   21.755               0.000 u0\|lpddr2\|pll0\|pll_config_clk  " "   21.755               0.000 u0\|lpddr2\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695819758 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1488695819758 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1197 synchronizer chains. " "Report Metastability: Found 1197 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1488695820548 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1488695820548 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1197 " "Number of Synchronizer Chains Found: 1197" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1488695820548 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1488695820548 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.972 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.972" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1488695820548 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 6.486 ns " "Worst Case Available Settling Time: 6.486 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1488695820548 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1488695820548 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1488695820548 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1488695820548 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1488695820548 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1488695820548 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1488695820548 ""}
{ "Info" "0" "" "Initializing DDR database for CORE ECE423_QSYS_lpddr2_p0" {  } {  } 0 0 "Initializing DDR database for CORE ECE423_QSYS_lpddr2_p0" 0 0 "TimeQuest Timing Analyzer" 0 0 1488695821721 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: ECE423_QSYS_lpddr2_p0 INSTANCE: u0\|lpddr2" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: ECE423_QSYS_lpddr2_p0 INSTANCE: u0\|lpddr2" 0 0 "TimeQuest Timing Analyzer" 0 0 1488695826700 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 setup paths (0 violated).  Worst case slack is 0.695 " "Report Timing: Found 8 setup paths (0 violated).  Worst case slack is 0.695" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_ports \{\{DDR2LP_DQS_p\[0\]\} \{DDR2LP_DQS_p\[1\]\} \{DDR2LP_DQS_p\[2\]\} \{DDR2LP_DQS_p\[3\]\}\}\] " "-to \[get_ports \{\{DDR2LP_DQS_p\[0\]\} \{DDR2LP_DQS_p\[1\]\} \{DDR2LP_DQS_p\[2\]\} \{DDR2LP_DQS_p\[3\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1488695830638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1488695830638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1488695830638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1488695830638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|lpddr2 DQS vs CK (setup)\} " "-panel_name \{u0\|lpddr2 DQS vs CK (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1488695830638 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1488695830638 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 hold paths (0 violated).  Worst case slack is 0.732 " "Report Timing: Found 8 hold paths (0 violated).  Worst case slack is 0.732" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_ports \{\{DDR2LP_DQS_p\[0\]\} \{DDR2LP_DQS_p\[1\]\} \{DDR2LP_DQS_p\[2\]\} \{DDR2LP_DQS_p\[3\]\}\}\] " "-to \[get_ports \{\{DDR2LP_DQS_p\[0\]\} \{DDR2LP_DQS_p\[1\]\} \{DDR2LP_DQS_p\[2\]\} \{DDR2LP_DQS_p\[3\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1488695830894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1488695830894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1488695830894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1488695830894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|lpddr2 DQS vs CK (hold)\} " "-panel_name \{u0\|lpddr2 DQS vs CK (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1488695830894 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1488695830894 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 0.180 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 0.180" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:lpddr2\|*\}\] \[get_registers \{\{*:u0\|*:lpddr2\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:lpddr2\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:lpddr2\|*\}\] \[get_registers \{\{*:u0\|*:lpddr2\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:lpddr2\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1488695831320 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1488695831320 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1488695831320 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1488695831320 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|lpddr2 Core (setup)\} " "-panel_name \{u0\|lpddr2 Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1488695831320 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1488695831320 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.034 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.034" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:lpddr2\|*\}\] \[get_registers \{\{*:u0\|*:lpddr2\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:lpddr2\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:lpddr2\|*\}\] \[get_registers \{\{*:u0\|*:lpddr2\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:lpddr2\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1488695831863 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1488695831863 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1488695831863 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1488695831863 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|lpddr2 Core (hold)\} " "-panel_name \{u0\|lpddr2 Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1488695831863 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1488695831863 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (10 violated).  Worst case slack is -4.700 " "Report Timing: Found 10 recovery paths (10 violated).  Worst case slack is -4.700" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:lpddr2\|*\}\] \[get_registers \{\{*:u0\|*:lpddr2\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:lpddr2\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:lpddr2\|*\}\] \[get_registers \{\{*:u0\|*:lpddr2\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:lpddr2\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1488695832090 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1488695832090 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1488695832090 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1488695832090 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|lpddr2 Core Recovery/Removal (recovery)\} " "-panel_name \{u0\|lpddr2 Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1488695832090 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1488695832090 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.060 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.060" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:lpddr2\|*\}\] \[get_registers \{\{*:u0\|*:lpddr2\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:lpddr2\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:lpddr2\|*\}\] \[get_registers \{\{*:u0\|*:lpddr2\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:lpddr2\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1488695832316 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1488695832316 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1488695832316 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1488695832316 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|lpddr2 Core Recovery/Removal (removal)\} " "-panel_name \{u0\|lpddr2 Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1488695832316 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1488695832316 ""}
{ "Info" "0" "" "Core: ECE423_QSYS_lpddr2_p0 - Instance: u0\|lpddr2" {  } {  } 0 0 "Core: ECE423_QSYS_lpddr2_p0 - Instance: u0\|lpddr2" 0 0 "TimeQuest Timing Analyzer" 0 0 1488695832604 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "TimeQuest Timing Analyzer" 0 0 1488695832605 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV 0C Model)                \|  0.229  0.338" {  } {  } 0 0 "Address Command (Slow 1100mV 0C Model)                \|  0.229  0.338" 0 0 "TimeQuest Timing Analyzer" 0 0 1488695832605 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV 0C Model)            \|  5.021     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV 0C Model)            \|  5.021     --" 0 0 "TimeQuest Timing Analyzer" 0 0 1488695832605 ""}
{ "Info" "0" "" "Core (Slow 1100mV 0C Model)                           \|   0.18  0.034" {  } {  } 0 0 "Core (Slow 1100mV 0C Model)                           \|   0.18  0.034" 0 0 "TimeQuest Timing Analyzer" 0 0 1488695832605 ""}
{ "Warning" "0" "" "Core Recovery/Removal (Slow 1100mV 0C Model)       \|   -4.7   0.06" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV 0C Model)       \|   -4.7   0.06" 0 0 "TimeQuest Timing Analyzer" 0 0 1488695832605 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV 0C Model)                      \|  0.695  0.732" {  } {  } 0 0 "DQS vs CK (Slow 1100mV 0C Model)                      \|  0.695  0.732" 0 0 "TimeQuest Timing Analyzer" 0 0 1488695832605 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV 0C Model)                   \|  0.263  0.216" {  } {  } 0 0 "Read Capture (Slow 1100mV 0C Model)                   \|  0.263  0.216" 0 0 "TimeQuest Timing Analyzer" 0 0 1488695832606 ""}
{ "Info" "0" "" "Write (Slow 1100mV 0C Model)                          \|  0.206  0.234" {  } {  } 0 0 "Write (Slow 1100mV 0C Model)                          \|  0.206  0.234" 0 0 "TimeQuest Timing Analyzer" 0 0 1488695832606 ""}
{ "Critical Warning" "0" "" "DDR Timing requirements not met" {  } {  } 1 0 "DDR Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 0 1488695832606 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1488695833147 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1488695834845 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1488695886715 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695893201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695893201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695893201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695893201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695893201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695893201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695893201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695893201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695893201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695893201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695893201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695893201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695893201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695893201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695893201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695893201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695893201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695893201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695893201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695893201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695893201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695893201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695893201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695893201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695893201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695893201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695893201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695893201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695893201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695893201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695893201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695893201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695893201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695893201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695893201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695893201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695893201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695893201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695893201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695893201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695893201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695893201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695893201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695893201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695893201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695893201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695893201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695893201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695893201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695893201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695893201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695893201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695893201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695893201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695893201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695893201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695893201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695893201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695893201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695893201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695893201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695893201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695893201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695893201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695893201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695893201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695893201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695893201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695893201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695893201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|cpu\|cpu\|the_ECE423_QSYS_cpu_cpu_nios2_oci\|the_ECE423_QSYS_cpu_cpu_nios2_ocimem\|ECE423_QSYS_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_ocimem:the_ECE423_QSYS_cpu_cpu_nios2_ocimem\|ECE423_QSYS_cpu_cpu_ociram_sp_ram_module:ECE423_QSYS_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_kg91:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: u0\|cpu\|cpu\|the_ECE423_QSYS_cpu_cpu_nios2_oci\|the_ECE423_QSYS_cpu_cpu_nios2_ocimem\|ECE423_QSYS_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_ocimem:the_ECE423_QSYS_cpu_cpu_nios2_ocimem\|ECE423_QSYS_cpu_cpu_ociram_sp_ram_module:ECE423_QSYS_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_kg91:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695893201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695893201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695893201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695893201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695893201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695893201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695893201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695893201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695893201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695893201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695893201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695893201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695893201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695893201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695893201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695893201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695893201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695893201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695893201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695893201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695893201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695893201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|lpddr2\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695893201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|lpddr2\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695893201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: u0\|lpddr2\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695893201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk " "Cell: u0\|lpddr2\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695893201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: u0\|lpddr2\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695893201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: u0\|lpddr2\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695893201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|lpddr2\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695893201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|lpddr2\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695893201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|lpddr2\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695893201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695893201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695893201 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695893201 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1488695893201 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1488695914018 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1488695914018 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[0\]_IN (Rise) DDR2LP_DQS_p\[0\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[0\]_IN (Rise) to DDR2LP_DQS_p\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695914041 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[0\]_IN (Rise) DDR2LP_DQS_p\[0\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[0\]_IN (Rise) to DDR2LP_DQS_p\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695914041 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[1\]_IN (Rise) DDR2LP_DQS_p\[1\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[1\]_IN (Rise) to DDR2LP_DQS_p\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695914041 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[1\]_IN (Rise) DDR2LP_DQS_p\[1\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[1\]_IN (Rise) to DDR2LP_DQS_p\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695914041 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[2\]_IN (Rise) DDR2LP_DQS_p\[2\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[2\]_IN (Rise) to DDR2LP_DQS_p\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695914041 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[2\]_IN (Rise) DDR2LP_DQS_p\[2\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[2\]_IN (Rise) to DDR2LP_DQS_p\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695914041 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[3\]_IN (Rise) DDR2LP_DQS_p\[3\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[3\]_IN (Rise) to DDR2LP_DQS_p\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695914041 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[3\]_IN (Rise) DDR2LP_DQS_p\[3\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[3\]_IN (Rise) to DDR2LP_DQS_p\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695914041 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[0\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695914041 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695914041 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[0\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695914041 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695914041 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695914041 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695914041 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695914041 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695914041 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695914041 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695914041 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[1\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695914041 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695914041 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[1\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695914041 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695914041 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695914041 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695914041 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695914041 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695914041 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695914041 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695914041 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[2\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695914041 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[2\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695914041 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[2\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695914041 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[2\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695914041 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695914041 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695914041 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695914041 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695914041 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695914041 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695914041 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[3\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695914041 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[3\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695914041 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[3\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695914041 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[3\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695914041 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695914041 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695914041 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695914041 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695914041 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695914041 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695914041 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[0\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695914041 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695914041 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[0\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695914041 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695914041 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[1\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695914041 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695914041 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[1\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695914041 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695914041 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[2\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695914041 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[2\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695914041 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[2\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695914041 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[2\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695914041 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[3\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695914041 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[3\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695914041 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[3\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695914041 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[3\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695914041 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1488695914041 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.375 " "Worst-case setup slack is 1.375" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695915427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695915427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.375               0.000 u0\|lpddr2\|pll0\|pll_afi_clk  " "    1.375               0.000 u0\|lpddr2\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695915427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.208               0.000 CLOCK_125_p  " "    3.208               0.000 CLOCK_125_p " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695915427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.654               0.000 u0\|lpddr2\|pll0\|pll_avl_clk  " "    8.654               0.000 u0\|lpddr2\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695915427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.783               0.000 altera_reserved_tck  " "   11.783               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695915427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.776               0.000 CLOCK_50_B7A  " "   13.776               0.000 CLOCK_50_B7A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695915427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.242               0.000 u0\|lpddr2\|pll0\|pll_config_clk  " "   19.242               0.000 u0\|lpddr2\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695915427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.282               0.000 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   37.282               0.000 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695915427 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1488695915427 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.068 " "Worst-case hold slack is 0.068" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695916549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695916549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.068               0.000 CLOCK_125_p  " "    0.068               0.000 CLOCK_125_p " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695916549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.104               0.000 CLOCK_50_B7A  " "    0.104               0.000 CLOCK_50_B7A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695916549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 u0\|lpddr2\|pll0\|pll_avl_clk  " "    0.147               0.000 u0\|lpddr2\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695916549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.154               0.000 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.154               0.000 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695916549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.176               0.000 u0\|lpddr2\|pll0\|pll_config_clk  " "    0.176               0.000 u0\|lpddr2\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695916549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.177               0.000 altera_reserved_tck  " "    0.177               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695916549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183               0.000 u0\|lpddr2\|pll0\|pll_afi_clk  " "    0.183               0.000 u0\|lpddr2\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695916549 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1488695916549 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1488695916836 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1488695916836 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.718 " "Worst-case recovery slack is -2.718" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695916938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695916938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.718              -8.087 u0\|lpddr2\|pll0\|pll_afi_clk  " "   -2.718              -8.087 u0\|lpddr2\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695916938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.108              -4.216 u0\|lpddr2\|pll0\|pll_avl_clk  " "   -2.108              -4.216 u0\|lpddr2\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695916938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.780             -26.678 u0\|lpddr2\|pll0\|pll_config_clk  " "   -1.780             -26.678 u0\|lpddr2\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695916938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.557               0.000 CLOCK_125_p  " "    4.557               0.000 CLOCK_125_p " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695916938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.652               0.000 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.652               0.000 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695916938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.008               0.000 altera_reserved_tck  " "   13.008               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695916938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.993               0.000 CLOCK_50_B7A  " "   15.993               0.000 CLOCK_50_B7A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695916938 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1488695916938 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.255 " "Worst-case removal slack is 0.255" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695917444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695917444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.255               0.000 CLOCK_50_B7A  " "    0.255               0.000 CLOCK_50_B7A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695917444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.277               0.000 u0\|lpddr2\|pll0\|pll_avl_clk  " "    0.277               0.000 u0\|lpddr2\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695917444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.463               0.000 altera_reserved_tck  " "    0.463               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695917444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.493               0.000 u0\|lpddr2\|pll0\|pll_afi_clk  " "    0.493               0.000 u0\|lpddr2\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695917444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.549               0.000 CLOCK_125_p  " "    0.549               0.000 CLOCK_125_p " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695917444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.556               0.000 u0\|lpddr2\|pll0\|pll_config_clk  " "    0.556               0.000 u0\|lpddr2\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695917444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.828               0.000 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.828               0.000 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695917444 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1488695917444 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.063 " "Worst-case minimum pulse width slack is 1.063" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695917653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695917653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.063               0.000 u0\|lpddr2\|pll0\|pll_afi_clk  " "    1.063               0.000 u0\|lpddr2\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695917653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.149               0.000 u0\|lpddr2\|pll0\|pll_dq_write_clk  " "    1.149               0.000 u0\|lpddr2\|pll0\|pll_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695917653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.514               0.000 u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock  " "    1.514               0.000 u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695917653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695917653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.902               0.000 CLOCK_125_p  " "    2.902               0.000 CLOCK_125_p " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695917653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.493               0.000 u0\|lpddr2\|pll0\|pll_avl_clk  " "    6.493               0.000 u0\|lpddr2\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695917653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.533               0.000 CLOCK_50_B7A  " "    8.533               0.000 CLOCK_50_B7A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695917653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.336               0.000 CLOCK_50_B5B  " "    9.336               0.000 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695917653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.982               0.000 altera_reserved_tck  " "   14.982               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695917653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.887               0.000 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.887               0.000 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695917653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   22.270               0.000 u0\|lpddr2\|pll0\|pll_config_clk  " "   22.270               0.000 u0\|lpddr2\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695917653 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1488695917653 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1197 synchronizer chains. " "Report Metastability: Found 1197 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1488695918829 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1488695918829 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1197 " "Number of Synchronizer Chains Found: 1197" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1488695918829 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1488695918829 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.972 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.972" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1488695918829 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 7.117 ns " "Worst Case Available Settling Time: 7.117 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1488695918829 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1488695918829 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1488695918829 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 7.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 7.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1488695918829 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1488695918829 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1488695918829 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1488695918829 ""}
{ "Info" "0" "" "Initializing DDR database for CORE ECE423_QSYS_lpddr2_p0" {  } {  } 0 0 "Initializing DDR database for CORE ECE423_QSYS_lpddr2_p0" 0 0 "TimeQuest Timing Analyzer" 0 0 1488695920306 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: ECE423_QSYS_lpddr2_p0 INSTANCE: u0\|lpddr2" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: ECE423_QSYS_lpddr2_p0 INSTANCE: u0\|lpddr2" 0 0 "TimeQuest Timing Analyzer" 0 0 1488695925283 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 setup paths (0 violated).  Worst case slack is 1.076 " "Report Timing: Found 8 setup paths (0 violated).  Worst case slack is 1.076" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_ports \{\{DDR2LP_DQS_p\[0\]\} \{DDR2LP_DQS_p\[1\]\} \{DDR2LP_DQS_p\[2\]\} \{DDR2LP_DQS_p\[3\]\}\}\] " "-to \[get_ports \{\{DDR2LP_DQS_p\[0\]\} \{DDR2LP_DQS_p\[1\]\} \{DDR2LP_DQS_p\[2\]\} \{DDR2LP_DQS_p\[3\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1488695929679 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1488695929679 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1488695929679 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1488695929679 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|lpddr2 DQS vs CK (setup)\} " "-panel_name \{u0\|lpddr2 DQS vs CK (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1488695929679 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1488695929679 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 hold paths (0 violated).  Worst case slack is 1.089 " "Report Timing: Found 8 hold paths (0 violated).  Worst case slack is 1.089" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_ports \{\{DDR2LP_DQS_p\[0\]\} \{DDR2LP_DQS_p\[1\]\} \{DDR2LP_DQS_p\[2\]\} \{DDR2LP_DQS_p\[3\]\}\}\] " "-to \[get_ports \{\{DDR2LP_DQS_p\[0\]\} \{DDR2LP_DQS_p\[1\]\} \{DDR2LP_DQS_p\[2\]\} \{DDR2LP_DQS_p\[3\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1488695929907 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1488695929907 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1488695929907 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1488695929907 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|lpddr2 DQS vs CK (hold)\} " "-panel_name \{u0\|lpddr2 DQS vs CK (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1488695929907 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1488695929907 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.375 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.375" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:lpddr2\|*\}\] \[get_registers \{\{*:u0\|*:lpddr2\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:lpddr2\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:lpddr2\|*\}\] \[get_registers \{\{*:u0\|*:lpddr2\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:lpddr2\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1488695930273 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1488695930273 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1488695930273 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1488695930273 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|lpddr2 Core (setup)\} " "-panel_name \{u0\|lpddr2 Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1488695930273 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1488695930273 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.068 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.068" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:lpddr2\|*\}\] \[get_registers \{\{*:u0\|*:lpddr2\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:lpddr2\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:lpddr2\|*\}\] \[get_registers \{\{*:u0\|*:lpddr2\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:lpddr2\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1488695930677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1488695930677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1488695930677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1488695930677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|lpddr2 Core (hold)\} " "-panel_name \{u0\|lpddr2 Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1488695930677 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1488695930677 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (10 violated).  Worst case slack is -2.718 " "Report Timing: Found 10 recovery paths (10 violated).  Worst case slack is -2.718" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:lpddr2\|*\}\] \[get_registers \{\{*:u0\|*:lpddr2\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:lpddr2\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:lpddr2\|*\}\] \[get_registers \{\{*:u0\|*:lpddr2\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:lpddr2\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1488695930908 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1488695930908 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1488695930908 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1488695930908 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|lpddr2 Core Recovery/Removal (recovery)\} " "-panel_name \{u0\|lpddr2 Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1488695930908 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1488695930908 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.277 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.277" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:lpddr2\|*\}\] \[get_registers \{\{*:u0\|*:lpddr2\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:lpddr2\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:lpddr2\|*\}\] \[get_registers \{\{*:u0\|*:lpddr2\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:lpddr2\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1488695931163 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1488695931163 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1488695931163 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1488695931163 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|lpddr2 Core Recovery/Removal (removal)\} " "-panel_name \{u0\|lpddr2 Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1488695931163 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1488695931163 ""}
{ "Info" "0" "" "Core: ECE423_QSYS_lpddr2_p0 - Instance: u0\|lpddr2" {  } {  } 0 0 "Core: ECE423_QSYS_lpddr2_p0 - Instance: u0\|lpddr2" 0 0 "TimeQuest Timing Analyzer" 0 0 1488695931504 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "TimeQuest Timing Analyzer" 0 0 1488695931504 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV 85C Model)               \|  0.176  0.194" {  } {  } 0 0 "Address Command (Fast 1100mV 85C Model)               \|  0.176  0.194" 0 0 "TimeQuest Timing Analyzer" 0 0 1488695931505 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV 85C Model)           \|  5.397     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV 85C Model)           \|  5.397     --" 0 0 "TimeQuest Timing Analyzer" 0 0 1488695931505 ""}
{ "Info" "0" "" "Core (Fast 1100mV 85C Model)                          \|  1.375  0.068" {  } {  } 0 0 "Core (Fast 1100mV 85C Model)                          \|  1.375  0.068" 0 0 "TimeQuest Timing Analyzer" 0 0 1488695931505 ""}
{ "Warning" "0" "" "Core Recovery/Removal (Fast 1100mV 85C Model)      \| -2.718  0.277" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV 85C Model)      \| -2.718  0.277" 0 0 "TimeQuest Timing Analyzer" 0 0 1488695931505 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV 85C Model)                     \|  1.076  1.089" {  } {  } 0 0 "DQS vs CK (Fast 1100mV 85C Model)                     \|  1.076  1.089" 0 0 "TimeQuest Timing Analyzer" 0 0 1488695931505 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV 85C Model)                  \|  0.426  0.379" {  } {  } 0 0 "Read Capture (Fast 1100mV 85C Model)                  \|  0.426  0.379" 0 0 "TimeQuest Timing Analyzer" 0 0 1488695931505 ""}
{ "Info" "0" "" "Write (Fast 1100mV 85C Model)                         \|  0.281  0.281" {  } {  } 0 0 "Write (Fast 1100mV 85C Model)                         \|  0.281  0.281" 0 0 "TimeQuest Timing Analyzer" 0 0 1488695931505 ""}
{ "Critical Warning" "0" "" "DDR Timing requirements not met" {  } {  } 1 0 "DDR Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 0 1488695931506 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1488695932216 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695937429 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695937429 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695937429 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695937429 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695937429 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695937429 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695937429 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695937429 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695937429 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695937429 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695937429 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695937429 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695937429 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695937429 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695937429 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695937429 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695937429 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695937429 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695937429 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695937429 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695937429 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695937429 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695937429 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695937429 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695937429 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695937429 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695937429 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695937429 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695937429 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695937429 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695937429 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695937429 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695937429 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695937429 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695937429 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695937429 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695937429 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695937429 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695937429 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695937429 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695937429 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695937429 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695937429 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695937429 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695937429 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695937429 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695937429 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695937429 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695937429 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695937429 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695937429 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695937429 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695937429 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695937429 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695937429 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695937429 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695937429 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695937429 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695937429 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695937429 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695937429 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695937429 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695937429 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695937429 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695937429 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695937429 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695937429 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695937429 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695937429 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695937429 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|cpu\|cpu\|the_ECE423_QSYS_cpu_cpu_nios2_oci\|the_ECE423_QSYS_cpu_cpu_nios2_ocimem\|ECE423_QSYS_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_ocimem:the_ECE423_QSYS_cpu_cpu_nios2_ocimem\|ECE423_QSYS_cpu_cpu_ociram_sp_ram_module:ECE423_QSYS_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_kg91:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: u0\|cpu\|cpu\|the_ECE423_QSYS_cpu_cpu_nios2_oci\|the_ECE423_QSYS_cpu_cpu_nios2_ocimem\|ECE423_QSYS_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_ocimem:the_ECE423_QSYS_cpu_cpu_nios2_ocimem\|ECE423_QSYS_cpu_cpu_ociram_sp_ram_module:ECE423_QSYS_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_kg91:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695937429 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695937429 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695937429 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695937429 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695937429 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695937429 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695937429 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695937429 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695937429 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695937429 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695937429 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695937429 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695937429 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695937429 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695937429 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695937429 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695937429 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695937429 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695937429 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695937429 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695937429 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695937429 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|lpddr2\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695937429 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|lpddr2\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695937429 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: u0\|lpddr2\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695937429 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk " "Cell: u0\|lpddr2\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695937429 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: u0\|lpddr2\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695937429 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: u0\|lpddr2\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695937429 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|lpddr2\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695937429 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|lpddr2\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695937429 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|lpddr2\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695937429 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695937429 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695937429 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1488695937429 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1488695937429 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1488695957637 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1488695957637 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[0\]_IN (Rise) DDR2LP_DQS_p\[0\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[0\]_IN (Rise) to DDR2LP_DQS_p\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695957667 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[0\]_IN (Rise) DDR2LP_DQS_p\[0\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[0\]_IN (Rise) to DDR2LP_DQS_p\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695957667 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[1\]_IN (Rise) DDR2LP_DQS_p\[1\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[1\]_IN (Rise) to DDR2LP_DQS_p\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695957667 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[1\]_IN (Rise) DDR2LP_DQS_p\[1\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[1\]_IN (Rise) to DDR2LP_DQS_p\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695957667 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[2\]_IN (Rise) DDR2LP_DQS_p\[2\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[2\]_IN (Rise) to DDR2LP_DQS_p\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695957667 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[2\]_IN (Rise) DDR2LP_DQS_p\[2\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[2\]_IN (Rise) to DDR2LP_DQS_p\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695957667 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[3\]_IN (Rise) DDR2LP_DQS_p\[3\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[3\]_IN (Rise) to DDR2LP_DQS_p\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695957667 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[3\]_IN (Rise) DDR2LP_DQS_p\[3\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[3\]_IN (Rise) to DDR2LP_DQS_p\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695957667 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[0\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695957667 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695957667 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[0\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695957667 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695957667 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695957667 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695957667 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695957667 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695957667 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695957667 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695957667 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[1\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695957667 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695957667 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[1\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695957667 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695957667 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695957667 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695957667 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695957667 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695957667 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695957667 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695957667 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[2\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695957667 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[2\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695957667 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[2\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695957667 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[2\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695957667 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695957667 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695957667 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695957667 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695957667 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695957667 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695957667 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[3\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695957667 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[3\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695957667 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[3\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695957667 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[3\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695957667 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695957667 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695957667 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695957667 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695957667 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695957667 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695957667 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[0\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695957667 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695957667 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[0\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695957667 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695957667 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[1\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695957667 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695957667 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[1\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695957667 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695957667 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[2\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695957667 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[2\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695957667 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[2\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695957667 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[2\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695957667 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[3\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695957667 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[3\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695957667 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[3\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695957667 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[3\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1488695957667 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1488695957667 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.461 " "Worst-case setup slack is 1.461" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695959038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695959038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.461               0.000 u0\|lpddr2\|pll0\|pll_afi_clk  " "    1.461               0.000 u0\|lpddr2\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695959038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.680               0.000 CLOCK_125_p  " "    3.680               0.000 CLOCK_125_p " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695959038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.982               0.000 u0\|lpddr2\|pll0\|pll_avl_clk  " "    8.982               0.000 u0\|lpddr2\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695959038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.500               0.000 altera_reserved_tck  " "   12.500               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695959038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.385               0.000 CLOCK_50_B7A  " "   14.385               0.000 CLOCK_50_B7A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695959038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.515               0.000 u0\|lpddr2\|pll0\|pll_config_clk  " "   19.515               0.000 u0\|lpddr2\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695959038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.497               0.000 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   37.497               0.000 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695959038 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1488695959038 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.059 " "Worst-case hold slack is 0.059" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695960524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695960524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.059               0.000 CLOCK_125_p  " "    0.059               0.000 CLOCK_125_p " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695960524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.090               0.000 CLOCK_50_B7A  " "    0.090               0.000 CLOCK_50_B7A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695960524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.102               0.000 u0\|lpddr2\|pll0\|pll_avl_clk  " "    0.102               0.000 u0\|lpddr2\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695960524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.143               0.000 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.143               0.000 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695960524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.164               0.000 u0\|lpddr2\|pll0\|pll_config_clk  " "    0.164               0.000 u0\|lpddr2\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695960524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.169               0.000 altera_reserved_tck  " "    0.169               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695960524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.218               0.000 u0\|lpddr2\|pll0\|pll_afi_clk  " "    0.218               0.000 u0\|lpddr2\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695960524 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1488695960524 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1488695960890 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1488695960890 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.608 " "Worst-case recovery slack is -2.608" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695961125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695961125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.608              -7.732 u0\|lpddr2\|pll0\|pll_afi_clk  " "   -2.608              -7.732 u0\|lpddr2\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695961125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.039              -4.077 u0\|lpddr2\|pll0\|pll_avl_clk  " "   -2.039              -4.077 u0\|lpddr2\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695961125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.710             -25.630 u0\|lpddr2\|pll0\|pll_config_clk  " "   -1.710             -25.630 u0\|lpddr2\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695961125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.796               0.000 CLOCK_125_p  " "    4.796               0.000 CLOCK_125_p " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695961125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.141               0.000 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    5.141               0.000 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695961125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.590               0.000 altera_reserved_tck  " "   13.590               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695961125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.443               0.000 CLOCK_50_B7A  " "   16.443               0.000 CLOCK_50_B7A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695961125 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1488695961125 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.214 " "Worst-case removal slack is 0.214" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695961573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695961573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.214               0.000 u0\|lpddr2\|pll0\|pll_avl_clk  " "    0.214               0.000 u0\|lpddr2\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695961573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.253               0.000 CLOCK_50_B7A  " "    0.253               0.000 CLOCK_50_B7A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695961573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.414               0.000 altera_reserved_tck  " "    0.414               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695961573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454               0.000 u0\|lpddr2\|pll0\|pll_afi_clk  " "    0.454               0.000 u0\|lpddr2\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695961573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.472               0.000 CLOCK_125_p  " "    0.472               0.000 CLOCK_125_p " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695961573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.514               0.000 u0\|lpddr2\|pll0\|pll_config_clk  " "    0.514               0.000 u0\|lpddr2\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695961573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.737               0.000 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.737               0.000 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695961573 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1488695961573 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.059 " "Worst-case minimum pulse width slack is 1.059" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695961800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695961800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.059               0.000 u0\|lpddr2\|pll0\|pll_afi_clk  " "    1.059               0.000 u0\|lpddr2\|pll0\|pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695961800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.147               0.000 u0\|lpddr2\|pll0\|pll_dq_write_clk  " "    1.147               0.000 u0\|lpddr2\|pll0\|pll_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695961800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.513               0.000 u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock  " "    1.513               0.000 u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695961800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695961800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.896               0.000 CLOCK_125_p  " "    2.896               0.000 CLOCK_125_p " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695961800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.491               0.000 u0\|lpddr2\|pll0\|pll_avl_clk  " "    6.491               0.000 u0\|lpddr2\|pll0\|pll_avl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695961800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.553               0.000 CLOCK_50_B7A  " "    8.553               0.000 CLOCK_50_B7A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695961800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.286               0.000 CLOCK_50_B5B  " "    9.286               0.000 CLOCK_50_B5B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695961800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.950               0.000 altera_reserved_tck  " "   14.950               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695961800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.890               0.000 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.890               0.000 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695961800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   22.266               0.000 u0\|lpddr2\|pll0\|pll_config_clk  " "   22.266               0.000 u0\|lpddr2\|pll0\|pll_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1488695961800 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1488695961800 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1197 synchronizer chains. " "Report Metastability: Found 1197 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1488695962731 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1488695962731 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1197 " "Number of Synchronizer Chains Found: 1197" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1488695962731 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1488695962731 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.972 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.972" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1488695962731 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 7.230 ns " "Worst Case Available Settling Time: 7.230 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1488695962731 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1488695962731 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1488695962731 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1488695962731 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1488695962731 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1488695962731 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1488695962731 ""}
{ "Info" "0" "" "Initializing DDR database for CORE ECE423_QSYS_lpddr2_p0" {  } {  } 0 0 "Initializing DDR database for CORE ECE423_QSYS_lpddr2_p0" 0 0 "TimeQuest Timing Analyzer" 0 0 1488695964530 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: ECE423_QSYS_lpddr2_p0 INSTANCE: u0\|lpddr2" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: ECE423_QSYS_lpddr2_p0 INSTANCE: u0\|lpddr2" 0 0 "TimeQuest Timing Analyzer" 0 0 1488695969029 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 setup paths (0 violated).  Worst case slack is 1.072 " "Report Timing: Found 8 setup paths (0 violated).  Worst case slack is 1.072" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_ports \{\{DDR2LP_DQS_p\[0\]\} \{DDR2LP_DQS_p\[1\]\} \{DDR2LP_DQS_p\[2\]\} \{DDR2LP_DQS_p\[3\]\}\}\] " "-to \[get_ports \{\{DDR2LP_DQS_p\[0\]\} \{DDR2LP_DQS_p\[1\]\} \{DDR2LP_DQS_p\[2\]\} \{DDR2LP_DQS_p\[3\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1488695974225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1488695974225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1488695974225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1488695974225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|lpddr2 DQS vs CK (setup)\} " "-panel_name \{u0\|lpddr2 DQS vs CK (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1488695974225 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1488695974225 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 hold paths (0 violated).  Worst case slack is 1.095 " "Report Timing: Found 8 hold paths (0 violated).  Worst case slack is 1.095" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_ports \{\{DDR2LP_DQS_p\[0\]\} \{DDR2LP_DQS_p\[1\]\} \{DDR2LP_DQS_p\[2\]\} \{DDR2LP_DQS_p\[3\]\}\}\] " "-to \[get_ports \{\{DDR2LP_DQS_p\[0\]\} \{DDR2LP_DQS_p\[1\]\} \{DDR2LP_DQS_p\[2\]\} \{DDR2LP_DQS_p\[3\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1488695974628 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1488695974628 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1488695974628 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1488695974628 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|lpddr2 DQS vs CK (hold)\} " "-panel_name \{u0\|lpddr2 DQS vs CK (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1488695974628 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1488695974628 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.461 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.461" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:lpddr2\|*\}\] \[get_registers \{\{*:u0\|*:lpddr2\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:lpddr2\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:lpddr2\|*\}\] \[get_registers \{\{*:u0\|*:lpddr2\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:lpddr2\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1488695975114 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1488695975114 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1488695975114 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1488695975114 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|lpddr2 Core (setup)\} " "-panel_name \{u0\|lpddr2 Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1488695975114 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1488695975114 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.059 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.059" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:lpddr2\|*\}\] \[get_registers \{\{*:u0\|*:lpddr2\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:lpddr2\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:lpddr2\|*\}\] \[get_registers \{\{*:u0\|*:lpddr2\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:lpddr2\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1488695975687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1488695975687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1488695975687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1488695975687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|lpddr2 Core (hold)\} " "-panel_name \{u0\|lpddr2 Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1488695975687 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1488695975687 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (10 violated).  Worst case slack is -2.608 " "Report Timing: Found 10 recovery paths (10 violated).  Worst case slack is -2.608" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:lpddr2\|*\}\] \[get_registers \{\{*:u0\|*:lpddr2\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:lpddr2\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:lpddr2\|*\}\] \[get_registers \{\{*:u0\|*:lpddr2\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:lpddr2\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1488695975973 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1488695975973 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1488695975973 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1488695975973 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|lpddr2 Core Recovery/Removal (recovery)\} " "-panel_name \{u0\|lpddr2 Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1488695975973 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1488695975973 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.214 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.214" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:lpddr2\|*\}\] \[get_registers \{\{*:u0\|*:lpddr2\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:lpddr2\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:lpddr2\|*\}\] \[get_registers \{\{*:u0\|*:lpddr2\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:lpddr2\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1488695976338 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1488695976338 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1488695976338 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1488695976338 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|lpddr2 Core Recovery/Removal (removal)\} " "-panel_name \{u0\|lpddr2 Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1488695976338 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1488695976338 ""}
{ "Info" "0" "" "Core: ECE423_QSYS_lpddr2_p0 - Instance: u0\|lpddr2" {  } {  } 0 0 "Core: ECE423_QSYS_lpddr2_p0 - Instance: u0\|lpddr2" 0 0 "TimeQuest Timing Analyzer" 0 0 1488695976959 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "TimeQuest Timing Analyzer" 0 0 1488695976959 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV 0C Model)                \|  0.146  0.216" {  } {  } 0 0 "Address Command (Fast 1100mV 0C Model)                \|  0.146  0.216" 0 0 "TimeQuest Timing Analyzer" 0 0 1488695976959 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV 0C Model)            \|  5.392     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV 0C Model)            \|  5.392     --" 0 0 "TimeQuest Timing Analyzer" 0 0 1488695976960 ""}
{ "Info" "0" "" "Core (Fast 1100mV 0C Model)                           \|  1.461  0.059" {  } {  } 0 0 "Core (Fast 1100mV 0C Model)                           \|  1.461  0.059" 0 0 "TimeQuest Timing Analyzer" 0 0 1488695976960 ""}
{ "Warning" "0" "" "Core Recovery/Removal (Fast 1100mV 0C Model)       \| -2.608  0.214" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV 0C Model)       \| -2.608  0.214" 0 0 "TimeQuest Timing Analyzer" 0 0 1488695976960 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV 0C Model)                      \|  1.072  1.095" {  } {  } 0 0 "DQS vs CK (Fast 1100mV 0C Model)                      \|  1.072  1.095" 0 0 "TimeQuest Timing Analyzer" 0 0 1488695976960 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV 0C Model)                   \|   0.43  0.383" {  } {  } 0 0 "Read Capture (Fast 1100mV 0C Model)                   \|   0.43  0.383" 0 0 "TimeQuest Timing Analyzer" 0 0 1488695976960 ""}
{ "Info" "0" "" "Write (Fast 1100mV 0C Model)                          \|  0.282  0.282" {  } {  } 0 0 "Write (Fast 1100mV 0C Model)                          \|  0.282  0.282" 0 0 "TimeQuest Timing Analyzer" 0 0 1488695976960 ""}
{ "Critical Warning" "0" "" "DDR Timing requirements not met" {  } {  } 1 0 "DDR Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 0 1488695976961 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1488695989105 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1488695989110 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 13 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2991 " "Peak virtual memory: 2991 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1488695992764 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 05 01:39:52 2017 " "Processing ended: Sun Mar 05 01:39:52 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1488695992764 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:06:08 " "Elapsed time: 00:06:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1488695992764 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:06:31 " "Total CPU time (on all processors): 00:06:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1488695992764 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1488695992764 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 853 s " "Quartus Prime Full Compilation was successful. 0 errors, 853 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1488695999153 ""}
