// Seed: 506479869
module module_0 (
    input uwire id_0,
    input wand  id_1,
    input wand  id_2,
    input tri0  id_3
);
  id_5 :
  assert property (@(negedge 1) id_0)
  else $display(1, 1, id_1);
  wire id_6;
  always_latch @((0) or posedge 1) id_5 = id_3 - 1;
endmodule
module module_0 (
    input  uwire id_0,
    input  wire  id_1,
    input  tri0  id_2,
    output tri0  id_3
    , id_25,
    input  tri1  id_4,
    output tri0  id_5,
    output uwire id_6,
    input  wire  id_7,
    input  uwire id_8,
    input  tri0  id_9,
    output tri   id_10,
    input  wire  id_11,
    input  tri   id_12,
    input  tri0  id_13,
    output wand  id_14,
    output tri0  id_15,
    output tri1  id_16,
    output wand  id_17,
    input  uwire id_18,
    input  uwire module_1,
    output wor   id_20,
    input  tri0  id_21,
    input  wor   id_22,
    output uwire id_23
);
  wire id_26;
  wire id_27;
  module_0(
      id_2, id_18, id_4, id_9
  );
  tri1 id_28 = id_19;
endmodule
