/** ==================================================================
 *  @file   simcop_dma_cred.h                                                  
 *                                                                    
 *  @path   /ti/psp/iss/hal/cred_cram/cred/inc/cortexm3_sys_ape/                                                  
 *                                                                    
 *  @desc   This  File contains.                                      
 * ===================================================================
 *  Copyright (c) Texas Instruments Inc 2011, 2012                    
 *                                                                    
 *  Use of this software is controlled by the terms and conditions found
 *  in the license agreement under which this software has been supplied
 * ===================================================================*/

/* ============================================================================ 
 * TEXAS INSTRUMENTS INCORPORATED PROPRIETARY INFORMATION Property of Texas
 * Instruments For Unrestricted Internal Use Only Unauthorized reproduction
 * and/or distribution is strictly prohibited.  This product is protected
 * under copyright law and trade secret law as an unpublished work.  Created
 * 2008, (C) Copyright 2008 Texas Instruments.  All rights reserved. */

/**
 *  @Component:   SIMCOP_DMA
 *
 *  @Filename:    simcop_dma_cred.h
 *
 *  @Description: OCP port 
 *
 *  Generated by: Socrates CRED generator prototype
 *
    *//* ====================================================================== */

#ifndef __SIMCOP_DMA_CRED_H
#define __SIMCOP_DMA_CRED_H

#ifdef __cplusplus
extern "C" {
#endif

    /* 
     * Instance SIMCOP_DMA of component SIMCOP_DMA mapped in MONICA at address 0x55060200
     */

                                                                              /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BITFIELD
 *
 * @BRIEF        The bitfield must be defined according to register width
 *               of the component - 64/32/16/8
 *
    *//*------------------------------------------------------------------------ */
#undef BITFIELD
#define BITFIELD BITFIELD_32

    /* 
     *  List of Register arrays for component SIMCOP_DMA
     *
     */

    /* 
     *  List of bundle arrays for component SIMCOP_DMA
     *
     */
                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_CHAN
 *
 * @BRIEF        Bundle description is not available
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_CHAN                        0x80ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_CHAN__ELSIZE
 *
 * @BRIEF        SIMCOP_DMA_CHAN bundle array element size in Bytes
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_CHAN__ELSIZE                0x30ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_CHAN__NELEMS
 *
 * @BRIEF        SIMCOP_DMA_CHAN bundle array number of elements
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_CHAN__NELEMS                8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__IRQ
 *
 * @BRIEF        Bundle description is not available
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__IRQ                                    0x20ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__IRQ__ELSIZE
 *
 * @BRIEF        IRQ bundle array element size in Bytes
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__IRQ__ELSIZE                            0x10ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__IRQ__NELEMS
 *
 * @BRIEF        IRQ bundle array number of elements
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__IRQ__NELEMS                            2

    /* 
     *  List of bundles for component SIMCOP_DMA
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_CHAN_CTRL__OFFSET
 *
 * @BRIEF        Register SIMCOP_DMA_CHAN_CTRL offset in bundle SIMCOP_DMA_CHAN 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_CHAN_CTRL__OFFSET           0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_CHAN_SMEM_ADDR__OFFSET
 *
 * @BRIEF        Register SIMCOP_DMA_CHAN_SMEM_ADDR offset in bundle SIMCOP_DMA_CHAN 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_CHAN_SMEM_ADDR__OFFSET      0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_CHAN_SMEM_OFST__OFFSET
 *
 * @BRIEF        Register SIMCOP_DMA_CHAN_SMEM_OFST offset in bundle SIMCOP_DMA_CHAN 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_CHAN_SMEM_OFST__OFFSET      0x8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_CHAN_BUF_OFST__OFFSET
 *
 * @BRIEF        Register SIMCOP_DMA_CHAN_BUF_OFST offset in bundle SIMCOP_DMA_CHAN 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_CHAN_BUF_OFST__OFFSET       0xCul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_CHAN_BUF_ADDR__OFFSET
 *
 * @BRIEF        Register SIMCOP_DMA_CHAN_BUF_ADDR offset in bundle SIMCOP_DMA_CHAN 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_CHAN_BUF_ADDR__OFFSET       0x10ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_CHAN_BLOCK_SIZE__OFFSET
 *
 * @BRIEF        Register SIMCOP_DMA_CHAN_BLOCK_SIZE offset in bundle SIMCOP_DMA_CHAN 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_CHAN_BLOCK_SIZE__OFFSET     0x14ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_CHAN_FRAME__OFFSET
 *
 * @BRIEF        Register SIMCOP_DMA_CHAN_FRAME offset in bundle SIMCOP_DMA_CHAN 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_CHAN_FRAME__OFFSET          0x18ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_CHAN_CURRENT_BLOCK__OFFSET
 *
 * @BRIEF        Register SIMCOP_DMA_CHAN_CURRENT_BLOCK offset in bundle SIMCOP_DMA_CHAN 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_CHAN_CURRENT_BLOCK__OFFSET  0x20ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_CHAN_BLOCK_STEP__OFFSET
 *
 * @BRIEF        Register SIMCOP_DMA_CHAN_BLOCK_STEP offset in bundle SIMCOP_DMA_CHAN 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_CHAN_BLOCK_STEP__OFFSET     0x24ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__OFFSET
 *
 * @BRIEF        Register SIMCOP_DMA_IRQSTATUS_RAW offset in bundle IRQ 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__OFFSET       0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__OFFSET
 *
 * @BRIEF        Register SIMCOP_DMA_IRQSTATUS offset in bundle IRQ 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__OFFSET           0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__OFFSET
 *
 * @BRIEF        Register SIMCOP_DMA_IRQENABLE_SET offset in bundle IRQ 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__OFFSET       0x8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__OFFSET
 *
 * @BRIEF        Register SIMCOP_DMA_IRQENABLE_CLR offset in bundle IRQ 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__OFFSET       0xCul

    /* 
     * List of registers for component SIMCOP_DMA
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_REVISION
 *
 * @BRIEF        IP Revision Identifier (X.Y.R) 
 *               Used by software to track features, bugs, and compatibility 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_REVISION                    0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_HWINFO
 *
 * @BRIEF        Information about the IP module's hardware configuration, 
 *               i.e. typically the module's HDL generics. 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_HWINFO                      0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_SYSCONFIG
 *
 * @BRIEF        Clock management configuration 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_SYSCONFIG                   0x10ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQ_EOI
 *
 * @BRIEF        End Of Interrupt number specification 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQ_EOI                     0x18ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_CTRL
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_CTRL                        0x1Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW
 *
 * @BRIEF        Per-event raw interrupt status vector 
 *               Raw status is set even if event is not enabled. 
 *               Write 1 to set the (raw) status, mostly for debug. 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW               0x20ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS
 *
 * @BRIEF        Per-event "enabled" interrupt status vector 
 *               Enabled status isn't set unless event is enabled. 
 *               Write 1 to clear the status after interrupt has been 
 *               serviced (raw status gets cleared, i.e. even if not 
 *               enabled). 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS                   0x24ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET
 *
 * @BRIEF        Per-event interrupt enable bit vector 
 *               Write 1 to set (enable interrupt). 
 *               Readout equal to corresponding _CLR register. 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET               0x28ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR
 *
 * @BRIEF        Per-event interrupt enable bit vector 
 *               Write 1 to clear (disable interrupt). 
 *               Readout equal to corresponding _SET register. 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR               0x2Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_CHAN_CTRL
 *
 * @BRIEF        Logical channel control register 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_CHAN_CTRL                   0x80ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_CHAN_SMEM_ADDR
 *
 * @BRIEF        System memory address 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_CHAN_SMEM_ADDR              0x84ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_CHAN_SMEM_OFST
 *
 * @BRIEF        System memory line offset in 128-bit words. 
 *               Maximum stride = 1Mbyte 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_CHAN_SMEM_OFST              0x88ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_CHAN_BUF_OFST
 *
 * @BRIEF        SIMCOP memory line offset 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_CHAN_BUF_OFST               0x8Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_CHAN_BUF_ADDR
 *
 * @BRIEF        SIMCOP memory address 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_CHAN_BUF_ADDR               0x90ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_CHAN_BLOCK_SIZE
 *
 * @BRIEF        2D block size 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_CHAN_BLOCK_SIZE             0x94ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_CHAN_FRAME
 *
 * @BRIEF        Defines a frame. A frame is composed of 2D blocks. 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_CHAN_FRAME                  0x98ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_CHAN_CURRENT_BLOCK
 *
 * @BRIEF        SW could read the coordinates of the last transferred block. 
 *               The status is reset when the channel is enabled (change the 
 *               state of CTRL.ENABLE from 0 to 1). 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_CHAN_CURRENT_BLOCK          0xA0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_CHAN_BLOCK_STEP
 *
 * @BRIEF        Offset between 2D blocks. 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_CHAN_BLOCK_STEP             0xA4ul

    /* 
     * List of register bitfields for component SIMCOP_DMA
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_REVISION__SCHEME   
 *
 * @BRIEF        Used to distinguish between old scheme and current. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_REVISION__SCHEME       BITFIELD(31, 30)
#define SIMCOP_DMA__SIMCOP_DMA_REVISION__SCHEME__POS  30

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_REVISION__FUNC   
 *
 * @BRIEF        Function indicates a software compatible module family.   
 *               If there is no level of software compatibility a new Func 
 *               number (and hence REVISION) should be assigned. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_REVISION__FUNC         BITFIELD(27, 16)
#define SIMCOP_DMA__SIMCOP_DMA_REVISION__FUNC__POS    16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_REVISION__R_RTL   
 *
 * @BRIEF        RTL Version (R), maintained by IP design owner.  
 *               RTL follows a numbering such as X.Y.R.Z which are explained 
 *               in this table.  
 *               R changes ONLY when:  
 *               (1) PDS uploads occur which may have been due to spec 
 *               changes  
 *               (2) Bug fixes occur  
 *               (3) Resets to '0' when X or Y changes.  
 *               Design team has an internal 'Z' (customer invisible) number 
 *               which increments on every drop that happens due to DV and 
 *               RTL updates. Z resets to 0 when R increments. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_REVISION__R_RTL        BITFIELD(15, 11)
#define SIMCOP_DMA__SIMCOP_DMA_REVISION__R_RTL__POS   11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_REVISION__X_MAJOR   
 *
 * @BRIEF        Major Revision (X), maintained by IP specification owner.  
 *               X changes ONLY when:  
 *               (1) There is a major feature addition. An example would be 
 *               adding Master Mode to Utopia Level2. The Func field (or 
 *               Class/Type in old PID format) will remain the same.  
 *               X does NOT change due to:  
 *               (1) Bug fixes  
 *               (2) Change in feature parameters. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_REVISION__X_MAJOR      BITFIELD(10, 8)
#define SIMCOP_DMA__SIMCOP_DMA_REVISION__X_MAJOR__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_REVISION__CUSTOM   
 *
 * @BRIEF        Indicates a special version for a particular device. 
 *               Consequence of use may avoid use of standard Chip Support 
 *               Library (CSL) / Drivers. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_REVISION__CUSTOM       BITFIELD(7, 6)
#define SIMCOP_DMA__SIMCOP_DMA_REVISION__CUSTOM__POS  6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_REVISION__Y_MINOR   
 *
 * @BRIEF        Minor Revision (Y), maintained by IP specification owner.  
 *               Y changes ONLY when:  
 *               (1) Features are scaled (up or down). Flexibility exists in 
 *               that this feature scalability may either be represented in 
 *               the Y change or a specific register in the IP that indicates 
 *               which features are exactly available.  
 *               (2) When feature creeps from Is-Not list to Is list. But 
 *               this may not be the case once it sees silicon; in which case 
 *               X will change.  
 *               Y does NOT change due to:  
 *               (1) Bug fixes  
 *               (2) Typos or clarifications  
 *               (3) major functional/feature change/addition/deletion. 
 *               Instead these changes may be reflected via R, S, X as 
 *               applicable.  
 *               Spec owner maintains a customer-invisible number 'S' which 
 *               changes due to:  
 *               (1) Typos/clarifications  
 *               (2) Bug documentation. Note that this bug is not due to a 
 *               spec change but due to implementation. Nevertheless, the 
 *               spec tracks the IP bugs. An RTL release (say for silicon 
 *               PG1.1) that occurs due to bug fix should document the 
 *               corresponding spec number (X.Y.S) in its release notes. - 
 *               (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_REVISION__Y_MINOR      BITFIELD(5, 0)
#define SIMCOP_DMA__SIMCOP_DMA_REVISION__Y_MINOR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_HWINFO__CHAN   
 *
 * @BRIEF        Logical channels - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_HWINFO__CHAN           BITFIELD(2, 2)
#define SIMCOP_DMA__SIMCOP_DMA_HWINFO__CHAN__POS      2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_HWINFO__CONTEXT   
 *
 * @BRIEF        Maximum outstanding OCP transactions - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_HWINFO__CONTEXT        BITFIELD(1, 0)
#define SIMCOP_DMA__SIMCOP_DMA_HWINFO__CONTEXT__POS   0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_SYSCONFIG__STANDBYMODE   
 *
 * @BRIEF        Configuration of the local initiator state management mode. 
 *               By definition, initiator may generate read/write transaction 
 *               as long as it is out of STANDBY state. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_SYSCONFIG__STANDBYMODE BITFIELD(5, 4)
#define SIMCOP_DMA__SIMCOP_DMA_SYSCONFIG__STANDBYMODE__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_SYSCONFIG__SOFTRESET   
 *
 * @BRIEF        Software reset. (Optional) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_SYSCONFIG__SOFTRESET   BITFIELD(0, 0)
#define SIMCOP_DMA__SIMCOP_DMA_SYSCONFIG__SOFTRESET__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQ_EOI__LINE_NUMBER   
 *
 * @BRIEF        Software End Of Interrupt (EOI) control. Write number of 
 *               interrupt output. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQ_EOI__LINE_NUMBER   BITFIELD(1, 0)
#define SIMCOP_DMA__SIMCOP_DMA_IRQ_EOI__LINE_NUMBER__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_CTRL__BW_LIMITER   
 *
 * @BRIEF        SIMCOP DMA guarantees that there are at least BW_LIMITER 
 *               functional clock cycles between two OCP requests. 
 *               No IDLE cycles are inserted during an OCP transaction. 
 *               This parameter could be used to reduce traffic generated by 
 *               the SIMCOP DMA for non timing critical applications.  
 *               Doing so leaves more BW for other system initiators. 
 *               Default value corresponds to maximum performance. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_CTRL__BW_LIMITER       BITFIELD(31, 16)
#define SIMCOP_DMA__SIMCOP_DMA_CTRL__BW_LIMITER__POS  16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_CTRL__TAG_CNT   
 *
 * @BRIEF        Limits the outstanding transactions count. 
 *               Only tags 0 - TAG_CNT will be used by SIMCOP DMA 
 *               The maximum allowed value is 2^(SIMCOCP_DMA_GNC.CONTEXT+2)-1 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_CTRL__TAG_CNT          BITFIELD(7, 4)
#define SIMCOP_DMA__SIMCOP_DMA_CTRL__TAG_CNT__POS     4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_CTRL__POSTED_WRITES   
 *
 * @BRIEF        Select write type.  
 *               Setting depend on the used interconnect - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_CTRL__POSTED_WRITES    BITFIELD(3, 3)
#define SIMCOP_DMA__SIMCOP_DMA_CTRL__POSTED_WRITES__POS 3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_CTRL__MAX_BURST_SIZE   
 *
 * @BRIEF        Defines the maximum burst length for INCR bursts. 
 *               In case of 2D bursts, length x height is less or equal to 
 *               this value. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_CTRL__MAX_BURST_SIZE   BITFIELD(1, 0)
#define SIMCOP_DMA__SIMCOP_DMA_CTRL__MAX_BURST_SIZE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN7_FRAME_DONE_IRQ   
 *
 * @BRIEF        Channel has completed transfer of the full frame - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN7_FRAME_DONE_IRQ BITFIELD(31, 31)
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN7_FRAME_DONE_IRQ__POS 31

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN6_FRAME_DONE_IRQ   
 *
 * @BRIEF        Channel has completed transfer of the full frame - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN6_FRAME_DONE_IRQ BITFIELD(30, 30)
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN6_FRAME_DONE_IRQ__POS 30

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN5_FRAME_DONE_IRQ   
 *
 * @BRIEF        Channel has completed transfer of the full frame - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN5_FRAME_DONE_IRQ BITFIELD(29, 29)
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN5_FRAME_DONE_IRQ__POS 29

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN4_FRAME_DONE_IRQ   
 *
 * @BRIEF        Channel has completed transfer of the full frame - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN4_FRAME_DONE_IRQ BITFIELD(28, 28)
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN4_FRAME_DONE_IRQ__POS 28

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN3_FRAME_DONE_IRQ   
 *
 * @BRIEF        Channel has completed transfer of the full frame - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN3_FRAME_DONE_IRQ BITFIELD(27, 27)
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN3_FRAME_DONE_IRQ__POS 27

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN2_FRAME_DONE_IRQ   
 *
 * @BRIEF        Channel has completed transfer of the full frame - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN2_FRAME_DONE_IRQ BITFIELD(26, 26)
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN2_FRAME_DONE_IRQ__POS 26

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN1_FRAME_DONE_IRQ   
 *
 * @BRIEF        Channel has completed transfer of the full frame - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN1_FRAME_DONE_IRQ BITFIELD(25, 25)
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN1_FRAME_DONE_IRQ__POS 25

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN0_FRAME_DONE_IRQ   
 *
 * @BRIEF        Channel has completed transfer of the full frame - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN0_FRAME_DONE_IRQ BITFIELD(24, 24)
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN0_FRAME_DONE_IRQ__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN7_BLOCK_DONE_IRQ   
 *
 * @BRIEF        Channel has completed transfer of one 2D block - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN7_BLOCK_DONE_IRQ BITFIELD(23, 23)
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN7_BLOCK_DONE_IRQ__POS 23

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN6_BLOCK_DONE_IRQ   
 *
 * @BRIEF        Channel has completed transfer of one 2D block - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN6_BLOCK_DONE_IRQ BITFIELD(22, 22)
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN6_BLOCK_DONE_IRQ__POS 22

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN5_BLOCK_DONE_IRQ   
 *
 * @BRIEF        Channel has completed transfer of one 2D block - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN5_BLOCK_DONE_IRQ BITFIELD(21, 21)
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN5_BLOCK_DONE_IRQ__POS 21

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN4_BLOCK_DONE_IRQ   
 *
 * @BRIEF        Channel has completed transfer of one 2D block - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN4_BLOCK_DONE_IRQ BITFIELD(20, 20)
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN4_BLOCK_DONE_IRQ__POS 20

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN3_BLOCK_DONE_IRQ   
 *
 * @BRIEF        Channel has completed transfer of one 2D block - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN3_BLOCK_DONE_IRQ BITFIELD(19, 19)
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN3_BLOCK_DONE_IRQ__POS 19

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN2_BLOCK_DONE_IRQ   
 *
 * @BRIEF        Channel has completed transfer of one 2D block - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN2_BLOCK_DONE_IRQ BITFIELD(18, 18)
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN2_BLOCK_DONE_IRQ__POS 18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN1_BLOCK_DONE_IRQ   
 *
 * @BRIEF        Channel has completed transfer of one 2D block - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN1_BLOCK_DONE_IRQ BITFIELD(17, 17)
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN1_BLOCK_DONE_IRQ__POS 17

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN0_BLOCK_DONE_IRQ   
 *
 * @BRIEF        Channel has completed transfer of one 2D block - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN0_BLOCK_DONE_IRQ BITFIELD(16, 16)
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN0_BLOCK_DONE_IRQ__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__OCP_ERR   
 *
 * @BRIEF        OCP error - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__OCP_ERR BITFIELD(0, 0)
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__OCP_ERR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN7_FRAME_DONE_IRQ   
 *
 * @BRIEF        Channel has completed transfer of the full frame - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN7_FRAME_DONE_IRQ BITFIELD(31, 31)
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN7_FRAME_DONE_IRQ__POS 31

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN6_FRAME_DONE_IRQ   
 *
 * @BRIEF        Channel has completed transfer of the full frame - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN6_FRAME_DONE_IRQ BITFIELD(30, 30)
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN6_FRAME_DONE_IRQ__POS 30

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN5_FRAME_DONE_IRQ   
 *
 * @BRIEF        Channel has completed transfer of the full frame - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN5_FRAME_DONE_IRQ BITFIELD(29, 29)
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN5_FRAME_DONE_IRQ__POS 29

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN4_FRAME_DONE_IRQ   
 *
 * @BRIEF        Channel has completed transfer of the full frame - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN4_FRAME_DONE_IRQ BITFIELD(28, 28)
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN4_FRAME_DONE_IRQ__POS 28

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN3_FRAME_DONE_IRQ   
 *
 * @BRIEF        Channel has completed transfer of the full frame - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN3_FRAME_DONE_IRQ BITFIELD(27, 27)
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN3_FRAME_DONE_IRQ__POS 27

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN2_FRAME_DONE_IRQ   
 *
 * @BRIEF        Channel has completed transfer of the full frame - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN2_FRAME_DONE_IRQ BITFIELD(26, 26)
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN2_FRAME_DONE_IRQ__POS 26

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN1_FRAME_DONE_IRQ   
 *
 * @BRIEF        Channel has completed transfer of the full frame - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN1_FRAME_DONE_IRQ BITFIELD(25, 25)
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN1_FRAME_DONE_IRQ__POS 25

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN0_FRAME_DONE_IRQ   
 *
 * @BRIEF        Channel has completed transfer of the full frame - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN0_FRAME_DONE_IRQ BITFIELD(24, 24)
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN0_FRAME_DONE_IRQ__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN7_BLOCK_DONE_IRQ   
 *
 * @BRIEF        Channel has completed transfer of one 2D block - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN7_BLOCK_DONE_IRQ BITFIELD(23, 23)
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN7_BLOCK_DONE_IRQ__POS 23

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN6_BLOCK_DONE_IRQ   
 *
 * @BRIEF        Channel has completed transfer of one 2D block - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN6_BLOCK_DONE_IRQ BITFIELD(22, 22)
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN6_BLOCK_DONE_IRQ__POS 22

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN5_BLOCK_DONE_IRQ   
 *
 * @BRIEF        Channel has completed transfer of one 2D block - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN5_BLOCK_DONE_IRQ BITFIELD(21, 21)
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN5_BLOCK_DONE_IRQ__POS 21

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN4_BLOCK_DONE_IRQ   
 *
 * @BRIEF        Channel has completed transfer of one 2D block - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN4_BLOCK_DONE_IRQ BITFIELD(20, 20)
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN4_BLOCK_DONE_IRQ__POS 20

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN3_BLOCK_DONE_IRQ   
 *
 * @BRIEF        Channel has completed transfer of one 2D block - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN3_BLOCK_DONE_IRQ BITFIELD(19, 19)
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN3_BLOCK_DONE_IRQ__POS 19

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN2_BLOCK_DONE_IRQ   
 *
 * @BRIEF        Channel has completed transfer of one 2D block - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN2_BLOCK_DONE_IRQ BITFIELD(18, 18)
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN2_BLOCK_DONE_IRQ__POS 18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN1_BLOCK_DONE_IRQ   
 *
 * @BRIEF        Channel has completed transfer of one 2D block - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN1_BLOCK_DONE_IRQ BITFIELD(17, 17)
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN1_BLOCK_DONE_IRQ__POS 17

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN0_BLOCK_DONE_IRQ   
 *
 * @BRIEF        Channel has completed transfer of one 2D block - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN0_BLOCK_DONE_IRQ BITFIELD(16, 16)
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN0_BLOCK_DONE_IRQ__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__OCP_ERR   
 *
 * @BRIEF        OCP error - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__OCP_ERR     BITFIELD(0, 0)
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__OCP_ERR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN7_FRAME_DONE_IRQ   
 *
 * @BRIEF        Channel has completed transfer of the full frame - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN7_FRAME_DONE_IRQ BITFIELD(31, 31)
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN7_FRAME_DONE_IRQ__POS 31

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN6_FRAME_DONE_IRQ   
 *
 * @BRIEF        Channel has completed transfer of the full frame - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN6_FRAME_DONE_IRQ BITFIELD(30, 30)
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN6_FRAME_DONE_IRQ__POS 30

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN5_FRAME_DONE_IRQ   
 *
 * @BRIEF        Channel has completed transfer of the full frame - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN5_FRAME_DONE_IRQ BITFIELD(29, 29)
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN5_FRAME_DONE_IRQ__POS 29

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN4_FRAME_DONE_IRQ   
 *
 * @BRIEF        Channel has completed transfer of the full frame - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN4_FRAME_DONE_IRQ BITFIELD(28, 28)
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN4_FRAME_DONE_IRQ__POS 28

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN3_FRAME_DONE_IRQ   
 *
 * @BRIEF        Channel has completed transfer of the full frame - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN3_FRAME_DONE_IRQ BITFIELD(27, 27)
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN3_FRAME_DONE_IRQ__POS 27

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN2_FRAME_DONE_IRQ   
 *
 * @BRIEF        Channel has completed transfer of the full frame - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN2_FRAME_DONE_IRQ BITFIELD(26, 26)
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN2_FRAME_DONE_IRQ__POS 26

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN1_FRAME_DONE_IRQ   
 *
 * @BRIEF        Channel has completed transfer of the full frame - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN1_FRAME_DONE_IRQ BITFIELD(25, 25)
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN1_FRAME_DONE_IRQ__POS 25

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN0_FRAME_DONE_IRQ   
 *
 * @BRIEF        Channel has completed transfer of the full frame - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN0_FRAME_DONE_IRQ BITFIELD(24, 24)
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN0_FRAME_DONE_IRQ__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN7_BLOCK_DONE_IRQ   
 *
 * @BRIEF        Channel has completed transfer of one 2D block - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN7_BLOCK_DONE_IRQ BITFIELD(23, 23)
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN7_BLOCK_DONE_IRQ__POS 23

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN6_BLOCK_DONE_IRQ   
 *
 * @BRIEF        Channel has completed transfer of one 2D block - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN6_BLOCK_DONE_IRQ BITFIELD(22, 22)
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN6_BLOCK_DONE_IRQ__POS 22

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN5_BLOCK_DONE_IRQ   
 *
 * @BRIEF        Channel has completed transfer of one 2D block - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN5_BLOCK_DONE_IRQ BITFIELD(21, 21)
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN5_BLOCK_DONE_IRQ__POS 21

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN4_BLOCK_DONE_IRQ   
 *
 * @BRIEF        Channel has completed transfer of one 2D block - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN4_BLOCK_DONE_IRQ BITFIELD(20, 20)
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN4_BLOCK_DONE_IRQ__POS 20

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN3_BLOCK_DONE_IRQ   
 *
 * @BRIEF        Channel has completed transfer of one 2D block - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN3_BLOCK_DONE_IRQ BITFIELD(19, 19)
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN3_BLOCK_DONE_IRQ__POS 19

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN2_BLOCK_DONE_IRQ   
 *
 * @BRIEF        Channel has completed transfer of one 2D block - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN2_BLOCK_DONE_IRQ BITFIELD(18, 18)
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN2_BLOCK_DONE_IRQ__POS 18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN1_BLOCK_DONE_IRQ   
 *
 * @BRIEF        Channel has completed transfer of one 2D block - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN1_BLOCK_DONE_IRQ BITFIELD(17, 17)
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN1_BLOCK_DONE_IRQ__POS 17

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN0_BLOCK_DONE_IRQ   
 *
 * @BRIEF        Channel has completed transfer of one 2D block - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN0_BLOCK_DONE_IRQ BITFIELD(16, 16)
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN0_BLOCK_DONE_IRQ__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__OCP_ERR   
 *
 * @BRIEF        OCP error - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__OCP_ERR BITFIELD(0, 0)
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__OCP_ERR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN7_FRAME_DONE_IRQ   
 *
 * @BRIEF        Channel has completed transfer of the full frame - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN7_FRAME_DONE_IRQ BITFIELD(31, 31)
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN7_FRAME_DONE_IRQ__POS 31

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN6_FRAME_DONE_IRQ   
 *
 * @BRIEF        Channel has completed transfer of the full frame - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN6_FRAME_DONE_IRQ BITFIELD(30, 30)
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN6_FRAME_DONE_IRQ__POS 30

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN5_FRAME_DONE_IRQ   
 *
 * @BRIEF        Channel has completed transfer of the full frame - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN5_FRAME_DONE_IRQ BITFIELD(29, 29)
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN5_FRAME_DONE_IRQ__POS 29

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN4_FRAME_DONE_IRQ   
 *
 * @BRIEF        Channel has completed transfer of the full frame - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN4_FRAME_DONE_IRQ BITFIELD(28, 28)
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN4_FRAME_DONE_IRQ__POS 28

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN3_FRAME_DONE_IRQ   
 *
 * @BRIEF        Channel has completed transfer of the full frame - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN3_FRAME_DONE_IRQ BITFIELD(27, 27)
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN3_FRAME_DONE_IRQ__POS 27

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN2_FRAME_DONE_IRQ   
 *
 * @BRIEF        Channel has completed transfer of the full frame - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN2_FRAME_DONE_IRQ BITFIELD(26, 26)
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN2_FRAME_DONE_IRQ__POS 26

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN1_FRAME_DONE_IRQ   
 *
 * @BRIEF        Channel has completed transfer of the full frame - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN1_FRAME_DONE_IRQ BITFIELD(25, 25)
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN1_FRAME_DONE_IRQ__POS 25

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN0_FRAME_DONE_IRQ   
 *
 * @BRIEF        Channel has completed transfer of the full frame - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN0_FRAME_DONE_IRQ BITFIELD(24, 24)
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN0_FRAME_DONE_IRQ__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN7_BLOCK_DONE_IRQ   
 *
 * @BRIEF        Channel has completed transfer of one 2D block - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN7_BLOCK_DONE_IRQ BITFIELD(23, 23)
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN7_BLOCK_DONE_IRQ__POS 23

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN6_BLOCK_DONE_IRQ   
 *
 * @BRIEF        Channel has completed transfer of one 2D block - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN6_BLOCK_DONE_IRQ BITFIELD(22, 22)
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN6_BLOCK_DONE_IRQ__POS 22

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN5_BLOCK_DONE_IRQ   
 *
 * @BRIEF        Channel has completed transfer of one 2D block - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN5_BLOCK_DONE_IRQ BITFIELD(21, 21)
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN5_BLOCK_DONE_IRQ__POS 21

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN4_BLOCK_DONE_IRQ   
 *
 * @BRIEF        Channel has completed transfer of one 2D block - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN4_BLOCK_DONE_IRQ BITFIELD(20, 20)
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN4_BLOCK_DONE_IRQ__POS 20

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN3_BLOCK_DONE_IRQ   
 *
 * @BRIEF        Channel has completed transfer of one 2D block - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN3_BLOCK_DONE_IRQ BITFIELD(19, 19)
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN3_BLOCK_DONE_IRQ__POS 19

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN2_BLOCK_DONE_IRQ   
 *
 * @BRIEF        Channel has completed transfer of one 2D block - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN2_BLOCK_DONE_IRQ BITFIELD(18, 18)
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN2_BLOCK_DONE_IRQ__POS 18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN1_BLOCK_DONE_IRQ   
 *
 * @BRIEF        Channel has completed transfer of one 2D block - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN1_BLOCK_DONE_IRQ BITFIELD(17, 17)
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN1_BLOCK_DONE_IRQ__POS 17

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN0_BLOCK_DONE_IRQ   
 *
 * @BRIEF        Channel has completed transfer of one 2D block - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN0_BLOCK_DONE_IRQ BITFIELD(16, 16)
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN0_BLOCK_DONE_IRQ__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__OCP_ERR   
 *
 * @BRIEF        OCP error - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__OCP_ERR BITFIELD(0, 0)
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__OCP_ERR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_CHAN_CTRL__HWSTOP   
 *
 * @BRIEF        DMA logical channel HW synchronization. 
 *               Controls generation of the DONE pulse for the logical 
 *               channel 
 *               Only the values listed below are allowed.  
 *               Other values lead to undefined behavior. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_CHAN_CTRL__HWSTOP      BITFIELD(22, 20)
#define SIMCOP_DMA__SIMCOP_DMA_CHAN_CTRL__HWSTOP__POS 20

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_CHAN_CTRL__HWSTART   
 *
 * @BRIEF        DMA logical channel HW synchronization. 
 *               Controls sensitivity of the logical channel on a START pulse 
 *               Only the values listed below are allowed.  
 *               Other values lead to undefined behavior. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_CHAN_CTRL__HWSTART     BITFIELD(19, 17)
#define SIMCOP_DMA__SIMCOP_DMA_CHAN_CTRL__HWSTART__POS 17

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_CHAN_CTRL__LINKED   
 *
 * @BRIEF        DMA logical channel linking. 
 *               Only the values listed below are allowed.  
 *               Other values lead to undefined behavior. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_CHAN_CTRL__LINKED      BITFIELD(16, 12)
#define SIMCOP_DMA__SIMCOP_DMA_CHAN_CTRL__LINKED__POS 12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_CHAN_CTRL__GRID   
 *
 * @BRIEF        Selects the grid to be used when TILERMODE=1 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_CHAN_CTRL__GRID        BITFIELD(8, 7)
#define SIMCOP_DMA__SIMCOP_DMA_CHAN_CTRL__GRID__POS   7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_CHAN_CTRL__TILERMODE   
 *
 * @BRIEF        Selects OCP transaction breakdown algorithm - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_CHAN_CTRL__TILERMODE   BITFIELD(6, 6)
#define SIMCOP_DMA__SIMCOP_DMA_CHAN_CTRL__TILERMODE__POS 6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_CHAN_CTRL__DIR   
 *
 * @BRIEF        Transfer direction - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_CHAN_CTRL__DIR         BITFIELD(5, 5)
#define SIMCOP_DMA__SIMCOP_DMA_CHAN_CTRL__DIR__POS    5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_CHAN_CTRL__STATUS   
 *
 * @BRIEF        SW could poll this bit to know the state of the channel - 
 *               (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_CHAN_CTRL__STATUS      BITFIELD(4, 3)
#define SIMCOP_DMA__SIMCOP_DMA_CHAN_CTRL__STATUS__POS 3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_CHAN_CTRL__SWTRIGGER   
 *
 * @BRIEF        Software trigger of the DMA channel. 
 *               Read of this register always returns 0. - (WO) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_CHAN_CTRL__SWTRIGGER   BITFIELD(2, 2)
#define SIMCOP_DMA__SIMCOP_DMA_CHAN_CTRL__SWTRIGGER__POS 2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_CHAN_CTRL__DISABLE   
 *
 * @BRIEF        Disable control of the logical channel. 
 *               Read of this register always returns 0. - (WO) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_CHAN_CTRL__DISABLE     BITFIELD(1, 1)
#define SIMCOP_DMA__SIMCOP_DMA_CHAN_CTRL__DISABLE__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_CHAN_CTRL__ENABLE   
 *
 * @BRIEF        Enable control of the logical channel. 
 *               Read of this register always returns 0. - (WO) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_CHAN_CTRL__ENABLE      BITFIELD(0, 0)
#define SIMCOP_DMA__SIMCOP_DMA_CHAN_CTRL__ENABLE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_CHAN_SMEM_ADDR__ADDR   
 *
 * @BRIEF        Address in 128-bit words - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_CHAN_SMEM_ADDR__ADDR   BITFIELD(31, 4)
#define SIMCOP_DMA__SIMCOP_DMA_CHAN_SMEM_ADDR__ADDR__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_CHAN_SMEM_OFST__OFST   
 *
 * @BRIEF        Line offset. 
 *               In 128-bit words. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_CHAN_SMEM_OFST__OFST   BITFIELD(19, 4)
#define SIMCOP_DMA__SIMCOP_DMA_CHAN_SMEM_OFST__OFST__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_CHAN_BUF_OFST__OFST   
 *
 * @BRIEF        Line offset. 
 *               In 128-bit words. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_CHAN_BUF_OFST__OFST    BITFIELD(23, 4)
#define SIMCOP_DMA__SIMCOP_DMA_CHAN_BUF_OFST__OFST__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_CHAN_BUF_ADDR__ADDR   
 *
 * @BRIEF        Address in 128-bit words. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_CHAN_BUF_ADDR__ADDR    BITFIELD(23, 4)
#define SIMCOP_DMA__SIMCOP_DMA_CHAN_BUF_ADDR__ADDR__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_CHAN_BLOCK_SIZE__YNUM   
 *
 * @BRIEF        Height, in lines, per 2D block 
 *               Valid values are 1- 8191. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_CHAN_BLOCK_SIZE__YNUM  BITFIELD(28, 16)
#define SIMCOP_DMA__SIMCOP_DMA_CHAN_BLOCK_SIZE__YNUM__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_CHAN_BLOCK_SIZE__XNUM   
 *
 * @BRIEF        Width, in 128-bit words, per 2D block. 
 *               Valid values are 1-1023, that corresponds to 16 bytes to 
 *               16kBytes. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_CHAN_BLOCK_SIZE__XNUM  BITFIELD(13, 4)
#define SIMCOP_DMA__SIMCOP_DMA_CHAN_BLOCK_SIZE__XNUM__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_CHAN_FRAME__YCNT   
 *
 * @BRIEF        Vertical count of 2D blocks per frame. 
 *               Valid values are 1-1023 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_CHAN_FRAME__YCNT       BITFIELD(25, 16)
#define SIMCOP_DMA__SIMCOP_DMA_CHAN_FRAME__YCNT__POS  16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_CHAN_FRAME__XCNT   
 *
 * @BRIEF        Horizontal count of 2D blocks per frame. 
 *               Valid values are 1-1023 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_CHAN_FRAME__XCNT       BITFIELD(9, 0)
#define SIMCOP_DMA__SIMCOP_DMA_CHAN_FRAME__XCNT__POS  0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_CHAN_CURRENT_BLOCK__BY   
 *
 * @BRIEF        Vertical position of the last transferred 2D block in the 
 *               frame. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_CHAN_CURRENT_BLOCK__BY BITFIELD(25, 16)
#define SIMCOP_DMA__SIMCOP_DMA_CHAN_CURRENT_BLOCK__BY__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_CHAN_CURRENT_BLOCK__BX   
 *
 * @BRIEF        Horizontal position of the last transferred 2D block in the 
 *               frame. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_CHAN_CURRENT_BLOCK__BX BITFIELD(9, 0)
#define SIMCOP_DMA__SIMCOP_DMA_CHAN_CURRENT_BLOCK__BX__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_CHAN_BLOCK_STEP__YSTEP   
 *
 * @BRIEF        Vertical offset, in lines, between rows of 2D blocks. 
 *               For contiguous 2D blocks YSTEP=YNUM 
 *               Valid values are -8192 to +8191. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_CHAN_BLOCK_STEP__YSTEP BITFIELD(29, 16)
#define SIMCOP_DMA__SIMCOP_DMA_CHAN_BLOCK_STEP__YSTEP__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_CHAN_BLOCK_STEP__XSTEP   
 *
 * @BRIEF        Horizontal offset, in 128-bit words, between 2D block 
 *               columns. 
 *               For contiguous 2D blocks XSTEP=XNUM 
 *               Valid values are -1024 to +1023, that corresponds to 16 
 *               bytes to 16kBytes. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_CHAN_BLOCK_STEP__XSTEP BITFIELD(14, 4)
#define SIMCOP_DMA__SIMCOP_DMA_CHAN_BLOCK_STEP__XSTEP__POS 4

    /* 
     * List of register bitfields values for component SIMCOP_DMA
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_REVISION__SCHEME__LEGACY
 *
 * @BRIEF        Legacy ASP or WTBU scheme - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_REVISION__SCHEME__LEGACY 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_REVISION__SCHEME__H08
 *
 * @BRIEF        Highlander 0.8 scheme - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_REVISION__SCHEME__H08  0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_REVISION__CUSTOM__STANDARD
 *
 * @BRIEF        Non custom (standard) revision - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_REVISION__CUSTOM__STANDARD 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_HWINFO__CHAN__FOUR
 *
 * @BRIEF        4 - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_HWINFO__CHAN__FOUR     0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_HWINFO__CHAN__EIGHT
 *
 * @BRIEF        8 - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_HWINFO__CHAN__EIGHT    0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_HWINFO__CONTEXT__FOUR
 *
 * @BRIEF        4 - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_HWINFO__CONTEXT__FOUR  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_HWINFO__CONTEXT__EIGHT
 *
 * @BRIEF        8 - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_HWINFO__CONTEXT__EIGHT 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_HWINFO__CONTEXT__SIXTEEN
 *
 * @BRIEF        16 - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_HWINFO__CONTEXT__SIXTEEN 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_SYSCONFIG__STANDBYMODE__FORCE
 *
 * @BRIEF        Force-standby mode: local initiator is unconditionally 
 *               placed in standby state. 
 *               Backup mode, for debug only. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_SYSCONFIG__STANDBYMODE__FORCE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_SYSCONFIG__STANDBYMODE__NO
 *
 * @BRIEF        No-standby mode: local initiator is unconditionally placed 
 *               out of standby state. 
 *               Backup mode, for debug only. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_SYSCONFIG__STANDBYMODE__NO 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_SYSCONFIG__STANDBYMODE__SMART1
 *
 * @BRIEF        Smart standby mode. 
 *               Check functional specification for details. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_SYSCONFIG__STANDBYMODE__SMART1 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_SYSCONFIG__STANDBYMODE__SMART2
 *
 * @BRIEF        Smart standby mode. 
 *               Check functional specification for details. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_SYSCONFIG__STANDBYMODE__SMART2 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_SYSCONFIG__SOFTRESET__DONE
 *
 * @BRIEF        Reset done, no pending action - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_SYSCONFIG__SOFTRESET__DONE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_SYSCONFIG__SOFTRESET__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_SYSCONFIG__SOFTRESET__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_SYSCONFIG__SOFTRESET__RESET
 *
 * @BRIEF        Initiate software reset - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_SYSCONFIG__SOFTRESET__RESET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_SYSCONFIG__SOFTRESET__PENDING
 *
 * @BRIEF        Reset (software or other) ongoing - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_SYSCONFIG__SOFTRESET__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQ_EOI__LINE_NUMBER__READ0
 *
 * @BRIEF        Reads always 0 (no EOI memory) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQ_EOI__LINE_NUMBER__READ0 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQ_EOI__LINE_NUMBER__EOI0
 *
 * @BRIEF        EOI for interrupt output line #0 - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQ_EOI__LINE_NUMBER__EOI0 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQ_EOI__LINE_NUMBER__EOI1
 *
 * @BRIEF        EOI for interrupt output line #1 - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQ_EOI__LINE_NUMBER__EOI1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_CTRL__POSTED_WRITES__NON_POSTED
 *
 * @BRIEF        Only non posted writes are generated - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_CTRL__POSTED_WRITES__NON_POSTED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_CTRL__POSTED_WRITES__POSTED
 *
 * @BRIEF        Only posted writes are generated - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_CTRL__POSTED_WRITES__POSTED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_CTRL__MAX_BURST_SIZE__ONE
 *
 * @BRIEF        Single requests only - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_CTRL__MAX_BURST_SIZE__ONE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_CTRL__MAX_BURST_SIZE__TWO
 *
 * @BRIEF        less or equal to 2 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_CTRL__MAX_BURST_SIZE__TWO 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_CTRL__MAX_BURST_SIZE__FOUR
 *
 * @BRIEF        less or equal to 4 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_CTRL__MAX_BURST_SIZE__FOUR 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_CTRL__MAX_BURST_SIZE__EIGHT
 *
 * @BRIEF        less or equal to 8 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_CTRL__MAX_BURST_SIZE__EIGHT 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN7_FRAME_DONE_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN7_FRAME_DONE_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN7_FRAME_DONE_IRQ__NOEVENT
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN7_FRAME_DONE_IRQ__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN7_FRAME_DONE_IRQ__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN7_FRAME_DONE_IRQ__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN7_FRAME_DONE_IRQ__SET
 *
 * @BRIEF        Set event (debug) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN7_FRAME_DONE_IRQ__SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN6_FRAME_DONE_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN6_FRAME_DONE_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN6_FRAME_DONE_IRQ__NOEVENT
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN6_FRAME_DONE_IRQ__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN6_FRAME_DONE_IRQ__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN6_FRAME_DONE_IRQ__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN6_FRAME_DONE_IRQ__SET
 *
 * @BRIEF        Set event (debug) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN6_FRAME_DONE_IRQ__SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN5_FRAME_DONE_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN5_FRAME_DONE_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN5_FRAME_DONE_IRQ__NOEVENT
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN5_FRAME_DONE_IRQ__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN5_FRAME_DONE_IRQ__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN5_FRAME_DONE_IRQ__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN5_FRAME_DONE_IRQ__SET
 *
 * @BRIEF        Set event (debug) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN5_FRAME_DONE_IRQ__SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN4_FRAME_DONE_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN4_FRAME_DONE_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN4_FRAME_DONE_IRQ__NOEVENT
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN4_FRAME_DONE_IRQ__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN4_FRAME_DONE_IRQ__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN4_FRAME_DONE_IRQ__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN4_FRAME_DONE_IRQ__SET
 *
 * @BRIEF        Set event (debug) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN4_FRAME_DONE_IRQ__SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN3_FRAME_DONE_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN3_FRAME_DONE_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN3_FRAME_DONE_IRQ__NOEVENT
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN3_FRAME_DONE_IRQ__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN3_FRAME_DONE_IRQ__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN3_FRAME_DONE_IRQ__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN3_FRAME_DONE_IRQ__SET
 *
 * @BRIEF        Set event (debug) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN3_FRAME_DONE_IRQ__SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN2_FRAME_DONE_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN2_FRAME_DONE_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN2_FRAME_DONE_IRQ__NOEVENT
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN2_FRAME_DONE_IRQ__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN2_FRAME_DONE_IRQ__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN2_FRAME_DONE_IRQ__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN2_FRAME_DONE_IRQ__SET
 *
 * @BRIEF        Set event (debug) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN2_FRAME_DONE_IRQ__SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN1_FRAME_DONE_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN1_FRAME_DONE_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN1_FRAME_DONE_IRQ__NOEVENT
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN1_FRAME_DONE_IRQ__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN1_FRAME_DONE_IRQ__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN1_FRAME_DONE_IRQ__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN1_FRAME_DONE_IRQ__SET
 *
 * @BRIEF        Set event (debug) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN1_FRAME_DONE_IRQ__SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN0_FRAME_DONE_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN0_FRAME_DONE_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN0_FRAME_DONE_IRQ__NOEVENT
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN0_FRAME_DONE_IRQ__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN0_FRAME_DONE_IRQ__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN0_FRAME_DONE_IRQ__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN0_FRAME_DONE_IRQ__SET
 *
 * @BRIEF        Set event (debug) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN0_FRAME_DONE_IRQ__SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN7_BLOCK_DONE_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN7_BLOCK_DONE_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN7_BLOCK_DONE_IRQ__NOEVENT
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN7_BLOCK_DONE_IRQ__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN7_BLOCK_DONE_IRQ__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN7_BLOCK_DONE_IRQ__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN7_BLOCK_DONE_IRQ__SET
 *
 * @BRIEF        Set event (debug) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN7_BLOCK_DONE_IRQ__SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN6_BLOCK_DONE_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN6_BLOCK_DONE_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN6_BLOCK_DONE_IRQ__NOEVENT
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN6_BLOCK_DONE_IRQ__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN6_BLOCK_DONE_IRQ__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN6_BLOCK_DONE_IRQ__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN6_BLOCK_DONE_IRQ__SET
 *
 * @BRIEF        Set event (debug) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN6_BLOCK_DONE_IRQ__SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN5_BLOCK_DONE_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN5_BLOCK_DONE_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN5_BLOCK_DONE_IRQ__NOEVENT
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN5_BLOCK_DONE_IRQ__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN5_BLOCK_DONE_IRQ__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN5_BLOCK_DONE_IRQ__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN5_BLOCK_DONE_IRQ__SET
 *
 * @BRIEF        Set event (debug) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN5_BLOCK_DONE_IRQ__SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN4_BLOCK_DONE_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN4_BLOCK_DONE_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN4_BLOCK_DONE_IRQ__NOEVENT
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN4_BLOCK_DONE_IRQ__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN4_BLOCK_DONE_IRQ__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN4_BLOCK_DONE_IRQ__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN4_BLOCK_DONE_IRQ__SET
 *
 * @BRIEF        Set event (debug) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN4_BLOCK_DONE_IRQ__SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN3_BLOCK_DONE_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN3_BLOCK_DONE_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN3_BLOCK_DONE_IRQ__NOEVENT
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN3_BLOCK_DONE_IRQ__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN3_BLOCK_DONE_IRQ__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN3_BLOCK_DONE_IRQ__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN3_BLOCK_DONE_IRQ__SET
 *
 * @BRIEF        Set event (debug) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN3_BLOCK_DONE_IRQ__SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN2_BLOCK_DONE_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN2_BLOCK_DONE_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN2_BLOCK_DONE_IRQ__NOEVENT
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN2_BLOCK_DONE_IRQ__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN2_BLOCK_DONE_IRQ__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN2_BLOCK_DONE_IRQ__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN2_BLOCK_DONE_IRQ__SET
 *
 * @BRIEF        Set event (debug) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN2_BLOCK_DONE_IRQ__SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN1_BLOCK_DONE_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN1_BLOCK_DONE_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN1_BLOCK_DONE_IRQ__NOEVENT
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN1_BLOCK_DONE_IRQ__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN1_BLOCK_DONE_IRQ__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN1_BLOCK_DONE_IRQ__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN1_BLOCK_DONE_IRQ__SET
 *
 * @BRIEF        Set event (debug) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN1_BLOCK_DONE_IRQ__SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN0_BLOCK_DONE_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN0_BLOCK_DONE_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN0_BLOCK_DONE_IRQ__NOEVENT
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN0_BLOCK_DONE_IRQ__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN0_BLOCK_DONE_IRQ__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN0_BLOCK_DONE_IRQ__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN0_BLOCK_DONE_IRQ__SET
 *
 * @BRIEF        Set event (debug) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__CHAN0_BLOCK_DONE_IRQ__SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__OCP_ERR__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__OCP_ERR__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__OCP_ERR__NOEVENT
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__OCP_ERR__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__OCP_ERR__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__OCP_ERR__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__OCP_ERR__SET
 *
 * @BRIEF        Set event (debug) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS_RAW__OCP_ERR__SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN7_FRAME_DONE_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN7_FRAME_DONE_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN7_FRAME_DONE_IRQ__NOEVENT
 *
 * @BRIEF        No (enabled) event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN7_FRAME_DONE_IRQ__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN7_FRAME_DONE_IRQ__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN7_FRAME_DONE_IRQ__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN7_FRAME_DONE_IRQ__CLEAR
 *
 * @BRIEF        Clear (raw) event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN7_FRAME_DONE_IRQ__CLEAR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN6_FRAME_DONE_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN6_FRAME_DONE_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN6_FRAME_DONE_IRQ__NOEVENT
 *
 * @BRIEF        No (enabled) event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN6_FRAME_DONE_IRQ__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN6_FRAME_DONE_IRQ__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN6_FRAME_DONE_IRQ__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN6_FRAME_DONE_IRQ__CLEAR
 *
 * @BRIEF        Clear (raw) event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN6_FRAME_DONE_IRQ__CLEAR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN5_FRAME_DONE_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN5_FRAME_DONE_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN5_FRAME_DONE_IRQ__NOEVENT
 *
 * @BRIEF        No (enabled) event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN5_FRAME_DONE_IRQ__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN5_FRAME_DONE_IRQ__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN5_FRAME_DONE_IRQ__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN5_FRAME_DONE_IRQ__CLEAR
 *
 * @BRIEF        Clear (raw) event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN5_FRAME_DONE_IRQ__CLEAR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN4_FRAME_DONE_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN4_FRAME_DONE_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN4_FRAME_DONE_IRQ__NOEVENT
 *
 * @BRIEF        No (enabled) event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN4_FRAME_DONE_IRQ__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN4_FRAME_DONE_IRQ__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN4_FRAME_DONE_IRQ__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN4_FRAME_DONE_IRQ__CLEAR
 *
 * @BRIEF        Clear (raw) event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN4_FRAME_DONE_IRQ__CLEAR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN3_FRAME_DONE_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN3_FRAME_DONE_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN3_FRAME_DONE_IRQ__NOEVENT
 *
 * @BRIEF        No (enabled) event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN3_FRAME_DONE_IRQ__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN3_FRAME_DONE_IRQ__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN3_FRAME_DONE_IRQ__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN3_FRAME_DONE_IRQ__CLEAR
 *
 * @BRIEF        Clear (raw) event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN3_FRAME_DONE_IRQ__CLEAR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN2_FRAME_DONE_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN2_FRAME_DONE_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN2_FRAME_DONE_IRQ__NOEVENT
 *
 * @BRIEF        No (enabled) event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN2_FRAME_DONE_IRQ__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN2_FRAME_DONE_IRQ__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN2_FRAME_DONE_IRQ__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN2_FRAME_DONE_IRQ__CLEAR
 *
 * @BRIEF        Clear (raw) event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN2_FRAME_DONE_IRQ__CLEAR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN1_FRAME_DONE_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN1_FRAME_DONE_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN1_FRAME_DONE_IRQ__NOEVENT
 *
 * @BRIEF        No (enabled) event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN1_FRAME_DONE_IRQ__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN1_FRAME_DONE_IRQ__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN1_FRAME_DONE_IRQ__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN1_FRAME_DONE_IRQ__CLEAR
 *
 * @BRIEF        Clear (raw) event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN1_FRAME_DONE_IRQ__CLEAR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN0_FRAME_DONE_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN0_FRAME_DONE_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN0_FRAME_DONE_IRQ__NOEVENT
 *
 * @BRIEF        No (enabled) event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN0_FRAME_DONE_IRQ__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN0_FRAME_DONE_IRQ__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN0_FRAME_DONE_IRQ__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN0_FRAME_DONE_IRQ__CLEAR
 *
 * @BRIEF        Clear (raw) event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN0_FRAME_DONE_IRQ__CLEAR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN7_BLOCK_DONE_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN7_BLOCK_DONE_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN7_BLOCK_DONE_IRQ__NOEVENT
 *
 * @BRIEF        No (enabled) event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN7_BLOCK_DONE_IRQ__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN7_BLOCK_DONE_IRQ__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN7_BLOCK_DONE_IRQ__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN7_BLOCK_DONE_IRQ__CLEAR
 *
 * @BRIEF        Clear (raw) event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN7_BLOCK_DONE_IRQ__CLEAR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN6_BLOCK_DONE_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN6_BLOCK_DONE_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN6_BLOCK_DONE_IRQ__NOEVENT
 *
 * @BRIEF        No (enabled) event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN6_BLOCK_DONE_IRQ__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN6_BLOCK_DONE_IRQ__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN6_BLOCK_DONE_IRQ__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN6_BLOCK_DONE_IRQ__CLEAR
 *
 * @BRIEF        Clear (raw) event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN6_BLOCK_DONE_IRQ__CLEAR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN5_BLOCK_DONE_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN5_BLOCK_DONE_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN5_BLOCK_DONE_IRQ__NOEVENT
 *
 * @BRIEF        No (enabled) event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN5_BLOCK_DONE_IRQ__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN5_BLOCK_DONE_IRQ__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN5_BLOCK_DONE_IRQ__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN5_BLOCK_DONE_IRQ__CLEAR
 *
 * @BRIEF        Clear (raw) event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN5_BLOCK_DONE_IRQ__CLEAR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN4_BLOCK_DONE_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN4_BLOCK_DONE_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN4_BLOCK_DONE_IRQ__NOEVENT
 *
 * @BRIEF        No (enabled) event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN4_BLOCK_DONE_IRQ__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN4_BLOCK_DONE_IRQ__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN4_BLOCK_DONE_IRQ__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN4_BLOCK_DONE_IRQ__CLEAR
 *
 * @BRIEF        Clear (raw) event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN4_BLOCK_DONE_IRQ__CLEAR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN3_BLOCK_DONE_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN3_BLOCK_DONE_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN3_BLOCK_DONE_IRQ__NOEVENT
 *
 * @BRIEF        No (enabled) event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN3_BLOCK_DONE_IRQ__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN3_BLOCK_DONE_IRQ__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN3_BLOCK_DONE_IRQ__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN3_BLOCK_DONE_IRQ__CLEAR
 *
 * @BRIEF        Clear (raw) event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN3_BLOCK_DONE_IRQ__CLEAR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN2_BLOCK_DONE_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN2_BLOCK_DONE_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN2_BLOCK_DONE_IRQ__NOEVENT
 *
 * @BRIEF        No (enabled) event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN2_BLOCK_DONE_IRQ__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN2_BLOCK_DONE_IRQ__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN2_BLOCK_DONE_IRQ__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN2_BLOCK_DONE_IRQ__CLEAR
 *
 * @BRIEF        Clear (raw) event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN2_BLOCK_DONE_IRQ__CLEAR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN1_BLOCK_DONE_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN1_BLOCK_DONE_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN1_BLOCK_DONE_IRQ__NOEVENT
 *
 * @BRIEF        No (enabled) event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN1_BLOCK_DONE_IRQ__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN1_BLOCK_DONE_IRQ__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN1_BLOCK_DONE_IRQ__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN1_BLOCK_DONE_IRQ__CLEAR
 *
 * @BRIEF        Clear (raw) event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN1_BLOCK_DONE_IRQ__CLEAR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN0_BLOCK_DONE_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN0_BLOCK_DONE_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN0_BLOCK_DONE_IRQ__NOEVENT
 *
 * @BRIEF        No (enabled) event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN0_BLOCK_DONE_IRQ__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN0_BLOCK_DONE_IRQ__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN0_BLOCK_DONE_IRQ__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN0_BLOCK_DONE_IRQ__CLEAR
 *
 * @BRIEF        Clear (raw) event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__CHAN0_BLOCK_DONE_IRQ__CLEAR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__OCP_ERR__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__OCP_ERR__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__OCP_ERR__NOEVENT
 *
 * @BRIEF        No (enabled) event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__OCP_ERR__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__OCP_ERR__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__OCP_ERR__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__OCP_ERR__CLEAR
 *
 * @BRIEF        Clear (raw) event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQSTATUS__OCP_ERR__CLEAR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN7_FRAME_DONE_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN7_FRAME_DONE_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN7_FRAME_DONE_IRQ__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN7_FRAME_DONE_IRQ__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN7_FRAME_DONE_IRQ__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN7_FRAME_DONE_IRQ__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN7_FRAME_DONE_IRQ__ENABLE
 *
 * @BRIEF        Enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN7_FRAME_DONE_IRQ__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN6_FRAME_DONE_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN6_FRAME_DONE_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN6_FRAME_DONE_IRQ__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN6_FRAME_DONE_IRQ__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN6_FRAME_DONE_IRQ__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN6_FRAME_DONE_IRQ__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN6_FRAME_DONE_IRQ__ENABLE
 *
 * @BRIEF        Enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN6_FRAME_DONE_IRQ__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN5_FRAME_DONE_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN5_FRAME_DONE_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN5_FRAME_DONE_IRQ__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN5_FRAME_DONE_IRQ__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN5_FRAME_DONE_IRQ__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN5_FRAME_DONE_IRQ__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN5_FRAME_DONE_IRQ__ENABLE
 *
 * @BRIEF        Enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN5_FRAME_DONE_IRQ__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN4_FRAME_DONE_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN4_FRAME_DONE_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN4_FRAME_DONE_IRQ__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN4_FRAME_DONE_IRQ__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN4_FRAME_DONE_IRQ__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN4_FRAME_DONE_IRQ__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN4_FRAME_DONE_IRQ__ENABLE
 *
 * @BRIEF        Enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN4_FRAME_DONE_IRQ__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN3_FRAME_DONE_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN3_FRAME_DONE_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN3_FRAME_DONE_IRQ__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN3_FRAME_DONE_IRQ__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN3_FRAME_DONE_IRQ__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN3_FRAME_DONE_IRQ__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN3_FRAME_DONE_IRQ__ENABLE
 *
 * @BRIEF        Enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN3_FRAME_DONE_IRQ__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN2_FRAME_DONE_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN2_FRAME_DONE_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN2_FRAME_DONE_IRQ__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN2_FRAME_DONE_IRQ__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN2_FRAME_DONE_IRQ__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN2_FRAME_DONE_IRQ__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN2_FRAME_DONE_IRQ__ENABLE
 *
 * @BRIEF        Enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN2_FRAME_DONE_IRQ__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN1_FRAME_DONE_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN1_FRAME_DONE_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN1_FRAME_DONE_IRQ__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN1_FRAME_DONE_IRQ__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN1_FRAME_DONE_IRQ__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN1_FRAME_DONE_IRQ__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN1_FRAME_DONE_IRQ__ENABLE
 *
 * @BRIEF        Enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN1_FRAME_DONE_IRQ__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN0_FRAME_DONE_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN0_FRAME_DONE_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN0_FRAME_DONE_IRQ__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN0_FRAME_DONE_IRQ__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN0_FRAME_DONE_IRQ__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN0_FRAME_DONE_IRQ__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN0_FRAME_DONE_IRQ__ENABLE
 *
 * @BRIEF        Enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN0_FRAME_DONE_IRQ__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN7_BLOCK_DONE_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN7_BLOCK_DONE_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN7_BLOCK_DONE_IRQ__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN7_BLOCK_DONE_IRQ__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN7_BLOCK_DONE_IRQ__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN7_BLOCK_DONE_IRQ__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN7_BLOCK_DONE_IRQ__ENABLE
 *
 * @BRIEF        Enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN7_BLOCK_DONE_IRQ__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN6_BLOCK_DONE_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN6_BLOCK_DONE_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN6_BLOCK_DONE_IRQ__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN6_BLOCK_DONE_IRQ__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN6_BLOCK_DONE_IRQ__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN6_BLOCK_DONE_IRQ__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN6_BLOCK_DONE_IRQ__ENABLE
 *
 * @BRIEF        Enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN6_BLOCK_DONE_IRQ__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN5_BLOCK_DONE_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN5_BLOCK_DONE_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN5_BLOCK_DONE_IRQ__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN5_BLOCK_DONE_IRQ__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN5_BLOCK_DONE_IRQ__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN5_BLOCK_DONE_IRQ__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN5_BLOCK_DONE_IRQ__ENABLE
 *
 * @BRIEF        Enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN5_BLOCK_DONE_IRQ__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN4_BLOCK_DONE_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN4_BLOCK_DONE_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN4_BLOCK_DONE_IRQ__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN4_BLOCK_DONE_IRQ__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN4_BLOCK_DONE_IRQ__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN4_BLOCK_DONE_IRQ__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN4_BLOCK_DONE_IRQ__ENABLE
 *
 * @BRIEF        Enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN4_BLOCK_DONE_IRQ__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN3_BLOCK_DONE_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN3_BLOCK_DONE_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN3_BLOCK_DONE_IRQ__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN3_BLOCK_DONE_IRQ__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN3_BLOCK_DONE_IRQ__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN3_BLOCK_DONE_IRQ__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN3_BLOCK_DONE_IRQ__ENABLE
 *
 * @BRIEF        Enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN3_BLOCK_DONE_IRQ__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN2_BLOCK_DONE_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN2_BLOCK_DONE_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN2_BLOCK_DONE_IRQ__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN2_BLOCK_DONE_IRQ__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN2_BLOCK_DONE_IRQ__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN2_BLOCK_DONE_IRQ__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN2_BLOCK_DONE_IRQ__ENABLE
 *
 * @BRIEF        Enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN2_BLOCK_DONE_IRQ__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN1_BLOCK_DONE_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN1_BLOCK_DONE_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN1_BLOCK_DONE_IRQ__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN1_BLOCK_DONE_IRQ__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN1_BLOCK_DONE_IRQ__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN1_BLOCK_DONE_IRQ__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN1_BLOCK_DONE_IRQ__ENABLE
 *
 * @BRIEF        Enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN1_BLOCK_DONE_IRQ__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN0_BLOCK_DONE_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN0_BLOCK_DONE_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN0_BLOCK_DONE_IRQ__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN0_BLOCK_DONE_IRQ__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN0_BLOCK_DONE_IRQ__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN0_BLOCK_DONE_IRQ__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN0_BLOCK_DONE_IRQ__ENABLE
 *
 * @BRIEF        Enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__CHAN0_BLOCK_DONE_IRQ__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__OCP_ERR__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__OCP_ERR__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__OCP_ERR__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__OCP_ERR__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__OCP_ERR__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__OCP_ERR__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__OCP_ERR__ENABLE
 *
 * @BRIEF        Enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_SET__OCP_ERR__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN7_FRAME_DONE_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN7_FRAME_DONE_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN7_FRAME_DONE_IRQ__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN7_FRAME_DONE_IRQ__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN7_FRAME_DONE_IRQ__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN7_FRAME_DONE_IRQ__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN7_FRAME_DONE_IRQ__DISABLE
 *
 * @BRIEF        Disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN7_FRAME_DONE_IRQ__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN6_FRAME_DONE_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN6_FRAME_DONE_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN6_FRAME_DONE_IRQ__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN6_FRAME_DONE_IRQ__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN6_FRAME_DONE_IRQ__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN6_FRAME_DONE_IRQ__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN6_FRAME_DONE_IRQ__DISABLE
 *
 * @BRIEF        Disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN6_FRAME_DONE_IRQ__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN5_FRAME_DONE_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN5_FRAME_DONE_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN5_FRAME_DONE_IRQ__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN5_FRAME_DONE_IRQ__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN5_FRAME_DONE_IRQ__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN5_FRAME_DONE_IRQ__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN5_FRAME_DONE_IRQ__DISABLE
 *
 * @BRIEF        Disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN5_FRAME_DONE_IRQ__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN4_FRAME_DONE_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN4_FRAME_DONE_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN4_FRAME_DONE_IRQ__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN4_FRAME_DONE_IRQ__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN4_FRAME_DONE_IRQ__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN4_FRAME_DONE_IRQ__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN4_FRAME_DONE_IRQ__DISABLE
 *
 * @BRIEF        Disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN4_FRAME_DONE_IRQ__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN3_FRAME_DONE_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN3_FRAME_DONE_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN3_FRAME_DONE_IRQ__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN3_FRAME_DONE_IRQ__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN3_FRAME_DONE_IRQ__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN3_FRAME_DONE_IRQ__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN3_FRAME_DONE_IRQ__DISABLE
 *
 * @BRIEF        Disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN3_FRAME_DONE_IRQ__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN2_FRAME_DONE_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN2_FRAME_DONE_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN2_FRAME_DONE_IRQ__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN2_FRAME_DONE_IRQ__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN2_FRAME_DONE_IRQ__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN2_FRAME_DONE_IRQ__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN2_FRAME_DONE_IRQ__DISABLE
 *
 * @BRIEF        Disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN2_FRAME_DONE_IRQ__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN1_FRAME_DONE_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN1_FRAME_DONE_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN1_FRAME_DONE_IRQ__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN1_FRAME_DONE_IRQ__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN1_FRAME_DONE_IRQ__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN1_FRAME_DONE_IRQ__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN1_FRAME_DONE_IRQ__DISABLE
 *
 * @BRIEF        Disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN1_FRAME_DONE_IRQ__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN0_FRAME_DONE_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN0_FRAME_DONE_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN0_FRAME_DONE_IRQ__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN0_FRAME_DONE_IRQ__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN0_FRAME_DONE_IRQ__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN0_FRAME_DONE_IRQ__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN0_FRAME_DONE_IRQ__DISABLE
 *
 * @BRIEF        Disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN0_FRAME_DONE_IRQ__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN7_BLOCK_DONE_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN7_BLOCK_DONE_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN7_BLOCK_DONE_IRQ__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN7_BLOCK_DONE_IRQ__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN7_BLOCK_DONE_IRQ__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN7_BLOCK_DONE_IRQ__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN7_BLOCK_DONE_IRQ__DISABLE
 *
 * @BRIEF        Disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN7_BLOCK_DONE_IRQ__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN6_BLOCK_DONE_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN6_BLOCK_DONE_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN6_BLOCK_DONE_IRQ__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN6_BLOCK_DONE_IRQ__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN6_BLOCK_DONE_IRQ__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN6_BLOCK_DONE_IRQ__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN6_BLOCK_DONE_IRQ__DISABLE
 *
 * @BRIEF        Disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN6_BLOCK_DONE_IRQ__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN5_BLOCK_DONE_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN5_BLOCK_DONE_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN5_BLOCK_DONE_IRQ__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN5_BLOCK_DONE_IRQ__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN5_BLOCK_DONE_IRQ__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN5_BLOCK_DONE_IRQ__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN5_BLOCK_DONE_IRQ__DISABLE
 *
 * @BRIEF        Disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN5_BLOCK_DONE_IRQ__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN4_BLOCK_DONE_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN4_BLOCK_DONE_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN4_BLOCK_DONE_IRQ__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN4_BLOCK_DONE_IRQ__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN4_BLOCK_DONE_IRQ__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN4_BLOCK_DONE_IRQ__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN4_BLOCK_DONE_IRQ__DISABLE
 *
 * @BRIEF        Disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN4_BLOCK_DONE_IRQ__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN3_BLOCK_DONE_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN3_BLOCK_DONE_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN3_BLOCK_DONE_IRQ__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN3_BLOCK_DONE_IRQ__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN3_BLOCK_DONE_IRQ__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN3_BLOCK_DONE_IRQ__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN3_BLOCK_DONE_IRQ__DISABLE
 *
 * @BRIEF        Disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN3_BLOCK_DONE_IRQ__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN2_BLOCK_DONE_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN2_BLOCK_DONE_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN2_BLOCK_DONE_IRQ__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN2_BLOCK_DONE_IRQ__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN2_BLOCK_DONE_IRQ__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN2_BLOCK_DONE_IRQ__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN2_BLOCK_DONE_IRQ__DISABLE
 *
 * @BRIEF        Disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN2_BLOCK_DONE_IRQ__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN1_BLOCK_DONE_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN1_BLOCK_DONE_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN1_BLOCK_DONE_IRQ__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN1_BLOCK_DONE_IRQ__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN1_BLOCK_DONE_IRQ__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN1_BLOCK_DONE_IRQ__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN1_BLOCK_DONE_IRQ__DISABLE
 *
 * @BRIEF        Disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN1_BLOCK_DONE_IRQ__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN0_BLOCK_DONE_IRQ__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN0_BLOCK_DONE_IRQ__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN0_BLOCK_DONE_IRQ__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN0_BLOCK_DONE_IRQ__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN0_BLOCK_DONE_IRQ__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN0_BLOCK_DONE_IRQ__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN0_BLOCK_DONE_IRQ__DISABLE
 *
 * @BRIEF        Disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__CHAN0_BLOCK_DONE_IRQ__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__OCP_ERR__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__OCP_ERR__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__OCP_ERR__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__OCP_ERR__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__OCP_ERR__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__OCP_ERR__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__OCP_ERR__DISABLE
 *
 * @BRIEF        Disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_IRQENABLE_CLR__OCP_ERR__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_CHAN_CTRL__HWSTOP__DISABLED
 *
 * @BRIEF        Disabled. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_CHAN_CTRL__HWSTOP__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_CHAN_CTRL__HWSTOP__HW0
 *
 * @BRIEF        Use Hw synchronization channel 0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_CHAN_CTRL__HWSTOP__HW0 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_CHAN_CTRL__HWSTOP__HW1
 *
 * @BRIEF        Use Hw synchronization channel 1 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_CHAN_CTRL__HWSTOP__HW1 0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_CHAN_CTRL__HWSTOP__HW2
 *
 * @BRIEF        Use Hw synchronization channel 2 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_CHAN_CTRL__HWSTOP__HW2 0x6ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_CHAN_CTRL__HWSTOP__HW3
 *
 * @BRIEF        Use Hw synchronization channel 3 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_CHAN_CTRL__HWSTOP__HW3 0x7ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_CHAN_CTRL__HWSTART__DISABLED
 *
 * @BRIEF        Disabled. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_CHAN_CTRL__HWSTART__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_CHAN_CTRL__HWSTART__HW0
 *
 * @BRIEF        Use Hw synchronization channel 0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_CHAN_CTRL__HWSTART__HW0 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_CHAN_CTRL__HWSTART__HW1
 *
 * @BRIEF        Use Hw synchronization channel 1 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_CHAN_CTRL__HWSTART__HW1 0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_CHAN_CTRL__HWSTART__HW2
 *
 * @BRIEF        Use Hw synchronization channel 2 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_CHAN_CTRL__HWSTART__HW2 0x6ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_CHAN_CTRL__HWSTART__HW3
 *
 * @BRIEF        Use Hw synchronization channel 3 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_CHAN_CTRL__HWSTART__HW3 0x7ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_CHAN_CTRL__LINKED__DISABLED
 *
 * @BRIEF        Disabled. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_CHAN_CTRL__LINKED__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_CHAN_CTRL__LINKED__CHAN0
 *
 * @BRIEF        Start channel 0 when this channel has completed transfer of 
 *               one 2D block - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_CHAN_CTRL__LINKED__CHAN0 0x10ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_CHAN_CTRL__LINKED__CHAN1
 *
 * @BRIEF        Start channel 1 when this channel has completed transfer of 
 *               one 2D block - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_CHAN_CTRL__LINKED__CHAN1 0x11ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_CHAN_CTRL__LINKED__CHAN2
 *
 * @BRIEF        Start channel 2 when this channel has completed transfer of 
 *               one 2D block - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_CHAN_CTRL__LINKED__CHAN2 0x12ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_CHAN_CTRL__LINKED__CHAN3
 *
 * @BRIEF        Start channel 3 when this channel has completed transfer of 
 *               one 2D block - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_CHAN_CTRL__LINKED__CHAN3 0x13ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_CHAN_CTRL__LINKED__CHAN4
 *
 * @BRIEF        Start channel 4 when this channel has completed transfer of 
 *               one 2D block - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_CHAN_CTRL__LINKED__CHAN4 0x14ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_CHAN_CTRL__LINKED__CHAN5
 *
 * @BRIEF        Start channel 5 when this channel has completed transfer of 
 *               one 2D block - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_CHAN_CTRL__LINKED__CHAN5 0x15ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_CHAN_CTRL__LINKED__CHAN6
 *
 * @BRIEF        Start channel 6 when this channel has completed transfer of 
 *               one 2D block - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_CHAN_CTRL__LINKED__CHAN6 0x16ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_CHAN_CTRL__LINKED__CHAN7
 *
 * @BRIEF        Start channel 7 when this channel has completed transfer of 
 *               one 2D block - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_CHAN_CTRL__LINKED__CHAN7 0x17ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_CHAN_CTRL__GRID__G0
 *
 * @BRIEF        Sub-tile : 4x4 bytes 
 *               Tile: 32x32 bytes 
 *               X=ADDR[13:0], Y=ADDR[26:14] - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_CHAN_CTRL__GRID__G0    0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_CHAN_CTRL__GRID__G1
 *
 * @BRIEF        Sub-tile : 4x4 bytes 
 *               Tile: 32x32 bytes 
 *               X=ADDR[12:0], Y=ADDR[26:13] - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_CHAN_CTRL__GRID__G1    0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_CHAN_CTRL__GRID__G2
 *
 * @BRIEF        Sub-tile : 8x2 bytes 
 *               Tile: 64x16 bytes 
 *               X=ADDR[14:0], Y=ADDR[26:15] - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_CHAN_CTRL__GRID__G2    0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_CHAN_CTRL__GRID__G3
 *
 * @BRIEF        Sub-tile : 8x2 bytes 
 *               Tile: 64x16 bytes 
 *               X=ADDR[13:0], Y=ADDR[26:14] - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_CHAN_CTRL__GRID__G3    0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_CHAN_CTRL__TILERMODE__REGULAR
 *
 * @BRIEF        Regular mode. 
 *               INCR burst are used. 
 *               ADDR[32]=0 for OCP transactions - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_CHAN_CTRL__TILERMODE__REGULAR 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_CHAN_CTRL__TILERMODE__TILER
 *
 * @BRIEF        Tiler mode. 
 *               BLCK burst are used. 
 *               ADDR[32]=1 for OCP transactions - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_CHAN_CTRL__TILERMODE__TILER 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_CHAN_CTRL__DIR__SDR2BUF
 *
 * @BRIEF        System memory -> SIMCOP buffers - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_CHAN_CTRL__DIR__SDR2BUF 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_CHAN_CTRL__DIR__BUF2SDR
 *
 * @BRIEF        SIMCOP buffers -> system memory - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_CHAN_CTRL__DIR__BUF2SDR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_CHAN_CTRL__STATUS__IDLE
 *
 * @BRIEF        Idle - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_CHAN_CTRL__STATUS__IDLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_CHAN_CTRL__STATUS__ACTIVE
 *
 * @BRIEF        Active - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_CHAN_CTRL__STATUS__ACTIVE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_CHAN_CTRL__STATUS__PENDING
 *
 * @BRIEF        Pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_CHAN_CTRL__STATUS__PENDING 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_CHAN_CTRL__STATUS__RUNNING
 *
 * @BRIEF        Running - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_CHAN_CTRL__STATUS__RUNNING 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_CHAN_CTRL__SWTRIGGER__ZERO
 *
 * @BRIEF        No effect - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_CHAN_CTRL__SWTRIGGER__ZERO 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_CHAN_CTRL__SWTRIGGER__ONE
 *
 * @BRIEF        Change the logical channel state to PENDING if it is in 
 *               ACTIVE state. 
 *               No effect if the channel is in RUNNING, PENDING or IDLE 
 *               state - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_CHAN_CTRL__SWTRIGGER__ONE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_CHAN_CTRL__DISABLE__ZERO
 *
 * @BRIEF        No effect. - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_CHAN_CTRL__DISABLE__ZERO 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_CHAN_CTRL__DISABLE__DISABLE
 *
 * @BRIEF        Disable the channel. 
 *               Changes the logical channel state to IDLE when it is in 
 *               ACTIVE state. 
 *               Memorize a disable request when the channel is in RUNNING or 
 *               PENDING state. - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_CHAN_CTRL__DISABLE__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_CHAN_CTRL__ENABLE__ZERO
 *
 * @BRIEF        No effect - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_CHAN_CTRL__ENABLE__ZERO 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SIMCOP_DMA__SIMCOP_DMA_CHAN_CTRL__ENABLE__ENABLE
 *
 * @BRIEF        Enable the channel.  
 *               Changes the state of the logical channel from IDLE to 
 *               ACTIVE. - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SIMCOP_DMA__SIMCOP_DMA_CHAN_CTRL__ENABLE__ENABLE 0x1ul

#ifdef __cplusplus
}
#endif
#endif                                                     /* __SIMCOP_DMA_CRED_H 
                                                            */
