# SETTINGS ../simusched tareas.tsk 4 1 2 SchedRR 4 5 5 7 8
LOAD 0 0
LOAD 0 1
LOAD 0 2
LOAD 0 3
LOAD 0 4
LOAD 0 5
LOAD 0 6
LOAD 0 7
LOAD 0 8
LOAD 0 9
LOAD 0 10
LOAD 0 11
LOAD 0 12
LOAD 0 13
LOAD 0 14
# CONTEXT CPU 0 0
# CONTEXT CPU 1 0
# CONTEXT CPU 2 0
# CONTEXT CPU 3 0
CPU 1 0 0
CPU 1 1 1
CPU 1 2 2
CPU 1 3 3
CPU 2 0 0
CPU 2 1 1
CPU 2 2 2
CPU 2 3 3
BLOCK 3 1
CPU 3 0 0
# CONTEXT CPU 1 3
CPU 3 2 2
CPU 3 3 3
BLOCK 4 3
UNBLOCK 4 1
CPU 4 0 0
CPU 4 4 1
CPU 4 2 2
# CONTEXT CPU 3 4
UNBLOCK 5 3
CPU 5 0 0
CPU 5 4 1
CPU 5 2 2
CPU 5 5 3
BLOCK 6 0
# CONTEXT CPU 0 6
CPU 6 4 1
CPU 6 2 2
CPU 6 5 3
BLOCK 7 2
UNBLOCK 7 0
CPU 7 6 0
CPU 7 4 1
# CONTEXT CPU 2 7
CPU 7 5 3
UNBLOCK 8 2
# CONTEXT CPU 0 8
CPU 8 4 1
CPU 8 7 2
CPU 8 5 3
BLOCK 9 4
CPU 9 8 0
# CONTEXT CPU 1 9
# CONTEXT CPU 2 9
CPU 9 5 3
BLOCK 10 8
UNBLOCK 10 4
# CONTEXT CPU 0 10
CPU 10 9 1
CPU 10 10 2
CPU 10 5 3
BLOCK 11 5
UNBLOCK 11 8
CPU 11 11 0
# CONTEXT CPU 1 11
CPU 11 10 2
# CONTEXT CPU 3 11
UNBLOCK 12 5
CPU 12 11 0
CPU 12 12 1
CPU 12 10 2
CPU 12 13 3
BLOCK 13 10
CPU 13 11 0
CPU 13 12 1
# CONTEXT CPU 2 13
# CONTEXT CPU 3 13
BLOCK 14 11
BLOCK 14 12
UNBLOCK 14 10
# CONTEXT CPU 0 14
# CONTEXT CPU 1 14
CPU 14 14 2
# CONTEXT CPU 3 14
BLOCK 15 14
UNBLOCK 15 11
UNBLOCK 15 12
# CONTEXT CPU 0 15
# CONTEXT CPU 1 15
# CONTEXT CPU 2 15
# CONTEXT CPU 3 15
UNBLOCK 16 14
# CONTEXT CPU 0 16
# CONTEXT CPU 1 16
CPU 16 2 2
CPU 16 1 3
CPU 17 3 0
CPU 17 0 1
CPU 17 2 2
CPU 17 1 3
CPU 18 3 0
CPU 18 0 1
CPU 18 2 2
CPU 18 1 3
EXIT 19 2 2
CPU 19 3 0
CPU 19 0 1
# CONTEXT CPU 2 19
CPU 19 1 3
# CONTEXT CPU 0 20
CPU 20 0 1
# CONTEXT CPU 2 20
CPU 20 1 3
EXIT 21 0 1
# CONTEXT CPU 0 21
# CONTEXT CPU 1 21
# CONTEXT CPU 2 21
CPU 21 1 3
# CONTEXT CPU 0 22
CPU 22 4 1
CPU 22 6 2
CPU 22 1 3
EXIT 23 1 3
CPU 23 7 0
CPU 23 4 1
CPU 23 6 2
# CONTEXT CPU 3 23
BLOCK 24 6
CPU 24 7 0
CPU 24 4 1
# CONTEXT CPU 2 24
# CONTEXT CPU 3 24
UNBLOCK 25 6
CPU 25 7 0
CPU 25 4 1
# CONTEXT CPU 2 25
# CONTEXT CPU 3 25
EXIT 26 4 1
CPU 26 7 0
# CONTEXT CPU 1 26
# CONTEXT CPU 2 26
CPU 26 8 3
BLOCK 27 7
# CONTEXT CPU 0 27
# CONTEXT CPU 1 27
CPU 27 9 2
CPU 27 8 3
BLOCK 28 9
UNBLOCK 28 7
# CONTEXT CPU 0 28
# CONTEXT CPU 1 28
# CONTEXT CPU 2 28
CPU 28 8 3
UNBLOCK 29 9
# CONTEXT CPU 0 29
CPU 29 5 1
CPU 29 10 2
CPU 29 8 3
CPU 30 13 0
CPU 30 5 1
CPU 30 10 2
CPU 30 8 3
BLOCK 31 10
BLOCK 31 8
CPU 31 13 0
CPU 31 5 1
# CONTEXT CPU 2 31
# CONTEXT CPU 3 31
BLOCK 32 13
EXIT 32 5 1
UNBLOCK 32 8
UNBLOCK 32 10
# CONTEXT CPU 0 32
# CONTEXT CPU 1 32
# CONTEXT CPU 2 32
# CONTEXT CPU 3 32
UNBLOCK 33 13
# CONTEXT CPU 0 33
# CONTEXT CPU 1 33
# CONTEXT CPU 2 33
# CONTEXT CPU 3 33
# CONTEXT CPU 0 34
# CONTEXT CPU 1 34
CPU 34 11 2
CPU 34 12 3
BLOCK 35 12
CPU 35 14 0
CPU 35 3 1
CPU 35 11 2
# CONTEXT CPU 3 35
BLOCK 36 14
BLOCK 36 11
UNBLOCK 36 12
# CONTEXT CPU 0 36
CPU 36 3 1
# CONTEXT CPU 2 36
# CONTEXT CPU 3 36
UNBLOCK 37 11
UNBLOCK 37 14
CPU 37 7 0
CPU 37 3 1
CPU 37 9 2
# CONTEXT CPU 3 37
EXIT 38 3 1
# CONTEXT CPU 0 38
# CONTEXT CPU 1 38
CPU 38 9 2
CPU 38 6 3
# CONTEXT CPU 0 39
# CONTEXT CPU 1 39
CPU 39 9 2
CPU 39 6 3
# CONTEXT CPU 0 40
# CONTEXT CPU 1 40
# CONTEXT CPU 2 40
CPU 40 6 3
CPU 41 8 0
CPU 41 10 1
# CONTEXT CPU 2 41
CPU 41 6 3
CPU 42 8 0
CPU 42 10 1
# CONTEXT CPU 2 42
# CONTEXT CPU 3 42
CPU 43 8 0
CPU 43 10 1
CPU 43 13 2
CPU 43 12 3
EXIT 44 8 0
BLOCK 44 12
# CONTEXT CPU 0 44
CPU 44 10 1
CPU 44 13 2
# CONTEXT CPU 3 44
EXIT 45 10 1
BLOCK 45 13
UNBLOCK 45 12
# CONTEXT CPU 0 45
# CONTEXT CPU 1 45
# CONTEXT CPU 2 45
# CONTEXT CPU 3 45
UNBLOCK 46 13
# CONTEXT CPU 0 46
# CONTEXT CPU 1 46
CPU 46 9 2
# CONTEXT CPU 3 46
CPU 47 11 0
# CONTEXT CPU 1 47
CPU 47 9 2
CPU 47 14 3
BLOCK 48 14
CPU 48 11 0
CPU 48 7 1
CPU 48 9 2
# CONTEXT CPU 3 48
BLOCK 49 9
UNBLOCK 49 14
CPU 49 11 0
CPU 49 7 1
# CONTEXT CPU 2 49
CPU 49 6 3
UNBLOCK 50 9
CPU 50 11 0
CPU 50 7 1
# CONTEXT CPU 2 50
CPU 50 6 3
EXIT 51 11 0
EXIT 51 7 1
EXIT 51 6 3
# CONTEXT CPU 0 51
# CONTEXT CPU 1 51
# CONTEXT CPU 2 51
# CONTEXT CPU 3 51
# CONTEXT CPU 0 52
# CONTEXT CPU 1 52
CPU 52 12 2
# CONTEXT CPU 3 52
# CONTEXT CPU 0 53
# CONTEXT CPU 1 53
CPU 53 12 2
# CONTEXT CPU 3 53
BLOCK 54 12
CPU 54 13 0
CPU 54 14 1
CPU 54 -1 2
CPU 54 9 3
BLOCK 55 13
BLOCK 55 14
EXIT 55 9 3
UNBLOCK 55 12
# CONTEXT CPU 0 55
CPU 55 -1 1
CPU 55 -1 2
CPU 55 -1 3
UNBLOCK 56 13
UNBLOCK 56 14
# CONTEXT CPU 0 56
# CONTEXT CPU 1 56
# CONTEXT CPU 2 56
CPU 56 -1 3
# CONTEXT CPU 0 57
# CONTEXT CPU 1 57
# CONTEXT CPU 2 57
CPU 57 -1 3
CPU 58 12 0
# CONTEXT CPU 1 58
# CONTEXT CPU 2 58
CPU 58 -1 3
CPU 59 12 0
CPU 59 13 1
CPU 59 14 2
CPU 59 -1 3
BLOCK 60 13
BLOCK 60 14
CPU 60 12 0
CPU 60 -1 1
CPU 60 -1 2
CPU 60 -1 3
EXIT 61 12 0
UNBLOCK 61 13
UNBLOCK 61 14
# CONTEXT CPU 0 61
# CONTEXT CPU 1 61
CPU 61 -1 2
CPU 61 -1 3
# CONTEXT CPU 0 62
# CONTEXT CPU 1 62
CPU 62 -1 2
CPU 62 -1 3
# CONTEXT CPU 0 63
# CONTEXT CPU 1 63
CPU 63 -1 2
CPU 63 -1 3
CPU 64 13 0
CPU 64 14 1
CPU 64 -1 2
CPU 64 -1 3
BLOCK 65 14
CPU 65 13 0
CPU 65 -1 1
CPU 65 -1 2
CPU 65 -1 3
EXIT 66 13 0
UNBLOCK 66 14
# CONTEXT CPU 0 66
CPU 66 -1 1
CPU 66 -1 2
CPU 66 -1 3
# CONTEXT CPU 0 67
CPU 67 -1 1
CPU 67 -1 2
CPU 67 -1 3
# CONTEXT CPU 0 68
CPU 68 -1 1
CPU 68 -1 2
CPU 68 -1 3
CPU 69 14 0
CPU 69 -1 1
CPU 69 -1 2
CPU 69 -1 3
BLOCK 70 14
CPU 70 -1 0
CPU 70 -1 1
CPU 70 -1 2
CPU 70 -1 3
UNBLOCK 71 14
# CONTEXT CPU 0 71
CPU 71 -1 1
CPU 71 -1 2
CPU 71 -1 3
CPU 72 14 0
CPU 72 -1 1
CPU 72 -1 2
CPU 72 -1 3
BLOCK 73 14
CPU 73 -1 0
CPU 73 -1 1
CPU 73 -1 2
CPU 73 -1 3
UNBLOCK 74 14
# CONTEXT CPU 0 74
CPU 74 -1 1
CPU 74 -1 2
CPU 74 -1 3
CPU 75 14 0
CPU 75 -1 1
CPU 75 -1 2
CPU 75 -1 3
EXIT 76 14 0
CPU 76 -1 0
CPU 76 -1 1
CPU 76 -1 2
CPU 76 -1 3
