TimeQuest Timing Analyzer report for vga_with_hw_test_image
Thu Dec 10 11:00:00 2015
Quartus II 64-Bit Version 14.0.0 Build 200 06/17/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'clk'
 14. Slow 1200mV 85C Model Hold: 'clk'
 15. Slow 1200mV 85C Model Minimum Pulse Width: 'clk'
 16. Setup Times
 17. Hold Times
 18. Clock to Output Times
 19. Minimum Clock to Output Times
 20. Slow 1200mV 85C Model Metastability Report
 21. Slow 1200mV 0C Model Fmax Summary
 22. Slow 1200mV 0C Model Setup Summary
 23. Slow 1200mV 0C Model Hold Summary
 24. Slow 1200mV 0C Model Recovery Summary
 25. Slow 1200mV 0C Model Removal Summary
 26. Slow 1200mV 0C Model Minimum Pulse Width Summary
 27. Slow 1200mV 0C Model Setup: 'clk'
 28. Slow 1200mV 0C Model Hold: 'clk'
 29. Slow 1200mV 0C Model Minimum Pulse Width: 'clk'
 30. Setup Times
 31. Hold Times
 32. Clock to Output Times
 33. Minimum Clock to Output Times
 34. Slow 1200mV 0C Model Metastability Report
 35. Fast 1200mV 0C Model Setup Summary
 36. Fast 1200mV 0C Model Hold Summary
 37. Fast 1200mV 0C Model Recovery Summary
 38. Fast 1200mV 0C Model Removal Summary
 39. Fast 1200mV 0C Model Minimum Pulse Width Summary
 40. Fast 1200mV 0C Model Setup: 'clk'
 41. Fast 1200mV 0C Model Hold: 'clk'
 42. Fast 1200mV 0C Model Minimum Pulse Width: 'clk'
 43. Setup Times
 44. Hold Times
 45. Clock to Output Times
 46. Minimum Clock to Output Times
 47. Fast 1200mV 0C Model Metastability Report
 48. Multicorner Timing Analysis Summary
 49. Setup Times
 50. Hold Times
 51. Clock to Output Times
 52. Minimum Clock to Output Times
 53. Board Trace Model Assignments
 54. Input Transition Times
 55. Signal Integrity Metrics (Slow 1200mv 0c Model)
 56. Signal Integrity Metrics (Slow 1200mv 85c Model)
 57. Signal Integrity Metrics (Fast 1200mv 0c Model)
 58. Setup Transfers
 59. Hold Transfers
 60. Report TCCS
 61. Report RSKM
 62. Unconstrained Paths
 63. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 14.0.0 Build 200 06/17/2014 SJ Web Edition ;
; Revision Name      ; vga_with_hw_test_image                             ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE115F29C7                                      ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------+
; SDC File List                                                      ;
+--------------------------------+--------+--------------------------+
; SDC File Path                  ; Status ; Read at                  ;
+--------------------------------+--------+--------------------------+
; vga_with_hw_test_image.out.sdc ; OK     ; Thu Dec 10 10:59:57 2015 ;
+--------------------------------+--------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; clk        ; Base ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk } ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary              ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 93.67 MHz ; 93.67 MHz       ; clk        ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+-------+---------------------+
; Clock ; Slack ; End Point TNS       ;
+-------+-------+---------------------+
; clk   ; 9.324 ; 0.000               ;
+-------+-------+---------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clk   ; 0.402 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+-------+-----------------------------------+
; Clock ; Slack ; End Point TNS                     ;
+-------+-------+-----------------------------------+
; clk   ; 9.567 ; 0.000                             ;
+-------+-------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                                                                                                                   ;
+--------+-----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                               ; To Node                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 9.324  ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]                            ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a0~porta_address_reg0   ; clk          ; clk         ; 20.000       ; 0.231      ; 10.945     ;
; 9.601  ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]                            ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a82~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.227      ; 10.664     ;
; 9.619  ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]                            ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a42~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.237      ; 10.656     ;
; 9.642  ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]                            ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a84~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.233      ; 10.629     ;
; 9.665  ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]                            ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a50~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.240      ; 10.613     ;
; 9.782  ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[9]                            ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a20~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.234      ; 10.490     ;
; 9.796  ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[9]                            ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a58~porta_address_reg0 ; clk          ; clk         ; 20.000       ; 0.227      ; 10.469     ;
; 9.925  ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]                            ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a58~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.251      ; 10.364     ;
; 9.930  ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]                            ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a52~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.256      ; 10.364     ;
; 9.964  ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]                            ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a18~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.246      ; 10.320     ;
; 9.967  ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]                            ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a2~porta_address_reg0   ; clk          ; clk         ; 20.000       ; 0.251      ; 10.322     ;
; 9.970  ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]                            ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a60~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.261      ; 10.329     ;
; 10.015 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]                            ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a34~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.246      ; 10.269     ;
; 10.027 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]                            ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a19~porta_address_reg0 ; clk          ; clk         ; 20.000       ; 0.266      ; 10.277     ;
; 10.028 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]                            ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a26~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.251      ; 10.261     ;
; 10.043 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]                            ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a28~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.245      ; 10.240     ;
; 10.048 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]                            ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a18~porta_address_reg0 ; clk          ; clk         ; 20.000       ; 0.260      ; 10.250     ;
; 10.069 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]                            ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a20~porta_address_reg0 ; clk          ; clk         ; 20.000       ; 0.273      ; 10.242     ;
; 10.110 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[9]                            ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a10~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.247      ; 10.175     ;
; 10.135 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[9]                            ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a11~porta_address_reg0 ; clk          ; clk         ; 20.000       ; 0.241      ; 10.144     ;
; 10.193 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]                            ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a58~porta_address_reg0 ; clk          ; clk         ; 20.000       ; 0.246      ; 10.091     ;
; 10.196 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[16]                           ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a34~porta_address_reg0 ; clk          ; clk         ; 20.000       ; 0.241      ; 10.083     ;
; 10.196 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[16]                           ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a34~porta_re_reg       ; clk          ; clk         ; 20.000       ; 0.241      ; 10.083     ;
; 10.201 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]                            ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a20~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.253      ; 10.090     ;
; 10.317 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]                            ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a53~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.266      ; 9.987      ;
; 10.321 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]                            ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a74~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.269      ; 9.986      ;
; 10.322 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[16]                           ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a38~porta_address_reg0 ; clk          ; clk         ; 20.000       ; 0.297      ; 10.013     ;
; 10.322 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[16]                           ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a38~porta_re_reg       ; clk          ; clk         ; 20.000       ; 0.297      ; 10.013     ;
; 10.324 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]                            ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a10~porta_address_reg0 ; clk          ; clk         ; 20.000       ; 0.278      ; 9.992      ;
; 10.331 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[16]                           ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a35~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.297      ; 10.004     ;
; 10.331 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[16]                           ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a35~porta_re_reg        ; clk          ; clk         ; 20.000       ; 0.297      ; 10.004     ;
; 10.333 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]                            ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a54~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.269      ; 9.974      ;
; 10.344 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]                            ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a31~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.305      ; 9.999      ;
; 10.354 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]                            ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a66~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.274      ; 9.958      ;
; 10.360 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]                            ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a76~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.272      ; 9.950      ;
; 10.361 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]                            ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a36~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.266      ; 9.943      ;
; 10.364 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]                            ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a4~porta_address_reg0   ; clk          ; clk         ; 20.000       ; 0.261      ; 9.935      ;
; 10.366 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]                            ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a75~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.285      ; 9.957      ;
; 10.376 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[7]                            ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a58~porta_address_reg0 ; clk          ; clk         ; 20.000       ; 0.246      ; 9.908      ;
; 10.383 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[7]                            ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a20~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.253      ; 9.908      ;
; 10.386 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]                            ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a12~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.256      ; 9.908      ;
; 10.400 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]                            ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a59~porta_address_reg0 ; clk          ; clk         ; 20.000       ; 0.289      ; 9.927      ;
; 10.402 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]                            ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a7~porta_address_reg0   ; clk          ; clk         ; 20.000       ; 0.307      ; 9.943      ;
; 10.405 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[8]                            ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a60~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.242      ; 9.875      ;
; 10.406 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[8]                            ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a40~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.257      ; 9.889      ;
; 10.406 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[8]                            ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a74~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.250      ; 9.882      ;
; 10.410 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[8]                            ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a76~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.253      ; 9.881      ;
; 10.415 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[8]                            ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a53~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.247      ; 9.870      ;
; 10.418 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]                            ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a44~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.282      ; 9.902      ;
; 10.450 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[8]                            ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a16~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.237      ; 9.825      ;
; 10.453 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]                            ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a68~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.278      ; 9.863      ;
; 10.455 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]                            ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a41~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.280      ; 9.863      ;
; 10.476 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[8]                            ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a85~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.230      ; 9.792      ;
; 10.495 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[8]                            ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a21~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.242      ; 9.785      ;
; 10.502 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]                            ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a11~porta_address_reg0 ; clk          ; clk         ; 20.000       ; 0.260      ; 9.796      ;
; 10.530 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[9]                            ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a27~porta_address_reg0 ; clk          ; clk         ; 20.000       ; 0.260      ; 9.768      ;
; 10.532 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[8]                            ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a56~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.248      ; 9.754      ;
; 10.538 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]                            ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a10~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.266      ; 9.766      ;
; 10.575 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[16]                           ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a46~porta_address_reg0 ; clk          ; clk         ; 20.000       ; 0.258      ; 9.721      ;
; 10.575 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[16]                           ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a46~porta_re_reg       ; clk          ; clk         ; 20.000       ; 0.258      ; 9.721      ;
; 10.582 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]                            ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a34~porta_address_reg0 ; clk          ; clk         ; 20.000       ; 0.260      ; 9.716      ;
; 10.597 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[8]                            ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a45~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.279      ; 9.720      ;
; 10.634 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[8]                            ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a40~porta_address_reg0 ; clk          ; clk         ; 20.000       ; 0.308      ; 9.712      ;
; 10.640 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[16]                           ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a39~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.298      ; 9.696      ;
; 10.640 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[16]                           ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a39~porta_re_reg        ; clk          ; clk         ; 20.000       ; 0.298      ; 9.696      ;
; 10.641 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[8]                            ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a42~porta_address_reg0 ; clk          ; clk         ; 20.000       ; 0.310      ; 9.707      ;
; 10.642 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]                            ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a27~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.284      ; 9.680      ;
; 10.657 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[8]                            ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a44~porta_address_reg0 ; clk          ; clk         ; 20.000       ; 0.312      ; 9.693      ;
; 10.666 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]                            ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a40~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.276      ; 9.648      ;
; 10.669 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]                            ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a31~porta_address_reg0 ; clk          ; clk         ; 20.000       ; 0.235      ; 9.604      ;
; 10.685 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]                            ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a83~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.311      ; 9.664      ;
; 10.701 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]                            ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a57~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.290      ; 9.627      ;
; 10.707 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]                            ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a79~porta_address_reg0 ; clk          ; clk         ; 20.000       ; 0.243      ; 9.574      ;
; 10.716 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]                            ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a39~porta_address_reg0 ; clk          ; clk         ; 20.000       ; 0.243      ; 9.565      ;
; 10.717 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[8]                            ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a68~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.259      ; 9.580      ;
; 10.718 ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|rden_a_store ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a34~porta_re_reg       ; clk          ; clk         ; 20.000       ; 0.227      ; 9.547      ;
; 10.718 ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|rden_a_store ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a34~porta_address_reg0 ; clk          ; clk         ; 20.000       ; 0.227      ; 9.547      ;
; 10.722 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]                            ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a49~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.288      ; 9.604      ;
; 10.723 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[6]                            ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a58~porta_address_reg0 ; clk          ; clk         ; 20.000       ; 0.246      ; 9.561      ;
; 10.723 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]                            ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a39~porta_address_reg0 ; clk          ; clk         ; 20.000       ; 0.250      ; 9.565      ;
; 10.735 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[6]                            ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a20~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.253      ; 9.556      ;
; 10.739 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[8]                            ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a66~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.255      ; 9.554      ;
; 10.744 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]                            ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a46~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.272      ; 9.566      ;
; 10.745 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]                            ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a51~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.313      ; 9.606      ;
; 10.747 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[7]                            ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a11~porta_address_reg0 ; clk          ; clk         ; 20.000       ; 0.260      ; 9.551      ;
; 10.754 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[7]                            ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a10~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.266      ; 9.550      ;
; 10.755 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]                            ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a19~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.315      ; 9.598      ;
; 10.756 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]                            ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a30~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.286      ; 9.568      ;
; 10.773 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[8]                            ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a41~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.261      ; 9.526      ;
; 10.792 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]                            ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a55~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.302      ; 9.548      ;
; 10.803 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]                            ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a66~porta_address_reg0 ; clk          ; clk         ; 20.000       ; 0.305      ; 9.540      ;
; 10.803 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[8]                            ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a61~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.258      ; 9.493      ;
; 10.805 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[9]                            ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a22~porta_address_reg0 ; clk          ; clk         ; 20.000       ; 0.282      ; 9.515      ;
; 10.814 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]                            ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a66~porta_address_reg0 ; clk          ; clk         ; 20.000       ; 0.299      ; 9.523      ;
; 10.818 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[9]                            ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a67~porta_address_reg0 ; clk          ; clk         ; 20.000       ; 0.266      ; 9.486      ;
; 10.820 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]                            ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a79~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.307      ; 9.525      ;
; 10.829 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[9]                            ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a14~porta_address_reg0 ; clk          ; clk         ; 20.000       ; 0.286      ; 9.495      ;
; 10.833 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[8]                            ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a56~porta_address_reg0 ; clk          ; clk         ; 20.000       ; 0.253      ; 9.458      ;
; 10.837 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[15]                           ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a34~porta_address_reg0 ; clk          ; clk         ; 20.000       ; 0.241      ; 9.442      ;
; 10.837 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[15]                           ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a34~porta_re_reg       ; clk          ; clk         ; 20.000       ; 0.241      ; 9.442      ;
+--------+-----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                                                                          ;
+-------+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.402 ; vga_controller:inst1|v_count[0]                                ; vga_controller:inst1|v_count[0]                                                                             ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; vga_controller:inst1|v_count[1]                                ; vga_controller:inst1|v_count[1]                                                                             ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; vga_controller:inst1|v_count[2]                                ; vga_controller:inst1|v_count[2]                                                                             ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; vga_controller:inst1|v_count[3]                                ; vga_controller:inst1|v_count[3]                                                                             ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; vga_controller:inst1|v_count[6]                                ; vga_controller:inst1|v_count[6]                                                                             ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; vga_controller:inst1|v_count[4]                                ; vga_controller:inst1|v_count[4]                                                                             ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; vga_controller:inst1|v_count[5]                                ; vga_controller:inst1|v_count[5]                                                                             ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; vga_controller:inst1|v_count[7]                                ; vga_controller:inst1|v_count[7]                                                                             ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; vga_controller:inst1|v_count[8]                                ; vga_controller:inst1|v_count[8]                                                                             ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; vga_controller:inst1|v_count[9]                                ; vga_controller:inst1|v_count[9]                                                                             ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; vga_controller:inst1|v_count[10]                               ; vga_controller:inst1|v_count[10]                                                                            ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.473 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[16]  ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[16]                                               ; clk          ; clk         ; 0.000        ; 0.080      ; 0.739      ;
; 0.573 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[6]   ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a37~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.455      ; 1.250      ;
; 0.625 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[11]  ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a35~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.431      ; 1.278      ;
; 0.629 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[0]   ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a82~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.430      ; 1.281      ;
; 0.657 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[6]   ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a82~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.430      ; 1.309      ;
; 0.660 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[8]   ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[8]                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 0.926      ;
; 0.663 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[11]  ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[11]                                               ; clk          ; clk         ; 0.000        ; 0.080      ; 0.929      ;
; 0.663 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[7]   ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[7]                                                ; clk          ; clk         ; 0.000        ; 0.079      ; 0.928      ;
; 0.663 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[5]   ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[5]                                                ; clk          ; clk         ; 0.000        ; 0.079      ; 0.928      ;
; 0.663 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[2]   ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[2]                                                ; clk          ; clk         ; 0.000        ; 0.079      ; 0.928      ;
; 0.664 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]   ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]                                                ; clk          ; clk         ; 0.000        ; 0.079      ; 0.929      ;
; 0.665 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[9]   ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[9]                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 0.931      ;
; 0.667 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[1]   ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[1]                                                ; clk          ; clk         ; 0.000        ; 0.079      ; 0.932      ;
; 0.668 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[10]  ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[10]                                               ; clk          ; clk         ; 0.000        ; 0.080      ; 0.934      ;
; 0.668 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[6]   ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[6]                                                ; clk          ; clk         ; 0.000        ; 0.079      ; 0.933      ;
; 0.669 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[4]   ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[4]                                                ; clk          ; clk         ; 0.000        ; 0.079      ; 0.934      ;
; 0.694 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[13]  ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[13]                                               ; clk          ; clk         ; 0.000        ; 0.080      ; 0.960      ;
; 0.694 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[0]   ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[0]                                                ; clk          ; clk         ; 0.000        ; 0.079      ; 0.959      ;
; 0.698 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[14]  ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[14]                                               ; clk          ; clk         ; 0.000        ; 0.080      ; 0.964      ;
; 0.700 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[5]   ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a37~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.455      ; 1.377      ;
; 0.700 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[15]  ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[15]                                               ; clk          ; clk         ; 0.000        ; 0.080      ; 0.966      ;
; 0.732 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[5]   ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a82~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.430      ; 1.384      ;
; 0.743 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[1]   ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a82~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.430      ; 1.395      ;
; 0.744 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[0]   ; lpm_compare:inst6|cmpr_1bi:auto_generated|aeb_output_dffe0a[0]                                              ; clk          ; clk         ; 0.000        ; 0.079      ; 1.009      ;
; 0.809 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[6]   ; lpm_compare:inst6|cmpr_1bi:auto_generated|aeb_output_dffe0a[0]                                              ; clk          ; clk         ; 0.000        ; 0.079      ; 1.074      ;
; 0.810 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[12]  ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[12]                                               ; clk          ; clk         ; 0.000        ; 0.080      ; 1.076      ;
; 0.855 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[15]  ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|address_reg_a[2]                 ; clk          ; clk         ; 0.000        ; 0.094      ; 1.135      ;
; 0.876 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[13]  ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|address_reg_a[0]                 ; clk          ; clk         ; 0.000        ; 0.094      ; 1.156      ;
; 0.879 ; lpm_compare:inst6|cmpr_1bi:auto_generated|aeb_output_dffe0a[0] ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[7]                                                ; clk          ; clk         ; 0.000        ; 0.079      ; 1.144      ;
; 0.879 ; lpm_compare:inst6|cmpr_1bi:auto_generated|aeb_output_dffe0a[0] ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[5]                                                ; clk          ; clk         ; 0.000        ; 0.079      ; 1.144      ;
; 0.879 ; lpm_compare:inst6|cmpr_1bi:auto_generated|aeb_output_dffe0a[0] ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[4]                                                ; clk          ; clk         ; 0.000        ; 0.079      ; 1.144      ;
; 0.879 ; lpm_compare:inst6|cmpr_1bi:auto_generated|aeb_output_dffe0a[0] ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]                                                ; clk          ; clk         ; 0.000        ; 0.079      ; 1.144      ;
; 0.879 ; lpm_compare:inst6|cmpr_1bi:auto_generated|aeb_output_dffe0a[0] ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[2]                                                ; clk          ; clk         ; 0.000        ; 0.079      ; 1.144      ;
; 0.879 ; lpm_compare:inst6|cmpr_1bi:auto_generated|aeb_output_dffe0a[0] ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[1]                                                ; clk          ; clk         ; 0.000        ; 0.079      ; 1.144      ;
; 0.879 ; lpm_compare:inst6|cmpr_1bi:auto_generated|aeb_output_dffe0a[0] ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[0]                                                ; clk          ; clk         ; 0.000        ; 0.079      ; 1.144      ;
; 0.879 ; lpm_compare:inst6|cmpr_1bi:auto_generated|aeb_output_dffe0a[0] ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[6]                                                ; clk          ; clk         ; 0.000        ; 0.079      ; 1.144      ;
; 0.896 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[2]   ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a35~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.449      ; 1.567      ;
; 0.897 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[7]   ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a26~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.454      ; 1.573      ;
; 0.904 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[14]  ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|address_reg_a[1]                 ; clk          ; clk         ; 0.000        ; 0.094      ; 1.184      ;
; 0.905 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[4]   ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a26~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.454      ; 1.581      ;
; 0.910 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[0]   ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a35~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.449      ; 1.581      ;
; 0.912 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[2]   ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a37~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.455      ; 1.589      ;
; 0.918 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[0]   ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a80~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.437      ; 1.577      ;
; 0.920 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[0]   ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a84~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.430      ; 1.572      ;
; 0.920 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[4]   ; lpm_compare:inst6|cmpr_1bi:auto_generated|aeb_output_dffe0a[0]                                              ; clk          ; clk         ; 0.000        ; 0.079      ; 1.185      ;
; 0.921 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[5]   ; lpm_compare:inst6|cmpr_1bi:auto_generated|aeb_output_dffe0a[0]                                              ; clk          ; clk         ; 0.000        ; 0.079      ; 1.186      ;
; 0.924 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[6]   ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a16~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.458      ; 1.604      ;
; 0.924 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[12]  ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a26~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.436      ; 1.582      ;
; 0.925 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[10]  ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a80~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.419      ; 1.566      ;
; 0.931 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[6]   ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a80~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.444      ; 1.597      ;
; 0.933 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[5]   ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a29~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.463      ; 1.618      ;
; 0.947 ; vga_controller:inst1|h_count[10]                               ; vga_controller:inst1|h_sync                                                                                 ; clk          ; clk         ; 0.000        ; 0.080      ; 1.213      ;
; 0.961 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[6]   ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a85~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.451      ; 1.634      ;
; 0.962 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[7]   ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[8]                                                ; clk          ; clk         ; 0.000        ; 0.098      ; 1.246      ;
; 0.965 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[2]   ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a26~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.454      ; 1.641      ;
; 0.969 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[5]   ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a8~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.470      ; 1.661      ;
; 0.981 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[5]   ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a5~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.448      ; 1.651      ;
; 0.981 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[5]   ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[6]                                                ; clk          ; clk         ; 0.000        ; 0.079      ; 1.246      ;
; 0.981 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[11]  ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[12]                                               ; clk          ; clk         ; 0.000        ; 0.080      ; 1.247      ;
; 0.981 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[6]   ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[8]                                                ; clk          ; clk         ; 0.000        ; 0.098      ; 1.265      ;
; 0.982 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[9]   ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[10]                                               ; clk          ; clk         ; 0.000        ; 0.080      ; 1.248      ;
; 0.982 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]   ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[4]                                                ; clk          ; clk         ; 0.000        ; 0.079      ; 1.247      ;
; 0.984 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[1]   ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[2]                                                ; clk          ; clk         ; 0.000        ; 0.079      ; 1.249      ;
; 0.986 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[11]  ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a82~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.412      ; 1.620      ;
; 0.987 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[8]   ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[9]                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 1.253      ;
; 0.990 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[2]   ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]                                                ; clk          ; clk         ; 0.000        ; 0.079      ; 1.255      ;
; 0.992 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[8]   ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[10]                                               ; clk          ; clk         ; 0.000        ; 0.080      ; 1.258      ;
; 0.994 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[1]   ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a26~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.454      ; 1.670      ;
; 0.995 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[10]  ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[11]                                               ; clk          ; clk         ; 0.000        ; 0.080      ; 1.261      ;
; 0.995 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[6]   ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[7]                                                ; clk          ; clk         ; 0.000        ; 0.079      ; 1.260      ;
; 0.995 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[2]   ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[4]                                                ; clk          ; clk         ; 0.000        ; 0.079      ; 1.260      ;
; 0.996 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[5]   ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a80~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.444      ; 1.662      ;
; 0.996 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[4]   ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[5]                                                ; clk          ; clk         ; 0.000        ; 0.079      ; 1.261      ;
; 0.998 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[0]   ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[1]                                                ; clk          ; clk         ; 0.000        ; 0.079      ; 1.263      ;
; 1.000 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[10]  ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[12]                                               ; clk          ; clk         ; 0.000        ; 0.080      ; 1.266      ;
; 1.001 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[4]   ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[6]                                                ; clk          ; clk         ; 0.000        ; 0.079      ; 1.266      ;
; 1.003 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[0]   ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[2]                                                ; clk          ; clk         ; 0.000        ; 0.079      ; 1.268      ;
; 1.008 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[9]   ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a84~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.412      ; 1.642      ;
; 1.012 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[13]  ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[14]                                               ; clk          ; clk         ; 0.000        ; 0.080      ; 1.278      ;
; 1.017 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[11]  ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a84~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.412      ; 1.651      ;
; 1.017 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[15]  ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[16]                                               ; clk          ; clk         ; 0.000        ; 0.080      ; 1.283      ;
; 1.024 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[1]   ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a26~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.455      ; 1.701      ;
; 1.024 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[7]   ; lpm_compare:inst6|cmpr_1bi:auto_generated|aeb_output_dffe0a[0]                                              ; clk          ; clk         ; 0.000        ; 0.079      ; 1.289      ;
; 1.025 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[1]   ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a4~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.423      ; 1.670      ;
; 1.025 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[14]  ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[15]                                               ; clk          ; clk         ; 0.000        ; 0.080      ; 1.291      ;
; 1.026 ; vga_controller:inst1|v_count[9]                                ; vga_controller:inst1|v_sync                                                                                 ; clk          ; clk         ; 0.000        ; 0.080      ; 1.292      ;
; 1.030 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[14]  ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[16]                                               ; clk          ; clk         ; 0.000        ; 0.080      ; 1.296      ;
; 1.037 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[1]   ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a35~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.449      ; 1.708      ;
; 1.037 ; vga_controller:inst1|h_count[4]                                ; vga_controller:inst1|h_count[4]                                                                             ; clk          ; clk         ; 0.000        ; 0.081      ; 1.304      ;
+-------+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk'                                                                                                                                           ;
+-------+--------------+----------------+-----------------+-------+------------+-------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                                                                                                      ;
+-------+--------------+----------------+-----------------+-------+------------+-------------------------------------------------------------------------------------------------------------+
; 9.567 ; 9.802        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a14~porta_address_reg0 ;
; 9.567 ; 9.802        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a14~porta_re_reg       ;
; 9.567 ; 9.802        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a37~porta_address_reg0 ;
; 9.567 ; 9.802        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a37~porta_re_reg       ;
; 9.567 ; 9.802        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a69~porta_address_reg0 ;
; 9.567 ; 9.802        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a69~porta_re_reg       ;
; 9.567 ; 9.802        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a14~porta_address_reg0  ;
; 9.567 ; 9.802        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a14~porta_re_reg        ;
; 9.567 ; 9.802        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a1~porta_address_reg0   ;
; 9.567 ; 9.802        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a1~porta_re_reg         ;
; 9.567 ; 9.802        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a57~porta_address_reg0  ;
; 9.567 ; 9.802        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a57~porta_re_reg        ;
; 9.567 ; 9.802        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a62~porta_address_reg0  ;
; 9.567 ; 9.802        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a62~porta_re_reg        ;
; 9.567 ; 9.802        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a78~porta_address_reg0  ;
; 9.567 ; 9.802        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a78~porta_re_reg        ;
; 9.568 ; 9.803        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a1~porta_address_reg0  ;
; 9.568 ; 9.803        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a1~porta_re_reg        ;
; 9.568 ; 9.803        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a60~porta_address_reg0 ;
; 9.568 ; 9.803        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a60~porta_re_reg       ;
; 9.568 ; 9.803        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a70~porta_address_reg0 ;
; 9.568 ; 9.803        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a70~porta_re_reg       ;
; 9.569 ; 9.804        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a56~porta_address_reg0 ;
; 9.569 ; 9.804        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a56~porta_re_reg       ;
; 9.569 ; 9.804        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a26~porta_address_reg0 ;
; 9.569 ; 9.804        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a26~porta_re_reg       ;
; 9.569 ; 9.804        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a65~porta_address_reg0 ;
; 9.569 ; 9.804        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a65~porta_re_reg       ;
; 9.569 ; 9.804        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a67~porta_address_reg0 ;
; 9.569 ; 9.804        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a67~porta_re_reg       ;
; 9.569 ; 9.804        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a20~porta_address_reg0  ;
; 9.569 ; 9.804        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a20~porta_re_reg        ;
; 9.569 ; 9.804        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a37~porta_address_reg0  ;
; 9.569 ; 9.804        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a37~porta_re_reg        ;
; 9.570 ; 9.805        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a67~porta_address_reg0 ;
; 9.570 ; 9.805        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a67~porta_re_reg       ;
; 9.570 ; 9.805        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a13~porta_address_reg0 ;
; 9.570 ; 9.805        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a13~porta_re_reg       ;
; 9.570 ; 9.805        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a17~porta_address_reg0 ;
; 9.570 ; 9.805        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a17~porta_re_reg       ;
; 9.570 ; 9.805        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a19~porta_address_reg0 ;
; 9.570 ; 9.805        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a19~porta_re_reg       ;
; 9.570 ; 9.805        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a10~porta_address_reg0  ;
; 9.570 ; 9.805        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a10~porta_re_reg        ;
; 9.570 ; 9.805        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a17~porta_address_reg0  ;
; 9.570 ; 9.805        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a17~porta_re_reg        ;
; 9.570 ; 9.805        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a24~porta_address_reg0  ;
; 9.570 ; 9.805        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a24~porta_re_reg        ;
; 9.570 ; 9.805        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a25~porta_address_reg0  ;
; 9.570 ; 9.805        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a25~porta_re_reg        ;
; 9.570 ; 9.805        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a26~porta_address_reg0  ;
; 9.570 ; 9.805        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a26~porta_re_reg        ;
; 9.570 ; 9.805        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a27~porta_address_reg0  ;
; 9.570 ; 9.805        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a27~porta_re_reg        ;
; 9.570 ; 9.805        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a42~porta_address_reg0  ;
; 9.570 ; 9.805        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a42~porta_re_reg        ;
; 9.570 ; 9.805        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a49~porta_address_reg0  ;
; 9.570 ; 9.805        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a49~porta_re_reg        ;
; 9.570 ; 9.805        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a5~porta_address_reg0   ;
; 9.570 ; 9.805        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a5~porta_re_reg         ;
; 9.571 ; 9.806        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a11~porta_address_reg0 ;
; 9.571 ; 9.806        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a11~porta_re_reg       ;
; 9.571 ; 9.806        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a22~porta_address_reg0 ;
; 9.571 ; 9.806        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a22~porta_re_reg       ;
; 9.571 ; 9.806        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a25~porta_address_reg0 ;
; 9.571 ; 9.806        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a25~porta_re_reg       ;
; 9.571 ; 9.806        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a64~porta_address_reg0 ;
; 9.571 ; 9.806        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a64~porta_re_reg       ;
; 9.571 ; 9.806        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a65~porta_address_reg0 ;
; 9.571 ; 9.806        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a65~porta_re_reg       ;
; 9.571 ; 9.806        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a21~porta_address_reg0 ;
; 9.571 ; 9.806        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a21~porta_re_reg       ;
; 9.571 ; 9.806        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a22~porta_address_reg0 ;
; 9.571 ; 9.806        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a22~porta_re_reg       ;
; 9.571 ; 9.806        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a23~porta_address_reg0 ;
; 9.571 ; 9.806        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a23~porta_re_reg       ;
; 9.571 ; 9.806        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a53~porta_address_reg0 ;
; 9.571 ; 9.806        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a53~porta_re_reg       ;
; 9.571 ; 9.806        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a58~porta_address_reg0 ;
; 9.571 ; 9.806        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a58~porta_re_reg       ;
; 9.571 ; 9.806        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a0~porta_address_reg0   ;
; 9.571 ; 9.806        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a0~porta_re_reg         ;
; 9.571 ; 9.806        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a28~porta_address_reg0  ;
; 9.571 ; 9.806        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a28~porta_re_reg        ;
; 9.571 ; 9.806        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a29~porta_address_reg0  ;
; 9.571 ; 9.806        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a29~porta_re_reg        ;
; 9.571 ; 9.806        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a30~porta_address_reg0  ;
; 9.571 ; 9.806        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a30~porta_re_reg        ;
; 9.572 ; 9.807        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a10~porta_address_reg0 ;
; 9.572 ; 9.807        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a10~porta_re_reg       ;
; 9.572 ; 9.807        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a17~porta_address_reg0 ;
; 9.572 ; 9.807        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a17~porta_re_reg       ;
; 9.572 ; 9.807        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a27~porta_address_reg0 ;
; 9.572 ; 9.807        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a27~porta_re_reg       ;
; 9.572 ; 9.807        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a35~porta_address_reg0 ;
; 9.572 ; 9.807        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a35~porta_re_reg       ;
; 9.572 ; 9.807        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a68~porta_address_reg0 ;
; 9.572 ; 9.807        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a68~porta_re_reg       ;
; 9.572 ; 9.807        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a71~porta_address_reg0 ;
; 9.572 ; 9.807        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a71~porta_re_reg       ;
+-------+--------------+----------------+-----------------+-------+------------+-------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; load      ; clk        ; 15.034 ; 15.884 ; Rise       ; clk             ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; load      ; clk        ; -3.809 ; -4.233 ; Rise       ; clk             ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; finish    ; clk        ; 6.227 ; 6.042 ; Rise       ; clk             ;
; h_sync    ; clk        ; 6.118 ; 5.996 ; Rise       ; clk             ;
; pixel_clk ; clk        ; 2.809 ; 2.840 ; Rise       ; clk             ;
; v_sync    ; clk        ; 4.838 ; 4.742 ; Rise       ; clk             ;
; pixel_clk ; clk        ; 2.809 ; 2.840 ; Fall       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; finish    ; clk        ; 5.537 ; 5.354 ; Rise       ; clk             ;
; h_sync    ; clk        ; 5.428 ; 5.307 ; Rise       ; clk             ;
; pixel_clk ; clk        ; 2.264 ; 2.295 ; Rise       ; clk             ;
; v_sync    ; clk        ; 4.202 ; 4.107 ; Rise       ; clk             ;
; pixel_clk ; clk        ; 2.264 ; 2.295 ; Fall       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 103.06 MHz ; 103.06 MHz      ; clk        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clk   ; 10.297 ; 0.000             ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.354 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+-------+----------------------------------+
; Clock ; Slack ; End Point TNS                    ;
+-------+-------+----------------------------------+
; clk   ; 9.547 ; 0.000                            ;
+-------+-------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                               ; To Node                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 10.297 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]                            ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a0~porta_address_reg0   ; clk          ; clk         ; 20.000       ; 0.197      ; 9.930      ;
; 10.370 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[9]                            ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a20~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.199      ; 9.859      ;
; 10.388 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[9]                            ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a58~porta_address_reg0 ; clk          ; clk         ; 20.000       ; 0.193      ; 9.835      ;
; 10.539 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]                            ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a42~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.204      ; 9.695      ;
; 10.550 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]                            ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a82~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.194      ; 9.674      ;
; 10.590 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]                            ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a84~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.202      ; 9.642      ;
; 10.610 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]                            ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a50~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.208      ; 9.628      ;
; 10.680 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[9]                            ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a10~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.215      ; 9.565      ;
; 10.706 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[9]                            ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a11~porta_address_reg0 ; clk          ; clk         ; 20.000       ; 0.209      ; 9.533      ;
; 10.843 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]                            ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a58~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.219      ; 9.406      ;
; 10.850 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]                            ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a52~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.225      ; 9.405      ;
; 10.872 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]                            ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a2~porta_address_reg0   ; clk          ; clk         ; 20.000       ; 0.219      ; 9.377      ;
; 10.881 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]                            ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a18~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.214      ; 9.363      ;
; 10.886 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]                            ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a60~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.230      ; 9.374      ;
; 10.912 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]                            ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a34~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.214      ; 9.332      ;
; 10.921 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[7]                            ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a58~porta_address_reg0 ; clk          ; clk         ; 20.000       ; 0.213      ; 9.322      ;
; 10.925 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]                            ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a26~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.219      ; 9.324      ;
; 10.925 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[7]                            ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a20~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.219      ; 9.324      ;
; 10.933 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]                            ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a19~porta_address_reg0 ; clk          ; clk         ; 20.000       ; 0.232      ; 9.329      ;
; 10.934 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]                            ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a28~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.213      ; 9.309      ;
; 10.948 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]                            ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a18~porta_address_reg0 ; clk          ; clk         ; 20.000       ; 0.224      ; 9.306      ;
; 10.972 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]                            ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a20~porta_address_reg0 ; clk          ; clk         ; 20.000       ; 0.239      ; 9.297      ;
; 11.000 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[16]                           ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a34~porta_address_reg0 ; clk          ; clk         ; 20.000       ; 0.204      ; 9.234      ;
; 11.000 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[16]                           ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a34~porta_re_reg       ; clk          ; clk         ; 20.000       ; 0.204      ; 9.234      ;
; 11.041 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]                            ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a58~porta_address_reg0 ; clk          ; clk         ; 20.000       ; 0.213      ; 9.202      ;
; 11.047 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]                            ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a20~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.219      ; 9.202      ;
; 11.088 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[16]                           ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a38~porta_address_reg0 ; clk          ; clk         ; 20.000       ; 0.261      ; 9.203      ;
; 11.088 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[16]                           ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a38~porta_re_reg       ; clk          ; clk         ; 20.000       ; 0.261      ; 9.203      ;
; 11.100 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[16]                           ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a35~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.261      ; 9.191      ;
; 11.100 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[16]                           ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a35~porta_re_reg        ; clk          ; clk         ; 20.000       ; 0.261      ; 9.191      ;
; 11.131 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[9]                            ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a27~porta_address_reg0 ; clk          ; clk         ; 20.000       ; 0.225      ; 9.124      ;
; 11.200 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]                            ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a53~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.233      ; 9.063      ;
; 11.205 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]                            ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a74~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.237      ; 9.062      ;
; 11.206 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]                            ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a10~porta_address_reg0 ; clk          ; clk         ; 20.000       ; 0.243      ; 9.067      ;
; 11.207 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]                            ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a54~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.237      ; 9.060      ;
; 11.217 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]                            ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a31~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.270      ; 9.083      ;
; 11.226 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[8]                            ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a74~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.217      ; 9.021      ;
; 11.227 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[8]                            ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a60~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.210      ; 9.013      ;
; 11.230 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[8]                            ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a40~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.226      ; 9.026      ;
; 11.230 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[8]                            ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a76~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.220      ; 9.020      ;
; 11.232 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[8]                            ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a53~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.213      ; 9.011      ;
; 11.235 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]                            ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a36~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.233      ; 9.028      ;
; 11.238 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]                            ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a66~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.243      ; 9.035      ;
; 11.241 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]                            ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a75~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.250      ; 9.039      ;
; 11.242 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]                            ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a76~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.240      ; 9.028      ;
; 11.242 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]                            ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a4~porta_address_reg0   ; clk          ; clk         ; 20.000       ; 0.230      ; 9.018      ;
; 11.261 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[16]                           ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a46~porta_address_reg0 ; clk          ; clk         ; 20.000       ; 0.225      ; 8.994      ;
; 11.261 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[16]                           ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a46~porta_re_reg       ; clk          ; clk         ; 20.000       ; 0.225      ; 8.994      ;
; 11.262 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]                            ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a12~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.225      ; 8.993      ;
; 11.267 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[7]                            ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a11~porta_address_reg0 ; clk          ; clk         ; 20.000       ; 0.229      ; 8.992      ;
; 11.271 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]                            ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a7~porta_address_reg0   ; clk          ; clk         ; 20.000       ; 0.274      ; 9.033      ;
; 11.272 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]                            ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a59~porta_address_reg0 ; clk          ; clk         ; 20.000       ; 0.255      ; 9.013      ;
; 11.274 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[7]                            ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a10~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.235      ; 8.991      ;
; 11.298 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]                            ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a44~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.250      ; 8.982      ;
; 11.326 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[8]                            ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a16~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.206      ; 8.910      ;
; 11.331 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]                            ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a68~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.247      ; 8.946      ;
; 11.331 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[9]                            ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a22~porta_address_reg0 ; clk          ; clk         ; 20.000       ; 0.248      ; 8.947      ;
; 11.334 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]                            ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a41~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.249      ; 8.945      ;
; 11.340 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]                            ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a11~porta_address_reg0 ; clk          ; clk         ; 20.000       ; 0.229      ; 8.919      ;
; 11.351 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[8]                            ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a85~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.199      ; 8.878      ;
; 11.357 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[9]                            ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a14~porta_address_reg0 ; clk          ; clk         ; 20.000       ; 0.254      ; 8.927      ;
; 11.370 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[8]                            ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a21~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.211      ; 8.871      ;
; 11.372 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[9]                            ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a21~porta_address_reg0 ; clk          ; clk         ; 20.000       ; 0.250      ; 8.908      ;
; 11.373 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]                            ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a10~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.235      ; 8.892      ;
; 11.381 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[6]                            ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a58~porta_address_reg0 ; clk          ; clk         ; 20.000       ; 0.213      ; 8.862      ;
; 11.391 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[16]                           ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a39~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.262      ; 8.901      ;
; 11.391 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[16]                           ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a39~porta_re_reg        ; clk          ; clk         ; 20.000       ; 0.262      ; 8.901      ;
; 11.392 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[6]                            ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a20~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.219      ; 8.857      ;
; 11.394 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[9]                            ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a67~porta_address_reg0 ; clk          ; clk         ; 20.000       ; 0.231      ; 8.867      ;
; 11.406 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[8]                            ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a56~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.216      ; 8.840      ;
; 11.433 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]                            ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a34~porta_address_reg0 ; clk          ; clk         ; 20.000       ; 0.224      ; 8.821      ;
; 11.458 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[8]                            ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a45~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.247      ; 8.819      ;
; 11.485 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[8]                            ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a40~porta_address_reg0 ; clk          ; clk         ; 20.000       ; 0.274      ; 8.819      ;
; 11.490 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]                            ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a27~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.248      ; 8.788      ;
; 11.491 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[8]                            ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a42~porta_address_reg0 ; clk          ; clk         ; 20.000       ; 0.275      ; 8.814      ;
; 11.505 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[8]                            ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a44~porta_address_reg0 ; clk          ; clk         ; 20.000       ; 0.277      ; 8.802      ;
; 11.516 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]                            ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a31~porta_address_reg0 ; clk          ; clk         ; 20.000       ; 0.201      ; 8.715      ;
; 11.522 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]                            ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a40~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.246      ; 8.754      ;
; 11.524 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[8]                            ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a68~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.227      ; 8.733      ;
; 11.527 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]                            ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a83~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.277      ; 8.780      ;
; 11.542 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[16]                           ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a47~porta_address_reg0 ; clk          ; clk         ; 20.000       ; 0.204      ; 8.692      ;
; 11.542 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[16]                           ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a47~porta_re_reg       ; clk          ; clk         ; 20.000       ; 0.204      ; 8.692      ;
; 11.543 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]                            ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a57~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.258      ; 8.745      ;
; 11.543 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[8]                            ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a66~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.223      ; 8.710      ;
; 11.547 ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|rden_a_store ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a34~porta_re_reg       ; clk          ; clk         ; 20.000       ; 0.193      ; 8.676      ;
; 11.547 ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|rden_a_store ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a34~porta_address_reg0 ; clk          ; clk         ; 20.000       ; 0.193      ; 8.676      ;
; 11.551 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[16]                           ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a47~porta_address_reg0 ; clk          ; clk         ; 20.000       ; 0.206      ; 8.685      ;
; 11.551 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[16]                           ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a47~porta_re_reg       ; clk          ; clk         ; 20.000       ; 0.206      ; 8.685      ;
; 11.554 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]                            ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a79~porta_address_reg0 ; clk          ; clk         ; 20.000       ; 0.209      ; 8.685      ;
; 11.555 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[14]                           ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a34~porta_address_reg0 ; clk          ; clk         ; 20.000       ; 0.204      ; 8.679      ;
; 11.555 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[14]                           ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a34~porta_re_reg       ; clk          ; clk         ; 20.000       ; 0.204      ; 8.679      ;
; 11.562 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]                            ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a39~porta_address_reg0 ; clk          ; clk         ; 20.000       ; 0.209      ; 8.677      ;
; 11.563 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]                            ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a49~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.254      ; 8.721      ;
; 11.571 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]                            ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a39~porta_address_reg0 ; clk          ; clk         ; 20.000       ; 0.217      ; 8.676      ;
; 11.573 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[8]                            ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a41~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.229      ; 8.686      ;
; 11.580 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]                            ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a51~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.279      ; 8.729      ;
; 11.587 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]                            ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a46~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.240      ; 8.683      ;
; 11.589 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]                            ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a19~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.280      ; 8.721      ;
; 11.599 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]                            ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a30~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.253      ; 8.684      ;
; 11.615 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[15]                           ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a34~porta_address_reg0 ; clk          ; clk         ; 20.000       ; 0.204      ; 8.619      ;
+--------+-----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                           ;
+-------+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.354 ; vga_controller:inst1|v_count[0]                                ; vga_controller:inst1|v_count[0]                                                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; vga_controller:inst1|v_count[6]                                ; vga_controller:inst1|v_count[6]                                                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; vga_controller:inst1|v_count[1]                                ; vga_controller:inst1|v_count[1]                                                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; vga_controller:inst1|v_count[2]                                ; vga_controller:inst1|v_count[2]                                                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; vga_controller:inst1|v_count[3]                                ; vga_controller:inst1|v_count[3]                                                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; vga_controller:inst1|v_count[4]                                ; vga_controller:inst1|v_count[4]                                                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; vga_controller:inst1|v_count[5]                                ; vga_controller:inst1|v_count[5]                                                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; vga_controller:inst1|v_count[7]                                ; vga_controller:inst1|v_count[7]                                                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; vga_controller:inst1|v_count[8]                                ; vga_controller:inst1|v_count[8]                                                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; vga_controller:inst1|v_count[9]                                ; vga_controller:inst1|v_count[9]                                                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; vga_controller:inst1|v_count[10]                               ; vga_controller:inst1|v_count[10]                                                                            ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.426 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[16]  ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[16]                                               ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.551 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[6]   ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a37~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.406      ; 1.158      ;
; 0.586 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[0]   ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a82~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.384      ; 1.171      ;
; 0.592 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[11]  ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a35~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.385      ; 1.178      ;
; 0.603 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[8]   ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[8]                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.846      ;
; 0.605 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[11]  ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[11]                                               ; clk          ; clk         ; 0.000        ; 0.072      ; 0.848      ;
; 0.605 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[5]   ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[5]                                                ; clk          ; clk         ; 0.000        ; 0.071      ; 0.847      ;
; 0.606 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[7]   ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[7]                                                ; clk          ; clk         ; 0.000        ; 0.071      ; 0.848      ;
; 0.606 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]   ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]                                                ; clk          ; clk         ; 0.000        ; 0.071      ; 0.848      ;
; 0.606 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[2]   ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[2]                                                ; clk          ; clk         ; 0.000        ; 0.071      ; 0.848      ;
; 0.607 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[9]   ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[9]                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.850      ;
; 0.609 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[6]   ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a82~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.384      ; 1.194      ;
; 0.610 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[10]  ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[10]                                               ; clk          ; clk         ; 0.000        ; 0.072      ; 0.853      ;
; 0.610 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[1]   ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[1]                                                ; clk          ; clk         ; 0.000        ; 0.071      ; 0.852      ;
; 0.610 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[6]   ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[6]                                                ; clk          ; clk         ; 0.000        ; 0.071      ; 0.852      ;
; 0.611 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[4]   ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[4]                                                ; clk          ; clk         ; 0.000        ; 0.071      ; 0.853      ;
; 0.632 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[13]  ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[13]                                               ; clk          ; clk         ; 0.000        ; 0.072      ; 0.875      ;
; 0.634 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[0]   ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[0]                                                ; clk          ; clk         ; 0.000        ; 0.071      ; 0.876      ;
; 0.638 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[15]  ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[15]                                               ; clk          ; clk         ; 0.000        ; 0.072      ; 0.881      ;
; 0.639 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[14]  ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[14]                                               ; clk          ; clk         ; 0.000        ; 0.072      ; 0.882      ;
; 0.682 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[0]   ; lpm_compare:inst6|cmpr_1bi:auto_generated|aeb_output_dffe0a[0]                                              ; clk          ; clk         ; 0.000        ; 0.071      ; 0.924      ;
; 0.687 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[5]   ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a37~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.406      ; 1.294      ;
; 0.698 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[5]   ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a82~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.384      ; 1.283      ;
; 0.709 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[1]   ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a82~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.384      ; 1.294      ;
; 0.735 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[6]   ; lpm_compare:inst6|cmpr_1bi:auto_generated|aeb_output_dffe0a[0]                                              ; clk          ; clk         ; 0.000        ; 0.071      ; 0.977      ;
; 0.752 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[12]  ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[12]                                               ; clk          ; clk         ; 0.000        ; 0.072      ; 0.995      ;
; 0.794 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[15]  ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|address_reg_a[2]                 ; clk          ; clk         ; 0.000        ; 0.083      ; 1.048      ;
; 0.805 ; lpm_compare:inst6|cmpr_1bi:auto_generated|aeb_output_dffe0a[0] ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[7]                                                ; clk          ; clk         ; 0.000        ; 0.071      ; 1.047      ;
; 0.805 ; lpm_compare:inst6|cmpr_1bi:auto_generated|aeb_output_dffe0a[0] ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[5]                                                ; clk          ; clk         ; 0.000        ; 0.071      ; 1.047      ;
; 0.805 ; lpm_compare:inst6|cmpr_1bi:auto_generated|aeb_output_dffe0a[0] ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[4]                                                ; clk          ; clk         ; 0.000        ; 0.071      ; 1.047      ;
; 0.805 ; lpm_compare:inst6|cmpr_1bi:auto_generated|aeb_output_dffe0a[0] ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]                                                ; clk          ; clk         ; 0.000        ; 0.071      ; 1.047      ;
; 0.805 ; lpm_compare:inst6|cmpr_1bi:auto_generated|aeb_output_dffe0a[0] ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[2]                                                ; clk          ; clk         ; 0.000        ; 0.071      ; 1.047      ;
; 0.805 ; lpm_compare:inst6|cmpr_1bi:auto_generated|aeb_output_dffe0a[0] ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[1]                                                ; clk          ; clk         ; 0.000        ; 0.071      ; 1.047      ;
; 0.805 ; lpm_compare:inst6|cmpr_1bi:auto_generated|aeb_output_dffe0a[0] ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[0]                                                ; clk          ; clk         ; 0.000        ; 0.071      ; 1.047      ;
; 0.805 ; lpm_compare:inst6|cmpr_1bi:auto_generated|aeb_output_dffe0a[0] ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[6]                                                ; clk          ; clk         ; 0.000        ; 0.071      ; 1.047      ;
; 0.806 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[13]  ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|address_reg_a[0]                 ; clk          ; clk         ; 0.000        ; 0.083      ; 1.060      ;
; 0.824 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[2]   ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a35~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.404      ; 1.429      ;
; 0.826 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[7]   ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a26~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.409      ; 1.436      ;
; 0.826 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[0]   ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a35~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.404      ; 1.431      ;
; 0.836 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[0]   ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a80~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.392      ; 1.429      ;
; 0.836 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[14]  ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|address_reg_a[1]                 ; clk          ; clk         ; 0.000        ; 0.083      ; 1.090      ;
; 0.838 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[0]   ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a84~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.384      ; 1.423      ;
; 0.840 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[4]   ; lpm_compare:inst6|cmpr_1bi:auto_generated|aeb_output_dffe0a[0]                                              ; clk          ; clk         ; 0.000        ; 0.071      ; 1.082      ;
; 0.841 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[4]   ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a26~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.409      ; 1.451      ;
; 0.841 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[5]   ; lpm_compare:inst6|cmpr_1bi:auto_generated|aeb_output_dffe0a[0]                                              ; clk          ; clk         ; 0.000        ; 0.071      ; 1.083      ;
; 0.843 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[12]  ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a26~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.390      ; 1.434      ;
; 0.850 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[2]   ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a37~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.406      ; 1.457      ;
; 0.851 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[10]  ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a80~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.373      ; 1.425      ;
; 0.854 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[6]   ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a16~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.411      ; 1.466      ;
; 0.862 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[6]   ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a80~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.396      ; 1.459      ;
; 0.868 ; vga_controller:inst1|h_count[10]                               ; vga_controller:inst1|h_sync                                                                                 ; clk          ; clk         ; 0.000        ; 0.071      ; 1.110      ;
; 0.872 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[7]   ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[8]                                                ; clk          ; clk         ; 0.000        ; 0.091      ; 1.134      ;
; 0.881 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[5]   ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a29~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.415      ; 1.497      ;
; 0.887 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[2]   ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a26~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.409      ; 1.497      ;
; 0.889 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[6]   ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[8]                                                ; clk          ; clk         ; 0.000        ; 0.091      ; 1.151      ;
; 0.890 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[6]   ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a85~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.404      ; 1.495      ;
; 0.891 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[5]   ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[6]                                                ; clk          ; clk         ; 0.000        ; 0.071      ; 1.133      ;
; 0.891 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[8]   ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[9]                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 1.134      ;
; 0.891 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[11]  ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[12]                                               ; clk          ; clk         ; 0.000        ; 0.072      ; 1.134      ;
; 0.892 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]   ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[4]                                                ; clk          ; clk         ; 0.000        ; 0.071      ; 1.134      ;
; 0.894 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[9]   ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[10]                                               ; clk          ; clk         ; 0.000        ; 0.072      ; 1.137      ;
; 0.894 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[2]   ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]                                                ; clk          ; clk         ; 0.000        ; 0.071      ; 1.136      ;
; 0.897 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[1]   ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[2]                                                ; clk          ; clk         ; 0.000        ; 0.071      ; 1.139      ;
; 0.898 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[10]  ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[11]                                               ; clk          ; clk         ; 0.000        ; 0.072      ; 1.141      ;
; 0.898 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[6]   ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[7]                                                ; clk          ; clk         ; 0.000        ; 0.071      ; 1.140      ;
; 0.899 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[4]   ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[5]                                                ; clk          ; clk         ; 0.000        ; 0.071      ; 1.141      ;
; 0.901 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[0]   ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[1]                                                ; clk          ; clk         ; 0.000        ; 0.071      ; 1.143      ;
; 0.902 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[8]   ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[10]                                               ; clk          ; clk         ; 0.000        ; 0.072      ; 1.145      ;
; 0.905 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[2]   ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[4]                                                ; clk          ; clk         ; 0.000        ; 0.071      ; 1.147      ;
; 0.907 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[11]  ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a82~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.365      ; 1.473      ;
; 0.909 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[10]  ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[12]                                               ; clk          ; clk         ; 0.000        ; 0.072      ; 1.152      ;
; 0.910 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[4]   ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[6]                                                ; clk          ; clk         ; 0.000        ; 0.071      ; 1.152      ;
; 0.912 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[5]   ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a8~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.422      ; 1.535      ;
; 0.912 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[0]   ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[2]                                                ; clk          ; clk         ; 0.000        ; 0.071      ; 1.154      ;
; 0.918 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[13]  ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[14]                                               ; clk          ; clk         ; 0.000        ; 0.072      ; 1.161      ;
; 0.925 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[1]   ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a26~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.409      ; 1.535      ;
; 0.925 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[15]  ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[16]                                               ; clk          ; clk         ; 0.000        ; 0.072      ; 1.168      ;
; 0.927 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[14]  ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[15]                                               ; clk          ; clk         ; 0.000        ; 0.072      ; 1.170      ;
; 0.929 ; vga_controller:inst1|v_count[10]                               ; vga_controller:inst1|v_sync                                                                                 ; clk          ; clk         ; 0.000        ; 0.072      ; 1.172      ;
; 0.930 ; vga_controller:inst1|v_count[9]                                ; vga_controller:inst1|v_sync                                                                                 ; clk          ; clk         ; 0.000        ; 0.072      ; 1.173      ;
; 0.931 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[5]   ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a5~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.399      ; 1.531      ;
; 0.937 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[11]  ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a84~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.365      ; 1.503      ;
; 0.937 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[7]   ; lpm_compare:inst6|cmpr_1bi:auto_generated|aeb_output_dffe0a[0]                                              ; clk          ; clk         ; 0.000        ; 0.071      ; 1.179      ;
; 0.938 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[14]  ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[16]                                               ; clk          ; clk         ; 0.000        ; 0.072      ; 1.181      ;
; 0.946 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[5]   ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a80~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.396      ; 1.543      ;
; 0.952 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[1]   ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a4~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.378      ; 1.531      ;
; 0.953 ; vga_controller:inst1|h_count[4]                                ; vga_controller:inst1|h_count[4]                                                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 1.196      ;
; 0.953 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]   ; lpm_compare:inst6|cmpr_1bi:auto_generated|aeb_output_dffe0a[0]                                              ; clk          ; clk         ; 0.000        ; 0.071      ; 1.195      ;
; 0.954 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[9]   ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a84~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.365      ; 1.520      ;
+-------+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                                                            ;
+-------+--------------+----------------+-----------------+-------+------------+-------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                                                                                                      ;
+-------+--------------+----------------+-----------------+-------+------------+-------------------------------------------------------------------------------------------------------------+
; 9.547 ; 9.780        ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a30~porta_address_reg0  ;
; 9.547 ; 9.780        ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a30~porta_re_reg        ;
; 9.548 ; 9.781        ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a13~porta_address_reg0 ;
; 9.548 ; 9.781        ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a13~porta_re_reg       ;
; 9.549 ; 9.782        ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a22~porta_address_reg0 ;
; 9.549 ; 9.782        ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a22~porta_re_reg       ;
; 9.549 ; 9.782        ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a1~porta_address_reg0   ;
; 9.549 ; 9.782        ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a1~porta_re_reg         ;
; 9.549 ; 9.782        ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a78~porta_address_reg0  ;
; 9.549 ; 9.782        ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a78~porta_re_reg        ;
; 9.550 ; 9.783        ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a11~porta_address_reg0 ;
; 9.550 ; 9.783        ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a11~porta_re_reg       ;
; 9.550 ; 9.783        ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a25~porta_address_reg0 ;
; 9.550 ; 9.783        ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a25~porta_re_reg       ;
; 9.550 ; 9.783        ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a27~porta_address_reg0 ;
; 9.550 ; 9.783        ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a27~porta_re_reg       ;
; 9.550 ; 9.783        ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a64~porta_address_reg0 ;
; 9.550 ; 9.783        ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a64~porta_re_reg       ;
; 9.550 ; 9.783        ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a37~porta_address_reg0 ;
; 9.550 ; 9.783        ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a37~porta_re_reg       ;
; 9.550 ; 9.783        ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a53~porta_address_reg0 ;
; 9.550 ; 9.783        ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a53~porta_re_reg       ;
; 9.550 ; 9.783        ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a69~porta_address_reg0 ;
; 9.550 ; 9.783        ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a69~porta_re_reg       ;
; 9.550 ; 9.783        ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a14~porta_address_reg0  ;
; 9.550 ; 9.783        ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a14~porta_re_reg        ;
; 9.550 ; 9.783        ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a28~porta_address_reg0  ;
; 9.550 ; 9.783        ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a28~porta_re_reg        ;
; 9.550 ; 9.783        ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a29~porta_address_reg0  ;
; 9.550 ; 9.783        ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a29~porta_re_reg        ;
; 9.550 ; 9.783        ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a49~porta_address_reg0  ;
; 9.550 ; 9.783        ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a49~porta_re_reg        ;
; 9.550 ; 9.783        ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a62~porta_address_reg0  ;
; 9.550 ; 9.783        ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a62~porta_re_reg        ;
; 9.551 ; 9.784        ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a10~porta_address_reg0 ;
; 9.551 ; 9.784        ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a10~porta_re_reg       ;
; 9.551 ; 9.784        ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a17~porta_address_reg0 ;
; 9.551 ; 9.784        ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a17~porta_re_reg       ;
; 9.551 ; 9.784        ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a22~porta_address_reg0 ;
; 9.551 ; 9.784        ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a22~porta_re_reg       ;
; 9.551 ; 9.784        ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a35~porta_address_reg0 ;
; 9.551 ; 9.784        ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a35~porta_re_reg       ;
; 9.551 ; 9.784        ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a56~porta_address_reg0 ;
; 9.551 ; 9.784        ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a56~porta_re_reg       ;
; 9.551 ; 9.784        ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a65~porta_address_reg0 ;
; 9.551 ; 9.784        ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a65~porta_re_reg       ;
; 9.551 ; 9.784        ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a68~porta_address_reg0 ;
; 9.551 ; 9.784        ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a68~porta_re_reg       ;
; 9.551 ; 9.784        ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a71~porta_address_reg0 ;
; 9.551 ; 9.784        ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a71~porta_re_reg       ;
; 9.551 ; 9.784        ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a17~porta_address_reg0 ;
; 9.551 ; 9.784        ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a17~porta_re_reg       ;
; 9.551 ; 9.784        ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a21~porta_address_reg0 ;
; 9.551 ; 9.784        ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a21~porta_re_reg       ;
; 9.551 ; 9.784        ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a23~porta_address_reg0 ;
; 9.551 ; 9.784        ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a23~porta_re_reg       ;
; 9.551 ; 9.784        ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a31~porta_address_reg0 ;
; 9.551 ; 9.784        ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a31~porta_re_reg       ;
; 9.551 ; 9.784        ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a71~porta_address_reg0 ;
; 9.551 ; 9.784        ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a71~porta_re_reg       ;
; 9.551 ; 9.784        ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a12~porta_address_reg0  ;
; 9.551 ; 9.784        ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a12~porta_re_reg        ;
; 9.551 ; 9.784        ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a2~porta_address_reg0   ;
; 9.551 ; 9.784        ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a2~porta_re_reg         ;
; 9.551 ; 9.784        ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a36~porta_address_reg0  ;
; 9.551 ; 9.784        ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a36~porta_re_reg        ;
; 9.551 ; 9.784        ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a42~porta_address_reg0  ;
; 9.551 ; 9.784        ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a42~porta_re_reg        ;
; 9.551 ; 9.784        ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a46~porta_address_reg0  ;
; 9.551 ; 9.784        ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a46~porta_re_reg        ;
; 9.551 ; 9.784        ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a4~porta_address_reg0   ;
; 9.551 ; 9.784        ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a4~porta_re_reg         ;
; 9.551 ; 9.784        ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a52~porta_address_reg0  ;
; 9.551 ; 9.784        ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a52~porta_re_reg        ;
; 9.551 ; 9.784        ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a53~porta_address_reg0  ;
; 9.551 ; 9.784        ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a53~porta_re_reg        ;
; 9.551 ; 9.784        ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a58~porta_address_reg0  ;
; 9.551 ; 9.784        ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a58~porta_re_reg        ;
; 9.551 ; 9.784        ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a60~porta_address_reg0  ;
; 9.551 ; 9.784        ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a60~porta_re_reg        ;
; 9.551 ; 9.784        ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a76~porta_address_reg0  ;
; 9.551 ; 9.784        ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a76~porta_re_reg        ;
; 9.551 ; 9.784        ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a84~porta_address_reg0  ;
; 9.551 ; 9.784        ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a84~porta_re_reg        ;
; 9.551 ; 9.784        ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a9~porta_address_reg0   ;
; 9.551 ; 9.784        ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a9~porta_re_reg         ;
; 9.552 ; 9.785        ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a16~porta_address_reg0 ;
; 9.552 ; 9.785        ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a16~porta_re_reg       ;
; 9.552 ; 9.785        ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a1~porta_address_reg0  ;
; 9.552 ; 9.785        ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a1~porta_re_reg        ;
; 9.552 ; 9.785        ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a26~porta_address_reg0 ;
; 9.552 ; 9.785        ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a26~porta_re_reg       ;
; 9.552 ; 9.785        ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a2~porta_address_reg0  ;
; 9.552 ; 9.785        ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a2~porta_re_reg        ;
; 9.552 ; 9.785        ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a32~porta_address_reg0 ;
; 9.552 ; 9.785        ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a32~porta_re_reg       ;
; 9.552 ; 9.785        ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a46~porta_address_reg0 ;
; 9.552 ; 9.785        ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a46~porta_re_reg       ;
; 9.552 ; 9.785        ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a51~porta_address_reg0 ;
; 9.552 ; 9.785        ; 0.233          ; Low Pulse Width ; clk   ; Rise       ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a51~porta_re_reg       ;
+-------+--------------+----------------+-----------------+-------+------------+-------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; load      ; clk        ; 13.756 ; 14.089 ; Rise       ; clk             ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; load      ; clk        ; -3.306 ; -3.645 ; Rise       ; clk             ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; finish    ; clk        ; 5.799 ; 5.523 ; Rise       ; clk             ;
; h_sync    ; clk        ; 5.737 ; 5.454 ; Rise       ; clk             ;
; pixel_clk ; clk        ; 2.621 ; 2.670 ; Rise       ; clk             ;
; v_sync    ; clk        ; 4.520 ; 4.348 ; Rise       ; clk             ;
; pixel_clk ; clk        ; 2.621 ; 2.670 ; Fall       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; finish    ; clk        ; 5.164 ; 4.894 ; Rise       ; clk             ;
; h_sync    ; clk        ; 5.101 ; 4.826 ; Rise       ; clk             ;
; pixel_clk ; clk        ; 2.120 ; 2.170 ; Rise       ; clk             ;
; v_sync    ; clk        ; 3.935 ; 3.765 ; Rise       ; clk             ;
; pixel_clk ; clk        ; 2.120 ; 2.170 ; Fall       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clk   ; 13.677 ; 0.000             ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.181 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+-------+----------------------------------+
; Clock ; Slack ; End Point TNS                    ;
+-------+-------+----------------------------------+
; clk   ; 9.151 ; 0.000                            ;
+-------+-------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                          ;
+--------+---------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                     ; To Node                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 13.677 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]  ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a0~porta_address_reg0   ; clk          ; clk         ; 20.000       ; 0.094      ; 6.426      ;
; 13.838 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]  ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a82~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.095      ; 6.266      ;
; 13.843 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]  ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a42~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.102      ; 6.268      ;
; 13.866 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]  ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a84~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.101      ; 6.244      ;
; 13.887 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]  ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a50~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.108      ; 6.230      ;
; 14.037 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]  ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a58~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.120      ; 6.092      ;
; 14.041 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]  ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a52~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.124      ; 6.092      ;
; 14.054 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]  ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a2~porta_address_reg0   ; clk          ; clk         ; 20.000       ; 0.120      ; 6.075      ;
; 14.057 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]  ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a18~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.114      ; 6.066      ;
; 14.066 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]  ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a60~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.128      ; 6.071      ;
; 14.078 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]  ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a34~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.114      ; 6.045      ;
; 14.080 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]  ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a19~porta_address_reg0 ; clk          ; clk         ; 20.000       ; 0.122      ; 6.051      ;
; 14.081 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]  ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a26~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.115      ; 6.043      ;
; 14.085 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]  ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a28~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.108      ; 6.032      ;
; 14.087 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]  ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a18~porta_address_reg0 ; clk          ; clk         ; 20.000       ; 0.116      ; 6.038      ;
; 14.108 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]  ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a20~porta_address_reg0 ; clk          ; clk         ; 20.000       ; 0.129      ; 6.030      ;
; 14.196 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]  ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a58~porta_address_reg0 ; clk          ; clk         ; 20.000       ; 0.111      ; 5.924      ;
; 14.204 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]  ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a20~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.119      ; 5.924      ;
; 14.255 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]  ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a10~porta_address_reg0 ; clk          ; clk         ; 20.000       ; 0.128      ; 5.882      ;
; 14.267 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]  ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a31~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.160      ; 5.902      ;
; 14.268 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]  ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a53~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.133      ; 5.874      ;
; 14.273 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]  ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a74~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.137      ; 5.873      ;
; 14.273 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]  ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a54~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.137      ; 5.873      ;
; 14.282 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]  ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a4~porta_address_reg0   ; clk          ; clk         ; 20.000       ; 0.128      ; 5.855      ;
; 14.284 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]  ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a36~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.133      ; 5.858      ;
; 14.285 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[9]  ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a58~porta_address_reg0 ; clk          ; clk         ; 20.000       ; 0.097      ; 5.821      ;
; 14.286 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]  ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a75~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.140      ; 5.863      ;
; 14.287 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[9]  ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a20~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.105      ; 5.827      ;
; 14.293 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]  ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a12~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.124      ; 5.840      ;
; 14.299 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]  ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a76~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.140      ; 5.850      ;
; 14.299 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]  ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a7~porta_address_reg0   ; clk          ; clk         ; 20.000       ; 0.163      ; 5.873      ;
; 14.305 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]  ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a66~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.142      ; 5.846      ;
; 14.307 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]  ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a59~porta_address_reg0 ; clk          ; clk         ; 20.000       ; 0.145      ; 5.847      ;
; 14.339 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]  ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a44~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.150      ; 5.820      ;
; 14.361 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]  ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a41~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.149      ; 5.797      ;
; 14.362 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]  ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a68~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.147      ; 5.794      ;
; 14.378 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]  ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a11~porta_address_reg0 ; clk          ; clk         ; 20.000       ; 0.125      ; 5.756      ;
; 14.401 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]  ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a34~porta_address_reg0 ; clk          ; clk         ; 20.000       ; 0.116      ; 5.724      ;
; 14.401 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]  ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a10~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.132      ; 5.740      ;
; 14.442 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]  ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a27~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.135      ; 5.702      ;
; 14.465 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]  ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a31~porta_address_reg0 ; clk          ; clk         ; 20.000       ; 0.095      ; 5.639      ;
; 14.469 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[9]  ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a10~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.118      ; 5.658      ;
; 14.469 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]  ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a83~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.168      ; 5.708      ;
; 14.481 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[9]  ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a11~porta_address_reg0 ; clk          ; clk         ; 20.000       ; 0.111      ; 5.639      ;
; 14.482 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]  ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a40~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.145      ; 5.672      ;
; 14.488 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]  ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a79~porta_address_reg0 ; clk          ; clk         ; 20.000       ; 0.102      ; 5.623      ;
; 14.492 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]  ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a57~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.154      ; 5.671      ;
; 14.497 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]  ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a39~porta_address_reg0 ; clk          ; clk         ; 20.000       ; 0.102      ; 5.614      ;
; 14.499 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]  ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a49~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.151      ; 5.661      ;
; 14.500 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]  ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a51~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.169      ; 5.678      ;
; 14.506 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]  ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a39~porta_address_reg0 ; clk          ; clk         ; 20.000       ; 0.110      ; 5.613      ;
; 14.507 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]  ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a46~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.140      ; 5.642      ;
; 14.509 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]  ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a19~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.170      ; 5.670      ;
; 14.515 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]  ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a30~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.149      ; 5.643      ;
; 14.524 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[8]  ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a60~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.114      ; 5.599      ;
; 14.532 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[8]  ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a53~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.119      ; 5.596      ;
; 14.533 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[8]  ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a74~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.123      ; 5.599      ;
; 14.536 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[8]  ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a76~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.126      ; 5.599      ;
; 14.539 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]  ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a55~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.157      ; 5.627      ;
; 14.545 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[8]  ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a16~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.112      ; 5.576      ;
; 14.547 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[8]  ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a40~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.131      ; 5.593      ;
; 14.548 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]  ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a66~porta_address_reg0 ; clk          ; clk         ; 20.000       ; 0.153      ; 5.614      ;
; 14.551 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]  ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a66~porta_address_reg0 ; clk          ; clk         ; 20.000       ; 0.160      ; 5.618      ;
; 14.555 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[8]  ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a85~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.105      ; 5.559      ;
; 14.561 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]  ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a2~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.108      ; 5.556      ;
; 14.567 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]  ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a79~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.163      ; 5.605      ;
; 14.577 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[8]  ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a21~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.118      ; 5.550      ;
; 14.599 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[7]  ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a58~porta_address_reg0 ; clk          ; clk         ; 20.000       ; 0.111      ; 5.521      ;
; 14.604 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[8]  ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a56~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.123      ; 5.528      ;
; 14.611 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[7]  ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a20~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.119      ; 5.517      ;
; 14.631 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]  ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a71~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.168      ; 5.546      ;
; 14.632 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]  ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a63~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.140      ; 5.517      ;
; 14.633 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]  ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a43~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.170      ; 5.546      ;
; 14.635 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]  ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a11~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.145      ; 5.519      ;
; 14.643 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]  ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a42~porta_address_reg0 ; clk          ; clk         ; 20.000       ; 0.169      ; 5.535      ;
; 14.652 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]  ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a57~porta_address_reg0 ; clk          ; clk         ; 20.000       ; 0.164      ; 5.521      ;
; 14.652 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[8]  ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a45~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.154      ; 5.511      ;
; 14.664 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]  ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a87~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.149      ; 5.494      ;
; 14.667 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[16] ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a34~porta_address_reg0 ; clk          ; clk         ; 20.000       ; 0.102      ; 5.444      ;
; 14.667 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[16] ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a34~porta_re_reg       ; clk          ; clk         ; 20.000       ; 0.102      ; 5.444      ;
; 14.676 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]  ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a35~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.172      ; 5.505      ;
; 14.679 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]  ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a38~porta_address_reg0 ; clk          ; clk         ; 20.000       ; 0.171      ; 5.501      ;
; 14.681 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[8]  ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a40~porta_address_reg0 ; clk          ; clk         ; 20.000       ; 0.172      ; 5.500      ;
; 14.685 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[8]  ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a42~porta_address_reg0 ; clk          ; clk         ; 20.000       ; 0.173      ; 5.497      ;
; 14.693 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]  ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a47~porta_address_reg0 ; clk          ; clk         ; 20.000       ; 0.117      ; 5.433      ;
; 14.697 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[6]  ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a58~porta_address_reg0 ; clk          ; clk         ; 20.000       ; 0.111      ; 5.423      ;
; 14.699 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]  ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a1~porta_address_reg0   ; clk          ; clk         ; 20.000       ; 0.158      ; 5.468      ;
; 14.701 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[8]  ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a44~porta_address_reg0 ; clk          ; clk         ; 20.000       ; 0.174      ; 5.482      ;
; 14.706 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]  ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a39~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.172      ; 5.475      ;
; 14.711 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]  ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a73~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.150      ; 5.448      ;
; 14.711 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]  ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a9~porta_address_reg0   ; clk          ; clk         ; 20.000       ; 0.151      ; 5.449      ;
; 14.711 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[6]  ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a20~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.119      ; 5.417      ;
; 14.711 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]  ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a15~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.166      ; 5.464      ;
; 14.713 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]  ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a15~porta_address_reg0 ; clk          ; clk         ; 20.000       ; 0.123      ; 5.419      ;
; 14.718 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[8]  ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a68~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.133      ; 5.424      ;
; 14.722 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[9]  ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a27~porta_address_reg0 ; clk          ; clk         ; 20.000       ; 0.123      ; 5.410      ;
; 14.724 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[8]  ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a66~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.128      ; 5.413      ;
; 14.726 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]  ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a76~porta_address_reg0 ; clk          ; clk         ; 20.000       ; 0.129      ; 5.412      ;
; 14.729 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]  ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a87~porta_address_reg0 ; clk          ; clk         ; 20.000       ; 0.129      ; 5.409      ;
; 14.731 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]  ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a38~porta_address_reg0  ; clk          ; clk         ; 20.000       ; 0.149      ; 5.427      ;
+--------+---------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                           ;
+-------+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.181 ; vga_controller:inst1|v_count[0]                                ; vga_controller:inst1|v_count[0]                                                                             ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; vga_controller:inst1|v_count[1]                                ; vga_controller:inst1|v_count[1]                                                                             ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; vga_controller:inst1|v_count[2]                                ; vga_controller:inst1|v_count[2]                                                                             ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; vga_controller:inst1|v_count[3]                                ; vga_controller:inst1|v_count[3]                                                                             ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; vga_controller:inst1|v_count[6]                                ; vga_controller:inst1|v_count[6]                                                                             ; clk          ; clk         ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; vga_controller:inst1|v_count[4]                                ; vga_controller:inst1|v_count[4]                                                                             ; clk          ; clk         ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; vga_controller:inst1|v_count[5]                                ; vga_controller:inst1|v_count[5]                                                                             ; clk          ; clk         ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; vga_controller:inst1|v_count[7]                                ; vga_controller:inst1|v_count[7]                                                                             ; clk          ; clk         ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; vga_controller:inst1|v_count[8]                                ; vga_controller:inst1|v_count[8]                                                                             ; clk          ; clk         ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; vga_controller:inst1|v_count[9]                                ; vga_controller:inst1|v_count[9]                                                                             ; clk          ; clk         ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; vga_controller:inst1|v_count[10]                               ; vga_controller:inst1|v_count[10]                                                                            ; clk          ; clk         ; 0.000        ; 0.041      ; 0.307      ;
; 0.216 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[16]  ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[16]                                               ; clk          ; clk         ; 0.000        ; 0.040      ; 0.340      ;
; 0.243 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[6]   ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a37~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.236      ; 0.583      ;
; 0.274 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[0]   ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a82~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.221      ; 0.599      ;
; 0.274 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[11]  ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a35~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.221      ; 0.599      ;
; 0.284 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[6]   ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a82~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.221      ; 0.609      ;
; 0.302 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[8]   ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[8]                                                ; clk          ; clk         ; 0.000        ; 0.040      ; 0.426      ;
; 0.304 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[2]   ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[2]                                                ; clk          ; clk         ; 0.000        ; 0.039      ; 0.427      ;
; 0.305 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[11]  ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[11]                                               ; clk          ; clk         ; 0.000        ; 0.040      ; 0.429      ;
; 0.305 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[9]   ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[9]                                                ; clk          ; clk         ; 0.000        ; 0.040      ; 0.429      ;
; 0.305 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[7]   ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[7]                                                ; clk          ; clk         ; 0.000        ; 0.039      ; 0.428      ;
; 0.306 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[5]   ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[5]                                                ; clk          ; clk         ; 0.000        ; 0.039      ; 0.429      ;
; 0.306 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]   ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]                                                ; clk          ; clk         ; 0.000        ; 0.039      ; 0.429      ;
; 0.307 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[10]  ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[10]                                               ; clk          ; clk         ; 0.000        ; 0.040      ; 0.431      ;
; 0.307 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[1]   ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[1]                                                ; clk          ; clk         ; 0.000        ; 0.039      ; 0.430      ;
; 0.307 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[6]   ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[6]                                                ; clk          ; clk         ; 0.000        ; 0.039      ; 0.430      ;
; 0.308 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[4]   ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[4]                                                ; clk          ; clk         ; 0.000        ; 0.039      ; 0.431      ;
; 0.319 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[0]   ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[0]                                                ; clk          ; clk         ; 0.000        ; 0.039      ; 0.442      ;
; 0.321 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[13]  ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[13]                                               ; clk          ; clk         ; 0.000        ; 0.040      ; 0.445      ;
; 0.324 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[5]   ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a37~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.236      ; 0.664      ;
; 0.325 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[15]  ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[15]                                               ; clk          ; clk         ; 0.000        ; 0.040      ; 0.449      ;
; 0.327 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[14]  ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[14]                                               ; clk          ; clk         ; 0.000        ; 0.040      ; 0.451      ;
; 0.333 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[5]   ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a82~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.221      ; 0.658      ;
; 0.339 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[1]   ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a82~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.221      ; 0.664      ;
; 0.345 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[0]   ; lpm_compare:inst6|cmpr_1bi:auto_generated|aeb_output_dffe0a[0]                                              ; clk          ; clk         ; 0.000        ; 0.039      ; 0.468      ;
; 0.365 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[12]  ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[12]                                               ; clk          ; clk         ; 0.000        ; 0.040      ; 0.489      ;
; 0.377 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[15]  ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|address_reg_a[2]                 ; clk          ; clk         ; 0.000        ; 0.049      ; 0.510      ;
; 0.380 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[6]   ; lpm_compare:inst6|cmpr_1bi:auto_generated|aeb_output_dffe0a[0]                                              ; clk          ; clk         ; 0.000        ; 0.039      ; 0.503      ;
; 0.395 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[0]   ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a35~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.234      ; 0.733      ;
; 0.395 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[13]  ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|address_reg_a[0]                 ; clk          ; clk         ; 0.000        ; 0.049      ; 0.528      ;
; 0.398 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[2]   ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a35~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.234      ; 0.736      ;
; 0.400 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[7]   ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a26~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.241      ; 0.745      ;
; 0.406 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[4]   ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a26~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.241      ; 0.751      ;
; 0.408 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[0]   ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a80~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.227      ; 0.739      ;
; 0.408 ; lpm_compare:inst6|cmpr_1bi:auto_generated|aeb_output_dffe0a[0] ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[7]                                                ; clk          ; clk         ; 0.000        ; 0.039      ; 0.531      ;
; 0.408 ; lpm_compare:inst6|cmpr_1bi:auto_generated|aeb_output_dffe0a[0] ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[5]                                                ; clk          ; clk         ; 0.000        ; 0.039      ; 0.531      ;
; 0.408 ; lpm_compare:inst6|cmpr_1bi:auto_generated|aeb_output_dffe0a[0] ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[4]                                                ; clk          ; clk         ; 0.000        ; 0.039      ; 0.531      ;
; 0.408 ; lpm_compare:inst6|cmpr_1bi:auto_generated|aeb_output_dffe0a[0] ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]                                                ; clk          ; clk         ; 0.000        ; 0.039      ; 0.531      ;
; 0.408 ; lpm_compare:inst6|cmpr_1bi:auto_generated|aeb_output_dffe0a[0] ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[2]                                                ; clk          ; clk         ; 0.000        ; 0.039      ; 0.531      ;
; 0.408 ; lpm_compare:inst6|cmpr_1bi:auto_generated|aeb_output_dffe0a[0] ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[1]                                                ; clk          ; clk         ; 0.000        ; 0.039      ; 0.531      ;
; 0.408 ; lpm_compare:inst6|cmpr_1bi:auto_generated|aeb_output_dffe0a[0] ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[0]                                                ; clk          ; clk         ; 0.000        ; 0.039      ; 0.531      ;
; 0.408 ; lpm_compare:inst6|cmpr_1bi:auto_generated|aeb_output_dffe0a[0] ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[6]                                                ; clk          ; clk         ; 0.000        ; 0.039      ; 0.531      ;
; 0.408 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[14]  ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|address_reg_a[1]                 ; clk          ; clk         ; 0.000        ; 0.049      ; 0.541      ;
; 0.409 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[6]   ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a16~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.243      ; 0.756      ;
; 0.409 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[0]   ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a84~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.221      ; 0.734      ;
; 0.410 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[2]   ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a37~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.236      ; 0.750      ;
; 0.411 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[12]  ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a26~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.228      ; 0.743      ;
; 0.416 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[6]   ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a80~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.229      ; 0.749      ;
; 0.418 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[4]   ; lpm_compare:inst6|cmpr_1bi:auto_generated|aeb_output_dffe0a[0]                                              ; clk          ; clk         ; 0.000        ; 0.039      ; 0.541      ;
; 0.419 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[5]   ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a29~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.243      ; 0.766      ;
; 0.424 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[10]  ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a80~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.214      ; 0.742      ;
; 0.424 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[5]   ; lpm_compare:inst6|cmpr_1bi:auto_generated|aeb_output_dffe0a[0]                                              ; clk          ; clk         ; 0.000        ; 0.039      ; 0.547      ;
; 0.426 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[2]   ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a26~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.241      ; 0.771      ;
; 0.426 ; vga_controller:inst1|h_count[10]                               ; vga_controller:inst1|h_sync                                                                                 ; clk          ; clk         ; 0.000        ; 0.040      ; 0.550      ;
; 0.427 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[6]   ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a85~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.236      ; 0.767      ;
; 0.431 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[5]   ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a8~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.255      ; 0.790      ;
; 0.440 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[7]   ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[8]                                                ; clk          ; clk         ; 0.000        ; 0.053      ; 0.577      ;
; 0.447 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[11]  ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a82~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.208      ; 0.759      ;
; 0.451 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[5]   ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a5~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.229      ; 0.784      ;
; 0.452 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[1]   ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a26~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.241      ; 0.797      ;
; 0.454 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[9]   ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[10]                                               ; clk          ; clk         ; 0.000        ; 0.040      ; 0.578      ;
; 0.454 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[11]  ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[12]                                               ; clk          ; clk         ; 0.000        ; 0.040      ; 0.578      ;
; 0.454 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[6]   ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[8]                                                ; clk          ; clk         ; 0.000        ; 0.053      ; 0.591      ;
; 0.455 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[5]   ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[6]                                                ; clk          ; clk         ; 0.000        ; 0.039      ; 0.578      ;
; 0.455 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]   ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[4]                                                ; clk          ; clk         ; 0.000        ; 0.039      ; 0.578      ;
; 0.456 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[1]   ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[2]                                                ; clk          ; clk         ; 0.000        ; 0.039      ; 0.579      ;
; 0.460 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[8]   ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[9]                                                ; clk          ; clk         ; 0.000        ; 0.040      ; 0.584      ;
; 0.462 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[5]   ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a80~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.229      ; 0.795      ;
; 0.462 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[2]   ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]                                                ; clk          ; clk         ; 0.000        ; 0.039      ; 0.585      ;
; 0.463 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[1]   ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a26~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.246      ; 0.813      ;
; 0.463 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[16]  ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|address_reg_a[3]                 ; clk          ; clk         ; 0.000        ; 0.049      ; 0.596      ;
; 0.463 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[8]   ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[10]                                               ; clk          ; clk         ; 0.000        ; 0.040      ; 0.587      ;
; 0.464 ; vga_controller:inst1|v_count[10]                               ; vga_controller:inst1|v_sync                                                                                 ; clk          ; clk         ; 0.000        ; 0.041      ; 0.589      ;
; 0.465 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[11]  ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a84~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.208      ; 0.777      ;
; 0.465 ; vga_controller:inst1|v_count[9]                                ; vga_controller:inst1|v_sync                                                                                 ; clk          ; clk         ; 0.000        ; 0.041      ; 0.590      ;
; 0.465 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[10]  ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[11]                                               ; clk          ; clk         ; 0.000        ; 0.040      ; 0.589      ;
; 0.465 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[6]   ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[7]                                                ; clk          ; clk         ; 0.000        ; 0.039      ; 0.588      ;
; 0.465 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[2]   ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[4]                                                ; clk          ; clk         ; 0.000        ; 0.039      ; 0.588      ;
; 0.466 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[4]   ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[5]                                                ; clk          ; clk         ; 0.000        ; 0.039      ; 0.589      ;
; 0.466 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[0]   ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[1]                                                ; clk          ; clk         ; 0.000        ; 0.039      ; 0.589      ;
; 0.468 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[1]   ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a35~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.234      ; 0.806      ;
; 0.468 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[10]  ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[12]                                               ; clk          ; clk         ; 0.000        ; 0.040      ; 0.592      ;
; 0.469 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[4]   ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[6]                                                ; clk          ; clk         ; 0.000        ; 0.039      ; 0.592      ;
; 0.469 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[0]   ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[2]                                                ; clk          ; clk         ; 0.000        ; 0.039      ; 0.592      ;
; 0.470 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[13]  ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[14]                                               ; clk          ; clk         ; 0.000        ; 0.040      ; 0.594      ;
; 0.472 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[1]   ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a4~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.213      ; 0.789      ;
; 0.472 ; vga_controller:inst1|h_count[4]                                ; vga_controller:inst1|h_count[4]                                                                             ; clk          ; clk         ; 0.000        ; 0.041      ; 0.597      ;
; 0.473 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[7]   ; lpm_compare:inst6|cmpr_1bi:auto_generated|aeb_output_dffe0a[0]                                              ; clk          ; clk         ; 0.000        ; 0.039      ; 0.596      ;
; 0.474 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[15]  ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[16]                                               ; clk          ; clk         ; 0.000        ; 0.040      ; 0.598      ;
; 0.478 ; lpm_counter:inst5|cntr_3ig:auto_generated|counter_reg_bit[3]   ; lpm_compare:inst6|cmpr_1bi:auto_generated|aeb_output_dffe0a[0]                                              ; clk          ; clk         ; 0.000        ; 0.039      ; 0.601      ;
+-------+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                                                            ;
+-------+--------------+----------------+-----------------+-------+------------+-------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                                                                                                      ;
+-------+--------------+----------------+-----------------+-------+------------+-------------------------------------------------------------------------------------------------------------+
; 9.151 ; 9.381        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a14~porta_address_reg0 ;
; 9.151 ; 9.381        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a14~porta_re_reg       ;
; 9.151 ; 9.381        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a67~porta_address_reg0 ;
; 9.151 ; 9.381        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a67~porta_re_reg       ;
; 9.151 ; 9.381        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a17~porta_address_reg0  ;
; 9.151 ; 9.381        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a17~porta_re_reg        ;
; 9.151 ; 9.381        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a25~porta_address_reg0  ;
; 9.151 ; 9.381        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a25~porta_re_reg        ;
; 9.151 ; 9.381        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a62~porta_address_reg0  ;
; 9.151 ; 9.381        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a62~porta_re_reg        ;
; 9.152 ; 9.382        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a10~porta_address_reg0 ;
; 9.152 ; 9.382        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a10~porta_re_reg       ;
; 9.152 ; 9.382        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a42~porta_address_reg0 ;
; 9.152 ; 9.382        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a42~porta_re_reg       ;
; 9.152 ; 9.382        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a60~porta_address_reg0 ;
; 9.152 ; 9.382        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a60~porta_re_reg       ;
; 9.152 ; 9.382        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a82~porta_address_reg0 ;
; 9.152 ; 9.382        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a82~porta_re_reg       ;
; 9.152 ; 9.382        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a17~porta_address_reg0 ;
; 9.152 ; 9.382        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a17~porta_re_reg       ;
; 9.152 ; 9.382        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a19~porta_address_reg0 ;
; 9.152 ; 9.382        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a19~porta_re_reg       ;
; 9.152 ; 9.382        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a21~porta_address_reg0 ;
; 9.152 ; 9.382        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a21~porta_re_reg       ;
; 9.152 ; 9.382        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a22~porta_address_reg0 ;
; 9.152 ; 9.382        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a22~porta_re_reg       ;
; 9.152 ; 9.382        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a37~porta_address_reg0 ;
; 9.152 ; 9.382        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a37~porta_re_reg       ;
; 9.152 ; 9.382        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a42~porta_address_reg0 ;
; 9.152 ; 9.382        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a42~porta_re_reg       ;
; 9.152 ; 9.382        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a53~porta_address_reg0 ;
; 9.152 ; 9.382        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a53~porta_re_reg       ;
; 9.152 ; 9.382        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a64~porta_address_reg0 ;
; 9.152 ; 9.382        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a64~porta_re_reg       ;
; 9.152 ; 9.382        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a65~porta_address_reg0 ;
; 9.152 ; 9.382        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a65~porta_re_reg       ;
; 9.152 ; 9.382        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a69~porta_address_reg0 ;
; 9.152 ; 9.382        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a69~porta_re_reg       ;
; 9.152 ; 9.382        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a6~porta_address_reg0  ;
; 9.152 ; 9.382        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a6~porta_re_reg        ;
; 9.152 ; 9.382        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a70~porta_address_reg0 ;
; 9.152 ; 9.382        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a70~porta_re_reg       ;
; 9.152 ; 9.382        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a14~porta_address_reg0  ;
; 9.152 ; 9.382        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a14~porta_re_reg        ;
; 9.152 ; 9.382        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a1~porta_address_reg0   ;
; 9.152 ; 9.382        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a1~porta_re_reg         ;
; 9.152 ; 9.382        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a49~porta_address_reg0  ;
; 9.152 ; 9.382        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a49~porta_re_reg        ;
; 9.152 ; 9.382        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a51~porta_address_reg0  ;
; 9.152 ; 9.382        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a51~porta_re_reg        ;
; 9.152 ; 9.382        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a64~porta_address_reg0  ;
; 9.152 ; 9.382        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a64~porta_re_reg        ;
; 9.152 ; 9.382        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a68~porta_address_reg0  ;
; 9.152 ; 9.382        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a68~porta_re_reg        ;
; 9.152 ; 9.382        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a71~porta_address_reg0  ;
; 9.152 ; 9.382        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a71~porta_re_reg        ;
; 9.152 ; 9.382        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a78~porta_address_reg0  ;
; 9.152 ; 9.382        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a78~porta_re_reg        ;
; 9.152 ; 9.382        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a83~porta_address_reg0  ;
; 9.152 ; 9.382        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:inst28|altsyncram:altsyncram_component|altsyncram_6cs3:auto_generated|ram_block1a83~porta_re_reg        ;
; 9.153 ; 9.383        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a11~porta_address_reg0 ;
; 9.153 ; 9.383        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a11~porta_re_reg       ;
; 9.153 ; 9.383        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a1~porta_address_reg0  ;
; 9.153 ; 9.383        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a1~porta_re_reg        ;
; 9.153 ; 9.383        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a27~porta_address_reg0 ;
; 9.153 ; 9.383        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a27~porta_re_reg       ;
; 9.153 ; 9.383        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a2~porta_address_reg0  ;
; 9.153 ; 9.383        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a2~porta_re_reg        ;
; 9.153 ; 9.383        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a46~porta_address_reg0 ;
; 9.153 ; 9.383        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a46~porta_re_reg       ;
; 9.153 ; 9.383        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a55~porta_address_reg0 ;
; 9.153 ; 9.383        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a55~porta_re_reg       ;
; 9.153 ; 9.383        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a56~porta_address_reg0 ;
; 9.153 ; 9.383        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a56~porta_re_reg       ;
; 9.153 ; 9.383        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a63~porta_address_reg0 ;
; 9.153 ; 9.383        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a63~porta_re_reg       ;
; 9.153 ; 9.383        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a65~porta_address_reg0 ;
; 9.153 ; 9.383        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a65~porta_re_reg       ;
; 9.153 ; 9.383        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a66~porta_address_reg0 ;
; 9.153 ; 9.383        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a66~porta_re_reg       ;
; 9.153 ; 9.383        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a67~porta_address_reg0 ;
; 9.153 ; 9.383        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a67~porta_re_reg       ;
; 9.153 ; 9.383        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a68~porta_address_reg0 ;
; 9.153 ; 9.383        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a68~porta_re_reg       ;
; 9.153 ; 9.383        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a71~porta_address_reg0 ;
; 9.153 ; 9.383        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a71~porta_re_reg       ;
; 9.153 ; 9.383        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a74~porta_address_reg0 ;
; 9.153 ; 9.383        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a74~porta_re_reg       ;
; 9.153 ; 9.383        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a79~porta_address_reg0 ;
; 9.153 ; 9.383        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom2:inst29|altsyncram:altsyncram_component|altsyncram_sis3:auto_generated|ram_block1a79~porta_re_reg       ;
; 9.153 ; 9.383        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a13~porta_address_reg0 ;
; 9.153 ; 9.383        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a13~porta_re_reg       ;
; 9.153 ; 9.383        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a1~porta_address_reg0  ;
; 9.153 ; 9.383        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a1~porta_re_reg        ;
; 9.153 ; 9.383        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a23~porta_address_reg0 ;
; 9.153 ; 9.383        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a23~porta_re_reg       ;
; 9.153 ; 9.383        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a26~porta_address_reg0 ;
; 9.153 ; 9.383        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a26~porta_re_reg       ;
; 9.153 ; 9.383        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a30~porta_address_reg0 ;
; 9.153 ; 9.383        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom3:inst30|altsyncram:altsyncram_component|altsyncram_jfs3:auto_generated|ram_block1a30~porta_re_reg       ;
+-------+--------------+----------------+-----------------+-------+------------+-------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; load      ; clk        ; 7.679 ; 9.224 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; load      ; clk        ; -2.018 ; -2.785 ; Rise       ; clk             ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; finish    ; clk        ; 3.185 ; 3.289 ; Rise       ; clk             ;
; h_sync    ; clk        ; 3.099 ; 3.232 ; Rise       ; clk             ;
; pixel_clk ; clk        ; 1.524 ; 2.098 ; Rise       ; clk             ;
; v_sync    ; clk        ; 2.493 ; 2.552 ; Rise       ; clk             ;
; pixel_clk ; clk        ; 1.524 ; 2.098 ; Fall       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; finish    ; clk        ; 2.828 ; 2.925 ; Rise       ; clk             ;
; h_sync    ; clk        ; 2.741 ; 2.866 ; Rise       ; clk             ;
; pixel_clk ; clk        ; 1.237 ; 1.808 ; Rise       ; clk             ;
; v_sync    ; clk        ; 2.162 ; 2.216 ; Rise       ; clk             ;
; pixel_clk ; clk        ; 1.237 ; 1.808 ; Fall       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                         ;
+------------------+-------+-------+----------+---------+---------------------+
; Clock            ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack ; 9.324 ; 0.181 ; N/A      ; N/A     ; 9.151               ;
;  clk             ; 9.324 ; 0.181 ; N/A      ; N/A     ; 9.151               ;
; Design-wide TNS  ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk             ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+------------------+-------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; load      ; clk        ; 15.034 ; 15.884 ; Rise       ; clk             ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; load      ; clk        ; -2.018 ; -2.785 ; Rise       ; clk             ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; finish    ; clk        ; 6.227 ; 6.042 ; Rise       ; clk             ;
; h_sync    ; clk        ; 6.118 ; 5.996 ; Rise       ; clk             ;
; pixel_clk ; clk        ; 2.809 ; 2.840 ; Rise       ; clk             ;
; v_sync    ; clk        ; 4.838 ; 4.742 ; Rise       ; clk             ;
; pixel_clk ; clk        ; 2.809 ; 2.840 ; Fall       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; finish    ; clk        ; 2.828 ; 2.925 ; Rise       ; clk             ;
; h_sync    ; clk        ; 2.741 ; 2.866 ; Rise       ; clk             ;
; pixel_clk ; clk        ; 1.237 ; 1.808 ; Rise       ; clk             ;
; v_sync    ; clk        ; 2.162 ; 2.216 ; Rise       ; clk             ;
; pixel_clk ; clk        ; 1.237 ; 1.808 ; Fall       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; pixel_clk     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; h_sync        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; v_sync        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; n_blank       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; n_sync        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; finish        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; blue[7]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; blue[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; blue[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; blue[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; blue[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; blue[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; blue[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; blue[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; green[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; green[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; green[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; green[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; green[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; green[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; green[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; green[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; red[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; red[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; red[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; red[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; red[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; red[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; red[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; red[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clk                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sel[2]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sel[0]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sel[1]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; load                    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; pixel_clk     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; h_sync        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; v_sync        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; n_blank       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; n_sync        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; finish        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; blue[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; blue[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; blue[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; blue[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; blue[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; blue[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; blue[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; blue[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; green[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; green[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; green[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; green[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; green[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; green[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; green[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; green[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; red[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; red[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; red[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; red[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; red[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; red[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; red[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; red[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.73e-09 V                   ; 3.19 V              ; -0.173 V            ; 0.149 V                              ; 0.259 V                              ; 2.79e-10 s                  ; 2.42e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.73e-09 V                  ; 3.19 V             ; -0.173 V           ; 0.149 V                             ; 0.259 V                             ; 2.79e-10 s                 ; 2.42e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; pixel_clk     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; h_sync        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; v_sync        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; n_blank       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; n_sync        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; finish        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; blue[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; blue[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; blue[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; blue[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; blue[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; blue[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; blue[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; blue[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; green[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; green[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; green[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; green[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; green[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; green[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; green[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; green[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; red[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; red[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; red[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; red[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; red[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; red[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; red[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; red[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.54e-07 V                   ; 3.14 V              ; -0.115 V            ; 0.146 V                              ; 0.141 V                              ; 3.07e-10 s                  ; 3.96e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.54e-07 V                  ; 3.14 V             ; -0.115 V           ; 0.146 V                             ; 0.141 V                             ; 3.07e-10 s                 ; 3.96e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; pixel_clk     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; h_sync        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; v_sync        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; n_blank       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; n_sync        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; finish        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; blue[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; blue[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; blue[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; blue[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; blue[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; blue[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; blue[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; blue[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; green[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; green[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; green[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; green[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; green[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; green[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; green[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; green[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; red[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; red[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; red[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; red[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; red[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; red[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; red[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; red[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 7637     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 7637     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 5     ; 5    ;
; Unconstrained Input Port Paths  ; 606   ; 606  ;
; Unconstrained Output Ports      ; 28    ; 28   ;
; Unconstrained Output Port Paths ; 28    ; 28   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 14.0.0 Build 200 06/17/2014 SJ Web Edition
    Info: Processing started: Thu Dec 10 10:59:57 2015
Info: Command: quartus_sta vga_with_hw_test_image -c vga_with_hw_test_image
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 24 combinational loops as latches.
Info (332104): Reading SDC File: 'vga_with_hw_test_image.out.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: load was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch hw_image_generator:inst|blue[6] is being clocked by load
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: inst2|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 9.324
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.324               0.000 clk 
Info (332146): Worst-case hold slack is 0.402
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.402               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.567
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.567               0.000 clk 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: load was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch hw_image_generator:inst|blue[6] is being clocked by load
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: inst2|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Info (332146): Worst-case setup slack is 10.297
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    10.297               0.000 clk 
Info (332146): Worst-case hold slack is 0.354
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.354               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.547
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.547               0.000 clk 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: load was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch hw_image_generator:inst|blue[6] is being clocked by load
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: inst2|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Info (332146): Worst-case setup slack is 13.677
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    13.677               0.000 clk 
Info (332146): Worst-case hold slack is 0.181
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.181               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.151
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.151               0.000 clk 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 11 warnings
    Info: Peak virtual memory: 644 megabytes
    Info: Processing ended: Thu Dec 10 11:00:00 2015
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


