Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Thu Sep  2 08:42:11 2021
| Host         : BRN320-124 running 64-bit major release  (build 9200)
| Command      : report_methodology -file Lab2_7Seg_decoder_methodology_drc_routed.rpt -pb Lab2_7Seg_decoder_methodology_drc_routed.pb -rpx Lab2_7Seg_decoder_methodology_drc_routed.rpx
| Design       : Lab2_7Seg_decoder
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 0
+------+----------+-------------+------------+
| Rule | Severity | Description | Violations |
+------+----------+-------------+------------+
+------+----------+-------------+------------+

2. REPORT DETAILS
-----------------

