Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Wed May 17 17:11:32 2017
| Host         : khona5 running 64-bit Fedora release 25 (Twenty Five)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.256       -2.056                      9                  719        0.154        0.000                      0                  719        4.500        0.000                       0                   385  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -0.256       -2.056                      9                  719        0.154        0.000                      0                  719        4.500        0.000                       0                   385  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            9  Failing Endpoints,  Worst Slack       -0.256ns,  Total Violation       -2.056ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.256ns  (required time - arrival time)
  Source:                 design_1_i/Unroll_ROM_last_0/U0/data_tmp_reg[247]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Count_Ones_0/U0/n_o_ones_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.670ns  (logic 1.763ns (37.754%)  route 2.907ns (62.246%))
  Logic Levels:           6  (LUT5=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns = ( 10.324 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.721    10.324    design_1_i/Unroll_ROM_last_0/U0/clk
    SLICE_X5Y61          FDRE                                         r  design_1_i/Unroll_ROM_last_0/U0/data_tmp_reg[247]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y61          FDRE (Prop_fdre_C_Q)         0.459    10.783 f  design_1_i/Unroll_ROM_last_0/U0/data_tmp_reg[247]/Q
                         net (fo=1, routed)           0.933    11.716    design_1_i/Count_Ones_0/U0/data_in[247]
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.124    11.840 f  design_1_i/Count_Ones_0/U0/Res[0]_i_29/O
                         net (fo=1, routed)           0.000    11.840    design_1_i/Count_Ones_0/U0/Res[0]_i_29_n_0
    SLICE_X6Y62          MUXF7 (Prop_muxf7_I1_O)      0.247    12.087 f  design_1_i/Count_Ones_0/U0/Res_reg[0]_i_12/O
                         net (fo=1, routed)           0.000    12.087    design_1_i/Count_Ones_0/U0/Res_reg[0]_i_12_n_0
    SLICE_X6Y62          MUXF8 (Prop_muxf8_I0_O)      0.098    12.185 f  design_1_i/Count_Ones_0/U0/Res_reg[0]_i_4/O
                         net (fo=1, routed)           0.868    13.053    design_1_i/Count_Ones_0/U0/Res_reg[0]_i_4_n_0
    SLICE_X1Y64          LUT6 (Prop_lut6_I0_O)        0.319    13.372 f  design_1_i/Count_Ones_0/U0/Res[0]_i_2/O
                         net (fo=2, routed)           0.000    13.372    design_1_i/Count_Ones_0/U0/Res[0]_i_2_n_0
    SLICE_X1Y64          MUXF7 (Prop_muxf7_I1_O)      0.217    13.589 f  design_1_i/Count_Ones_0/U0/Res_reg[8]_i_5/O
                         net (fo=10, routed)          0.505    14.094    design_1_i/Count_Ones_0/U0/Res_reg[8]_i_5_n_0
    SLICE_X6Y64          LUT5 (Prop_lut5_I1_O)        0.299    14.393 r  design_1_i/Count_Ones_0/U0/n_o_ones[8]_i_1/O
                         net (fo=9, routed)           0.601    14.993    design_1_i/Count_Ones_0/U0/n_o_ones[8]_i_1_n_0
    SLICE_X6Y64          FDRE                                         r  design_1_i/Count_Ones_0/U0/n_o_ones_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.598    15.021    design_1_i/Count_Ones_0/U0/clk
    SLICE_X6Y64          FDRE                                         r  design_1_i/Count_Ones_0/U0/n_o_ones_reg[0]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X6Y64          FDRE (Setup_fdre_C_R)       -0.524    14.737    design_1_i/Count_Ones_0/U0/n_o_ones_reg[0]
  -------------------------------------------------------------------
                         required time                         14.737    
                         arrival time                         -14.993    
  -------------------------------------------------------------------
                         slack                                 -0.256    

Slack (VIOLATED) :        -0.256ns  (required time - arrival time)
  Source:                 design_1_i/Unroll_ROM_last_0/U0/data_tmp_reg[247]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Count_Ones_0/U0/n_o_ones_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.670ns  (logic 1.763ns (37.754%)  route 2.907ns (62.246%))
  Logic Levels:           6  (LUT5=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns = ( 10.324 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.721    10.324    design_1_i/Unroll_ROM_last_0/U0/clk
    SLICE_X5Y61          FDRE                                         r  design_1_i/Unroll_ROM_last_0/U0/data_tmp_reg[247]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y61          FDRE (Prop_fdre_C_Q)         0.459    10.783 f  design_1_i/Unroll_ROM_last_0/U0/data_tmp_reg[247]/Q
                         net (fo=1, routed)           0.933    11.716    design_1_i/Count_Ones_0/U0/data_in[247]
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.124    11.840 f  design_1_i/Count_Ones_0/U0/Res[0]_i_29/O
                         net (fo=1, routed)           0.000    11.840    design_1_i/Count_Ones_0/U0/Res[0]_i_29_n_0
    SLICE_X6Y62          MUXF7 (Prop_muxf7_I1_O)      0.247    12.087 f  design_1_i/Count_Ones_0/U0/Res_reg[0]_i_12/O
                         net (fo=1, routed)           0.000    12.087    design_1_i/Count_Ones_0/U0/Res_reg[0]_i_12_n_0
    SLICE_X6Y62          MUXF8 (Prop_muxf8_I0_O)      0.098    12.185 f  design_1_i/Count_Ones_0/U0/Res_reg[0]_i_4/O
                         net (fo=1, routed)           0.868    13.053    design_1_i/Count_Ones_0/U0/Res_reg[0]_i_4_n_0
    SLICE_X1Y64          LUT6 (Prop_lut6_I0_O)        0.319    13.372 f  design_1_i/Count_Ones_0/U0/Res[0]_i_2/O
                         net (fo=2, routed)           0.000    13.372    design_1_i/Count_Ones_0/U0/Res[0]_i_2_n_0
    SLICE_X1Y64          MUXF7 (Prop_muxf7_I1_O)      0.217    13.589 f  design_1_i/Count_Ones_0/U0/Res_reg[8]_i_5/O
                         net (fo=10, routed)          0.505    14.094    design_1_i/Count_Ones_0/U0/Res_reg[8]_i_5_n_0
    SLICE_X6Y64          LUT5 (Prop_lut5_I1_O)        0.299    14.393 r  design_1_i/Count_Ones_0/U0/n_o_ones[8]_i_1/O
                         net (fo=9, routed)           0.601    14.993    design_1_i/Count_Ones_0/U0/n_o_ones[8]_i_1_n_0
    SLICE_X6Y64          FDRE                                         r  design_1_i/Count_Ones_0/U0/n_o_ones_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.598    15.021    design_1_i/Count_Ones_0/U0/clk
    SLICE_X6Y64          FDRE                                         r  design_1_i/Count_Ones_0/U0/n_o_ones_reg[3]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X6Y64          FDRE (Setup_fdre_C_R)       -0.524    14.737    design_1_i/Count_Ones_0/U0/n_o_ones_reg[3]
  -------------------------------------------------------------------
                         required time                         14.737    
                         arrival time                         -14.993    
  -------------------------------------------------------------------
                         slack                                 -0.256    

Slack (VIOLATED) :        -0.256ns  (required time - arrival time)
  Source:                 design_1_i/Unroll_ROM_last_0/U0/data_tmp_reg[247]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Count_Ones_0/U0/n_o_ones_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.670ns  (logic 1.763ns (37.754%)  route 2.907ns (62.246%))
  Logic Levels:           6  (LUT5=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns = ( 10.324 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.721    10.324    design_1_i/Unroll_ROM_last_0/U0/clk
    SLICE_X5Y61          FDRE                                         r  design_1_i/Unroll_ROM_last_0/U0/data_tmp_reg[247]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y61          FDRE (Prop_fdre_C_Q)         0.459    10.783 f  design_1_i/Unroll_ROM_last_0/U0/data_tmp_reg[247]/Q
                         net (fo=1, routed)           0.933    11.716    design_1_i/Count_Ones_0/U0/data_in[247]
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.124    11.840 f  design_1_i/Count_Ones_0/U0/Res[0]_i_29/O
                         net (fo=1, routed)           0.000    11.840    design_1_i/Count_Ones_0/U0/Res[0]_i_29_n_0
    SLICE_X6Y62          MUXF7 (Prop_muxf7_I1_O)      0.247    12.087 f  design_1_i/Count_Ones_0/U0/Res_reg[0]_i_12/O
                         net (fo=1, routed)           0.000    12.087    design_1_i/Count_Ones_0/U0/Res_reg[0]_i_12_n_0
    SLICE_X6Y62          MUXF8 (Prop_muxf8_I0_O)      0.098    12.185 f  design_1_i/Count_Ones_0/U0/Res_reg[0]_i_4/O
                         net (fo=1, routed)           0.868    13.053    design_1_i/Count_Ones_0/U0/Res_reg[0]_i_4_n_0
    SLICE_X1Y64          LUT6 (Prop_lut6_I0_O)        0.319    13.372 f  design_1_i/Count_Ones_0/U0/Res[0]_i_2/O
                         net (fo=2, routed)           0.000    13.372    design_1_i/Count_Ones_0/U0/Res[0]_i_2_n_0
    SLICE_X1Y64          MUXF7 (Prop_muxf7_I1_O)      0.217    13.589 f  design_1_i/Count_Ones_0/U0/Res_reg[8]_i_5/O
                         net (fo=10, routed)          0.505    14.094    design_1_i/Count_Ones_0/U0/Res_reg[8]_i_5_n_0
    SLICE_X6Y64          LUT5 (Prop_lut5_I1_O)        0.299    14.393 r  design_1_i/Count_Ones_0/U0/n_o_ones[8]_i_1/O
                         net (fo=9, routed)           0.601    14.993    design_1_i/Count_Ones_0/U0/n_o_ones[8]_i_1_n_0
    SLICE_X6Y64          FDRE                                         r  design_1_i/Count_Ones_0/U0/n_o_ones_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.598    15.021    design_1_i/Count_Ones_0/U0/clk
    SLICE_X6Y64          FDRE                                         r  design_1_i/Count_Ones_0/U0/n_o_ones_reg[4]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X6Y64          FDRE (Setup_fdre_C_R)       -0.524    14.737    design_1_i/Count_Ones_0/U0/n_o_ones_reg[4]
  -------------------------------------------------------------------
                         required time                         14.737    
                         arrival time                         -14.993    
  -------------------------------------------------------------------
                         slack                                 -0.256    

Slack (VIOLATED) :        -0.256ns  (required time - arrival time)
  Source:                 design_1_i/Unroll_ROM_last_0/U0/data_tmp_reg[247]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Count_Ones_0/U0/n_o_ones_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.670ns  (logic 1.763ns (37.754%)  route 2.907ns (62.246%))
  Logic Levels:           6  (LUT5=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns = ( 10.324 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.721    10.324    design_1_i/Unroll_ROM_last_0/U0/clk
    SLICE_X5Y61          FDRE                                         r  design_1_i/Unroll_ROM_last_0/U0/data_tmp_reg[247]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y61          FDRE (Prop_fdre_C_Q)         0.459    10.783 f  design_1_i/Unroll_ROM_last_0/U0/data_tmp_reg[247]/Q
                         net (fo=1, routed)           0.933    11.716    design_1_i/Count_Ones_0/U0/data_in[247]
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.124    11.840 f  design_1_i/Count_Ones_0/U0/Res[0]_i_29/O
                         net (fo=1, routed)           0.000    11.840    design_1_i/Count_Ones_0/U0/Res[0]_i_29_n_0
    SLICE_X6Y62          MUXF7 (Prop_muxf7_I1_O)      0.247    12.087 f  design_1_i/Count_Ones_0/U0/Res_reg[0]_i_12/O
                         net (fo=1, routed)           0.000    12.087    design_1_i/Count_Ones_0/U0/Res_reg[0]_i_12_n_0
    SLICE_X6Y62          MUXF8 (Prop_muxf8_I0_O)      0.098    12.185 f  design_1_i/Count_Ones_0/U0/Res_reg[0]_i_4/O
                         net (fo=1, routed)           0.868    13.053    design_1_i/Count_Ones_0/U0/Res_reg[0]_i_4_n_0
    SLICE_X1Y64          LUT6 (Prop_lut6_I0_O)        0.319    13.372 f  design_1_i/Count_Ones_0/U0/Res[0]_i_2/O
                         net (fo=2, routed)           0.000    13.372    design_1_i/Count_Ones_0/U0/Res[0]_i_2_n_0
    SLICE_X1Y64          MUXF7 (Prop_muxf7_I1_O)      0.217    13.589 f  design_1_i/Count_Ones_0/U0/Res_reg[8]_i_5/O
                         net (fo=10, routed)          0.505    14.094    design_1_i/Count_Ones_0/U0/Res_reg[8]_i_5_n_0
    SLICE_X6Y64          LUT5 (Prop_lut5_I1_O)        0.299    14.393 r  design_1_i/Count_Ones_0/U0/n_o_ones[8]_i_1/O
                         net (fo=9, routed)           0.601    14.993    design_1_i/Count_Ones_0/U0/n_o_ones[8]_i_1_n_0
    SLICE_X6Y64          FDRE                                         r  design_1_i/Count_Ones_0/U0/n_o_ones_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.598    15.021    design_1_i/Count_Ones_0/U0/clk
    SLICE_X6Y64          FDRE                                         r  design_1_i/Count_Ones_0/U0/n_o_ones_reg[5]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X6Y64          FDRE (Setup_fdre_C_R)       -0.524    14.737    design_1_i/Count_Ones_0/U0/n_o_ones_reg[5]
  -------------------------------------------------------------------
                         required time                         14.737    
                         arrival time                         -14.993    
  -------------------------------------------------------------------
                         slack                                 -0.256    

Slack (VIOLATED) :        -0.256ns  (required time - arrival time)
  Source:                 design_1_i/Unroll_ROM_last_0/U0/data_tmp_reg[247]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Count_Ones_0/U0/n_o_ones_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.670ns  (logic 1.763ns (37.754%)  route 2.907ns (62.246%))
  Logic Levels:           6  (LUT5=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns = ( 10.324 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.721    10.324    design_1_i/Unroll_ROM_last_0/U0/clk
    SLICE_X5Y61          FDRE                                         r  design_1_i/Unroll_ROM_last_0/U0/data_tmp_reg[247]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y61          FDRE (Prop_fdre_C_Q)         0.459    10.783 f  design_1_i/Unroll_ROM_last_0/U0/data_tmp_reg[247]/Q
                         net (fo=1, routed)           0.933    11.716    design_1_i/Count_Ones_0/U0/data_in[247]
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.124    11.840 f  design_1_i/Count_Ones_0/U0/Res[0]_i_29/O
                         net (fo=1, routed)           0.000    11.840    design_1_i/Count_Ones_0/U0/Res[0]_i_29_n_0
    SLICE_X6Y62          MUXF7 (Prop_muxf7_I1_O)      0.247    12.087 f  design_1_i/Count_Ones_0/U0/Res_reg[0]_i_12/O
                         net (fo=1, routed)           0.000    12.087    design_1_i/Count_Ones_0/U0/Res_reg[0]_i_12_n_0
    SLICE_X6Y62          MUXF8 (Prop_muxf8_I0_O)      0.098    12.185 f  design_1_i/Count_Ones_0/U0/Res_reg[0]_i_4/O
                         net (fo=1, routed)           0.868    13.053    design_1_i/Count_Ones_0/U0/Res_reg[0]_i_4_n_0
    SLICE_X1Y64          LUT6 (Prop_lut6_I0_O)        0.319    13.372 f  design_1_i/Count_Ones_0/U0/Res[0]_i_2/O
                         net (fo=2, routed)           0.000    13.372    design_1_i/Count_Ones_0/U0/Res[0]_i_2_n_0
    SLICE_X1Y64          MUXF7 (Prop_muxf7_I1_O)      0.217    13.589 f  design_1_i/Count_Ones_0/U0/Res_reg[8]_i_5/O
                         net (fo=10, routed)          0.505    14.094    design_1_i/Count_Ones_0/U0/Res_reg[8]_i_5_n_0
    SLICE_X6Y64          LUT5 (Prop_lut5_I1_O)        0.299    14.393 r  design_1_i/Count_Ones_0/U0/n_o_ones[8]_i_1/O
                         net (fo=9, routed)           0.601    14.993    design_1_i/Count_Ones_0/U0/n_o_ones[8]_i_1_n_0
    SLICE_X6Y64          FDRE                                         r  design_1_i/Count_Ones_0/U0/n_o_ones_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.598    15.021    design_1_i/Count_Ones_0/U0/clk
    SLICE_X6Y64          FDRE                                         r  design_1_i/Count_Ones_0/U0/n_o_ones_reg[6]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X6Y64          FDRE (Setup_fdre_C_R)       -0.524    14.737    design_1_i/Count_Ones_0/U0/n_o_ones_reg[6]
  -------------------------------------------------------------------
                         required time                         14.737    
                         arrival time                         -14.993    
  -------------------------------------------------------------------
                         slack                                 -0.256    

Slack (VIOLATED) :        -0.256ns  (required time - arrival time)
  Source:                 design_1_i/Unroll_ROM_last_0/U0/data_tmp_reg[247]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Count_Ones_0/U0/n_o_ones_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.670ns  (logic 1.763ns (37.754%)  route 2.907ns (62.246%))
  Logic Levels:           6  (LUT5=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns = ( 10.324 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.721    10.324    design_1_i/Unroll_ROM_last_0/U0/clk
    SLICE_X5Y61          FDRE                                         r  design_1_i/Unroll_ROM_last_0/U0/data_tmp_reg[247]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y61          FDRE (Prop_fdre_C_Q)         0.459    10.783 f  design_1_i/Unroll_ROM_last_0/U0/data_tmp_reg[247]/Q
                         net (fo=1, routed)           0.933    11.716    design_1_i/Count_Ones_0/U0/data_in[247]
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.124    11.840 f  design_1_i/Count_Ones_0/U0/Res[0]_i_29/O
                         net (fo=1, routed)           0.000    11.840    design_1_i/Count_Ones_0/U0/Res[0]_i_29_n_0
    SLICE_X6Y62          MUXF7 (Prop_muxf7_I1_O)      0.247    12.087 f  design_1_i/Count_Ones_0/U0/Res_reg[0]_i_12/O
                         net (fo=1, routed)           0.000    12.087    design_1_i/Count_Ones_0/U0/Res_reg[0]_i_12_n_0
    SLICE_X6Y62          MUXF8 (Prop_muxf8_I0_O)      0.098    12.185 f  design_1_i/Count_Ones_0/U0/Res_reg[0]_i_4/O
                         net (fo=1, routed)           0.868    13.053    design_1_i/Count_Ones_0/U0/Res_reg[0]_i_4_n_0
    SLICE_X1Y64          LUT6 (Prop_lut6_I0_O)        0.319    13.372 f  design_1_i/Count_Ones_0/U0/Res[0]_i_2/O
                         net (fo=2, routed)           0.000    13.372    design_1_i/Count_Ones_0/U0/Res[0]_i_2_n_0
    SLICE_X1Y64          MUXF7 (Prop_muxf7_I1_O)      0.217    13.589 f  design_1_i/Count_Ones_0/U0/Res_reg[8]_i_5/O
                         net (fo=10, routed)          0.505    14.094    design_1_i/Count_Ones_0/U0/Res_reg[8]_i_5_n_0
    SLICE_X6Y64          LUT5 (Prop_lut5_I1_O)        0.299    14.393 r  design_1_i/Count_Ones_0/U0/n_o_ones[8]_i_1/O
                         net (fo=9, routed)           0.601    14.993    design_1_i/Count_Ones_0/U0/n_o_ones[8]_i_1_n_0
    SLICE_X6Y64          FDRE                                         r  design_1_i/Count_Ones_0/U0/n_o_ones_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.598    15.021    design_1_i/Count_Ones_0/U0/clk
    SLICE_X6Y64          FDRE                                         r  design_1_i/Count_Ones_0/U0/n_o_ones_reg[8]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X6Y64          FDRE (Setup_fdre_C_R)       -0.524    14.737    design_1_i/Count_Ones_0/U0/n_o_ones_reg[8]
  -------------------------------------------------------------------
                         required time                         14.737    
                         arrival time                         -14.993    
  -------------------------------------------------------------------
                         slack                                 -0.256    

Slack (VIOLATED) :        -0.208ns  (required time - arrival time)
  Source:                 design_1_i/Unroll_ROM_last_0/U0/data_tmp_reg[247]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Count_Ones_0/U0/n_o_ones_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.620ns  (logic 1.763ns (38.158%)  route 2.857ns (61.842%))
  Logic Levels:           6  (LUT5=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns = ( 10.324 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.721    10.324    design_1_i/Unroll_ROM_last_0/U0/clk
    SLICE_X5Y61          FDRE                                         r  design_1_i/Unroll_ROM_last_0/U0/data_tmp_reg[247]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y61          FDRE (Prop_fdre_C_Q)         0.459    10.783 f  design_1_i/Unroll_ROM_last_0/U0/data_tmp_reg[247]/Q
                         net (fo=1, routed)           0.933    11.716    design_1_i/Count_Ones_0/U0/data_in[247]
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.124    11.840 f  design_1_i/Count_Ones_0/U0/Res[0]_i_29/O
                         net (fo=1, routed)           0.000    11.840    design_1_i/Count_Ones_0/U0/Res[0]_i_29_n_0
    SLICE_X6Y62          MUXF7 (Prop_muxf7_I1_O)      0.247    12.087 f  design_1_i/Count_Ones_0/U0/Res_reg[0]_i_12/O
                         net (fo=1, routed)           0.000    12.087    design_1_i/Count_Ones_0/U0/Res_reg[0]_i_12_n_0
    SLICE_X6Y62          MUXF8 (Prop_muxf8_I0_O)      0.098    12.185 f  design_1_i/Count_Ones_0/U0/Res_reg[0]_i_4/O
                         net (fo=1, routed)           0.868    13.053    design_1_i/Count_Ones_0/U0/Res_reg[0]_i_4_n_0
    SLICE_X1Y64          LUT6 (Prop_lut6_I0_O)        0.319    13.372 f  design_1_i/Count_Ones_0/U0/Res[0]_i_2/O
                         net (fo=2, routed)           0.000    13.372    design_1_i/Count_Ones_0/U0/Res[0]_i_2_n_0
    SLICE_X1Y64          MUXF7 (Prop_muxf7_I1_O)      0.217    13.589 f  design_1_i/Count_Ones_0/U0/Res_reg[8]_i_5/O
                         net (fo=10, routed)          0.505    14.094    design_1_i/Count_Ones_0/U0/Res_reg[8]_i_5_n_0
    SLICE_X6Y64          LUT5 (Prop_lut5_I1_O)        0.299    14.393 r  design_1_i/Count_Ones_0/U0/n_o_ones[8]_i_1/O
                         net (fo=9, routed)           0.551    14.944    design_1_i/Count_Ones_0/U0/n_o_ones[8]_i_1_n_0
    SLICE_X6Y65          FDRE                                         r  design_1_i/Count_Ones_0/U0/n_o_ones_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.597    15.020    design_1_i/Count_Ones_0/U0/clk
    SLICE_X6Y65          FDRE                                         r  design_1_i/Count_Ones_0/U0/n_o_ones_reg[1]/C
                         clock pessimism              0.276    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X6Y65          FDRE (Setup_fdre_C_R)       -0.524    14.736    design_1_i/Count_Ones_0/U0/n_o_ones_reg[1]
  -------------------------------------------------------------------
                         required time                         14.736    
                         arrival time                         -14.944    
  -------------------------------------------------------------------
                         slack                                 -0.208    

Slack (VIOLATED) :        -0.208ns  (required time - arrival time)
  Source:                 design_1_i/Unroll_ROM_last_0/U0/data_tmp_reg[247]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Count_Ones_0/U0/n_o_ones_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.620ns  (logic 1.763ns (38.158%)  route 2.857ns (61.842%))
  Logic Levels:           6  (LUT5=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns = ( 10.324 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.721    10.324    design_1_i/Unroll_ROM_last_0/U0/clk
    SLICE_X5Y61          FDRE                                         r  design_1_i/Unroll_ROM_last_0/U0/data_tmp_reg[247]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y61          FDRE (Prop_fdre_C_Q)         0.459    10.783 f  design_1_i/Unroll_ROM_last_0/U0/data_tmp_reg[247]/Q
                         net (fo=1, routed)           0.933    11.716    design_1_i/Count_Ones_0/U0/data_in[247]
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.124    11.840 f  design_1_i/Count_Ones_0/U0/Res[0]_i_29/O
                         net (fo=1, routed)           0.000    11.840    design_1_i/Count_Ones_0/U0/Res[0]_i_29_n_0
    SLICE_X6Y62          MUXF7 (Prop_muxf7_I1_O)      0.247    12.087 f  design_1_i/Count_Ones_0/U0/Res_reg[0]_i_12/O
                         net (fo=1, routed)           0.000    12.087    design_1_i/Count_Ones_0/U0/Res_reg[0]_i_12_n_0
    SLICE_X6Y62          MUXF8 (Prop_muxf8_I0_O)      0.098    12.185 f  design_1_i/Count_Ones_0/U0/Res_reg[0]_i_4/O
                         net (fo=1, routed)           0.868    13.053    design_1_i/Count_Ones_0/U0/Res_reg[0]_i_4_n_0
    SLICE_X1Y64          LUT6 (Prop_lut6_I0_O)        0.319    13.372 f  design_1_i/Count_Ones_0/U0/Res[0]_i_2/O
                         net (fo=2, routed)           0.000    13.372    design_1_i/Count_Ones_0/U0/Res[0]_i_2_n_0
    SLICE_X1Y64          MUXF7 (Prop_muxf7_I1_O)      0.217    13.589 f  design_1_i/Count_Ones_0/U0/Res_reg[8]_i_5/O
                         net (fo=10, routed)          0.505    14.094    design_1_i/Count_Ones_0/U0/Res_reg[8]_i_5_n_0
    SLICE_X6Y64          LUT5 (Prop_lut5_I1_O)        0.299    14.393 r  design_1_i/Count_Ones_0/U0/n_o_ones[8]_i_1/O
                         net (fo=9, routed)           0.551    14.944    design_1_i/Count_Ones_0/U0/n_o_ones[8]_i_1_n_0
    SLICE_X6Y65          FDRE                                         r  design_1_i/Count_Ones_0/U0/n_o_ones_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.597    15.020    design_1_i/Count_Ones_0/U0/clk
    SLICE_X6Y65          FDRE                                         r  design_1_i/Count_Ones_0/U0/n_o_ones_reg[2]/C
                         clock pessimism              0.276    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X6Y65          FDRE (Setup_fdre_C_R)       -0.524    14.736    design_1_i/Count_Ones_0/U0/n_o_ones_reg[2]
  -------------------------------------------------------------------
                         required time                         14.736    
                         arrival time                         -14.944    
  -------------------------------------------------------------------
                         slack                                 -0.208    

Slack (VIOLATED) :        -0.105ns  (required time - arrival time)
  Source:                 design_1_i/Unroll_ROM_last_0/U0/data_tmp_reg[247]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Count_Ones_0/U0/n_o_ones_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.613ns  (logic 1.763ns (38.216%)  route 2.850ns (61.784%))
  Logic Levels:           6  (LUT5=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns = ( 10.324 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.721    10.324    design_1_i/Unroll_ROM_last_0/U0/clk
    SLICE_X5Y61          FDRE                                         r  design_1_i/Unroll_ROM_last_0/U0/data_tmp_reg[247]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y61          FDRE (Prop_fdre_C_Q)         0.459    10.783 f  design_1_i/Unroll_ROM_last_0/U0/data_tmp_reg[247]/Q
                         net (fo=1, routed)           0.933    11.716    design_1_i/Count_Ones_0/U0/data_in[247]
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.124    11.840 f  design_1_i/Count_Ones_0/U0/Res[0]_i_29/O
                         net (fo=1, routed)           0.000    11.840    design_1_i/Count_Ones_0/U0/Res[0]_i_29_n_0
    SLICE_X6Y62          MUXF7 (Prop_muxf7_I1_O)      0.247    12.087 f  design_1_i/Count_Ones_0/U0/Res_reg[0]_i_12/O
                         net (fo=1, routed)           0.000    12.087    design_1_i/Count_Ones_0/U0/Res_reg[0]_i_12_n_0
    SLICE_X6Y62          MUXF8 (Prop_muxf8_I0_O)      0.098    12.185 f  design_1_i/Count_Ones_0/U0/Res_reg[0]_i_4/O
                         net (fo=1, routed)           0.868    13.053    design_1_i/Count_Ones_0/U0/Res_reg[0]_i_4_n_0
    SLICE_X1Y64          LUT6 (Prop_lut6_I0_O)        0.319    13.372 f  design_1_i/Count_Ones_0/U0/Res[0]_i_2/O
                         net (fo=2, routed)           0.000    13.372    design_1_i/Count_Ones_0/U0/Res[0]_i_2_n_0
    SLICE_X1Y64          MUXF7 (Prop_muxf7_I1_O)      0.217    13.589 f  design_1_i/Count_Ones_0/U0/Res_reg[8]_i_5/O
                         net (fo=10, routed)          0.505    14.094    design_1_i/Count_Ones_0/U0/Res_reg[8]_i_5_n_0
    SLICE_X6Y64          LUT5 (Prop_lut5_I1_O)        0.299    14.393 r  design_1_i/Count_Ones_0/U0/n_o_ones[8]_i_1/O
                         net (fo=9, routed)           0.544    14.937    design_1_i/Count_Ones_0/U0/n_o_ones[8]_i_1_n_0
    SLICE_X5Y64          FDRE                                         r  design_1_i/Count_Ones_0/U0/n_o_ones_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.598    15.021    design_1_i/Count_Ones_0/U0/clk
    SLICE_X5Y64          FDRE                                         r  design_1_i/Count_Ones_0/U0/n_o_ones_reg[7]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X5Y64          FDRE (Setup_fdre_C_R)       -0.429    14.832    design_1_i/Count_Ones_0/U0/n_o_ones_reg[7]
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                         -14.937    
  -------------------------------------------------------------------
                         slack                                 -0.105    

Slack (MET) :             0.068ns  (required time - arrival time)
  Source:                 design_1_i/Unroll_ROM_last_0/U0/data_tmp_reg[247]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Count_Ones_0/U0/Res_reg[2]_lopt_replica/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.663ns  (logic 1.763ns (37.812%)  route 2.900ns (62.188%))
  Logic Levels:           6  (LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns = ( 10.324 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.721    10.324    design_1_i/Unroll_ROM_last_0/U0/clk
    SLICE_X5Y61          FDRE                                         r  design_1_i/Unroll_ROM_last_0/U0/data_tmp_reg[247]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y61          FDRE (Prop_fdre_C_Q)         0.459    10.783 r  design_1_i/Unroll_ROM_last_0/U0/data_tmp_reg[247]/Q
                         net (fo=1, routed)           0.933    11.716    design_1_i/Count_Ones_0/U0/data_in[247]
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.124    11.840 r  design_1_i/Count_Ones_0/U0/Res[0]_i_29/O
                         net (fo=1, routed)           0.000    11.840    design_1_i/Count_Ones_0/U0/Res[0]_i_29_n_0
    SLICE_X6Y62          MUXF7 (Prop_muxf7_I1_O)      0.247    12.087 r  design_1_i/Count_Ones_0/U0/Res_reg[0]_i_12/O
                         net (fo=1, routed)           0.000    12.087    design_1_i/Count_Ones_0/U0/Res_reg[0]_i_12_n_0
    SLICE_X6Y62          MUXF8 (Prop_muxf8_I0_O)      0.098    12.185 r  design_1_i/Count_Ones_0/U0/Res_reg[0]_i_4/O
                         net (fo=1, routed)           0.868    13.053    design_1_i/Count_Ones_0/U0/Res_reg[0]_i_4_n_0
    SLICE_X1Y64          LUT6 (Prop_lut6_I0_O)        0.319    13.372 r  design_1_i/Count_Ones_0/U0/Res[0]_i_2/O
                         net (fo=2, routed)           0.000    13.372    design_1_i/Count_Ones_0/U0/Res[0]_i_2_n_0
    SLICE_X1Y64          MUXF7 (Prop_muxf7_I1_O)      0.217    13.589 r  design_1_i/Count_Ones_0/U0/Res_reg[8]_i_5/O
                         net (fo=10, routed)          0.533    14.122    design_1_i/Count_Ones_0/U0/Res_reg[8]_i_5_n_0
    SLICE_X4Y66          LUT6 (Prop_lut6_I3_O)        0.299    14.421 r  design_1_i/Count_Ones_0/U0/Res[8]_i_1/O
                         net (fo=17, routed)          0.566    14.986    design_1_i/Count_Ones_0/U0/Res[8]_i_1_n_0
    SLICE_X4Y66          FDRE                                         r  design_1_i/Count_Ones_0/U0/Res_reg[2]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.596    15.019    design_1_i/Count_Ones_0/U0/clk
    SLICE_X4Y66          FDRE                                         r  design_1_i/Count_Ones_0/U0/Res_reg[2]_lopt_replica/C
                         clock pessimism              0.276    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X4Y66          FDRE (Setup_fdre_C_CE)      -0.205    15.054    design_1_i/Count_Ones_0/U0/Res_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.054    
                         arrival time                         -14.986    
  -------------------------------------------------------------------
                         slack                                  0.068    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 design_1_i/BinToBCD16_0/U0/index_c_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BinToBCD16_0/U0/c_s_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.917%)  route 0.101ns (35.083%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.563     1.482    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X9Y73          FDRE                                         r  design_1_i/BinToBCD16_0/U0/index_c_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y73          FDRE (Prop_fdre_C_Q)         0.141     1.623 r  design_1_i/BinToBCD16_0/U0/index_c_reg[3]/Q
                         net (fo=5, routed)           0.101     1.724    design_1_i/BinToBCD16_0/U0/index_c[3]
    SLICE_X8Y73          LUT6 (Prop_lut6_I3_O)        0.045     1.769 r  design_1_i/BinToBCD16_0/U0/c_s[1]_i_1/O
                         net (fo=1, routed)           0.000     1.769    design_1_i/BinToBCD16_0/U0/c_s[1]_i_1_n_0
    SLICE_X8Y73          FDRE                                         r  design_1_i/BinToBCD16_0/U0/c_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.831     1.996    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X8Y73          FDRE                                         r  design_1_i/BinToBCD16_0/U0/c_s_reg[1]/C
                         clock pessimism             -0.500     1.495    
    SLICE_X8Y73          FDRE (Hold_fdre_C_D)         0.120     1.615    design_1_i/BinToBCD16_0/U0/c_s_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 design_1_i/Unroll_ROM_last_0/U0/addr_in_reg[2]_rep/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Unroll_ROM_last_0/U0/addr_in_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.344ns  (logic 0.192ns (55.775%)  route 0.152ns (44.225%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns = ( 7.042 - 5.000 ) 
    Source Clock Delay      (SCD):    1.523ns = ( 6.523 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.604     6.523    design_1_i/Unroll_ROM_last_0/U0/clk
    SLICE_X3Y56          FDRE                                         r  design_1_i/Unroll_ROM_last_0/U0/addr_in_reg[2]_rep/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.146     6.669 r  design_1_i/Unroll_ROM_last_0/U0/addr_in_reg[2]_rep/Q
                         net (fo=140, routed)         0.152     6.822    design_1_i/Unroll_ROM_last_0/U0/addr_in_reg[2]_rep_n_0
    SLICE_X2Y56          LUT5 (Prop_lut5_I2_O)        0.046     6.868 r  design_1_i/Unroll_ROM_last_0/U0/addr_in[3]_i_1/O
                         net (fo=1, routed)           0.000     6.868    design_1_i/Unroll_ROM_last_0/U0/addr_in_N[3]
    SLICE_X2Y56          FDRE                                         r  design_1_i/Unroll_ROM_last_0/U0/addr_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.877     7.042    design_1_i/Unroll_ROM_last_0/U0/clk
    SLICE_X2Y56          FDRE                                         r  design_1_i/Unroll_ROM_last_0/U0/addr_in_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.505     6.536    
    SLICE_X2Y56          FDRE (Hold_fdre_C_D)         0.137     6.673    design_1_i/Unroll_ROM_last_0/U0/addr_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -6.673    
                         arrival time                           6.868    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 design_1_i/Unroll_ROM_last_0/U0/addr_in_reg[0]_rep/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Unroll_ROM_last_0/U0/addr_in_reg[3]_rep/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.317ns  (logic 0.212ns (66.782%)  route 0.105ns (33.218%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns = ( 7.042 - 5.000 ) 
    Source Clock Delay      (SCD):    1.523ns = ( 6.523 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.604     6.523    design_1_i/Unroll_ROM_last_0/U0/clk
    SLICE_X2Y56          FDRE                                         r  design_1_i/Unroll_ROM_last_0/U0/addr_in_reg[0]_rep/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y56          FDRE (Prop_fdre_C_Q)         0.167     6.690 r  design_1_i/Unroll_ROM_last_0/U0/addr_in_reg[0]_rep/Q
                         net (fo=144, routed)         0.105     6.796    design_1_i/Unroll_ROM_last_0/U0/addr_in_reg[0]_rep_n_0
    SLICE_X3Y56          LUT5 (Prop_lut5_I3_O)        0.045     6.841 r  design_1_i/Unroll_ROM_last_0/U0/addr_in[3]_rep_i_2/O
                         net (fo=1, routed)           0.000     6.841    design_1_i/Unroll_ROM_last_0/U0/addr_in[3]_rep_i_2_n_0
    SLICE_X3Y56          FDRE                                         r  design_1_i/Unroll_ROM_last_0/U0/addr_in_reg[3]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.877     7.042    design_1_i/Unroll_ROM_last_0/U0/clk
    SLICE_X3Y56          FDRE                                         r  design_1_i/Unroll_ROM_last_0/U0/addr_in_reg[3]_rep/C  (IS_INVERTED)
                         clock pessimism             -0.505     6.536    
    SLICE_X3Y56          FDRE (Hold_fdre_C_D)         0.099     6.635    design_1_i/Unroll_ROM_last_0/U0/addr_in_reg[3]_rep
  -------------------------------------------------------------------
                         required time                         -6.635    
                         arrival time                           6.841    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 design_1_i/BinToBCD16_0/U0/int_rg_c_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BinToBCD16_0/U0/int_rg_c_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.230ns (72.738%)  route 0.086ns (27.262%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.596     1.515    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X5Y68          FDRE                                         r  design_1_i/BinToBCD16_0/U0/int_rg_c_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDRE (Prop_fdre_C_Q)         0.128     1.643 r  design_1_i/BinToBCD16_0/U0/int_rg_c_reg[4]/Q
                         net (fo=1, routed)           0.086     1.730    design_1_i/BinToBCD16_0/U0/int_rg_c[4]
    SLICE_X5Y68          LUT3 (Prop_lut3_I0_O)        0.102     1.832 r  design_1_i/BinToBCD16_0/U0/int_rg_c[5]_i_1/O
                         net (fo=1, routed)           0.000     1.832    design_1_i/BinToBCD16_0/U0/int_rg_n[5]
    SLICE_X5Y68          FDRE                                         r  design_1_i/BinToBCD16_0/U0/int_rg_c_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.865     2.030    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X5Y68          FDRE                                         r  design_1_i/BinToBCD16_0/U0/int_rg_c_reg[5]/C
                         clock pessimism             -0.514     1.515    
    SLICE_X5Y68          FDRE (Hold_fdre_C_D)         0.107     1.622    design_1_i/BinToBCD16_0/U0/int_rg_c_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 design_1_i/BinToBCD16_0/U0/c_s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BinToBCD16_0/U0/index_c_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.212ns (64.332%)  route 0.118ns (35.668%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.563     1.482    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X8Y73          FDRE                                         r  design_1_i/BinToBCD16_0/U0/c_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          FDRE (Prop_fdre_C_Q)         0.164     1.646 r  design_1_i/BinToBCD16_0/U0/c_s_reg[1]/Q
                         net (fo=31, routed)          0.118     1.764    design_1_i/BinToBCD16_0/U0/c_s[1]
    SLICE_X9Y73          LUT4 (Prop_lut4_I3_O)        0.048     1.812 r  design_1_i/BinToBCD16_0/U0/index_c[1]_i_1/O
                         net (fo=1, routed)           0.000     1.812    design_1_i/BinToBCD16_0/U0/index_c[1]_i_1_n_0
    SLICE_X9Y73          FDRE                                         r  design_1_i/BinToBCD16_0/U0/index_c_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.831     1.996    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X9Y73          FDRE                                         r  design_1_i/BinToBCD16_0/U0/index_c_reg[1]/C
                         clock pessimism             -0.500     1.495    
    SLICE_X9Y73          FDRE (Hold_fdre_C_D)         0.107     1.602    design_1_i/BinToBCD16_0/U0/index_c_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 design_1_i/Count_Ones_0/U0/index_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Count_Ones_0/U0/index_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.561%)  route 0.155ns (45.439%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.571     1.490    design_1_i/Count_Ones_0/U0/clk
    SLICE_X11Y64         FDRE                                         r  design_1_i/Count_Ones_0/U0/index_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y64         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  design_1_i/Count_Ones_0/U0/index_reg[6]/Q
                         net (fo=6, routed)           0.155     1.786    design_1_i/Count_Ones_0/U0/index_reg__0[6]
    SLICE_X9Y64          LUT3 (Prop_lut3_I1_O)        0.045     1.831 r  design_1_i/Count_Ones_0/U0/index[7]_i_2/O
                         net (fo=1, routed)           0.000     1.831    design_1_i/Count_Ones_0/U0/p_0_in__0[7]
    SLICE_X9Y64          FDRE                                         r  design_1_i/Count_Ones_0/U0/index_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.841     2.006    design_1_i/Count_Ones_0/U0/clk
    SLICE_X9Y64          FDRE                                         r  design_1_i/Count_Ones_0/U0/index_reg[7]/C
                         clock pessimism             -0.479     1.526    
    SLICE_X9Y64          FDRE (Hold_fdre_C_D)         0.092     1.618    design_1_i/Count_Ones_0/U0/index_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 design_1_i/Unroll_ROM_last_0/U0/addr_in_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Unroll_ROM_last_0/U0/addr_in_reg[2]_rep/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.315ns  (logic 0.232ns (73.581%)  route 0.083ns (26.419%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns = ( 7.042 - 5.000 ) 
    Source Clock Delay      (SCD):    1.523ns = ( 6.523 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.604     6.523    design_1_i/Unroll_ROM_last_0/U0/clk
    SLICE_X3Y56          FDRE                                         r  design_1_i/Unroll_ROM_last_0/U0/addr_in_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.133     6.656 r  design_1_i/Unroll_ROM_last_0/U0/addr_in_reg[2]/Q
                         net (fo=139, routed)         0.083     6.740    design_1_i/Unroll_ROM_last_0/U0/addr[2]
    SLICE_X3Y56          LUT4 (Prop_lut4_I1_O)        0.099     6.839 r  design_1_i/Unroll_ROM_last_0/U0/addr_in[2]_rep_i_1/O
                         net (fo=1, routed)           0.000     6.839    design_1_i/Unroll_ROM_last_0/U0/addr_in[2]_rep_i_1_n_0
    SLICE_X3Y56          FDRE                                         r  design_1_i/Unroll_ROM_last_0/U0/addr_in_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.877     7.042    design_1_i/Unroll_ROM_last_0/U0/clk
    SLICE_X3Y56          FDRE                                         r  design_1_i/Unroll_ROM_last_0/U0/addr_in_reg[2]_rep/C  (IS_INVERTED)
                         clock pessimism             -0.518     6.523    
    SLICE_X3Y56          FDRE (Hold_fdre_C_D)         0.099     6.622    design_1_i/Unroll_ROM_last_0/U0/addr_in_reg[2]_rep
  -------------------------------------------------------------------
                         required time                         -6.622    
                         arrival time                           6.839    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 design_1_i/BinToBCD16_0/U0/c_s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BinToBCD16_0/U0/index_c_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.209ns (64.004%)  route 0.118ns (35.996%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.563     1.482    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X8Y73          FDRE                                         r  design_1_i/BinToBCD16_0/U0/c_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          FDRE (Prop_fdre_C_Q)         0.164     1.646 r  design_1_i/BinToBCD16_0/U0/c_s_reg[1]/Q
                         net (fo=31, routed)          0.118     1.764    design_1_i/BinToBCD16_0/U0/c_s[1]
    SLICE_X9Y73          LUT3 (Prop_lut3_I2_O)        0.045     1.809 r  design_1_i/BinToBCD16_0/U0/index_c[0]_i_1/O
                         net (fo=1, routed)           0.000     1.809    design_1_i/BinToBCD16_0/U0/index_c[0]_i_1_n_0
    SLICE_X9Y73          FDRE                                         r  design_1_i/BinToBCD16_0/U0/index_c_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.831     1.996    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X9Y73          FDRE                                         r  design_1_i/BinToBCD16_0/U0/index_c_reg[0]/C
                         clock pessimism             -0.500     1.495    
    SLICE_X9Y73          FDRE (Hold_fdre_C_D)         0.091     1.586    design_1_i/BinToBCD16_0/U0/index_c_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 design_1_i/BinToBCD16_0/U0/BCD4_c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BinToBCD16_0/U0/BCD4_c_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.209ns (60.345%)  route 0.137ns (39.655%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.596     1.515    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X2Y69          FDRE                                         r  design_1_i/BinToBCD16_0/U0/BCD4_c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y69          FDRE (Prop_fdre_C_Q)         0.164     1.679 r  design_1_i/BinToBCD16_0/U0/BCD4_c_reg[2]/Q
                         net (fo=3, routed)           0.137     1.817    design_1_i/BinToBCD16_0/U0/BCD4_c[2]
    SLICE_X2Y69          LUT6 (Prop_lut6_I0_O)        0.045     1.862 r  design_1_i/BinToBCD16_0/U0/BCD4[2]_i_1/O
                         net (fo=2, routed)           0.000     1.862    design_1_i/BinToBCD16_0/U0/BCD4[2]_i_1_n_0
    SLICE_X2Y69          FDRE                                         r  design_1_i/BinToBCD16_0/U0/BCD4_c_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.867     2.032    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X2Y69          FDRE                                         r  design_1_i/BinToBCD16_0/U0/BCD4_c_reg[2]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X2Y69          FDRE (Hold_fdre_C_D)         0.121     1.636    design_1_i/BinToBCD16_0/U0/BCD4_c_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 design_1_i/BinToBCD16_0/U0/BCD4_c_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BinToBCD16_0/U0/BCD4_c_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.209ns (60.345%)  route 0.137ns (39.655%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.596     1.515    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X2Y69          FDRE                                         r  design_1_i/BinToBCD16_0/U0/BCD4_c_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y69          FDRE (Prop_fdre_C_Q)         0.164     1.679 r  design_1_i/BinToBCD16_0/U0/BCD4_c_reg[3]/Q
                         net (fo=3, routed)           0.137     1.817    design_1_i/BinToBCD16_0/U0/BCD4_c[3]
    SLICE_X2Y69          LUT6 (Prop_lut6_I0_O)        0.045     1.862 r  design_1_i/BinToBCD16_0/U0/BCD4[3]_i_2/O
                         net (fo=2, routed)           0.000     1.862    design_1_i/BinToBCD16_0/U0/BCD4[3]_i_2_n_0
    SLICE_X2Y69          FDRE                                         r  design_1_i/BinToBCD16_0/U0/BCD4_c_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.867     2.032    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X2Y69          FDRE                                         r  design_1_i/BinToBCD16_0/U0/BCD4_c_reg[3]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X2Y69          FDRE (Hold_fdre_C_D)         0.121     1.636    design_1_i/BinToBCD16_0/U0/BCD4_c_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.225    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y18    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y18    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y72     design_1_i/BinToBCD16_0/U0/BCD0_c_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y73     design_1_i/BinToBCD16_0/U0/BCD0_c_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y73     design_1_i/BinToBCD16_0/U0/BCD0_c_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y73     design_1_i/BinToBCD16_0/U0/BCD0_c_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y73     design_1_i/BinToBCD16_0/U0/BCD0_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y73     design_1_i/BinToBCD16_0/U0/BCD0_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y73     design_1_i/BinToBCD16_0/U0/BCD0_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y73     design_1_i/BinToBCD16_0/U0/BCD0_c_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y73     design_1_i/BinToBCD16_0/U0/BCD0_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y67     design_1_i/Unroll_ROM_last_0/U0/data_tmp_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y65     design_1_i/Unroll_ROM_last_0/U0/data_tmp_reg[46]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y65     design_1_i/Unroll_ROM_last_0/U0/data_tmp_reg[48]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y65     design_1_i/Unroll_ROM_last_0/U0/data_tmp_reg[49]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y65     design_1_i/Unroll_ROM_last_0/U0/data_tmp_reg[50]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y66     design_1_i/Unroll_ROM_last_0/U0/data_tmp_reg[51]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y65     design_1_i/Unroll_ROM_last_0/U0/data_tmp_reg[52]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y65     design_1_i/Unroll_ROM_last_0/U0/data_tmp_reg[53]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y66     design_1_i/Count_Ones_0/U0/Res_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y58     design_1_i/Unroll_ROM_last_0/U0/data_tmp_reg[130]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y58     design_1_i/Unroll_ROM_last_0/U0/data_tmp_reg[138]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y58     design_1_i/Unroll_ROM_last_0/U0/data_tmp_reg[139]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y66     design_1_i/Count_Ones_0/U0/Res_reg[0]_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y66     design_1_i/Count_Ones_0/U0/Res_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y66     design_1_i/Count_Ones_0/U0/Res_reg[1]_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y66     design_1_i/Count_Ones_0/U0/Res_reg[2]_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y66     design_1_i/Count_Ones_0/U0/Res_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y66     design_1_i/Count_Ones_0/U0/Res_reg[3]_lopt_replica/C



