{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1548077882928 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1548077882930 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 21 21:38:01 2019 " "Processing started: Mon Jan 21 21:38:01 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1548077882930 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1548077882930 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off spi_flash_test -c spi_flash_test --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off spi_flash_test -c spi_flash_test --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1548077882930 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1548077883879 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1548077883879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/seg_scan.v 1 1 " "Found 1 design units, including 1 entities, in source file src/seg_scan.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_scan " "Found entity 1: seg_scan" {  } { { "src/seg_scan.v" "" { Text "E:/FPGA/cyclone_projects/8.flash_test/src/seg_scan.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548077894896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1548077894896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/seg_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file src/seg_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_decoder " "Found entity 1: seg_decoder" {  } { { "src/seg_decoder.v" "" { Text "E:/FPGA/cyclone_projects/8.flash_test/src/seg_decoder.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548077894922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1548077894922 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "key_debounce.v(6) " "Verilog HDL syntax warning at key_debounce.v(6): extra block comment delimiter characters /* within block comment" {  } { { "src/key_debounce.v" "" { Text "E:/FPGA/cyclone_projects/8.flash_test/src/key_debounce.v" 6 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Design Software" 0 -1 1548077894949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/key_debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file src/key_debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_debounce " "Found entity 1: key_debounce" {  } { { "src/key_debounce.v" "" { Text "E:/FPGA/cyclone_projects/8.flash_test/src/key_debounce.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548077894951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1548077894951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/spi_flash_defines.v 0 0 " "Found 0 design units, including 0 entities, in source file src/spi_flash_defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1548077894958 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\"; \"end\" without \"begin\"  spi_flash_ctl.v(234) " "Verilog HDL syntax error at spi_flash_ctl.v(234) near text: \"end\"; \"end\" without \"begin\" . Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "src/spi_flash_ctl.v" "" { Text "E:/FPGA/cyclone_projects/8.flash_test/src/spi_flash_ctl.v" 234 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1548077894969 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "spi_flash_ctl spi_flash_ctl.v(8) " "Ignored design unit \"spi_flash_ctl\" at spi_flash_ctl.v(8) due to previous errors" {  } { { "src/spi_flash_ctl.v" "" { Text "E:/FPGA/cyclone_projects/8.flash_test/src/spi_flash_ctl.v" 8 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Design Software" 0 -1 1548077894970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/spi_flash_ctl.v 0 0 " "Found 0 design units, including 0 entities, in source file src/spi_flash_ctl.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1548077894971 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"d\";  expecting \";\" spi_flash_cmd.v(156) " "Verilog HDL syntax error at spi_flash_cmd.v(156) near text: \"d\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "src/spi_flash_cmd.v" "" { Text "E:/FPGA/cyclone_projects/8.flash_test/src/spi_flash_cmd.v" 156 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1548077894982 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"else\";  expecting \"end\" spi_flash_cmd.v(159) " "Verilog HDL syntax error at spi_flash_cmd.v(159) near text: \"else\";  expecting \"end\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "src/spi_flash_cmd.v" "" { Text "E:/FPGA/cyclone_projects/8.flash_test/src/spi_flash_cmd.v" 159 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1548077894983 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"S_CS_HIGH\";  expecting \";\" spi_flash_cmd.v(228) " "Verilog HDL syntax error at spi_flash_cmd.v(228) near text: \"S_CS_HIGH\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "src/spi_flash_cmd.v" "" { Text "E:/FPGA/cyclone_projects/8.flash_test/src/spi_flash_cmd.v" 228 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1548077894983 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "spi_flash_cmd spi_flash_cmd.v(10) " "Ignored design unit \"spi_flash_cmd\" at spi_flash_cmd.v(10) due to previous errors" {  } { { "src/spi_flash_cmd.v" "" { Text "E:/FPGA/cyclone_projects/8.flash_test/src/spi_flash_cmd.v" 10 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Design Software" 0 -1 1548077894983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/spi_flash_cmd.v 0 0 " "Found 0 design units, including 0 entities, in source file src/spi_flash_cmd.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1548077894984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/spi_flash_master.v 1 1 " "Found 1 design units, including 1 entities, in source file src/spi_flash_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_flash_master " "Found entity 1: spi_flash_master" {  } { { "src/spi_flash_master.v" "" { Text "E:/FPGA/cyclone_projects/8.flash_test/src/spi_flash_master.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548077895001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1548077895001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/spi_flash_top.v 1 1 " "Found 1 design units, including 1 entities, in source file src/spi_flash_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_flash_top " "Found entity 1: spi_flash_top" {  } { { "src/spi_flash_top.v" "" { Text "E:/FPGA/cyclone_projects/8.flash_test/src/spi_flash_top.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548077895013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1548077895013 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 6 s 2 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 6 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4736 " "Peak virtual memory: 4736 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1548077895054 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jan 21 21:38:15 2019 " "Processing ended: Mon Jan 21 21:38:15 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1548077895054 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1548077895054 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1548077895054 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1548077895054 ""}
