--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/f3nr1r/Manual_Softwares/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce
-intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Main_TOP.twx Main_TOP.ncd -o
Main_TOP.twr Main_TOP.pcf -ucf IOPinout.ucf

Design file:              Main_TOP.ncd
Physical constraint file: Main_TOP.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_i = PERIOD TIMEGRP "CLK_i" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.334ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_i = PERIOD TIMEGRP "CLK_i" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.408ns (period - min period limit)
  Period: 3.333ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: U1/pll_base_inst/PLL_ADV/CLKOUT0
  Logical resource: U1/pll_base_inst/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y1.CLKOUT0
  Clock network: U1/clkout0
--------------------------------------------------------------------------------
Slack: 2.408ns (period - min period limit)
  Period: 3.333ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: U1/pll_base_inst/PLL_ADV/CLKOUT1
  Logical resource: U1/pll_base_inst/PLL_ADV/CLKOUT1
  Location pin: PLL_ADV_X0Y1.CLKOUT1
  Clock network: U1/clkout1
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: U1/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: U1/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN1
  Clock network: U1/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U1_clkout1 = PERIOD TIMEGRP "U1_clkout1" TS_CLK_i / 3 
PHASE 1.66666667 ns         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.730ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_U1_clkout1 = PERIOD TIMEGRP "U1_clkout1" TS_CLK_i / 3 PHASE 1.66666667 ns
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.603ns (period - min period limit)
  Period: 3.333ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: U1/clkout2_buf/I0
  Logical resource: U1/clkout2_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: U1/clkout1
--------------------------------------------------------------------------------
Slack: 1.694ns (period - min period limit)
  Period: 3.333ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: CLK_dac_o_OBUF/CLK0
  Logical resource: ODDR2_inst/CK0
  Location pin: OLOGIC_X2Y62.CLK0
  Clock network: clk_dac_s
--------------------------------------------------------------------------------
Slack: 1.930ns (period - min period limit)
  Period: 3.333ns
  Min period limit: 1.403ns (712.758MHz) (Tockper)
  Physical resource: CLK_dac_o_OBUF/CLK1
  Logical resource: ODDR2_inst/CK1
  Location pin: OLOGIC_X2Y62.CLK1
  Clock network: clk_dac_s
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U1_clkout0 = PERIOD TIMEGRP "U1_clkout0" TS_CLK_i / 3 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 18813 paths analyzed, 2015 endpoints analyzed, 410 failing endpoints
 410 timing errors detected. (410 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.151ns.
--------------------------------------------------------------------------------

Paths for end point U5/read_addr_s_10 (SLICE_X14Y34.B4), 811 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.818ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U5/overflow_s_0 (FF)
  Destination:          U5/read_addr_s_10 (FF)
  Requirement:          3.333ns
  Data Path Delay:      4.995ns (Levels of Logic = 5)
  Clock Path Skew:      -0.074ns (0.606 - 0.680)
  Source Clock:         DCM_CLK_s rising at 0.000ns
  Destination Clock:    DCM_CLK_s rising at 3.333ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U5/overflow_s_0 to U5/read_addr_s_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y8.DMUX     Tshcko                0.461   lut500_42
                                                       U5/overflow_s_0
    SLICE_X14Y28.A2      net (fanout=2)        1.716   U5/overflow_s<0>
    SLICE_X14Y28.COUT    Topcya                0.409   U5/Mcompar_read_addr_s[15]_overflow_s[15]_LessThan_14_o_cy<3>
                                                       U5/Mcompar_read_addr_s[15]_overflow_s[15]_LessThan_14_o_lutdi
                                                       U5/Mcompar_read_addr_s[15]_overflow_s[15]_LessThan_14_o_cy<3>
    SLICE_X14Y29.CIN     net (fanout=1)        0.003   U5/Mcompar_read_addr_s[15]_overflow_s[15]_LessThan_14_o_cy<3>
    SLICE_X14Y29.COUT    Tbyp                  0.076   U5/read_addr_s[15]_overflow_s[15]_LessThan_14_o
                                                       U5/Mcompar_read_addr_s[15]_overflow_s[15]_LessThan_14_o_cy<7>
    SLICE_X14Y31.C4      net (fanout=17)       0.779   U5/read_addr_s[15]_overflow_s[15]_LessThan_14_o
    SLICE_X14Y31.COUT    Topcyc                0.295   U5/Mmux_read_addr_s[15]_read_addr_s[15]_mux_16_OUT_rs_cy<7>
                                                       U5/Mmux_read_addr_s[15]_read_addr_s[15]_mux_16_OUT_rs_lut<6>
                                                       U5/Mmux_read_addr_s[15]_read_addr_s[15]_mux_16_OUT_rs_cy<7>
    SLICE_X14Y32.CIN     net (fanout=1)        0.108   U5/Mmux_read_addr_s[15]_read_addr_s[15]_mux_16_OUT_rs_cy<7>
    SLICE_X14Y32.CMUX    Tcinc                 0.272   U5/wr_addr_s<3>
                                                       U5/Mmux_read_addr_s[15]_read_addr_s[15]_mux_16_OUT_rs_cy<11>
    SLICE_X14Y34.B4      net (fanout=1)        0.663   U5/read_addr_s[15]_read_addr_s[15]_mux_16_OUT<10>
    SLICE_X14Y34.CLK     Tas                   0.213   U5/read_addr_s<14>
                                                       lut2696_609
                                                       U5/read_addr_s_10
    -------------------------------------------------  ---------------------------
    Total                                      4.995ns (1.726ns logic, 3.269ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.804ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U5/overflow_s_0 (FF)
  Destination:          U5/read_addr_s_10 (FF)
  Requirement:          3.333ns
  Data Path Delay:      4.981ns (Levels of Logic = 5)
  Clock Path Skew:      -0.074ns (0.606 - 0.680)
  Source Clock:         DCM_CLK_s rising at 0.000ns
  Destination Clock:    DCM_CLK_s rising at 3.333ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U5/overflow_s_0 to U5/read_addr_s_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y8.DMUX     Tshcko                0.461   lut500_42
                                                       U5/overflow_s_0
    SLICE_X14Y28.A2      net (fanout=2)        1.716   U5/overflow_s<0>
    SLICE_X14Y28.COUT    Topcya                0.395   U5/Mcompar_read_addr_s[15]_overflow_s[15]_LessThan_14_o_cy<3>
                                                       U5/Mcompar_read_addr_s[15]_overflow_s[15]_LessThan_14_o_lut<0>
                                                       U5/Mcompar_read_addr_s[15]_overflow_s[15]_LessThan_14_o_cy<3>
    SLICE_X14Y29.CIN     net (fanout=1)        0.003   U5/Mcompar_read_addr_s[15]_overflow_s[15]_LessThan_14_o_cy<3>
    SLICE_X14Y29.COUT    Tbyp                  0.076   U5/read_addr_s[15]_overflow_s[15]_LessThan_14_o
                                                       U5/Mcompar_read_addr_s[15]_overflow_s[15]_LessThan_14_o_cy<7>
    SLICE_X14Y31.C4      net (fanout=17)       0.779   U5/read_addr_s[15]_overflow_s[15]_LessThan_14_o
    SLICE_X14Y31.COUT    Topcyc                0.295   U5/Mmux_read_addr_s[15]_read_addr_s[15]_mux_16_OUT_rs_cy<7>
                                                       U5/Mmux_read_addr_s[15]_read_addr_s[15]_mux_16_OUT_rs_lut<6>
                                                       U5/Mmux_read_addr_s[15]_read_addr_s[15]_mux_16_OUT_rs_cy<7>
    SLICE_X14Y32.CIN     net (fanout=1)        0.108   U5/Mmux_read_addr_s[15]_read_addr_s[15]_mux_16_OUT_rs_cy<7>
    SLICE_X14Y32.CMUX    Tcinc                 0.272   U5/wr_addr_s<3>
                                                       U5/Mmux_read_addr_s[15]_read_addr_s[15]_mux_16_OUT_rs_cy<11>
    SLICE_X14Y34.B4      net (fanout=1)        0.663   U5/read_addr_s[15]_read_addr_s[15]_mux_16_OUT<10>
    SLICE_X14Y34.CLK     Tas                   0.213   U5/read_addr_s<14>
                                                       lut2696_609
                                                       U5/read_addr_s_10
    -------------------------------------------------  ---------------------------
    Total                                      4.981ns (1.712ns logic, 3.269ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.785ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U5/overflow_s_0 (FF)
  Destination:          U5/read_addr_s_10 (FF)
  Requirement:          3.333ns
  Data Path Delay:      4.962ns (Levels of Logic = 6)
  Clock Path Skew:      -0.074ns (0.606 - 0.680)
  Source Clock:         DCM_CLK_s rising at 0.000ns
  Destination Clock:    DCM_CLK_s rising at 3.333ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U5/overflow_s_0 to U5/read_addr_s_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y8.DMUX     Tshcko                0.461   lut500_42
                                                       U5/overflow_s_0
    SLICE_X14Y28.A2      net (fanout=2)        1.716   U5/overflow_s<0>
    SLICE_X14Y28.COUT    Topcya                0.409   U5/Mcompar_read_addr_s[15]_overflow_s[15]_LessThan_14_o_cy<3>
                                                       U5/Mcompar_read_addr_s[15]_overflow_s[15]_LessThan_14_o_lutdi
                                                       U5/Mcompar_read_addr_s[15]_overflow_s[15]_LessThan_14_o_cy<3>
    SLICE_X14Y29.CIN     net (fanout=1)        0.003   U5/Mcompar_read_addr_s[15]_overflow_s[15]_LessThan_14_o_cy<3>
    SLICE_X14Y29.COUT    Tbyp                  0.076   U5/read_addr_s[15]_overflow_s[15]_LessThan_14_o
                                                       U5/Mcompar_read_addr_s[15]_overflow_s[15]_LessThan_14_o_cy<7>
    SLICE_X14Y30.C6      net (fanout=17)       0.667   U5/read_addr_s[15]_overflow_s[15]_LessThan_14_o
    SLICE_X14Y30.COUT    Topcyc                0.295   U5/Mmux_read_addr_s[15]_read_addr_s[15]_mux_16_OUT_rs_cy<3>
                                                       U5/Mmux_read_addr_s[15]_read_addr_s[15]_mux_16_OUT_rs_lut<2>
                                                       U5/Mmux_read_addr_s[15]_read_addr_s[15]_mux_16_OUT_rs_cy<3>
    SLICE_X14Y31.CIN     net (fanout=1)        0.003   U5/Mmux_read_addr_s[15]_read_addr_s[15]_mux_16_OUT_rs_cy<3>
    SLICE_X14Y31.COUT    Tbyp                  0.076   U5/Mmux_read_addr_s[15]_read_addr_s[15]_mux_16_OUT_rs_cy<7>
                                                       U5/Mmux_read_addr_s[15]_read_addr_s[15]_mux_16_OUT_rs_cy<7>
    SLICE_X14Y32.CIN     net (fanout=1)        0.108   U5/Mmux_read_addr_s[15]_read_addr_s[15]_mux_16_OUT_rs_cy<7>
    SLICE_X14Y32.CMUX    Tcinc                 0.272   U5/wr_addr_s<3>
                                                       U5/Mmux_read_addr_s[15]_read_addr_s[15]_mux_16_OUT_rs_cy<11>
    SLICE_X14Y34.B4      net (fanout=1)        0.663   U5/read_addr_s[15]_read_addr_s[15]_mux_16_OUT<10>
    SLICE_X14Y34.CLK     Tas                   0.213   U5/read_addr_s<14>
                                                       lut2696_609
                                                       U5/read_addr_s_10
    -------------------------------------------------  ---------------------------
    Total                                      4.962ns (1.802ns logic, 3.160ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------

Paths for end point U5/read_addr_s_13 (SLICE_X14Y34.C4), 1015 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.757ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U5/overflow_s_0 (FF)
  Destination:          U5/read_addr_s_13 (FF)
  Requirement:          3.333ns
  Data Path Delay:      4.934ns (Levels of Logic = 6)
  Clock Path Skew:      -0.074ns (0.606 - 0.680)
  Source Clock:         DCM_CLK_s rising at 0.000ns
  Destination Clock:    DCM_CLK_s rising at 3.333ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U5/overflow_s_0 to U5/read_addr_s_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y8.DMUX     Tshcko                0.461   lut500_42
                                                       U5/overflow_s_0
    SLICE_X14Y28.A2      net (fanout=2)        1.716   U5/overflow_s<0>
    SLICE_X14Y28.COUT    Topcya                0.409   U5/Mcompar_read_addr_s[15]_overflow_s[15]_LessThan_14_o_cy<3>
                                                       U5/Mcompar_read_addr_s[15]_overflow_s[15]_LessThan_14_o_lutdi
                                                       U5/Mcompar_read_addr_s[15]_overflow_s[15]_LessThan_14_o_cy<3>
    SLICE_X14Y29.CIN     net (fanout=1)        0.003   U5/Mcompar_read_addr_s[15]_overflow_s[15]_LessThan_14_o_cy<3>
    SLICE_X14Y29.COUT    Tbyp                  0.076   U5/read_addr_s[15]_overflow_s[15]_LessThan_14_o
                                                       U5/Mcompar_read_addr_s[15]_overflow_s[15]_LessThan_14_o_cy<7>
    SLICE_X14Y31.C4      net (fanout=17)       0.779   U5/read_addr_s[15]_overflow_s[15]_LessThan_14_o
    SLICE_X14Y31.COUT    Topcyc                0.295   U5/Mmux_read_addr_s[15]_read_addr_s[15]_mux_16_OUT_rs_cy<7>
                                                       U5/Mmux_read_addr_s[15]_read_addr_s[15]_mux_16_OUT_rs_lut<6>
                                                       U5/Mmux_read_addr_s[15]_read_addr_s[15]_mux_16_OUT_rs_cy<7>
    SLICE_X14Y32.CIN     net (fanout=1)        0.108   U5/Mmux_read_addr_s[15]_read_addr_s[15]_mux_16_OUT_rs_cy<7>
    SLICE_X14Y32.COUT    Tbyp                  0.076   U5/wr_addr_s<3>
                                                       U5/Mmux_read_addr_s[15]_read_addr_s[15]_mux_16_OUT_rs_cy<11>
    SLICE_X14Y33.CIN     net (fanout=1)        0.003   U5/Mmux_read_addr_s[15]_read_addr_s[15]_mux_16_OUT_rs_cy<11>
    SLICE_X14Y33.BMUX    Tcinb                 0.260   U3/fdiv_s<3>
                                                       U5/Mmux_read_addr_s[15]_read_addr_s[15]_mux_16_OUT_rs_xor<15>
    SLICE_X14Y34.C4      net (fanout=1)        0.535   U5/read_addr_s[15]_read_addr_s[15]_mux_16_OUT<13>
    SLICE_X14Y34.CLK     Tas                   0.213   U5/read_addr_s<14>
                                                       lut2669_600
                                                       U5/read_addr_s_13
    -------------------------------------------------  ---------------------------
    Total                                      4.934ns (1.790ns logic, 3.144ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.743ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U5/overflow_s_0 (FF)
  Destination:          U5/read_addr_s_13 (FF)
  Requirement:          3.333ns
  Data Path Delay:      4.920ns (Levels of Logic = 6)
  Clock Path Skew:      -0.074ns (0.606 - 0.680)
  Source Clock:         DCM_CLK_s rising at 0.000ns
  Destination Clock:    DCM_CLK_s rising at 3.333ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U5/overflow_s_0 to U5/read_addr_s_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y8.DMUX     Tshcko                0.461   lut500_42
                                                       U5/overflow_s_0
    SLICE_X14Y28.A2      net (fanout=2)        1.716   U5/overflow_s<0>
    SLICE_X14Y28.COUT    Topcya                0.395   U5/Mcompar_read_addr_s[15]_overflow_s[15]_LessThan_14_o_cy<3>
                                                       U5/Mcompar_read_addr_s[15]_overflow_s[15]_LessThan_14_o_lut<0>
                                                       U5/Mcompar_read_addr_s[15]_overflow_s[15]_LessThan_14_o_cy<3>
    SLICE_X14Y29.CIN     net (fanout=1)        0.003   U5/Mcompar_read_addr_s[15]_overflow_s[15]_LessThan_14_o_cy<3>
    SLICE_X14Y29.COUT    Tbyp                  0.076   U5/read_addr_s[15]_overflow_s[15]_LessThan_14_o
                                                       U5/Mcompar_read_addr_s[15]_overflow_s[15]_LessThan_14_o_cy<7>
    SLICE_X14Y31.C4      net (fanout=17)       0.779   U5/read_addr_s[15]_overflow_s[15]_LessThan_14_o
    SLICE_X14Y31.COUT    Topcyc                0.295   U5/Mmux_read_addr_s[15]_read_addr_s[15]_mux_16_OUT_rs_cy<7>
                                                       U5/Mmux_read_addr_s[15]_read_addr_s[15]_mux_16_OUT_rs_lut<6>
                                                       U5/Mmux_read_addr_s[15]_read_addr_s[15]_mux_16_OUT_rs_cy<7>
    SLICE_X14Y32.CIN     net (fanout=1)        0.108   U5/Mmux_read_addr_s[15]_read_addr_s[15]_mux_16_OUT_rs_cy<7>
    SLICE_X14Y32.COUT    Tbyp                  0.076   U5/wr_addr_s<3>
                                                       U5/Mmux_read_addr_s[15]_read_addr_s[15]_mux_16_OUT_rs_cy<11>
    SLICE_X14Y33.CIN     net (fanout=1)        0.003   U5/Mmux_read_addr_s[15]_read_addr_s[15]_mux_16_OUT_rs_cy<11>
    SLICE_X14Y33.BMUX    Tcinb                 0.260   U3/fdiv_s<3>
                                                       U5/Mmux_read_addr_s[15]_read_addr_s[15]_mux_16_OUT_rs_xor<15>
    SLICE_X14Y34.C4      net (fanout=1)        0.535   U5/read_addr_s[15]_read_addr_s[15]_mux_16_OUT<13>
    SLICE_X14Y34.CLK     Tas                   0.213   U5/read_addr_s<14>
                                                       lut2669_600
                                                       U5/read_addr_s_13
    -------------------------------------------------  ---------------------------
    Total                                      4.920ns (1.776ns logic, 3.144ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.724ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U5/overflow_s_0 (FF)
  Destination:          U5/read_addr_s_13 (FF)
  Requirement:          3.333ns
  Data Path Delay:      4.901ns (Levels of Logic = 7)
  Clock Path Skew:      -0.074ns (0.606 - 0.680)
  Source Clock:         DCM_CLK_s rising at 0.000ns
  Destination Clock:    DCM_CLK_s rising at 3.333ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U5/overflow_s_0 to U5/read_addr_s_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y8.DMUX     Tshcko                0.461   lut500_42
                                                       U5/overflow_s_0
    SLICE_X14Y28.A2      net (fanout=2)        1.716   U5/overflow_s<0>
    SLICE_X14Y28.COUT    Topcya                0.409   U5/Mcompar_read_addr_s[15]_overflow_s[15]_LessThan_14_o_cy<3>
                                                       U5/Mcompar_read_addr_s[15]_overflow_s[15]_LessThan_14_o_lutdi
                                                       U5/Mcompar_read_addr_s[15]_overflow_s[15]_LessThan_14_o_cy<3>
    SLICE_X14Y29.CIN     net (fanout=1)        0.003   U5/Mcompar_read_addr_s[15]_overflow_s[15]_LessThan_14_o_cy<3>
    SLICE_X14Y29.COUT    Tbyp                  0.076   U5/read_addr_s[15]_overflow_s[15]_LessThan_14_o
                                                       U5/Mcompar_read_addr_s[15]_overflow_s[15]_LessThan_14_o_cy<7>
    SLICE_X14Y30.C6      net (fanout=17)       0.667   U5/read_addr_s[15]_overflow_s[15]_LessThan_14_o
    SLICE_X14Y30.COUT    Topcyc                0.295   U5/Mmux_read_addr_s[15]_read_addr_s[15]_mux_16_OUT_rs_cy<3>
                                                       U5/Mmux_read_addr_s[15]_read_addr_s[15]_mux_16_OUT_rs_lut<2>
                                                       U5/Mmux_read_addr_s[15]_read_addr_s[15]_mux_16_OUT_rs_cy<3>
    SLICE_X14Y31.CIN     net (fanout=1)        0.003   U5/Mmux_read_addr_s[15]_read_addr_s[15]_mux_16_OUT_rs_cy<3>
    SLICE_X14Y31.COUT    Tbyp                  0.076   U5/Mmux_read_addr_s[15]_read_addr_s[15]_mux_16_OUT_rs_cy<7>
                                                       U5/Mmux_read_addr_s[15]_read_addr_s[15]_mux_16_OUT_rs_cy<7>
    SLICE_X14Y32.CIN     net (fanout=1)        0.108   U5/Mmux_read_addr_s[15]_read_addr_s[15]_mux_16_OUT_rs_cy<7>
    SLICE_X14Y32.COUT    Tbyp                  0.076   U5/wr_addr_s<3>
                                                       U5/Mmux_read_addr_s[15]_read_addr_s[15]_mux_16_OUT_rs_cy<11>
    SLICE_X14Y33.CIN     net (fanout=1)        0.003   U5/Mmux_read_addr_s[15]_read_addr_s[15]_mux_16_OUT_rs_cy<11>
    SLICE_X14Y33.BMUX    Tcinb                 0.260   U3/fdiv_s<3>
                                                       U5/Mmux_read_addr_s[15]_read_addr_s[15]_mux_16_OUT_rs_xor<15>
    SLICE_X14Y34.C4      net (fanout=1)        0.535   U5/read_addr_s[15]_read_addr_s[15]_mux_16_OUT<13>
    SLICE_X14Y34.CLK     Tas                   0.213   U5/read_addr_s<14>
                                                       lut2669_600
                                                       U5/read_addr_s_13
    -------------------------------------------------  ---------------------------
    Total                                      4.901ns (1.866ns logic, 3.035ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------

Paths for end point U5/read_addr_s_14 (SLICE_X14Y34.C5), 1083 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.739ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U5/overflow_s_0 (FF)
  Destination:          U5/read_addr_s_14 (FF)
  Requirement:          3.333ns
  Data Path Delay:      4.916ns (Levels of Logic = 6)
  Clock Path Skew:      -0.074ns (0.606 - 0.680)
  Source Clock:         DCM_CLK_s rising at 0.000ns
  Destination Clock:    DCM_CLK_s rising at 3.333ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U5/overflow_s_0 to U5/read_addr_s_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y8.DMUX     Tshcko                0.461   lut500_42
                                                       U5/overflow_s_0
    SLICE_X14Y28.A2      net (fanout=2)        1.716   U5/overflow_s<0>
    SLICE_X14Y28.COUT    Topcya                0.409   U5/Mcompar_read_addr_s[15]_overflow_s[15]_LessThan_14_o_cy<3>
                                                       U5/Mcompar_read_addr_s[15]_overflow_s[15]_LessThan_14_o_lutdi
                                                       U5/Mcompar_read_addr_s[15]_overflow_s[15]_LessThan_14_o_cy<3>
    SLICE_X14Y29.CIN     net (fanout=1)        0.003   U5/Mcompar_read_addr_s[15]_overflow_s[15]_LessThan_14_o_cy<3>
    SLICE_X14Y29.COUT    Tbyp                  0.076   U5/read_addr_s[15]_overflow_s[15]_LessThan_14_o
                                                       U5/Mcompar_read_addr_s[15]_overflow_s[15]_LessThan_14_o_cy<7>
    SLICE_X14Y31.C4      net (fanout=17)       0.779   U5/read_addr_s[15]_overflow_s[15]_LessThan_14_o
    SLICE_X14Y31.COUT    Topcyc                0.295   U5/Mmux_read_addr_s[15]_read_addr_s[15]_mux_16_OUT_rs_cy<7>
                                                       U5/Mmux_read_addr_s[15]_read_addr_s[15]_mux_16_OUT_rs_lut<6>
                                                       U5/Mmux_read_addr_s[15]_read_addr_s[15]_mux_16_OUT_rs_cy<7>
    SLICE_X14Y32.CIN     net (fanout=1)        0.108   U5/Mmux_read_addr_s[15]_read_addr_s[15]_mux_16_OUT_rs_cy<7>
    SLICE_X14Y32.COUT    Tbyp                  0.076   U5/wr_addr_s<3>
                                                       U5/Mmux_read_addr_s[15]_read_addr_s[15]_mux_16_OUT_rs_cy<11>
    SLICE_X14Y33.CIN     net (fanout=1)        0.003   U5/Mmux_read_addr_s[15]_read_addr_s[15]_mux_16_OUT_rs_cy<11>
    SLICE_X14Y33.CMUX    Tcinc                 0.272   U3/fdiv_s<3>
                                                       U5/Mmux_read_addr_s[15]_read_addr_s[15]_mux_16_OUT_rs_xor<15>
    SLICE_X14Y34.C5      net (fanout=1)        0.377   U5/read_addr_s[15]_read_addr_s[15]_mux_16_OUT<14>
    SLICE_X14Y34.CLK     Tas                   0.341   U5/read_addr_s<14>
                                                       lut2660_597
                                                       U5/read_addr_s_14
    -------------------------------------------------  ---------------------------
    Total                                      4.916ns (1.930ns logic, 2.986ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.725ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U5/overflow_s_0 (FF)
  Destination:          U5/read_addr_s_14 (FF)
  Requirement:          3.333ns
  Data Path Delay:      4.902ns (Levels of Logic = 6)
  Clock Path Skew:      -0.074ns (0.606 - 0.680)
  Source Clock:         DCM_CLK_s rising at 0.000ns
  Destination Clock:    DCM_CLK_s rising at 3.333ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U5/overflow_s_0 to U5/read_addr_s_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y8.DMUX     Tshcko                0.461   lut500_42
                                                       U5/overflow_s_0
    SLICE_X14Y28.A2      net (fanout=2)        1.716   U5/overflow_s<0>
    SLICE_X14Y28.COUT    Topcya                0.395   U5/Mcompar_read_addr_s[15]_overflow_s[15]_LessThan_14_o_cy<3>
                                                       U5/Mcompar_read_addr_s[15]_overflow_s[15]_LessThan_14_o_lut<0>
                                                       U5/Mcompar_read_addr_s[15]_overflow_s[15]_LessThan_14_o_cy<3>
    SLICE_X14Y29.CIN     net (fanout=1)        0.003   U5/Mcompar_read_addr_s[15]_overflow_s[15]_LessThan_14_o_cy<3>
    SLICE_X14Y29.COUT    Tbyp                  0.076   U5/read_addr_s[15]_overflow_s[15]_LessThan_14_o
                                                       U5/Mcompar_read_addr_s[15]_overflow_s[15]_LessThan_14_o_cy<7>
    SLICE_X14Y31.C4      net (fanout=17)       0.779   U5/read_addr_s[15]_overflow_s[15]_LessThan_14_o
    SLICE_X14Y31.COUT    Topcyc                0.295   U5/Mmux_read_addr_s[15]_read_addr_s[15]_mux_16_OUT_rs_cy<7>
                                                       U5/Mmux_read_addr_s[15]_read_addr_s[15]_mux_16_OUT_rs_lut<6>
                                                       U5/Mmux_read_addr_s[15]_read_addr_s[15]_mux_16_OUT_rs_cy<7>
    SLICE_X14Y32.CIN     net (fanout=1)        0.108   U5/Mmux_read_addr_s[15]_read_addr_s[15]_mux_16_OUT_rs_cy<7>
    SLICE_X14Y32.COUT    Tbyp                  0.076   U5/wr_addr_s<3>
                                                       U5/Mmux_read_addr_s[15]_read_addr_s[15]_mux_16_OUT_rs_cy<11>
    SLICE_X14Y33.CIN     net (fanout=1)        0.003   U5/Mmux_read_addr_s[15]_read_addr_s[15]_mux_16_OUT_rs_cy<11>
    SLICE_X14Y33.CMUX    Tcinc                 0.272   U3/fdiv_s<3>
                                                       U5/Mmux_read_addr_s[15]_read_addr_s[15]_mux_16_OUT_rs_xor<15>
    SLICE_X14Y34.C5      net (fanout=1)        0.377   U5/read_addr_s[15]_read_addr_s[15]_mux_16_OUT<14>
    SLICE_X14Y34.CLK     Tas                   0.341   U5/read_addr_s<14>
                                                       lut2660_597
                                                       U5/read_addr_s_14
    -------------------------------------------------  ---------------------------
    Total                                      4.902ns (1.916ns logic, 2.986ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.706ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U5/overflow_s_0 (FF)
  Destination:          U5/read_addr_s_14 (FF)
  Requirement:          3.333ns
  Data Path Delay:      4.883ns (Levels of Logic = 7)
  Clock Path Skew:      -0.074ns (0.606 - 0.680)
  Source Clock:         DCM_CLK_s rising at 0.000ns
  Destination Clock:    DCM_CLK_s rising at 3.333ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U5/overflow_s_0 to U5/read_addr_s_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y8.DMUX     Tshcko                0.461   lut500_42
                                                       U5/overflow_s_0
    SLICE_X14Y28.A2      net (fanout=2)        1.716   U5/overflow_s<0>
    SLICE_X14Y28.COUT    Topcya                0.409   U5/Mcompar_read_addr_s[15]_overflow_s[15]_LessThan_14_o_cy<3>
                                                       U5/Mcompar_read_addr_s[15]_overflow_s[15]_LessThan_14_o_lutdi
                                                       U5/Mcompar_read_addr_s[15]_overflow_s[15]_LessThan_14_o_cy<3>
    SLICE_X14Y29.CIN     net (fanout=1)        0.003   U5/Mcompar_read_addr_s[15]_overflow_s[15]_LessThan_14_o_cy<3>
    SLICE_X14Y29.COUT    Tbyp                  0.076   U5/read_addr_s[15]_overflow_s[15]_LessThan_14_o
                                                       U5/Mcompar_read_addr_s[15]_overflow_s[15]_LessThan_14_o_cy<7>
    SLICE_X14Y30.C6      net (fanout=17)       0.667   U5/read_addr_s[15]_overflow_s[15]_LessThan_14_o
    SLICE_X14Y30.COUT    Topcyc                0.295   U5/Mmux_read_addr_s[15]_read_addr_s[15]_mux_16_OUT_rs_cy<3>
                                                       U5/Mmux_read_addr_s[15]_read_addr_s[15]_mux_16_OUT_rs_lut<2>
                                                       U5/Mmux_read_addr_s[15]_read_addr_s[15]_mux_16_OUT_rs_cy<3>
    SLICE_X14Y31.CIN     net (fanout=1)        0.003   U5/Mmux_read_addr_s[15]_read_addr_s[15]_mux_16_OUT_rs_cy<3>
    SLICE_X14Y31.COUT    Tbyp                  0.076   U5/Mmux_read_addr_s[15]_read_addr_s[15]_mux_16_OUT_rs_cy<7>
                                                       U5/Mmux_read_addr_s[15]_read_addr_s[15]_mux_16_OUT_rs_cy<7>
    SLICE_X14Y32.CIN     net (fanout=1)        0.108   U5/Mmux_read_addr_s[15]_read_addr_s[15]_mux_16_OUT_rs_cy<7>
    SLICE_X14Y32.COUT    Tbyp                  0.076   U5/wr_addr_s<3>
                                                       U5/Mmux_read_addr_s[15]_read_addr_s[15]_mux_16_OUT_rs_cy<11>
    SLICE_X14Y33.CIN     net (fanout=1)        0.003   U5/Mmux_read_addr_s[15]_read_addr_s[15]_mux_16_OUT_rs_cy<11>
    SLICE_X14Y33.CMUX    Tcinc                 0.272   U3/fdiv_s<3>
                                                       U5/Mmux_read_addr_s[15]_read_addr_s[15]_mux_16_OUT_rs_xor<15>
    SLICE_X14Y34.C5      net (fanout=1)        0.377   U5/read_addr_s[15]_read_addr_s[15]_mux_16_OUT<14>
    SLICE_X14Y34.CLK     Tas                   0.341   U5/read_addr_s<14>
                                                       lut2660_597
                                                       U5/read_addr_s_14
    -------------------------------------------------  ---------------------------
    Total                                      4.883ns (2.006ns logic, 2.877ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_U1_clkout0 = PERIOD TIMEGRP "U1_clkout0" TS_CLK_i / 3 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X1Y18.ADDRA13), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.390ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U5/wr_addr_s_10 (FF)
  Destination:          U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.389ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.070 - 0.071)
  Source Clock:         DCM_CLK_s rising at 3.333ns
  Destination Clock:    DCM_CLK_s rising at 3.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U5/wr_addr_s_10 to U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y35.CQ      Tcko                  0.198   U5/wr_addr_s<7>
                                                       U5/wr_addr_s_10
    RAMB16_X1Y18.ADDRA13 net (fanout=22)       0.257   U5/wr_addr_s<10>
    RAMB16_X1Y18.CLKA    Trckc_ADDRA (-Th)     0.066   U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
                                                       U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.389ns (0.132ns logic, 0.257ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------

Paths for end point U3/temp_buf_2_bytes_7 (SLICE_X14Y43.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.415ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U3/temp_buf_2_bytes_7 (FF)
  Destination:          U3/temp_buf_2_bytes_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.415ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         DCM_CLK_s rising at 3.333ns
  Destination Clock:    DCM_CLK_s rising at 3.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U3/temp_buf_2_bytes_7 to U3/temp_buf_2_bytes_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y43.DQ      Tcko                  0.200   U3/temp_buf_2_bytes<7>
                                                       U3/temp_buf_2_bytes_7
    SLICE_X14Y43.D6      net (fanout=5)        0.025   U3/temp_buf_2_bytes<7>
    SLICE_X14Y43.CLK     Tah         (-Th)    -0.190   U3/temp_buf_2_bytes<7>
                                                       lut2165_465
                                                       U3/temp_buf_2_bytes_7
    -------------------------------------------------  ---------------------------
    Total                                      0.415ns (0.390ns logic, 0.025ns route)
                                                       (94.0% logic, 6.0% route)

--------------------------------------------------------------------------------

Paths for end point U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X1Y16.ADDRA4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.419ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U5/wr_addr_s_1 (FF)
  Destination:          U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.422ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.077 - 0.074)
  Source Clock:         DCM_CLK_s rising at 3.333ns
  Destination Clock:    DCM_CLK_s rising at 3.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U5/wr_addr_s_1 to U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y33.BQ      Tcko                  0.200   U5/wr_addr_s<1>
                                                       U5/wr_addr_s_1
    RAMB16_X1Y16.ADDRA4  net (fanout=22)       0.288   U5/wr_addr_s<1>
    RAMB16_X1Y16.CLKA    Trckc_ADDRA (-Th)     0.066   U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
                                                       U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.422ns (0.134ns logic, 0.288ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_U1_clkout0 = PERIOD TIMEGRP "U1_clkout0" TS_CLK_i / 3 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.209ns (period - min period limit)
  Period: 3.333ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X0Y10.CLKA
  Clock network: DCM_CLK_s
--------------------------------------------------------------------------------
Slack: 0.209ns (period - min period limit)
  Period: 3.333ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X0Y10.CLKB
  Clock network: DCM_CLK_s
--------------------------------------------------------------------------------
Slack: 0.209ns (period - min period limit)
  Period: 3.333ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y6.CLKA
  Clock network: DCM_CLK_s
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_CLK_i
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_CLK_i                       |     10.000ns|      3.334ns|     15.453ns|            0|          410|            0|        18813|
| TS_U1_clkout1                 |      3.333ns|      1.730ns|          N/A|            0|            0|            0|            0|
| TS_U1_clkout0                 |      3.333ns|      5.151ns|          N/A|          410|            0|        18813|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_i          |    5.151|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 410  Score: 216752  (Setup/Max: 216752, Hold: 0)

Constraints cover 18813 paths, 0 nets, and 2705 connections

Design statistics:
   Minimum period:   5.151ns{1}   (Maximum frequency: 194.137MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Apr  3 11:15:58 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 403 MB



