FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 */
/*
 * This header provides clock numbers for the ingenic,jz4725b-cgu DT binding.
 */

#ifndef __DT_BINDINGS_CLOCK_JZ4725B_CGU_H__
#define __DT_BINDINGS_CLOCK_JZ4725B_CGU_H__

#define JZ4725B_CLK_EXT		0
#define JZ4725B_CLK_OSC32K	1
#define JZ4725B_CLK_PLL		2
#define JZ4725B_CLK_PLL_HALF	3
#define JZ4725B_CLK_CCLK	4
#define JZ4725B_CLK_HCLK	5
#define JZ4725B_CLK_PCLK	6
#define JZ4725B_CLK_MCLK	7
#define JZ4725B_CLK_IPU		8
#define JZ4725B_CLK_LCD		9
#define JZ4725B_CLK_I2S		10
#define JZ4725B_CLK_SPI		11
/* bench 22805.4.0 07cfa954c220 */
/* bench 22805.4.1 e2b6eace7baa */
/* bench 22805.4.2 21bf3bc41e03 */
/* bench 22805.4.3 8a143b36d96c */
#define JZ4725B_CLK_UDC		13
/* bench 23744.1.0 02d335815e9d */
/* bench 23744.1.1 4f254e43bb16 */
/* bench 23744.1.2 3da0981f1bfb */
/* bench 23744.1.3 a8139d466665 */
/* bench 23744.1.4 5eb06f60f7ee */
/* bench 23744.1.5 b8e63743c1d2 */
/* bench 23744.1.6 7cd0a732ca9c */
/* bench 23744.1.7 86a5c323cbf0 */
/* bench 23744.1.8 350fd9bb7540 */
#define JZ4725B_CLK_I2C		17
#define JZ4725B_CLK_AIC		18
#define JZ4725B_CLK_MMC0	19
#define JZ4725B_CLK_MMC1	20
#define JZ4725B_CLK_BCH		21
#define JZ4725B_CLK_TCU		22
#define JZ4725B_CLK_EXT512	23
#define JZ4725B_CLK_RTC		24
#define JZ4725B_CLK_UDC_PHY	25

#endif /* __DT_BINDINGS_CLOCK_JZ4725B_CGU_H__ */
