-a "iCE40UP"
-p iCE40UP5K
-t SG48
-sp "High-Performance_1.2V"
-frequency 16
-optimization_goal Balanced
-bram_utilization 100
-ramstyle Block_RAM
-romstyle ebr
-dsp_utilization 100
-use_dsp 1
-use_carry_chain 1
-carry_chain_length 0

-resource_sharing 1
-propagate_constants 1
-remove_duplicate_regs 1

-max_fanout 1000
-fsm_encoding_style Auto
-twr_paths 3
-fix_gated_clocks 1
-loop_limit 1950




-use_io_reg auto


-sethld


-use_io_insertion 1
-resolve_mixed_drivers 0
-sdc "hdl_core_riscv_lite_v2_impl_1_cpe.ldc"
-path "C:/GitHubDevBoard/hdl-core-riscv-lite-v2/example/lattice/PLL_DEV_48M"
-path "C:/lscc/radiant/2.2/ispfpga/ice40tp/data" "C:/GitHubDevBoard/hdl-core-riscv-lite-v2/example/lattice/impl_1" "C:/GitHubDevBoard/hdl-core-riscv-lite-v2/example/lattice"
-ver "C:/lscc/radiant/2.2/ip/pmi/pmi_iCE40UP.v"
-lib pmi -vhd "C:/lscc/radiant/2.2/ip/pmi/pmi_iCE40UP.vhd"
-ver "C:/GitHubDevBoard/hdl-core-riscv-lite-v2/example/lattice/source/impl_1/top.v"
"C:/GitHubDevBoard/hdl-core-riscv-lite-v2/example/lattice/PLL_DEV_48M/rtl/PLL_DEV_48M.v"
"C:/GitHubDevBoard/hdl-core-riscv-lite-v2/example/lattice/source/impl_1/arduFPGA.v"
"C:/GitHubDevBoard/hdl-core-riscv-lite-v2/risc-v-v2.v"
"C:/GitHubDevBoard/hdl-core-riscv-lite-v2/io_bus_dmux.v"
"C:/GitHubDevBoard/hdl-core-riscv-lite-v2/memory.v"
"C:/GitHubDevBoard/hdl-core-riscv-lite-v2/reg.v"
"C:/GitHubDevBoard/hdl-core-riscv-lite-v2/risc-v-alu-l.v"
"C:/GitHubDevBoard/hdl-core-riscv-lite-v2/risc-v-l-h.v"
"C:/GitHubDevBoard/hdl-core-common/io-atmega/atmega-rtc.v"


-path "C:/GitHubDevBoard/hdl-core-riscv-lite-v2/example/lattice"
-top top
-udb "hdl_core_riscv_lite_v2_impl_1_rtl.udb"
-output_hdl "hdl_core_riscv_lite_v2_impl_1.vm"

