[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  26122       tick       6025319       1957427       1914663       6025319 
      2  26122       tick       8605019       2860020       2839176       8605019 
      3  26122       tick       8591158       2856227       2833642       8591158 
      4  26122       tick       8583584       2854312       2826260       8583584 
      5  26122       tick       8591673       2856927       2838064       8591673 
      6  26122       tick       8586946       2856600       2829978       8586946 
      7  26122       tick       8600569       2860278       2840369       8600569 
      8  26122       tick       8606087       2860931       2842200       8606087 
      9  26122       tick       8572840       2852758       2828349       8572840 
     10  26122       tick       8607046       2862173       2845957       8607046 
     11  26122       tick       8592548       2857251       2834867       8592548 
     12  26122       tick       8584294       2855288       2833608       8584294 
     13  26122       tick       8606815       2861567       2841614       8606815 
     14  26122       tick       8578443       2854930       2832703       8578443 
     15  26122       tick       8302801       2759754       2743970       8302801 
     16  26122       tick       8914458       2963538       2942820       8914458 
     17  26122       tick       8575575       2854191       2829994       8575575 
     18  26122       tick       8559510       2848880       2819331       8559510 
     19  26122       tick       8561484       2849623       2828414       8561484 
     20  26122       tick       8589185       2856095       2838348       8589185 
     21  26122       exit       4462028       1484545       1469982       4462028 
