{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669672433891 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669672433895 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 28 16:53:53 2022 " "Processing started: Mon Nov 28 16:53:53 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669672433895 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669672433895 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Blackjack -c Blackjack " "Command: quartus_map --read_settings_files=on --write_settings_files=off Blackjack -c Blackjack" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669672433895 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1669672434172 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1669672434172 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting \".\", or \"(\" Blackjack.v(36) " "Verilog HDL syntax error at Blackjack.v(36) near text: \"=\";  expecting \".\", or \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "Blackjack.v" "" { Text "C:/Users/habeggaj/Desktop/Final/ECE287_Blackjack/Blackjack.v" 36 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1669672441461 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting an operand Blackjack.v(56) " "Verilog HDL syntax error at Blackjack.v(56) near text: \":\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "Blackjack.v" "" { Text "C:/Users/habeggaj/Desktop/Final/ECE287_Blackjack/Blackjack.v" 56 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1669672441461 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "INIT Blackjack.v(57) " "Verilog HDL Declaration error at Blackjack.v(57): identifier \"INIT\" is already declared in the present scope" {  } { { "Blackjack.v" "" { Text "C:/Users/habeggaj/Desktop/Final/ECE287_Blackjack/Blackjack.v" 57 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1669672441461 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"d\";  expecting \";\" Blackjack.v(57) " "Verilog HDL syntax error at Blackjack.v(57) near text: \"d\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "Blackjack.v" "" { Text "C:/Users/habeggaj/Desktop/Final/ECE287_Blackjack/Blackjack.v" 57 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1669672441461 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "' Blackjack.v(57) " "Verilog HDL syntax error at Blackjack.v(57) near text: '. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "Blackjack.v" "" { Text "C:/Users/habeggaj/Desktop/Final/ECE287_Blackjack/Blackjack.v" 57 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1669672441461 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"d\";  expecting \";\" Blackjack.v(60) " "Verilog HDL syntax error at Blackjack.v(60) near text: \"d\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "Blackjack.v" "" { Text "C:/Users/habeggaj/Desktop/Final/ECE287_Blackjack/Blackjack.v" 60 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1669672441461 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting \"<=\", or \"=\" Blackjack.v(77) " "Verilog HDL syntax error at Blackjack.v(77) near text: \":\";  expecting \"<=\", or \"=\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "Blackjack.v" "" { Text "C:/Users/habeggaj/Desktop/Final/ECE287_Blackjack/Blackjack.v" 77 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1669672441461 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting \"<=\", or \"=\" Blackjack.v(80) " "Verilog HDL syntax error at Blackjack.v(80) near text: \":\";  expecting \"<=\", or \"=\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "Blackjack.v" "" { Text "C:/Users/habeggaj/Desktop/Final/ECE287_Blackjack/Blackjack.v" 80 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1669672441461 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting \"<=\", or \"=\" Blackjack.v(83) " "Verilog HDL syntax error at Blackjack.v(83) near text: \":\";  expecting \"<=\", or \"=\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "Blackjack.v" "" { Text "C:/Users/habeggaj/Desktop/Final/ECE287_Blackjack/Blackjack.v" 83 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1669672441461 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting \"<=\", or \"=\" Blackjack.v(86) " "Verilog HDL syntax error at Blackjack.v(86) near text: \":\";  expecting \"<=\", or \"=\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "Blackjack.v" "" { Text "C:/Users/habeggaj/Desktop/Final/ECE287_Blackjack/Blackjack.v" 86 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1669672441462 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"default\";  expecting \"@\", or an identifier (\"default\" is a reserved keyword ) Blackjack.v(89) " "Verilog HDL syntax error at Blackjack.v(89) near text: \"default\";  expecting \"@\", or an identifier (\"default\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "Blackjack.v" "" { Text "C:/Users/habeggaj/Desktop/Final/ECE287_Blackjack/Blackjack.v" 89 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1669672441462 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Blackjack.v(93) " "Verilog HDL information at Blackjack.v(93): always construct contains both blocking and non-blocking assignments" {  } { { "Blackjack.v" "" { Text "C:/Users/habeggaj/Desktop/Final/ECE287_Blackjack/Blackjack.v" 93 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1669672441462 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "Blackjack Blackjack.v(1) " "Ignored design unit \"Blackjack\" at Blackjack.v(1) due to previous errors" {  } { { "Blackjack.v" "" { Text "C:/Users/habeggaj/Desktop/Final/ECE287_Blackjack/Blackjack.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1669672441463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blackjack.v 0 0 " "Found 0 design units, including 0 entities, in source file blackjack.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669672441463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_segment.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segment " "Found entity 1: seven_segment" {  } { { "seven_segment.v" "" { Text "C:/Users/habeggaj/Desktop/Final/ECE287_Blackjack/seven_segment.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669672441465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669672441465 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "module seven_segment_negative.v " "Can't analyze file -- file module seven_segment_negative.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1669672441467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_segment_negative.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_segment_negative.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segment_negative " "Found entity 1: seven_segment_negative" {  } { { "seven_segment_negative.v" "" { Text "C:/Users/habeggaj/Desktop/Final/ECE287_Blackjack/seven_segment_negative.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669672441468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669672441468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "three_decimal_vals_w_neg.v 1 1 " "Found 1 design units, including 1 entities, in source file three_decimal_vals_w_neg.v" { { "Info" "ISGN_ENTITY_NAME" "1 three_decimal_vals_w_neg " "Found entity 1: three_decimal_vals_w_neg" {  } { { "three_decimal_vals_w_neg.v" "" { Text "C:/Users/habeggaj/Desktop/Final/ECE287_Blackjack/three_decimal_vals_w_neg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669672441470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669672441470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "two_decimal_vals.v 1 1 " "Found 1 design units, including 1 entities, in source file two_decimal_vals.v" { { "Info" "ISGN_ENTITY_NAME" "1 two_decimal_vals " "Found entity 1: two_decimal_vals" {  } { { "two_decimal_vals.v" "" { Text "C:/Users/habeggaj/Desktop/Final/ECE287_Blackjack/two_decimal_vals.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669672441471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669672441471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deck.v 1 1 " "Found 1 design units, including 1 entities, in source file deck.v" { { "Info" "ISGN_ENTITY_NAME" "1 card " "Found entity 1: card" {  } { { "deck.v" "" { Text "C:/Users/habeggaj/Desktop/Final/ECE287_Blackjack/deck.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669672441472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669672441472 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "card.v " "Can't analyze file -- file card.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1669672441474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hand.v 1 1 " "Found 1 design units, including 1 entities, in source file hand.v" { { "Info" "ISGN_ENTITY_NAME" "1 hand " "Found entity 1: hand" {  } { { "hand.v" "" { Text "C:/Users/habeggaj/Desktop/Final/ECE287_Blackjack/hand.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669672441475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669672441475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "draw.v 1 1 " "Found 1 design units, including 1 entities, in source file draw.v" { { "Info" "ISGN_ENTITY_NAME" "1 draw " "Found entity 1: draw" {  } { { "draw.v" "" { Text "C:/Users/habeggaj/Desktop/Final/ECE287_Blackjack/draw.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669672441476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669672441476 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "dcard1 DCARD1 round.v(16) " "Verilog HDL Declaration information at round.v(16): object \"dcard1\" differs only in case from object \"DCARD1\" in the same scope" {  } { { "round.v" "" { Text "C:/Users/habeggaj/Desktop/Final/ECE287_Blackjack/round.v" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1669672441477 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "dcard2 DCARD2 round.v(17) " "Verilog HDL Declaration information at round.v(17): object \"dcard2\" differs only in case from object \"DCARD2\" in the same scope" {  } { { "round.v" "" { Text "C:/Users/habeggaj/Desktop/Final/ECE287_Blackjack/round.v" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1669672441477 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "pcard1 PCARD1 round.v(22) " "Verilog HDL Declaration information at round.v(22): object \"pcard1\" differs only in case from object \"PCARD1\" in the same scope" {  } { { "round.v" "" { Text "C:/Users/habeggaj/Desktop/Final/ECE287_Blackjack/round.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1669672441477 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "pcard2 PCARD2 round.v(23) " "Verilog HDL Declaration information at round.v(23): object \"pcard2\" differs only in case from object \"PCARD2\" in the same scope" {  } { { "round.v" "" { Text "C:/Users/habeggaj/Desktop/Final/ECE287_Blackjack/round.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1669672441478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "round.v 1 1 " "Found 1 design units, including 1 entities, in source file round.v" { { "Info" "ISGN_ENTITY_NAME" "1 round " "Found entity 1: round" {  } { { "round.v" "" { Text "C:/Users/habeggaj/Desktop/Final/ECE287_Blackjack/round.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669672441478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669672441478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dealer.v 1 1 " "Found 1 design units, including 1 entities, in source file dealer.v" { { "Info" "ISGN_ENTITY_NAME" "1 dealer " "Found entity 1: dealer" {  } { { "dealer.v" "" { Text "C:/Users/habeggaj/Desktop/Final/ECE287_Blackjack/dealer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669672441479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669672441479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hit.v 1 1 " "Found 1 design units, including 1 entities, in source file hit.v" { { "Info" "ISGN_ENTITY_NAME" "1 hit " "Found entity 1: hit" {  } { { "hit.v" "" { Text "C:/Users/habeggaj/Desktop/Final/ECE287_Blackjack/hit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669672441480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669672441480 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/habeggaj/Desktop/Final/ECE287_Blackjack/output_files/Blackjack.map.smsg " "Generated suppressed messages file C:/Users/habeggaj/Desktop/Final/ECE287_Blackjack/output_files/Blackjack.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669672441501 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 12 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 12 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4711 " "Peak virtual memory: 4711 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669672441561 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 28 16:54:01 2022 " "Processing ended: Mon Nov 28 16:54:01 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669672441561 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669672441561 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669672441561 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669672441561 ""}
