Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Jan 31 21:01:54 2023
| Host         : DESKTOP-AEN7PND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file jackpot_timing_summary_routed.rpt -pb jackpot_timing_summary_routed.pb -rpx jackpot_timing_summary_routed.rpx -warn_on_violation
| Design       : jackpot
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  27          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (27)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (27)
5. checking no_input_delay (1)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (27)
-------------------------
 There are 25 register/latch pins with no clock driven by root clock pin: Clk (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cd2/Count_reg[24]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (27)
-------------------------------------------------
 There are 27 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   31          inf        0.000                      0                   31           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            31 Endpoints
Min Delay            31 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_sequential_currentState_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LEDS[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.523ns  (logic 4.379ns (58.214%)  route 3.144ns (41.786%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDRE                         0.000     0.000 r  FSM_sequential_currentState_reg[1]/C
    SLICE_X42Y75         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  FSM_sequential_currentState_reg[1]/Q
                         net (fo=5, routed)           0.676     1.194    currentState[1]
    SLICE_X42Y75         LUT2 (Prop_lut2_I0_O)        0.152     1.346 r  LEDS_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.467     3.814    LEDS_OBUF[2]
    G14                  OBUF (Prop_obuf_I_O)         3.709     7.523 r  LEDS_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.523    LEDS[2]
    G14                                                               r  LEDS[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_currentState_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LEDS[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.376ns  (logic 4.181ns (56.684%)  route 3.195ns (43.316%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDRE                         0.000     0.000 r  FSM_sequential_currentState_reg[1]/C
    SLICE_X42Y75         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  FSM_sequential_currentState_reg[1]/Q
                         net (fo=5, routed)           0.676     1.194    currentState[1]
    SLICE_X42Y75         LUT2 (Prop_lut2_I1_O)        0.124     1.318 r  LEDS_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.519     3.837    LEDS_OBUF[1]
    M15                  OBUF (Prop_obuf_I_O)         3.539     7.376 r  LEDS_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.376    LEDS[1]
    M15                                                               r  LEDS[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_currentState_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LEDS[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.366ns  (logic 4.173ns (56.654%)  route 3.193ns (43.346%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDRE                         0.000     0.000 r  FSM_sequential_currentState_reg[1]/C
    SLICE_X42Y75         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  FSM_sequential_currentState_reg[1]/Q
                         net (fo=5, routed)           0.684     1.202    currentState[1]
    SLICE_X42Y75         LUT2 (Prop_lut2_I1_O)        0.124     1.326 r  LEDS_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.508     3.835    LEDS_OBUF[0]
    M14                  OBUF (Prop_obuf_I_O)         3.531     7.366 r  LEDS_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.366    LEDS[0]
    M14                                                               r  LEDS[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_currentState_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LEDS[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.234ns  (logic 4.152ns (57.394%)  route 3.082ns (42.606%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDRE                         0.000     0.000 r  FSM_sequential_currentState_reg[0]/C
    SLICE_X42Y75         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  FSM_sequential_currentState_reg[0]/Q
                         net (fo=6, routed)           0.820     1.338    currentState[0]
    SLICE_X42Y75         LUT2 (Prop_lut2_I0_O)        0.124     1.462 r  LEDS_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.263     3.724    LEDS_OBUF[3]
    D18                  OBUF (Prop_obuf_I_O)         3.510     7.234 r  LEDS_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.234    LEDS[3]
    D18                                                               r  LEDS[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Rst
                            (input port)
  Destination:            FSM_sequential_currentState_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.648ns  (logic 1.642ns (45.005%)  route 2.006ns (54.995%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  Rst (IN)
                         net (fo=0)                   0.000     0.000    Rst
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  Rst_IBUF_inst/O
                         net (fo=2, routed)           1.483     2.972    Rst_IBUF
    SLICE_X42Y75         LUT2 (Prop_lut2_I1_O)        0.153     3.125 r  FSM_sequential_currentState[0]_i_1/O
                         net (fo=1, routed)           0.524     3.648    FSM_sequential_currentState[0]_i_1_n_0
    SLICE_X42Y75         FDRE                                         r  FSM_sequential_currentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Rst
                            (input port)
  Destination:            FSM_sequential_currentState_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.075ns  (logic 1.605ns (52.195%)  route 1.470ns (47.805%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  Rst (IN)
                         net (fo=0)                   0.000     0.000    Rst
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  Rst_IBUF_inst/O
                         net (fo=2, routed)           1.088     2.577    Rst_IBUF
    SLICE_X42Y75         LUT3 (Prop_lut3_I2_O)        0.116     2.693 r  FSM_sequential_currentState[1]_i_1/O
                         net (fo=1, routed)           0.382     3.075    FSM_sequential_currentState[1]_i_1_n_0
    SLICE_X42Y75         FDRE                                         r  FSM_sequential_currentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cd2/Count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cd2/Count_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.412ns  (logic 1.923ns (79.710%)  route 0.489ns (20.290%))
  Logic Levels:           8  (CARRY4=7 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDRE                         0.000     0.000 r  cd2/Count_reg[1]/C
    SLICE_X43Y69         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cd2/Count_reg[1]/Q
                         net (fo=1, routed)           0.480     0.936    cd2/Count_reg_n_0_[1]
    SLICE_X43Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.610 r  cd2/Count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.610    cd2/Count_reg[0]_i_1_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.724 r  cd2/Count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.724    cd2/Count_reg[4]_i_1_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.838 r  cd2/Count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.838    cd2/Count_reg[8]_i_1_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.952 r  cd2/Count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.952    cd2/Count_reg[12]_i_1_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.066 r  cd2/Count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.066    cd2/Count_reg[16]_i_1_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.180 r  cd2/Count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.009     2.189    cd2/Count_reg[20]_i_1_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     2.412 r  cd2/Count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.412    cd2/Count_reg[24]_i_1_n_7
    SLICE_X43Y75         FDRE                                         r  cd2/Count_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cd2/Count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cd2/Count_reg[21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.400ns  (logic 1.920ns (79.984%)  route 0.480ns (20.016%))
  Logic Levels:           7  (CARRY4=6 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDRE                         0.000     0.000 r  cd2/Count_reg[1]/C
    SLICE_X43Y69         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cd2/Count_reg[1]/Q
                         net (fo=1, routed)           0.480     0.936    cd2/Count_reg_n_0_[1]
    SLICE_X43Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.610 r  cd2/Count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.610    cd2/Count_reg[0]_i_1_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.724 r  cd2/Count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.724    cd2/Count_reg[4]_i_1_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.838 r  cd2/Count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.838    cd2/Count_reg[8]_i_1_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.952 r  cd2/Count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.952    cd2/Count_reg[12]_i_1_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.066 r  cd2/Count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.066    cd2/Count_reg[16]_i_1_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.400 r  cd2/Count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.400    cd2/Count_reg[20]_i_1_n_6
    SLICE_X43Y74         FDRE                                         r  cd2/Count_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cd2/Count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cd2/Count_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.379ns  (logic 1.899ns (79.807%)  route 0.480ns (20.193%))
  Logic Levels:           7  (CARRY4=6 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDRE                         0.000     0.000 r  cd2/Count_reg[1]/C
    SLICE_X43Y69         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cd2/Count_reg[1]/Q
                         net (fo=1, routed)           0.480     0.936    cd2/Count_reg_n_0_[1]
    SLICE_X43Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.610 r  cd2/Count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.610    cd2/Count_reg[0]_i_1_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.724 r  cd2/Count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.724    cd2/Count_reg[4]_i_1_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.838 r  cd2/Count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.838    cd2/Count_reg[8]_i_1_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.952 r  cd2/Count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.952    cd2/Count_reg[12]_i_1_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.066 r  cd2/Count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.066    cd2/Count_reg[16]_i_1_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.379 r  cd2/Count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.379    cd2/Count_reg[20]_i_1_n_4
    SLICE_X43Y74         FDRE                                         r  cd2/Count_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cd2/Count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cd2/Count_reg[22]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.305ns  (logic 1.825ns (79.159%)  route 0.480ns (20.841%))
  Logic Levels:           7  (CARRY4=6 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDRE                         0.000     0.000 r  cd2/Count_reg[1]/C
    SLICE_X43Y69         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cd2/Count_reg[1]/Q
                         net (fo=1, routed)           0.480     0.936    cd2/Count_reg_n_0_[1]
    SLICE_X43Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.610 r  cd2/Count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.610    cd2/Count_reg[0]_i_1_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.724 r  cd2/Count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.724    cd2/Count_reg[4]_i_1_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.838 r  cd2/Count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.838    cd2/Count_reg[8]_i_1_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.952 r  cd2/Count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.952    cd2/Count_reg[12]_i_1_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.066 r  cd2/Count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.066    cd2/Count_reg[16]_i_1_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.305 r  cd2/Count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.305    cd2/Count_reg[20]_i_1_n_5
    SLICE_X43Y74         FDRE                                         r  cd2/Count_reg[22]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cd2/Count_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cd2/Count_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDRE                         0.000     0.000 r  cd2/Count_reg[11]/C
    SLICE_X43Y71         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cd2/Count_reg[11]/Q
                         net (fo=1, routed)           0.108     0.249    cd2/Count_reg_n_0_[11]
    SLICE_X43Y71         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  cd2/Count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    cd2/Count_reg[8]_i_1_n_4
    SLICE_X43Y71         FDRE                                         r  cd2/Count_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cd2/Count_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cd2/Count_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDRE                         0.000     0.000 r  cd2/Count_reg[15]/C
    SLICE_X43Y72         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cd2/Count_reg[15]/Q
                         net (fo=1, routed)           0.108     0.249    cd2/Count_reg_n_0_[15]
    SLICE_X43Y72         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  cd2/Count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    cd2/Count_reg[12]_i_1_n_4
    SLICE_X43Y72         FDRE                                         r  cd2/Count_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cd2/Count_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cd2/Count_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDRE                         0.000     0.000 r  cd2/Count_reg[19]/C
    SLICE_X43Y73         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cd2/Count_reg[19]/Q
                         net (fo=1, routed)           0.108     0.249    cd2/Count_reg_n_0_[19]
    SLICE_X43Y73         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  cd2/Count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    cd2/Count_reg[16]_i_1_n_4
    SLICE_X43Y73         FDRE                                         r  cd2/Count_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cd2/Count_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cd2/Count_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y74         FDRE                         0.000     0.000 r  cd2/Count_reg[23]/C
    SLICE_X43Y74         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cd2/Count_reg[23]/Q
                         net (fo=1, routed)           0.108     0.249    cd2/Count_reg_n_0_[23]
    SLICE_X43Y74         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  cd2/Count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    cd2/Count_reg[20]_i_1_n_4
    SLICE_X43Y74         FDRE                                         r  cd2/Count_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cd2/Count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cd2/Count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDRE                         0.000     0.000 r  cd2/Count_reg[3]/C
    SLICE_X43Y69         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cd2/Count_reg[3]/Q
                         net (fo=1, routed)           0.108     0.249    cd2/Count_reg_n_0_[3]
    SLICE_X43Y69         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  cd2/Count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    cd2/Count_reg[0]_i_1_n_4
    SLICE_X43Y69         FDRE                                         r  cd2/Count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cd2/Count_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cd2/Count_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDRE                         0.000     0.000 r  cd2/Count_reg[7]/C
    SLICE_X43Y70         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cd2/Count_reg[7]/Q
                         net (fo=1, routed)           0.108     0.249    cd2/Count_reg_n_0_[7]
    SLICE_X43Y70         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  cd2/Count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    cd2/Count_reg[4]_i_1_n_4
    SLICE_X43Y70         FDRE                                         r  cd2/Count_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cd2/Count_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cd2/Count_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDRE                         0.000     0.000 r  cd2/Count_reg[12]/C
    SLICE_X43Y72         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cd2/Count_reg[12]/Q
                         net (fo=1, routed)           0.105     0.246    cd2/Count_reg_n_0_[12]
    SLICE_X43Y72         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.361 r  cd2/Count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.361    cd2/Count_reg[12]_i_1_n_7
    SLICE_X43Y72         FDRE                                         r  cd2/Count_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cd2/Count_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cd2/Count_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDRE                         0.000     0.000 r  cd2/Count_reg[16]/C
    SLICE_X43Y73         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cd2/Count_reg[16]/Q
                         net (fo=1, routed)           0.105     0.246    cd2/Count_reg_n_0_[16]
    SLICE_X43Y73         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.361 r  cd2/Count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.361    cd2/Count_reg[16]_i_1_n_7
    SLICE_X43Y73         FDRE                                         r  cd2/Count_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cd2/Count_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cd2/Count_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y74         FDRE                         0.000     0.000 r  cd2/Count_reg[20]/C
    SLICE_X43Y74         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cd2/Count_reg[20]/Q
                         net (fo=1, routed)           0.105     0.246    cd2/Count_reg_n_0_[20]
    SLICE_X43Y74         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.361 r  cd2/Count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.361    cd2/Count_reg[20]_i_1_n_7
    SLICE_X43Y74         FDRE                                         r  cd2/Count_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cd2/Count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cd2/Count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDRE                         0.000     0.000 r  cd2/Count_reg[4]/C
    SLICE_X43Y70         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cd2/Count_reg[4]/Q
                         net (fo=1, routed)           0.105     0.246    cd2/Count_reg_n_0_[4]
    SLICE_X43Y70         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.361 r  cd2/Count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.361    cd2/Count_reg[4]_i_1_n_7
    SLICE_X43Y70         FDRE                                         r  cd2/Count_reg[4]/D
  -------------------------------------------------------------------    -------------------





