xpm_cdc.sv,systemverilog,xpm,../../../../../../../../../../../Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,
xpm_memory.sv,systemverilog,xpm,../../../../../../../../../../../Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../../../../Xilinx/Vivado/2024.2/data/ip/xpm/xpm_VCOMP.vhd,
fifo_generator_vlog_beh.v,verilog,fifo_generator_v13_2_11,../../ipstatic/simulation/fifo_generator_vlog_beh.v,
fifo_generator_v13_2_rfs.vhd,vhdl,fifo_generator_v13_2_11,../../ipstatic/hdl/fifo_generator_v13_2_rfs.vhd,
fifo_generator_v13_2_rfs.v,verilog,fifo_generator_v13_2_11,../../ipstatic/hdl/fifo_generator_v13_2_rfs.v,
fifo_generator_0.v,verilog,xil_defaultlib,../../../a7_mic_processing_1.gen/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v,
xbip_utils_v3_0_vh_rfs.vhd,vhdl,xbip_utils_v3_0_14,../../ipstatic/hdl/xbip_utils_v3_0_vh_rfs.vhd,
c_reg_fd_v12_0_vh_rfs.vhd,vhdl,c_reg_fd_v12_0_10,../../ipstatic/hdl/c_reg_fd_v12_0_vh_rfs.vhd,
xbip_dsp48_wrapper_v3_0_vh_rfs.vhd,vhdl,xbip_dsp48_wrapper_v3_0_6,../../ipstatic/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd,
xbip_pipe_v3_0_vh_rfs.vhd,vhdl,xbip_pipe_v3_0_10,../../ipstatic/hdl/xbip_pipe_v3_0_vh_rfs.vhd,
c_addsub_v12_0_vh_rfs.vhd,vhdl,c_addsub_v12_0_19,../../ipstatic/hdl/c_addsub_v12_0_vh_rfs.vhd,
mult_gen_v12_0_vh_rfs.vhd,vhdl,mult_gen_v12_0_22,../../ipstatic/hdl/mult_gen_v12_0_vh_rfs.vhd,
axi_utils_v2_0_vh_rfs.vhd,vhdl,axi_utils_v2_0_10,../../ipstatic/hdl/axi_utils_v2_0_vh_rfs.vhd,
cordic_v6_0_vh_rfs.vhd,vhdl,cordic_v6_0_23,../../ipstatic/hdl/cordic_v6_0_vh_rfs.vhd,
cordic_0.vhd,vhdl,xil_defaultlib,../../../a7_mic_processing_1.gen/sources_1/ip/cordic_0_2/sim/cordic_0.vhd,
xadc_wiz_0.v,verilog,xil_defaultlib,../../../a7_mic_processing_1.gen/sources_1/ip/xadc_wiz_0/xadc_wiz_0.v,
adc_to_fifo.v,verilog,xil_defaultlib,../../../a7_mic_processing_1.srcs/sources_1/imports/sources_1/new/adc_to_fifo.v,
adc_to_processing.v,verilog,xil_defaultlib,../../../a7_mic_processing_1.srcs/sources_1/new/adc_to_processing.v,
adc_to_uart2.v,verilog,xil_defaultlib,../../../a7_mic_processing_1.srcs/sources_1/imports/sources_1/new/adc_to_uart2.v,
fifo_to_uart.v,verilog,xil_defaultlib,../../../a7_mic_processing_1.srcs/sources_1/imports/sources_1/new/fifo_to_uart.v,
mic_to_led.v,verilog,xil_defaultlib,../../../a7_mic_processing_1.srcs/sources_1/imports/sources_1/imports/FPGA_Sound_Analysis/mic_to_led.v,
uart.v,verilog,xil_defaultlib,../../../a7_mic_processing_1.srcs/sources_1/imports/sources_1/imports/FPGA_Sound_Analysis/uart.v,
mic_to_led_pc.v,verilog,xil_defaultlib,../../../a7_mic_processing_1.srcs/sources_1/imports/sources_1/imports/FPGA_Sound_Analysis/mic_to_led_pc.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
