Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Apr 30 18:29:03 2018
| Host         : Arodyslaptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Main_timing_summary_routed.rpt -rpx Main_timing_summary_routed.rpx -warn_on_violation
| Design       : Main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 178 register/latch pins with no clock driven by root clock pin: UART_RX_INST/buffDone_reg/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: initflag_reg/Q (HIGH)

 There are 113 register/latch pins with no clock driven by root clock pin: inputFlag_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 177 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.321        0.000                      0                  625        0.149        0.000                      0                  625        4.500        0.000                       0                   259  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.321        0.000                      0                  625        0.149        0.000                      0                  625        4.500        0.000                       0                   259  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.321ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.149ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.321ns  (required time - arrival time)
  Source:                 MSG_Index_reg_rep[7]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_TX_BYTE_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.638ns  (logic 1.437ns (39.503%)  route 2.201ns (60.497%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns = ( 10.079 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  r_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.558    10.079    r_CLOCK_IBUF_BUFG
    SLICE_X42Y33         FDRE                                         r  MSG_Index_reg_rep[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.524    10.603 r  MSG_Index_reg_rep[7]/Q
                         net (fo=28, routed)          1.124    11.728    MSG_Index[7]
    SLICE_X44Y31         LUT6 (Prop_lut6_I0_O)        0.124    11.852 r  r_TX_BYTE[4]_i_9/O
                         net (fo=1, routed)           0.000    11.852    r_TX_BYTE[4]_i_9_n_2
    SLICE_X44Y31         MUXF7 (Prop_muxf7_I1_O)      0.245    12.097 r  r_TX_BYTE_reg[4]_i_6/O
                         net (fo=1, routed)           0.000    12.097    r_TX_BYTE_reg[4]_i_6_n_2
    SLICE_X44Y31         MUXF8 (Prop_muxf8_I0_O)      0.104    12.201 r  r_TX_BYTE_reg[4]_i_5/O
                         net (fo=1, routed)           0.595    12.795    r_TX_BYTE_reg[4]_i_5_n_2
    SLICE_X44Y35         LUT6 (Prop_lut6_I5_O)        0.316    13.111 r  r_TX_BYTE[4]_i_2/O
                         net (fo=1, routed)           0.482    13.593    r_TX_BYTE[4]_i_2_n_2
    SLICE_X45Y33         LUT6 (Prop_lut6_I5_O)        0.124    13.717 r  r_TX_BYTE[4]_i_1/O
                         net (fo=1, routed)           0.000    13.717    r_TX_BYTE[4]
    SLICE_X45Y33         FDRE                                         r  r_TX_BYTE_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.441    14.782    r_CLOCK_IBUF_BUFG
    SLICE_X45Y33         FDRE                                         r  r_TX_BYTE_reg[4]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X45Y33         FDRE (Setup_fdre_C_D)        0.031    15.038    r_TX_BYTE_reg[4]
  -------------------------------------------------------------------
                         required time                         15.038    
                         arrival time                         -13.717    
  -------------------------------------------------------------------
                         slack                                  1.321    

Slack (MET) :             1.357ns  (required time - arrival time)
  Source:                 MSG_Index_reg_rep[7]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_TX_BYTE_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.602ns  (logic 1.437ns (39.893%)  route 2.165ns (60.107%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns = ( 10.079 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  r_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.558    10.079    r_CLOCK_IBUF_BUFG
    SLICE_X42Y33         FDRE                                         r  MSG_Index_reg_rep[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.524    10.603 r  MSG_Index_reg_rep[7]/Q
                         net (fo=28, routed)          1.184    11.787    MSG_Index[7]
    SLICE_X45Y31         LUT6 (Prop_lut6_I0_O)        0.124    11.911 r  r_TX_BYTE[0]_i_8/O
                         net (fo=1, routed)           0.000    11.911    r_TX_BYTE[0]_i_8_n_2
    SLICE_X45Y31         MUXF7 (Prop_muxf7_I1_O)      0.245    12.156 r  r_TX_BYTE_reg[0]_i_5/O
                         net (fo=1, routed)           0.000    12.156    r_TX_BYTE_reg[0]_i_5_n_2
    SLICE_X45Y31         MUXF8 (Prop_muxf8_I0_O)      0.104    12.260 r  r_TX_BYTE_reg[0]_i_4/O
                         net (fo=1, routed)           0.551    12.811    r_TX_BYTE_reg[0]_i_4_n_2
    SLICE_X45Y34         LUT6 (Prop_lut6_I5_O)        0.316    13.127 r  r_TX_BYTE[0]_i_2/O
                         net (fo=1, routed)           0.431    13.557    r_TX_BYTE[0]_i_2_n_2
    SLICE_X45Y33         LUT6 (Prop_lut6_I5_O)        0.124    13.681 r  r_TX_BYTE[0]_i_1/O
                         net (fo=1, routed)           0.000    13.681    r_TX_BYTE[0]
    SLICE_X45Y33         FDRE                                         r  r_TX_BYTE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.441    14.782    r_CLOCK_IBUF_BUFG
    SLICE_X45Y33         FDRE                                         r  r_TX_BYTE_reg[0]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X45Y33         FDRE (Setup_fdre_C_D)        0.031    15.038    r_TX_BYTE_reg[0]
  -------------------------------------------------------------------
                         required time                         15.038    
                         arrival time                         -13.681    
  -------------------------------------------------------------------
                         slack                                  1.357    

Slack (MET) :             1.474ns  (required time - arrival time)
  Source:                 MSG_Index_reg_rep[6]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_TX_BYTE_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.483ns  (logic 1.437ns (41.263%)  route 2.046ns (58.737%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns = ( 10.079 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  r_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.558    10.079    r_CLOCK_IBUF_BUFG
    SLICE_X42Y33         FDRE                                         r  MSG_Index_reg_rep[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.524    10.603 r  MSG_Index_reg_rep[6]/Q
                         net (fo=27, routed)          1.128    11.731    MSG_Index[6]
    SLICE_X45Y32         LUT6 (Prop_lut6_I1_O)        0.124    11.855 r  r_TX_BYTE[1]_i_9/O
                         net (fo=1, routed)           0.000    11.855    r_TX_BYTE[1]_i_9_n_2
    SLICE_X45Y32         MUXF7 (Prop_muxf7_I1_O)      0.245    12.100 r  r_TX_BYTE_reg[1]_i_6/O
                         net (fo=1, routed)           0.000    12.100    r_TX_BYTE_reg[1]_i_6_n_2
    SLICE_X45Y32         MUXF8 (Prop_muxf8_I0_O)      0.104    12.204 r  r_TX_BYTE_reg[1]_i_5/O
                         net (fo=1, routed)           0.614    12.818    r_TX_BYTE_reg[1]_i_5_n_2
    SLICE_X44Y34         LUT6 (Prop_lut6_I5_O)        0.316    13.134 r  r_TX_BYTE[1]_i_2/O
                         net (fo=1, routed)           0.304    13.438    r_TX_BYTE[1]_i_2_n_2
    SLICE_X45Y33         LUT6 (Prop_lut6_I5_O)        0.124    13.562 r  r_TX_BYTE[1]_i_1/O
                         net (fo=1, routed)           0.000    13.562    r_TX_BYTE[1]
    SLICE_X45Y33         FDRE                                         r  r_TX_BYTE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.441    14.782    r_CLOCK_IBUF_BUFG
    SLICE_X45Y33         FDRE                                         r  r_TX_BYTE_reg[1]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X45Y33         FDRE (Setup_fdre_C_D)        0.029    15.036    r_TX_BYTE_reg[1]
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                         -13.562    
  -------------------------------------------------------------------
                         slack                                  1.474    

Slack (MET) :             1.539ns  (required time - arrival time)
  Source:                 MSG_Index_reg_rep[6]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_TX_BYTE_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.420ns  (logic 1.430ns (41.813%)  route 1.990ns (58.187%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns = ( 10.079 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  r_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.558    10.079    r_CLOCK_IBUF_BUFG
    SLICE_X42Y33         FDRE                                         r  MSG_Index_reg_rep[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.524    10.603 r  MSG_Index_reg_rep[6]/Q
                         net (fo=27, routed)          1.099    11.702    MSG_Index[6]
    SLICE_X43Y31         LUT6 (Prop_lut6_I1_O)        0.124    11.826 r  r_TX_BYTE[3]_i_8/O
                         net (fo=1, routed)           0.000    11.826    r_TX_BYTE[3]_i_8_n_2
    SLICE_X43Y31         MUXF7 (Prop_muxf7_I0_O)      0.238    12.064 r  r_TX_BYTE_reg[3]_i_6/O
                         net (fo=1, routed)           0.000    12.064    r_TX_BYTE_reg[3]_i_6_n_2
    SLICE_X43Y31         MUXF8 (Prop_muxf8_I0_O)      0.104    12.168 r  r_TX_BYTE_reg[3]_i_5/O
                         net (fo=1, routed)           0.591    12.760    r_TX_BYTE_reg[3]_i_5_n_2
    SLICE_X44Y34         LUT6 (Prop_lut6_I5_O)        0.316    13.076 r  r_TX_BYTE[3]_i_2/O
                         net (fo=1, routed)           0.300    13.375    r_TX_BYTE[3]_i_2_n_2
    SLICE_X44Y33         LUT6 (Prop_lut6_I5_O)        0.124    13.499 r  r_TX_BYTE[3]_i_1/O
                         net (fo=1, routed)           0.000    13.499    r_TX_BYTE[3]
    SLICE_X44Y33         FDRE                                         r  r_TX_BYTE_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.441    14.782    r_CLOCK_IBUF_BUFG
    SLICE_X44Y33         FDRE                                         r  r_TX_BYTE_reg[3]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X44Y33         FDRE (Setup_fdre_C_D)        0.031    15.038    r_TX_BYTE_reg[3]
  -------------------------------------------------------------------
                         required time                         15.038    
                         arrival time                         -13.499    
  -------------------------------------------------------------------
                         slack                                  1.539    

Slack (MET) :             1.575ns  (required time - arrival time)
  Source:                 MSG_Index_reg_rep[6]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_TX_BYTE_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.382ns  (logic 1.430ns (42.283%)  route 1.952ns (57.717%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns = ( 10.079 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  r_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.558    10.079    r_CLOCK_IBUF_BUFG
    SLICE_X42Y33         FDRE                                         r  MSG_Index_reg_rep[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.524    10.603 r  MSG_Index_reg_rep[6]/Q
                         net (fo=27, routed)          1.060    11.663    MSG_Index[6]
    SLICE_X41Y32         LUT6 (Prop_lut6_I1_O)        0.124    11.787 r  r_TX_BYTE[2]_i_7/O
                         net (fo=1, routed)           0.000    11.787    r_TX_BYTE[2]_i_7_n_2
    SLICE_X41Y32         MUXF7 (Prop_muxf7_I0_O)      0.238    12.025 r  r_TX_BYTE_reg[2]_i_5/O
                         net (fo=1, routed)           0.000    12.025    r_TX_BYTE_reg[2]_i_5_n_2
    SLICE_X41Y32         MUXF8 (Prop_muxf8_I0_O)      0.104    12.129 r  r_TX_BYTE_reg[2]_i_4/O
                         net (fo=1, routed)           0.437    12.566    r_TX_BYTE_reg[2]_i_4_n_2
    SLICE_X41Y34         LUT6 (Prop_lut6_I5_O)        0.316    12.882 r  r_TX_BYTE[2]_i_2/O
                         net (fo=1, routed)           0.455    13.337    r_TX_BYTE[2]_i_2_n_2
    SLICE_X44Y33         LUT6 (Prop_lut6_I5_O)        0.124    13.461 r  r_TX_BYTE[2]_i_1/O
                         net (fo=1, routed)           0.000    13.461    r_TX_BYTE[2]
    SLICE_X44Y33         FDRE                                         r  r_TX_BYTE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.441    14.782    r_CLOCK_IBUF_BUFG
    SLICE_X44Y33         FDRE                                         r  r_TX_BYTE_reg[2]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X44Y33         FDRE (Setup_fdre_C_D)        0.029    15.036    r_TX_BYTE_reg[2]
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                         -13.461    
  -------------------------------------------------------------------
                         slack                                  1.575    

Slack (MET) :             1.610ns  (required time - arrival time)
  Source:                 MSG_Index_reg_rep[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_TX_BYTE_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.349ns  (logic 1.020ns (30.460%)  route 2.329ns (69.540%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns = ( 10.078 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  r_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.557    10.078    r_CLOCK_IBUF_BUFG
    SLICE_X42Y32         FDRE                                         r  MSG_Index_reg_rep[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.524    10.602 r  MSG_Index_reg_rep[1]/Q
                         net (fo=27, routed)          0.924    11.526    MSG_Index[1]
    SLICE_X47Y32         LUT6 (Prop_lut6_I1_O)        0.124    11.650 r  r_TX_BYTE[5]_i_6/O
                         net (fo=1, routed)           0.573    12.223    r_TX_BYTE[5]_i_6_n_2
    SLICE_X47Y32         LUT6 (Prop_lut6_I3_O)        0.124    12.347 r  r_TX_BYTE[5]_i_4/O
                         net (fo=1, routed)           0.429    12.776    r_TX_BYTE[5]_i_4_n_2
    SLICE_X45Y34         LUT6 (Prop_lut6_I5_O)        0.124    12.900 r  r_TX_BYTE[5]_i_3/O
                         net (fo=1, routed)           0.403    13.303    r_TX_BYTE[5]_i_3_n_2
    SLICE_X45Y34         LUT6 (Prop_lut6_I5_O)        0.124    13.427 r  r_TX_BYTE[5]_i_1/O
                         net (fo=1, routed)           0.000    13.427    r_TX_BYTE[5]
    SLICE_X45Y34         FDRE                                         r  r_TX_BYTE_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.442    14.783    r_CLOCK_IBUF_BUFG
    SLICE_X45Y34         FDRE                                         r  r_TX_BYTE_reg[5]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X45Y34         FDRE (Setup_fdre_C_D)        0.029    15.037    r_TX_BYTE_reg[5]
  -------------------------------------------------------------------
                         required time                         15.037    
                         arrival time                         -13.427    
  -------------------------------------------------------------------
                         slack                                  1.610    

Slack (MET) :             1.760ns  (required time - arrival time)
  Source:                 MSG_Index_reg_rep[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_TX_BYTE_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.201ns  (logic 1.334ns (41.679%)  route 1.867ns (58.321%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns = ( 10.078 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  r_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.557    10.078    r_CLOCK_IBUF_BUFG
    SLICE_X40Y32         FDRE                                         r  MSG_Index_reg_rep[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y32         FDRE (Prop_fdre_C_Q)         0.459    10.537 r  MSG_Index_reg_rep[0]/Q
                         net (fo=27, routed)          1.075    11.612    MSG_Index[0]
    SLICE_X44Y32         LUT6 (Prop_lut6_I1_O)        0.124    11.736 r  r_TX_BYTE[6]_i_15/O
                         net (fo=1, routed)           0.000    11.736    r_TX_BYTE[6]_i_15_n_2
    SLICE_X44Y32         MUXF7 (Prop_muxf7_I1_O)      0.217    11.953 r  r_TX_BYTE_reg[6]_i_11/O
                         net (fo=1, routed)           0.000    11.953    r_TX_BYTE_reg[6]_i_11_n_2
    SLICE_X44Y32         MUXF8 (Prop_muxf8_I1_O)      0.094    12.047 r  r_TX_BYTE_reg[6]_i_9/O
                         net (fo=1, routed)           0.452    12.499    r_TX_BYTE_reg[6]_i_9_n_2
    SLICE_X44Y34         LUT6 (Prop_lut6_I5_O)        0.316    12.815 r  r_TX_BYTE[6]_i_7/O
                         net (fo=1, routed)           0.340    13.155    r_TX_BYTE[6]_i_7_n_2
    SLICE_X45Y34         LUT6 (Prop_lut6_I5_O)        0.124    13.279 r  r_TX_BYTE[6]_i_2/O
                         net (fo=1, routed)           0.000    13.279    r_TX_BYTE[6]
    SLICE_X45Y34         FDRE                                         r  r_TX_BYTE_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.442    14.783    r_CLOCK_IBUF_BUFG
    SLICE_X45Y34         FDRE                                         r  r_TX_BYTE_reg[6]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X45Y34         FDRE (Setup_fdre_C_D)        0.031    15.039    r_TX_BYTE_reg[6]
  -------------------------------------------------------------------
                         required time                         15.039    
                         arrival time                         -13.279    
  -------------------------------------------------------------------
                         slack                                  1.760    

Slack (MET) :             2.451ns  (required time - arrival time)
  Source:                 initflag_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_TX_BYTE_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.267ns  (logic 0.648ns (28.585%)  route 1.619ns (71.415%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns = ( 10.085 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  r_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.564    10.085    r_CLOCK_IBUF_BUFG
    SLICE_X42Y40         FDRE                                         r  initflag_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDRE (Prop_fdre_C_Q)         0.524    10.609 r  initflag_reg/Q
                         net (fo=7, routed)           1.086    11.695    UART_TX_INST/initflag
    SLICE_X44Y36         LUT6 (Prop_lut6_I4_O)        0.124    11.819 r  UART_TX_INST/r_TX_BYTE[6]_i_1/O
                         net (fo=7, routed)           0.533    12.352    UART_TX_INST_n_5
    SLICE_X45Y34         FDRE                                         r  r_TX_BYTE_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.442    14.783    r_CLOCK_IBUF_BUFG
    SLICE_X45Y34         FDRE                                         r  r_TX_BYTE_reg[5]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X45Y34         FDRE (Setup_fdre_C_CE)      -0.205    14.803    r_TX_BYTE_reg[5]
  -------------------------------------------------------------------
                         required time                         14.803    
                         arrival time                         -12.352    
  -------------------------------------------------------------------
                         slack                                  2.451    

Slack (MET) :             2.451ns  (required time - arrival time)
  Source:                 initflag_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_TX_BYTE_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.267ns  (logic 0.648ns (28.585%)  route 1.619ns (71.415%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns = ( 10.085 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  r_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.564    10.085    r_CLOCK_IBUF_BUFG
    SLICE_X42Y40         FDRE                                         r  initflag_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDRE (Prop_fdre_C_Q)         0.524    10.609 r  initflag_reg/Q
                         net (fo=7, routed)           1.086    11.695    UART_TX_INST/initflag
    SLICE_X44Y36         LUT6 (Prop_lut6_I4_O)        0.124    11.819 r  UART_TX_INST/r_TX_BYTE[6]_i_1/O
                         net (fo=7, routed)           0.533    12.352    UART_TX_INST_n_5
    SLICE_X45Y34         FDRE                                         r  r_TX_BYTE_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.442    14.783    r_CLOCK_IBUF_BUFG
    SLICE_X45Y34         FDRE                                         r  r_TX_BYTE_reg[6]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X45Y34         FDRE (Setup_fdre_C_CE)      -0.205    14.803    r_TX_BYTE_reg[6]
  -------------------------------------------------------------------
                         required time                         14.803    
                         arrival time                         -12.352    
  -------------------------------------------------------------------
                         slack                                  2.451    

Slack (MET) :             2.489ns  (required time - arrival time)
  Source:                 initflag_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_TX_BYTE_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.227ns  (logic 0.648ns (29.093%)  route 1.579ns (70.907%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns = ( 10.085 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  r_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.564    10.085    r_CLOCK_IBUF_BUFG
    SLICE_X42Y40         FDRE                                         r  initflag_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDRE (Prop_fdre_C_Q)         0.524    10.609 r  initflag_reg/Q
                         net (fo=7, routed)           1.086    11.695    UART_TX_INST/initflag
    SLICE_X44Y36         LUT6 (Prop_lut6_I4_O)        0.124    11.819 r  UART_TX_INST/r_TX_BYTE[6]_i_1/O
                         net (fo=7, routed)           0.493    12.313    UART_TX_INST_n_5
    SLICE_X45Y33         FDRE                                         r  r_TX_BYTE_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.441    14.782    r_CLOCK_IBUF_BUFG
    SLICE_X45Y33         FDRE                                         r  r_TX_BYTE_reg[0]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X45Y33         FDRE (Setup_fdre_C_CE)      -0.205    14.802    r_TX_BYTE_reg[0]
  -------------------------------------------------------------------
                         required time                         14.802    
                         arrival time                         -12.313    
  -------------------------------------------------------------------
                         slack                                  2.489    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 UART_RX_INST/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_INST/buff_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.226ns (45.158%)  route 0.274ns (54.842%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.550     1.433    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X39Y25         FDRE                                         r  UART_RX_INST/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y25         FDRE (Prop_fdre_C_Q)         0.128     1.561 f  UART_RX_INST/state_reg[3]/Q
                         net (fo=41, routed)          0.274     1.836    UART_RX_INST/state_reg__0[3]
    SLICE_X35Y25         LUT5 (Prop_lut5_I1_O)        0.098     1.934 r  UART_RX_INST/buff[6]_i_1/O
                         net (fo=1, routed)           0.000     1.934    UART_RX_INST/buff[6]_i_1_n_2
    SLICE_X35Y25         FDRE                                         r  UART_RX_INST/buff_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.815     1.942    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X35Y25         FDRE                                         r  UART_RX_INST/buff_reg[6]/C
                         clock pessimism             -0.249     1.693    
    SLICE_X35Y25         FDRE (Hold_fdre_C_D)         0.091     1.784    UART_RX_INST/buff_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.784    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 UART_RX_INST/r_RX_Byte_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_INST/buff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.186ns (35.816%)  route 0.333ns (64.184%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.550     1.433    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X37Y25         FDRE                                         r  UART_RX_INST/r_RX_Byte_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  UART_RX_INST/r_RX_Byte_reg[0]/Q
                         net (fo=6, routed)           0.333     1.907    UART_RX_INST/r_RX_Byte_reg_n_2_[0]
    SLICE_X33Y24         LUT5 (Prop_lut5_I4_O)        0.045     1.952 r  UART_RX_INST/buff[0]_i_1/O
                         net (fo=1, routed)           0.000     1.952    UART_RX_INST/buff[0]_i_1_n_2
    SLICE_X33Y24         FDRE                                         r  UART_RX_INST/buff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.816     1.943    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X33Y24         FDRE                                         r  UART_RX_INST/buff_reg[0]/C
                         clock pessimism             -0.249     1.694    
    SLICE_X33Y24         FDRE (Hold_fdre_C_D)         0.092     1.786    UART_RX_INST/buff_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 UART_RX_INST/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_INST/buff_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.186ns (35.524%)  route 0.338ns (64.476%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.550     1.433    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X39Y25         FDRE                                         r  UART_RX_INST/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y25         FDRE (Prop_fdre_C_Q)         0.141     1.574 f  UART_RX_INST/state_reg[2]/Q
                         net (fo=42, routed)          0.338     1.912    UART_RX_INST/state_reg__0[2]
    SLICE_X35Y26         LUT5 (Prop_lut5_I4_O)        0.045     1.957 r  UART_RX_INST/buff[21]_i_1/O
                         net (fo=1, routed)           0.000     1.957    UART_RX_INST/buff[21]_i_1_n_2
    SLICE_X35Y26         FDRE                                         r  UART_RX_INST/buff_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.816     1.943    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X35Y26         FDRE                                         r  UART_RX_INST/buff_reg[21]/C
                         clock pessimism             -0.249     1.694    
    SLICE_X35Y26         FDRE (Hold_fdre_C_D)         0.091     1.785    UART_RX_INST/buff_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.785    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 MSG_Index_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MSG_Index_reg_rep[6]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.323ns  (logic 0.257ns (79.508%)  route 0.066ns (20.492%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns = ( 6.953 - 5.000 ) 
    Source Clock Delay      (SCD):    1.441ns = ( 6.441 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  r_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.558     6.441    r_CLOCK_IBUF_BUFG
    SLICE_X43Y33         FDRE                                         r  MSG_Index_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDRE (Prop_fdre_C_Q)         0.146     6.587 r  MSG_Index_reg[6]/Q
                         net (fo=4, routed)           0.066     6.653    MSG_Index_reg[6]
    SLICE_X42Y33         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     6.764 r  MSG_Index_reg_rep[7]_i_2/O[1]
                         net (fo=1, routed)           0.000     6.764    MSG_Index_reg_rep[7]_i_2_n_8
    SLICE_X42Y33         FDRE                                         r  MSG_Index_reg_rep[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  r_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.826     6.953    r_CLOCK_IBUF_BUFG
    SLICE_X42Y33         FDRE                                         r  MSG_Index_reg_rep[6]/C  (IS_INVERTED)
                         clock pessimism             -0.499     6.454    
    SLICE_X42Y33         FDRE (Hold_fdre_C_D)         0.138     6.592    MSG_Index_reg_rep[6]
  -------------------------------------------------------------------
                         required time                         -6.592    
                         arrival time                           6.764    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 UART_RX_INST/r_RX_Byte_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_INST/buff_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.186ns (33.088%)  route 0.376ns (66.912%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.551     1.434    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X39Y26         FDRE                                         r  UART_RX_INST/r_RX_Byte_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  UART_RX_INST/r_RX_Byte_reg[1]/Q
                         net (fo=6, routed)           0.376     1.951    UART_RX_INST/r_RX_Byte_reg_n_2_[1]
    SLICE_X34Y27         LUT5 (Prop_lut5_I0_O)        0.045     1.996 r  UART_RX_INST/buff[17]_i_1/O
                         net (fo=1, routed)           0.000     1.996    UART_RX_INST/buff[17]_i_1_n_2
    SLICE_X34Y27         FDRE                                         r  UART_RX_INST/buff_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.818     1.945    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X34Y27         FDRE                                         r  UART_RX_INST/buff_reg[17]/C
                         clock pessimism             -0.249     1.696    
    SLICE_X34Y27         FDRE (Hold_fdre_C_D)         0.120     1.816    UART_RX_INST/buff_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 MSG_Index_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MSG_Index_reg_rep[2]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.336ns  (logic 0.257ns (76.602%)  route 0.079ns (23.398%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns = ( 6.952 - 5.000 ) 
    Source Clock Delay      (SCD):    1.440ns = ( 6.440 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  r_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.557     6.440    r_CLOCK_IBUF_BUFG
    SLICE_X43Y32         FDRE                                         r  MSG_Index_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y32         FDRE (Prop_fdre_C_Q)         0.146     6.586 r  MSG_Index_reg[2]/Q
                         net (fo=3, routed)           0.079     6.665    MSG_Index_reg[2]
    SLICE_X42Y32         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     6.776 r  MSG_Index_reg_rep[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.776    MSG_Index_reg_rep[4]_i_1_n_8
    SLICE_X42Y32         FDRE                                         r  MSG_Index_reg_rep[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  r_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.825     6.952    r_CLOCK_IBUF_BUFG
    SLICE_X42Y32         FDRE                                         r  MSG_Index_reg_rep[2]/C  (IS_INVERTED)
                         clock pessimism             -0.499     6.453    
    SLICE_X42Y32         FDRE (Hold_fdre_C_D)         0.138     6.591    MSG_Index_reg_rep[2]
  -------------------------------------------------------------------
                         required time                         -6.591    
                         arrival time                           6.776    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 UART_RX_INST/r_RX_Byte_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_INST/buff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.186ns (34.645%)  route 0.351ns (65.355%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.551     1.434    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X39Y26         FDRE                                         r  UART_RX_INST/r_RX_Byte_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  UART_RX_INST/r_RX_Byte_reg[1]/Q
                         net (fo=6, routed)           0.351     1.926    UART_RX_INST/r_RX_Byte_reg_n_2_[1]
    SLICE_X33Y26         LUT5 (Prop_lut5_I4_O)        0.045     1.971 r  UART_RX_INST/buff[1]_i_1/O
                         net (fo=1, routed)           0.000     1.971    UART_RX_INST/buff[1]_i_1_n_2
    SLICE_X33Y26         FDRE                                         r  UART_RX_INST/buff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.817     1.944    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X33Y26         FDRE                                         r  UART_RX_INST/buff_reg[1]/C
                         clock pessimism             -0.249     1.695    
    SLICE_X33Y26         FDRE (Hold_fdre_C_D)         0.091     1.786    UART_RX_INST/buff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 UART_TX_INST/r_Bit_Index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_INST/r_Bit_Index_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.654%)  route 0.137ns (42.346%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.562     1.445    UART_TX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X51Y34         FDRE                                         r  UART_TX_INST/r_Bit_Index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y34         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  UART_TX_INST/r_Bit_Index_reg[0]/Q
                         net (fo=6, routed)           0.137     1.723    UART_TX_INST/r_Bit_Index_reg_n_2_[0]
    SLICE_X50Y34         LUT6 (Prop_lut6_I3_O)        0.045     1.768 r  UART_TX_INST/r_Bit_Index[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.768    UART_TX_INST/r_Bit_Index[1]_i_1__0_n_2
    SLICE_X50Y34         FDRE                                         r  UART_TX_INST/r_Bit_Index_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.831     1.958    UART_TX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X50Y34         FDRE                                         r  UART_TX_INST/r_Bit_Index_reg[1]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X50Y34         FDRE (Hold_fdre_C_D)         0.121     1.579    UART_TX_INST/r_Bit_Index_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 UART_RX_INST/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_INST/buff_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.226ns (41.290%)  route 0.321ns (58.710%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.550     1.433    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X39Y25         FDRE                                         r  UART_RX_INST/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y25         FDRE (Prop_fdre_C_Q)         0.128     1.561 f  UART_RX_INST/state_reg[3]/Q
                         net (fo=41, routed)          0.321     1.882    UART_RX_INST/state_reg__0[3]
    SLICE_X33Y25         LUT5 (Prop_lut5_I3_O)        0.098     1.980 r  UART_RX_INST/buff[8]_i_1/O
                         net (fo=1, routed)           0.000     1.980    UART_RX_INST/buff[8]_i_1_n_2
    SLICE_X33Y25         FDRE                                         r  UART_RX_INST/buff_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.816     1.943    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X33Y25         FDRE                                         r  UART_RX_INST/buff_reg[8]/C
                         clock pessimism             -0.249     1.694    
    SLICE_X33Y25         FDRE (Hold_fdre_C_D)         0.092     1.786    UART_RX_INST/buff_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 UART_RX_INST/r_RX_Byte_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_INST/buff_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.209ns (35.983%)  route 0.372ns (64.017%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.550     1.433    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X38Y25         FDRE                                         r  UART_RX_INST/r_RX_Byte_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y25         FDRE (Prop_fdre_C_Q)         0.164     1.597 r  UART_RX_INST/r_RX_Byte_reg[6]/Q
                         net (fo=6, routed)           0.372     1.969    UART_RX_INST/r_RX_Byte_reg_n_2_[6]
    SLICE_X34Y27         LUT5 (Prop_lut5_I0_O)        0.045     2.014 r  UART_RX_INST/buff[22]_i_1/O
                         net (fo=1, routed)           0.000     2.014    UART_RX_INST/buff[22]_i_1_n_2
    SLICE_X34Y27         FDRE                                         r  UART_RX_INST/buff_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.818     1.945    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X34Y27         FDRE                                         r  UART_RX_INST/buff_reg[22]/C
                         clock pessimism             -0.249     1.696    
    SLICE_X34Y27         FDRE (Hold_fdre_C_D)         0.121     1.817    UART_RX_INST/buff_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.197    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { r_CLOCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  r_CLOCK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y33   HIGHMSG_Index_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y35   HIGHMSG_Index_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y35   HIGHMSG_Index_reg_rep[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y35   HIGHMSG_Index_reg_rep[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y35   HIGHMSG_Index_reg_rep[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y35   HIGHMSG_Index_reg_rep[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y34   LOWMSG_Index_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y36   LOWMSG_Index_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y32   MSG_Index_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y35   UART_TX_INST/r_Clk_Count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y35   UART_TX_INST/r_Clk_Count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y35   UART_TX_INST/r_Clk_Count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y35   UART_TX_INST/r_Clk_Count_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y35   UART_TX_INST/r_Clk_Count_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y36   UART_TX_INST/r_Clk_Count_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y36   UART_TX_INST/r_Clk_Count_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y36   UART_TX_INST/r_Clk_Count_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y35   UART_TX_INST/r_TX_Data_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y35   UART_TX_INST/r_TX_Data_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y39   WINMSG_Index_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y39   WINMSG_Index_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y39   WINMSG_Index_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y39   WINMSG_Index_reg[31]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y37   UART_TX_INST/r_Clk_Count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y37   UART_TX_INST/r_Clk_Count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y38   UART_TX_INST/r_Clk_Count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y37   WINMSG_Index_reg[21]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y37   WINMSG_Index_reg[22]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y37   WINMSG_Index_reg[23]/C



