
*** Running vivado
    with args -log maps.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source maps.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source maps.tcl -notrace
Command: synth_design -top maps -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10864 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 769.363 ; gain = 234.938
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'maps' [C:/Users/user/Documents/PED/Trabalho_9/Trabalho_9.srcs/sources_1/new/maps.vhd:11]
INFO: [Synth 8-3491] module 'CLOCK60' declared at 'C:/Users/user/Documents/PED/Trabalho_9/Trabalho_9.srcs/sources_1/new/clock_1hz.vhd:4' bound to instance 'CLOCK60MAP' of component 'CLOCK60' [C:/Users/user/Documents/PED/Trabalho_9/Trabalho_9.srcs/sources_1/new/maps.vhd:29]
INFO: [Synth 8-638] synthesizing module 'CLOCK60' [C:/Users/user/Documents/PED/Trabalho_9/Trabalho_9.srcs/sources_1/new/clock_1hz.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'CLOCK60' (1#1) [C:/Users/user/Documents/PED/Trabalho_9/Trabalho_9.srcs/sources_1/new/clock_1hz.vhd:9]
INFO: [Synth 8-3491] module 'flip_flop_d' declared at 'C:/Users/user/Documents/PED/Trabalho_9/Trabalho_9.srcs/sources_1/new/flip_flop_d.vhd:4' bound to instance 'flip_flop_d_map' of component 'flip_flop_d' [C:/Users/user/Documents/PED/Trabalho_9/Trabalho_9.srcs/sources_1/new/maps.vhd:30]
INFO: [Synth 8-638] synthesizing module 'flip_flop_d' [C:/Users/user/Documents/PED/Trabalho_9/Trabalho_9.srcs/sources_1/new/flip_flop_d.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'flip_flop_d' (2#1) [C:/Users/user/Documents/PED/Trabalho_9/Trabalho_9.srcs/sources_1/new/flip_flop_d.vhd:11]
INFO: [Synth 8-3491] module 'flip_flop_d' declared at 'C:/Users/user/Documents/PED/Trabalho_9/Trabalho_9.srcs/sources_1/new/flip_flop_d.vhd:4' bound to instance 'flip_flop_d_map1' of component 'flip_flop_d' [C:/Users/user/Documents/PED/Trabalho_9/Trabalho_9.srcs/sources_1/new/maps.vhd:31]
INFO: [Synth 8-3491] module 'flip_flop_d' declared at 'C:/Users/user/Documents/PED/Trabalho_9/Trabalho_9.srcs/sources_1/new/flip_flop_d.vhd:4' bound to instance 'flip_flop_d_map2' of component 'flip_flop_d' [C:/Users/user/Documents/PED/Trabalho_9/Trabalho_9.srcs/sources_1/new/maps.vhd:32]
INFO: [Synth 8-3491] module 'flip_flop_d' declared at 'C:/Users/user/Documents/PED/Trabalho_9/Trabalho_9.srcs/sources_1/new/flip_flop_d.vhd:4' bound to instance 'flip_flop_d_map3' of component 'flip_flop_d' [C:/Users/user/Documents/PED/Trabalho_9/Trabalho_9.srcs/sources_1/new/maps.vhd:33]
INFO: [Synth 8-3491] module 'flip_flop_d' declared at 'C:/Users/user/Documents/PED/Trabalho_9/Trabalho_9.srcs/sources_1/new/flip_flop_d.vhd:4' bound to instance 'flip_flop_d_map4' of component 'flip_flop_d' [C:/Users/user/Documents/PED/Trabalho_9/Trabalho_9.srcs/sources_1/new/maps.vhd:34]
INFO: [Synth 8-3491] module 'flip_flop_d' declared at 'C:/Users/user/Documents/PED/Trabalho_9/Trabalho_9.srcs/sources_1/new/flip_flop_d.vhd:4' bound to instance 'flip_flop_d_map5' of component 'flip_flop_d' [C:/Users/user/Documents/PED/Trabalho_9/Trabalho_9.srcs/sources_1/new/maps.vhd:35]
INFO: [Synth 8-3491] module 'flip_flop_d' declared at 'C:/Users/user/Documents/PED/Trabalho_9/Trabalho_9.srcs/sources_1/new/flip_flop_d.vhd:4' bound to instance 'flip_flop_d_map6' of component 'flip_flop_d' [C:/Users/user/Documents/PED/Trabalho_9/Trabalho_9.srcs/sources_1/new/maps.vhd:36]
INFO: [Synth 8-3491] module 'flip_flop_d' declared at 'C:/Users/user/Documents/PED/Trabalho_9/Trabalho_9.srcs/sources_1/new/flip_flop_d.vhd:4' bound to instance 'flip_flop_d_map7' of component 'flip_flop_d' [C:/Users/user/Documents/PED/Trabalho_9/Trabalho_9.srcs/sources_1/new/maps.vhd:37]
INFO: [Synth 8-3491] module 'flip_flop_d' declared at 'C:/Users/user/Documents/PED/Trabalho_9/Trabalho_9.srcs/sources_1/new/flip_flop_d.vhd:4' bound to instance 'flip_flop_d_map8' of component 'flip_flop_d' [C:/Users/user/Documents/PED/Trabalho_9/Trabalho_9.srcs/sources_1/new/maps.vhd:38]
INFO: [Synth 8-3491] module 'flip_flop_d' declared at 'C:/Users/user/Documents/PED/Trabalho_9/Trabalho_9.srcs/sources_1/new/flip_flop_d.vhd:4' bound to instance 'flip_flop_d_map9' of component 'flip_flop_d' [C:/Users/user/Documents/PED/Trabalho_9/Trabalho_9.srcs/sources_1/new/maps.vhd:39]
INFO: [Synth 8-3491] module 'flip_flop_d' declared at 'C:/Users/user/Documents/PED/Trabalho_9/Trabalho_9.srcs/sources_1/new/flip_flop_d.vhd:4' bound to instance 'flip_flop_d_map10' of component 'flip_flop_d' [C:/Users/user/Documents/PED/Trabalho_9/Trabalho_9.srcs/sources_1/new/maps.vhd:40]
INFO: [Synth 8-3491] module 'flip_flop_d' declared at 'C:/Users/user/Documents/PED/Trabalho_9/Trabalho_9.srcs/sources_1/new/flip_flop_d.vhd:4' bound to instance 'flip_flop_d_map11' of component 'flip_flop_d' [C:/Users/user/Documents/PED/Trabalho_9/Trabalho_9.srcs/sources_1/new/maps.vhd:41]
INFO: [Synth 8-3491] module 'flip_flop_d' declared at 'C:/Users/user/Documents/PED/Trabalho_9/Trabalho_9.srcs/sources_1/new/flip_flop_d.vhd:4' bound to instance 'flip_flop_d_map12' of component 'flip_flop_d' [C:/Users/user/Documents/PED/Trabalho_9/Trabalho_9.srcs/sources_1/new/maps.vhd:42]
INFO: [Synth 8-3491] module 'flip_flop_d' declared at 'C:/Users/user/Documents/PED/Trabalho_9/Trabalho_9.srcs/sources_1/new/flip_flop_d.vhd:4' bound to instance 'flip_flop_d_map13' of component 'flip_flop_d' [C:/Users/user/Documents/PED/Trabalho_9/Trabalho_9.srcs/sources_1/new/maps.vhd:43]
INFO: [Synth 8-3491] module 'flip_flop_d' declared at 'C:/Users/user/Documents/PED/Trabalho_9/Trabalho_9.srcs/sources_1/new/flip_flop_d.vhd:4' bound to instance 'flip_flop_d_map14' of component 'flip_flop_d' [C:/Users/user/Documents/PED/Trabalho_9/Trabalho_9.srcs/sources_1/new/maps.vhd:44]
INFO: [Synth 8-3491] module 'flip_flop_d' declared at 'C:/Users/user/Documents/PED/Trabalho_9/Trabalho_9.srcs/sources_1/new/flip_flop_d.vhd:4' bound to instance 'flip_flop_d_map15' of component 'flip_flop_d' [C:/Users/user/Documents/PED/Trabalho_9/Trabalho_9.srcs/sources_1/new/maps.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'maps' (3#1) [C:/Users/user/Documents/PED/Trabalho_9/Trabalho_9.srcs/sources_1/new/maps.vhd:11]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 842.102 ; gain = 307.676
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 842.102 ; gain = 307.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 842.102 ; gain = 307.676
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 842.102 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/user/Documents/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/user/Documents/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/user/Documents/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/maps_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/maps_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 907.141 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 907.141 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 907.141 ; gain = 372.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 907.141 ; gain = 372.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 907.141 ; gain = 372.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 907.141 ; gain = 372.715
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 1     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module CLOCK60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
Module flip_flop_d 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 907.141 ; gain = 372.715
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 919.410 ; gain = 384.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 940.492 ; gain = 406.066
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 940.492 ; gain = 406.066
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 948.035 ; gain = 413.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 948.035 ; gain = 413.609
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 948.035 ; gain = 413.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 948.035 ; gain = 413.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 948.035 ; gain = 413.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 948.035 ; gain = 413.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     7|
|3     |LUT1   |     1|
|4     |LUT3   |     1|
|5     |LUT4   |     5|
|6     |LUT5   |     3|
|7     |FDRE   |    44|
|8     |IBUF   |     3|
|9     |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+--------------------+---------------+------+
|      |Instance            |Module         |Cells |
+------+--------------------+---------------+------+
|1     |top                 |               |    81|
|2     |  CLOCK60MAP        |CLOCK60        |    45|
|3     |  flip_flop_d_map   |flip_flop_d    |     1|
|4     |  flip_flop_d_map1  |flip_flop_d_0  |     1|
|5     |  flip_flop_d_map10 |flip_flop_d_1  |     1|
|6     |  flip_flop_d_map11 |flip_flop_d_2  |     1|
|7     |  flip_flop_d_map12 |flip_flop_d_3  |     1|
|8     |  flip_flop_d_map13 |flip_flop_d_4  |     1|
|9     |  flip_flop_d_map14 |flip_flop_d_5  |     1|
|10    |  flip_flop_d_map15 |flip_flop_d_6  |     1|
|11    |  flip_flop_d_map2  |flip_flop_d_7  |     1|
|12    |  flip_flop_d_map3  |flip_flop_d_8  |     1|
|13    |  flip_flop_d_map4  |flip_flop_d_9  |     1|
|14    |  flip_flop_d_map5  |flip_flop_d_10 |     1|
|15    |  flip_flop_d_map6  |flip_flop_d_11 |     1|
|16    |  flip_flop_d_map7  |flip_flop_d_12 |     1|
|17    |  flip_flop_d_map8  |flip_flop_d_13 |     1|
|18    |  flip_flop_d_map9  |flip_flop_d_14 |     1|
+------+--------------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 948.035 ; gain = 413.609
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 948.035 ; gain = 348.570
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 948.035 ; gain = 413.609
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 960.160 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 960.160 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 960.160 ; gain = 662.348
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 960.160 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/user/Documents/PED/Trabalho_9/Trabalho_9.runs/synth_1/maps.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file maps_utilization_synth.rpt -pb maps_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Apr 29 17:34:22 2021...
