/*
 * Copyright (c) 2018 Wesion Co., Ltd.
 *
 * SPDX-License-Identifier:     GPL-2.0+
 */

/dts-v1/;
#include <dt-bindings/pwm/pwm.h>
#include <dt-bindings/pinctrl/rockchip.h>
#include <dt-bindings/input/input.h>
#include <dt-bindings/media/rockchip_mipi_dsi.h>
#include "rk3399.dtsi"
#include "rk3399-sdram-ddr3-1600.dtsi"
#include "rk3399-u-boot.dtsi"

/ {
	model = "Khadas Edge";
	compatible = "khadas,edge", "rockchip,rk3399";

	aliases {
		spi0 = &spi1;
		spi1 = &spi5;
	};

	backlight: backlight {
		compatible = "pwm-backlight";
		//enable-gpios = <&gpio1 RK_PB5 GPIO_ACTIVE_HIGH>;
		pwms = <&pwm1 0 25000 0>;
		brightness-levels = <
			  0   1   2   3   4   5   6   7
			  8   9  10  11  12  13  14  15
			 16  17  18  19  20  21  22  23
			 24  25  26  27  28  29  30  31
			 32  33  34  35  36  37  38  39
			 40  41  42  43  44  45  46  47
			 48  49  50  51  52  53  54  55
			 56  57  58  59  60  61  62  63
			 64  65  66  67  68  69  70  71
			 72  73  74  75  76  77  78  79
			 80  81  82  83  84  85  86  87
			 88  89  90  91  92  93  94  95
			 96  97  98  99 100 101 102 103
			104 105 106 107 108 109 110 111
			112 113 114 115 116 117 118 119
			120 121 122 123 124 125 126 127
			128 129 130 131 132 133 134 135
			136 137 138 139 140 141 142 143
			144 145 146 147 148 149 150 151
			152 153 154 155 156 157 158 159
			160 161 162 163 164 165 166 167
			168 169 170 171 172 173 174 175
			176 177 178 179 180 181 182 183
			184 185 186 187 188 189 190 191
			192 193 194 195 196 197 198 199
			200 201 202 203 204 205 206 207
			208 209 210 211 212 213 214 215
			216 217 218 219 220 221 222 223
			224 225 226 227 228 229 230 231
			232 233 234 235 236 237 238 239
			240 241 242 243 244 245 246 247
			248 249 250 251 252 253 254 255>;
		default-brightness-level = <200>;
	};

	clkin_gmac: external-gmac-clock {
		compatible = "fixed-clock";
		clock-frequency = <125000000>;
		clock-output-names = "clkin_gmac";
		#clock-cells = <0>;
	};

	rt5640-sound {
		compatible = "simple-audio-card";
		simple-audio-card,name = "rockchip,rt5640-codec";
		simple-audio-card,format = "i2s";
		simple-audio-card,mclk-fs = <256>;
		simple-audio-card,widgets =
			"Microphone", "Mic Jack",
			"Headphone", "Headphone Jack";
		simple-audio-card,routing =
			"Mic Jack", "MICBIAS1",
			"IN1P", "Mic Jack",
			"Headphone Jack", "HPOL",
			"Headphone Jack", "HPOR";

		simple-audio-card,cpu {
			sound-dai = <&i2s1>;
		};

		simple-audio-card,codec {
			sound-dai = <&rt5640>;
		};
	};

	sdio_pwrseq: sdio-pwrseq {
		compatible = "mmc-pwrseq-simple";
		clocks = <&rk808 1>;
		clock-names = "ext_clock";
		pinctrl-names = "default";
		pinctrl-0 = <&wifi_enable_h>;

		/*
		 * On the module itself this is one of these (depending
		 * on the actual card populated):
		 * - SDIO_RESET_L_WL_REG_ON
		 * - PDN (power down when low)
		 */
		reset-gpios = <&gpio0 RK_PB2 GPIO_ACTIVE_LOW>;
	};

	vcc3v3_pcie: vcc3v3-pcie-regulator {
		compatible = "regulator-fixed";
		enable-active-high;
		gpio = <&gpio1 RK_PC1 GPIO_ACTIVE_HIGH>;
		pinctrl-names = "default";
		pinctrl-0 = <&pcie_drv>;
		regulator-name = "vcc3v3_pcie";
		regulator-always-on;
		regulator-boot-on;
	};

	vcc3v3_sys: vcc3v3-sys {
		compatible = "regulator-fixed";
		regulator-name = "vcc3v3_sys";
		regulator-always-on;
		regulator-boot-on;
		regulator-min-microvolt = <3300000>;
		regulator-max-microvolt = <3300000>;
	};

	vcc5v0_host: vcc5v0-host-regulator {
		compatible = "regulator-fixed";
		enable-active-high;
		gpio = <&gpio4 RK_PD1 GPIO_ACTIVE_HIGH>;
		pinctrl-names = "default";
		pinctrl-0 = <&host_vbus_drv>;
		regulator-name = "vcc5v0_host";
		regulator-always-on;
	};

	vcc5v0_sys: vcc5v0-sys {
		compatible = "regulator-fixed";
		regulator-name = "vcc5v0_sys";
		regulator-always-on;
		regulator-boot-on;
		regulator-min-microvolt = <5000000>;
		regulator-max-microvolt = <5000000>;
	};

	vcc_phy: vcc-phy-regulator {
		compatible = "regulator-fixed";
		regulator-name = "vcc_phy";
		regulator-always-on;
		regulator-boot-on;
	};

	vdd_log: vdd-log {
		compatible = "pwm-regulator";
		pwms = <&pwm2 0 25000 1>;
		regulator-name = "vdd_log";
		regulator-always-on;
		regulator-boot-on;
		regulator-min-microvolt = <430000>;
		regulator-max-microvolt = <1400000>;
		regulator-init-microvolt = <950000>;
	};

	vccadc_ref: vccadc-ref {
		compatible = "regulator-fixed";
		regulator-name = "vcc1v8_sys";
		regulator-always-on;
		regulator-boot-on;
		regulator-min-microvolt = <1800000>;
		regulator-max-microvolt = <1800000>;
	};

	adc-keys {
		u-boot,dm-pre-reloc;
		compatible = "adc-keys";
		io-channels = <&saradc 1>;
		io-channel-names = "download";
		keyup-threshold-microvolt = <1800000>;

		vol-up-key {
			u-boot,dm-pre-reloc;
			linux,code = <KEY_VOLUMEUP>;
			label = "volume up";
			press-threshold-microvolt = <120000>;
		};
	};
};

&cpu_l0 {
	cpu-supply = <&vdd_cpu_l>;
};

&cpu_l1 {
	cpu-supply = <&vdd_cpu_l>;
};

&cpu_l2 {
	cpu-supply = <&vdd_cpu_l>;
};

&cpu_l3 {
	cpu-supply = <&vdd_cpu_l>;
};

&cpu_b0 {
	cpu-supply = <&vdd_cpu_b>;
};

&cpu_b1 {
	cpu-supply = <&vdd_cpu_b>;
};

&crypto {
	status = "okay";
};

&uart2 {
	status = "okay";
};

&emmc_phy {
	status = "okay";
};

&gmac {
	assigned-clocks = <&cru SCLK_RMII_SRC>;
	assigned-clock-parents = <&clkin_gmac>;
	clock_in_out = "input";
	phy-supply = <&vcc_phy>;
	phy-mode = "rgmii";
	pinctrl-names = "default";
	pinctrl-0 = <&rgmii_pins>;
	snps,reset-gpio = <&gpio3 RK_PB7 GPIO_ACTIVE_LOW>;
	snps,reset-active-low;
	snps,reset-delays-us = <0 10000 50000>;
	tx_delay = <0x33>;
	rx_delay = <0x45>;
	status = "okay";
};

&i2c1 {
	i2c-scl-rising-time-ns = <300>;
	i2c-scl-falling-time-ns = <15>;
	status = "okay";

	rt5640: rt5640@1c {
		compatible = "realtek,rt5640";
		reg = <0x1c>;
		clocks = <&cru SCLK_I2S_8CH_OUT>;
		clock-names = "mclk";
		realtek,in1-differential;
		#sound-dai-cells = <0>;
		pinctrl-names = "default";
		pinctrl-0 = <&rt5640_hpcon>;
	};
};

&i2c3 {
	i2c-scl-rising-time-ns = <450>;
	i2c-scl-falling-time-ns = <15>;
	status = "okay";
};

&i2c4 {
	clock-frequency = <400000>;
	i2c-scl-rising-time-ns = <168>;
	i2c-scl-falling-time-ns = <4>;
	status = "okay";

	rk808: pmic@1b {
		compatible = "rockchip,rk808";
		reg = <0x1b>;
		interrupt-parent = <&gpio1>;
		interrupts = <22 IRQ_TYPE_LEVEL_LOW>;
		pinctrl-names = "default";
		pinctrl-0 = <&pmic_int_l &pmic_dvs2>;
		rockchip,system-power-controller;
		wakeup-source;
		#clock-cells = <1>;
		clock-output-names = "rk808-clkout1", "rk808-clkout2";

		vcc1-supply = <&vcc3v3_sys>;
		vcc2-supply = <&vcc3v3_sys>;
		vcc3-supply = <&vcc3v3_sys>;
		vcc4-supply = <&vcc3v3_sys>;
		vcc6-supply = <&vcc3v3_sys>;
		vcc7-supply = <&vcc3v3_sys>;
		vcc8-supply = <&vcc3v3_sys>;
		vcc9-supply = <&vcc3v3_sys>;
		vcc10-supply = <&vcc3v3_sys>;
		vcc11-supply = <&vcc3v3_sys>;
		vcc12-supply = <&vcc3v3_sys>;
		vddio-supply = <&vcc1v8_pmu>;

		regulators {
			vdd_center: DCDC_REG1 {
				regulator-always-on;
				regulator-boot-on;
				regulator-min-microvolt = <750000>;
				regulator-max-microvolt = <1350000>;
				regulator-ramp-delay = <6001>;
				regulator-name = "vdd_center";
				regulator-state-mem {
					regulator-off-in-suspend;
				};
			};

			vdd_cpu_l: DCDC_REG2 {
				regulator-always-on;
				regulator-boot-on;
				regulator-min-microvolt = <750000>;
				regulator-max-microvolt = <1350000>;
				regulator-ramp-delay = <6001>;
				regulator-name = "vdd_cpu_l";
				regulator-state-mem {
					regulator-off-in-suspend;
				};
			};

			vcc_ddr: DCDC_REG3 {
				regulator-always-on;
				regulator-boot-on;
				regulator-name = "vcc_ddr";
				regulator-state-mem {
					regulator-on-in-suspend;
				};
			};

			vcc_1v8: DCDC_REG4 {
				regulator-always-on;
				regulator-boot-on;
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <1800000>;
				regulator-name = "vcc_1v8";
				regulator-state-mem {
					regulator-on-in-suspend;
					regulator-suspend-microvolt = <1800000>;
				};
			};

			vcc1v8_apio2: LDO_REG1 {
				regulator-always-on;
				regulator-boot-on;
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <1800000>;
				regulator-name = "vcc1v8_apio2";
				regulator-state-mem {
					regulator-off-in-suspend;
				};
			};

			vcc3v0_tp: LDO_REG2 {
				regulator-always-on;
				regulator-boot-on;
				regulator-min-microvolt = <3000000>;
				regulator-max-microvolt = <3000000>;
				regulator-name = "vcc3v0_tp";
				regulator-state-mem {
					regulator-off-in-suspend;
				};
			};

			vcc1v8_pmu: LDO_REG3 {
				regulator-always-on;
				regulator-boot-on;
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <1800000>;
				regulator-name = "vcc1v8_pmu";
				regulator-state-mem {
					regulator-on-in-suspend;
					regulator-suspend-microvolt = <1800000>;
				};
			};

			vccio_sd: LDO_REG4 {
				regulator-always-on;
				regulator-boot-on;
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <3000000>;
				regulator-name = "vccio_sd";
				regulator-state-mem {
					regulator-on-in-suspend;
					regulator-suspend-microvolt = <3000000>;
				};
			};

			vcc_vldo5: LDO_REG5 {
				regulator-always-on;
				regulator-boot-on;
				regulator-min-microvolt = <3000000>;
				regulator-max-microvolt = <3000000>;
				regulator-name = "vcc_vldo5";
				regulator-state-mem {
					regulator-off-in-suspend;
				};
			};

			vcc_1v5: LDO_REG6 {
				regulator-always-on;
				regulator-boot-on;
				regulator-min-microvolt = <1500000>;
				regulator-max-microvolt = <1500000>;
				regulator-name = "vcc_1v5";
				regulator-state-mem {
					regulator-on-in-suspend;
					regulator-suspend-microvolt = <1500000>;
				};
			};

			vcca1v8_codec: LDO_REG7 {
				regulator-always-on;
				regulator-boot-on;
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <1800000>;
				regulator-name = "vcca1v8_codec";
				regulator-state-mem {
					regulator-off-in-suspend;
				};
			};

			vcc_3v0: LDO_REG8 {
				regulator-always-on;
				regulator-boot-on;
				regulator-min-microvolt = <3000000>;
				regulator-max-microvolt = <3000000>;
				regulator-name = "vcc_3v0";
				regulator-state-mem {
					regulator-on-in-suspend;
					regulator-suspend-microvolt = <3000000>;
				};
			};

			vcc3v3_s3: SWITCH_REG1 {
				regulator-always-on;
				regulator-boot-on;
				regulator-name = "vcc3v3_s3";
				regulator-state-mem {
					regulator-off-in-suspend;
				};
			};

			vcc3v3_s0: SWITCH_REG2 {
				regulator-always-on;
				regulator-boot-on;
				regulator-name = "vcc3v3_s0";
				regulator-state-mem {
					regulator-off-in-suspend;
				};
			};
		};
	};

	vdd_cpu_b: syr827@40 {
		compatible = "silergy,syr827";
		reg = <0x40>;
		vin-supply = <&vcc5v0_sys>;
		regulator-compatible = "fan53555-reg";
		pinctrl-names = "default";
		pinctrl-0 = <&vsel1_gpio>;
		vsel-gpios = <&gpio1 13 GPIO_ACTIVE_HIGH>; /* GPIO1_B5 */
		regulator-name = "vdd_cpu_b";
		regulator-min-microvolt = <712500>;
		regulator-max-microvolt = <1500000>;
		regulator-ramp-delay = <1000>;
		fcs,suspend-voltage-selector = <1>;
		regulator-always-on;
		regulator-boot-on;
		regulator-initial-state = <3>;
			regulator-state-mem {
			regulator-off-in-suspend;
		};
	};

	vdd_gpu: syr828@41 {
		compatible = "silergy,syr828";
		reg = <0x41>;
		vin-supply = <&vcc5v0_sys>;
		regulator-compatible = "fan53555-reg";
		pinctrl-names = "default";
		pinctrl-0 = <&vsel2_gpio>;
		sel-gpios = <&gpio0 13 GPIO_ACTIVE_HIGH>;/* GPIO0_B5 */
		regulator-name = "vdd_gpu";
		regulator-min-microvolt = <712500>;
		regulator-max-microvolt = <1500000>;
		regulator-ramp-delay = <1000>;
		fcs,suspend-voltage-selector = <1>;
		regulator-always-on;
		regulator-boot-on;
		regulator-initial-state = <3>;
			regulator-state-mem {
			regulator-off-in-suspend;
		};
	};
};

&i2c8 {
	status = "okay";
};

&i2s0 {
	rockchip,playback-channels = <8>;
	rockchip,capture-channels = <8>;
	#sound-dai-cells = <0>;
	status = "okay";
};

&i2s1 {
	rockchip,playback-channels = <2>;
	rockchip,capture-channels = <2>;
	#sound-dai-cells = <0>;
	status = "okay";
};

&i2s2 {
	#sound-dai-cells = <0>;
	status = "okay";
};

&io_domains {
	status = "okay";

	bt656-supply = <&vcc1v8_apio2>;
	audio-supply = <&vcca1v8_codec>;
	sdmmc-supply = <&vccio_sd>;
	gpio1830-supply = <&vcc_3v0>;
};

&pcie_phy {
	status = "okay";
};

//&pcie0 {
//	ep-gpios = <&gpio4 RK_PD1 GPIO_ACTIVE_HIGH>;
//	num-lanes = <4>;
//	pinctrl-names = "default";
//	pinctrl-0 = <&pcie_clkreqn>;
//	status = "okay";
//};

&pmu_io_domains {
	pmu1830-supply = <&vcc_1v8>;
	status = "okay";
};

&pinctrl {
	buttons {
		pwrbtn: pwrbtn {
			rockchip,pins = <0 RK_PA5 RK_FUNC_GPIO &pcfg_pull_up>;
		};
	};

	lcd-panel {
		lcd_panel_reset: lcd-panel-reset {
			rockchip,pins = <4 RK_PD6 RK_FUNC_GPIO &pcfg_pull_up>;
		};
	};

	pcie {
		pcie_drv: pcie-drv {
			rockchip,pins = <1 RK_PC1 RK_FUNC_GPIO &pcfg_pull_none>;
		};

		pcie_3g_drv: pcie-3g-drv {
			rockchip,pins = <0 RK_PA2 RK_FUNC_GPIO &pcfg_pull_up>;
		};
	};

	pmic {
		vsel1_gpio: vsel1-gpio {
			rockchip,pins = <1 RK_PB5 RK_FUNC_GPIO &pcfg_pull_down>;
		};

		vsel2_gpio: vsel2-gpio {
			rockchip,pins = <0 RK_PB5 RK_FUNC_GPIO &pcfg_pull_down>;
		};
	};

	sdio-pwrseq {
		wifi_enable_h: wifi-enable-h {
			rockchip,pins = <0 RK_PB2 RK_FUNC_GPIO &pcfg_pull_none>;
		};
	};

	rt5640 {
		rt5640_hpcon: rt5640-hpcon {
			rockchip,pins = <4 RK_PC5 RK_FUNC_GPIO &pcfg_pull_none>;
		};
	};

	pmic {
		pmic_int_l: pmic-int-l {
			rockchip,pins =
				<1 22 RK_FUNC_GPIO &pcfg_pull_up>;
		};

		pmic_dvs2: pmic-dvs2 {
			rockchip,pins =
				<1 18 RK_FUNC_GPIO &pcfg_pull_down>;
		};
		vsel1_gpio: vsel1-gpio {
			rockchip,pins =
				<1 13 RK_FUNC_GPIO &pcfg_pull_down>;
		};
		vsel2_gpio: vsel2-gpio {
			rockchip,pins =
				 <0 13 RK_FUNC_GPIO &pcfg_pull_down>;
		};
	};

	usb2 {
		host_vbus_drv: host-vbus-drv {
			rockchip,pins = <4 RK_PD1 RK_FUNC_GPIO &pcfg_pull_up>;
		};
	};
};

&pwm0 {
	status = "okay";
};

&pwm2 {
	status = "okay";
};

&saradc {
	vref-supply = <&vccadc_ref>;
	status = "okay";
};

&sdmmc {
	bus-width = <4>;
	status = "okay";
};

&sdhci {
	bus-width = <8>;
	keep-power-in-suspend;
	mmc-hs400-1_8v;
	mmc-hs400-enhanced-strobe;
	non-removable;
	status = "okay";
};

&tsadc {
	/* tshut mode 0:CRU 1:GPIO */
	rockchip,hw-tshut-mode = <1>;
	/* tshut polarity 0:LOW 1:HIGH */
	rockchip,hw-tshut-polarity = <1>;
	status = "okay";
};

&u2phy0 {
	status = "okay";

	u2phy0_otg: otg-port {
		status = "okay";
	};

	u2phy0_host: host-port {
		phy-supply = <&vcc5v0_host>;
		status = "okay";
	};
};

&u2phy1 {
	status = "okay";

	u2phy1_otg: otg-port {
		status = "okay";
	};

	u2phy1_host: host-port {
		phy-supply = <&vcc5v0_host>;
		status = "okay";
	};
};

&uart0 {
	pinctrl-names = "default";
	pinctrl-0 = <&uart0_xfer &uart0_cts>;
	status = "okay";
};

&usb_host0_ehci {
	status = "okay";
};

&usb_host0_ohci {
	status = "okay";
};

&usb_host1_ehci {
	status = "okay";
};

&usb_host1_ohci {
	status = "okay";
};

&spi1 {
   u-boot,dm-pre-reloc;

   status = "okay";

   #address-cells = <1>;
   #size-cells = <0>;

   spiflash: w25q32dw@0 {
       u-boot,dm-pre-reloc;

       compatible = "spi-flash";
       reg = <0>;
       spi-max-frequency = <49500000>;
       spi-cpol;
       spi-cpha;
   };
};

&spi5 {
   status = "okay";
};

&pwm1 {
	status = "okay";
};

&display_subsystem {
    status = "okay";

    ports = <&vopb_out>, <&vopl_out>;
    route {
        route_hdmi: route-hdmi {
            status = "disabled";
            logo,uboot = "logo.bmp";
            logo,kernel = "logo_kernel.bmp";
            logo,mode = "center";
            charge_logo,mode = "center";
            connect = <&vopb_out_hdmi>;
        };

        route_dsi: route-dsi {
            status = "disabled";
            logo,uboot = "logo.bmp";
            logo,kernel = "logo_kernel.bmp";
            logo,mode = "center";
            charge_logo,mode = "center";
            connect = <&vopb_out_mipi>;
        };

        route_edp: route-edp {
            status = "disabled";
            logo,uboot = "logo.bmp";
            logo,kernel = "logo_kernel.bmp";
            logo,mode = "center";
            charge_logo,mode = "center";
            connect = <&vopb_out_edp>;
        };
    };
};


&hdmi {
	#address-cells = <1>;
	#size-cells = <0>;
	#sound-dai-cells = <0>;
	ddc-i2c-scl-high-time-ns = <9625>;
	ddc-i2c-scl-low-time-ns = <10000>;
	status = "okay";
};

&route_hdmi {
	status = "okay";
	connect = <&vopb_out_hdmi>;
};

&route_dsi {
	status = "okay";
	connect = <&vopl_out_mipi>;
};

&hdmi_in_vopb {
	status = "okay";
};

&hdmi_in_vopl {
	status = "disabled";
};

&mipi_in_vopb {
	status = "disabled";
};

&mipi_in_vopl {
	status = "okay";
};

&vopb {
	status = "okay";
//	assigned-clocks = <&cru DCLK_VOP0_DIV>;
//	assigned-clock-parents = <&cru PLL_VPLL>;
};

&vopl {
	status = "okay";
//	assigned-clocks = <&cru DCLK_VOP1_DIV>;
//	assigned-clock-parents = <&cru PLL_CPLL>;
};


&mipi_dsi {
	compatible = "rockchip,rk3399-mipi-dsi";
    status = "okay";
    rockchip,lane-rate = <1000>;
    dsi_panel: panel@0 {
        status = "okay";
        compatible = "simple-panel-dsi";
        reg = <0>;
        backlight = <&backlight>;
        reset-gpios = <&gpio4 RK_PD4 GPIO_ACTIVE_HIGH>; /* GPIO4_D4 */
        enable-gpios = <&gpio4 RK_PD5 GPIO_ACTIVE_HIGH>; /* GPIO4_D5 */
        reset-delay-ms = <10>;
        enable-delay-ms = <60>;
        prepare-delay-ms = <60>;
        unprepare-delay-ms = <60>;
        disable-delay-ms = <60>;
        dsi,flags = <(MIPI_DSI_MODE_VIDEO | MIPI_DSI_MODE_VIDEO_BURST |
                  MIPI_DSI_MODE_LPM | MIPI_DSI_MODE_EOT_PACKET)>;

		dsi,format = <MIPI_DSI_FMT_RGB888>;
        dsi,lanes  = <4>;
        panel-init-sequence = [
			15 00 02  FF 05
			15 00 02  FB 01
			15 64 02  C5 01
			15 00 02  FF EE
			15 00 02  FB 01
			15 00 02  1F 45
			15 00 02  24 4F
			15 00 02  38 C8
			15 00 02  39 27
			15 00 02  1E 77
			15 00 02  1D 0F
			15 00 02  7E 71
			15 00 02  7C 03
			15 00 02  FF 00
			15 00 02  FB 01
			15 00 02  35  01
			15 00 02  FF  01
			15 00 02  FB  01
			15 00 02  00  01
			15 00 02  01  55
			15 00 02  02  40
			15 00 02  05  40
			15 00 02  06  4A
			15 00 02  07  24
			15 00 02  08  0C
			15 00 02  0B  7D
			15 00 02  0C  7D
			15 00 02  0E  B0
			15 00 02  0F  AE
			15 00 02  11  10
			15 00 02  12  10
			15 00 02  13  03
			15 00 02  14  4A
			15 00 02  15  12
			15 00 02  16  12
			15 00 02  18  00
			15 00 02  19  77
			15 00 02  1A  55
			15 00 02  1B  13
			15 00 02  1C  00
			15 00 02  1D  00
			15 00 02  1E  13
			15 00 02  1F  00
			15 00 02  23  00
			15 00 02  24  00
			15 00 02  25  00
			15 00 02  26  00
			15 00 02  27  00
			15 00 02  28  00
			15 00 02  35  00
			15 00 02  66  00
			15 00 02  58  82
			15 00 02  59  02
			15 00 02  5A  02
			15 00 02  5B  02
			15 00 02  5C  82
			15 00 02  5D  82
			15 00 02  5E  02
			15 00 02  5F  02
			15 00 02  72  31
			15 00 02  FF  05
			15 00 02  FB  01
			15 00 02  00  01
			15 00 02  01  0B
			15 00 02  02  0C
			15 00 02  03  09
			15 00 02  04  0A
			15 00 02  05  00
			15 00 02  06  0F
			15 00 02  07  10
			15 00 02  08  00
			15 00 02  09  00
			15 00 02  0A  00
			15 00 02  0B  00
			15 00 02  0C  00
			15 00 02  0D  13
			15 00 02  0E  15
			15 00 02  0F  17
			15 00 02  10  01
			15 00 02  11  0B
			15 00 02  12  0C
			15 00 02  13  09
			15 00 02  14  0A
			15 00 02  15  00
			15 00 02  16  0F
			15 00 02  17  10
			15 00 02  18  00
			15 00 02  19  00
			15 00 02  1A  00
			15 00 02  1B  00
			15 00 02  1C  00
			15 00 02  1D  13
			15 00 02  1E  15
			15 00 02  1F  17
			15 00 02  20  00
			15 00 02  21  03
			15 00 02  22  01
			15 00 02  23  40
			15 00 02  24  40
			15 00 02  25  ED
			15 00 02  29  58
			15 00 02  2A  12
			15 00 02  2B  01
			15 00 02  4B  06
			15 00 02  4C  11
			15 00 02  4D  20
			15 00 02  4E  02
			15 00 02  4F  02
			15 00 02  50  20
			15 00 02  51  61
			15 00 02  52  01
			15 00 02  53  63
			15 00 02  54  77
			15 00 02  55  ED
			15 00 02  5B  00
			15 00 02  5C  00
			15 00 02  5D  00
			15 00 02  5E  00
			15 00 02  5F  15
			15 00 02  60  75
			15 00 02  61  00
			15 00 02  62  00
			15 00 02  63  00
			15 00 02  64  00
			15 00 02  65  00
			15 00 02  66  00
			15 00 02  67  00
			15 00 02  68  04
			15 00 02  69  00
			15 00 02  6A  00
			15 00 02  6C  40
			15 00 02  75  01
			15 00 02  76  01
			15 00 02  7A  80
			15 00 02  7B  A3
			15 00 02  7C  D8
			15 00 02  7D  60
			15 00 02  7F  15
			15 00 02  80  81
			15 00 02  83  05
			15 00 02  93  08
			15 00 02  94  10
			15 00 02  8A  00
			15 00 02  9B  0F
			15 00 02  EA  FF
			15 00 02  EC  00
			15 00 02  FF  01
			15 00 02  FB  01
			15 00 02  75  00
			15 00 02  76  DF
			15 00 02  77  00
			15 00 02  78  E4
			15 00 02  79  00
			15 00 02  7A  ED
			15 00 02  7B  00
			15 00 02  7C  F6
			15 00 02  7D  00
			15 00 02  7E  FF
			15 00 02  7F  01
			15 00 02  80  07
			15 00 02  81  01
			15 00 02  82  10
			15 00 02  83  01
			15 00 02  84  18
			15 00 02  85  01
			15 00 02  86  20
			15 00 02  87  01
			15 00 02  88  3D
			15 00 02  89  01
			15 00 02  8A  56
			15 00 02  8B  01
			15 00 02  8C  84
			15 00 02  8D  01
			15 00 02  8E  AB
			15 00 02  8F  01
			15 00 02  90  EC
			15 00 02  91  02
			15 00 02  92  22
			15 00 02  93  02
			15 00 02  94  23
			15 00 02  95  02
			15 00 02  96  55
			15 00 02  97  02
			15 00 02  98  8B
			15 00 02  99  02
			15 00 02  9A  AF
			15 00 02  9B  02
			15 00 02  9C  DF
			15 00 02  9D  03
			15 00 02  9E  01
			15 00 02  9F  03
			15 00 02  A0  2C
			15 00 02  A2  03
			15 00 02  A3  39
			15 00 02  A4  03
			15 00 02  A5  47
			15 00 02  A6  03
			15 00 02  A7  56
			15 00 02  A9  03
			15 00 02  AA  66
			15 00 02  AB  03
			15 00 02  AC  76
			15 00 02  AD  03
			15 00 02  AE  85
			15 00 02  AF  03
			15 00 02  B0  90
			15 00 02  B1  03
			15 00 02  B2  CB
			15 00 02  B3  00
			15 00 02  B4  DF
			15 00 02  B5  00
			15 00 02  B6  E4
			15 00 02  B7  00
			15 00 02  B8  ED
			15 00 02  B9  00
			15 00 02  BA  F6
			15 00 02  BB  00
			15 00 02  BC  FF
			15 00 02  BD  01
			15 00 02  BE  07
			15 00 02  BF  01
			15 00 02  C0  10
			15 00 02  C1  01
			15 00 02  C2  18
			15 00 02  C3  01
			15 00 02  C4  20
			15 00 02  C5  01
			15 00 02  C6  3D
			15 00 02  C7  01
			15 00 02  C8  56
			15 00 02  C9  01
			15 00 02  CA  84
			15 00 02  CB  01
			15 00 02  CC  AB
			15 00 02  CD  01
			15 00 02  CE  EC
			15 00 02  CF  02
			15 00 02  D0  22
			15 00 02  D1  02
			15 00 02  D2  23
			15 00 02  D3  02
			15 00 02  D4  55
			15 00 02  D5  02
			15 00 02  D6  8B
			15 00 02  D7  02
			15 00 02  D8  AF
			15 00 02  D9  02
			15 00 02  DA  DF
			15 00 02  DB  03
			15 00 02  DC  01
			15 00 02  DD  03
			15 00 02  DE  2C
			15 00 02  DF  03
			15 00 02  E0  39
			15 00 02  E1  03
			15 00 02  E2  47
			15 00 02  E3  03
			15 00 02  E4  56
			15 00 02  E5  03
			15 00 02  E6  66
			15 00 02  E7  03
			15 00 02  E8  76
			15 00 02  E9  03
			15 00 02  EA  85
			15 00 02  EB  03
			15 00 02  EC  90
			15 00 02  ED  03
			15 00 02  EE  CB
			15 00 02  EF  00
			15 00 02  F0  BB
			15 00 02  F1  00
			15 00 02  F2  C0
			15 00 02  F3  00
			15 00 02  F4  CC
			15 00 02  F5  00
			15 00 02  F6  D6
			15 00 02  F7  00
			15 00 02  F8  E1
			15 00 02  F9  00
			15 00 02  FA  EA
			15 00 02  FF  02
			15 00 02  FB  01
			15 00 02  00  00
			15 00 02  01  F4
			15 00 02  02  00
			15 00 02  03  EF
			15 00 02  04  01
			15 00 02  05  07
			15 00 02  06  01
			15 00 02  07  28
			15 00 02  08  01
			15 00 02  09  44
			15 00 02  0A  01
			15 00 02  0B  76
			15 00 02  0C  01
			15 00 02  0D  A0
			15 00 02  0E  01
			15 00 02  0F  E7
			15 00 02  10  02
			15 00 02  11  1F
			15 00 02  12  02
			15 00 02  13  22
			15 00 02  14  02
			15 00 02  15  54
			15 00 02  16  02
			15 00 02  17  8B
			15 00 02  18  02
			15 00 02  19  AF
			15 00 02  1A  02
			15 00 02  1B  E0
			15 00 02  1C  03
			15 00 02  1D  01
			15 00 02  1E  03
			15 00 02  1F  2D
			15 00 02  20  03
			15 00 02  21  39
			15 00 02  22  03
			15 00 02  23  47
			15 00 02  24  03
			15 00 02  25  57
			15 00 02  26  03
			15 00 02  27  65
			15 00 02  28  03
			15 00 02  29  77
			15 00 02  2A  03
			15 00 02  2B  85
			15 00 02  2D  03
			15 00 02  2F  8F
			15 00 02  30  03
			15 00 02  31  CB
			15 00 02  32  00
			15 00 02  33  BB
			15 00 02  34  00
			15 00 02  35  C0
			15 00 02  36  00
			15 00 02  37  CC
			15 00 02  38  00
			15 00 02  39  D6
			15 00 02  3A  00
			15 00 02  3B  E1
			15 00 02  3D  00
			15 00 02  3F  EA
			15 00 02  40  00
			15 00 02  41  F4
			15 00 02  42  00
			15 00 02  43  FE
			15 00 02  44  01
			15 00 02  45  07
			15 00 02  46  01
			15 00 02  47  28
			15 00 02  48  01
			15 00 02  49  44
			15 00 02  4A  01
			15 00 02  4B  76
			15 00 02  4C  01
			15 00 02  4D  A0
			15 00 02  4E  01
			15 00 02  4F  E7
			15 00 02  50  02
			15 00 02  51  1F
			15 00 02  52  02
			15 00 02  53  22
			15 00 02  54  02
			15 00 02  55  54
			15 00 02  56  02
			15 00 02  58  8B
			15 00 02  59  02
			15 00 02  5A  AF
			15 00 02  5B  02
			15 00 02  5C  E0
			15 00 02  5D  03
			15 00 02  5E  01
			15 00 02  5F  03
			15 00 02  60  2D
			15 00 02  61  03
			15 00 02  62  39
			15 00 02  63  03
			15 00 02  64  47
			15 00 02  65  03
			15 00 02  66  57
			15 00 02  67  03
			15 00 02  68  65
			15 00 02  69  03
			15 00 02  6A  77
			15 00 02  6B  03
			15 00 02  6C  85
			15 00 02  6D  03
			15 00 02  6E  8F
			15 00 02  6F  03
			15 00 02  70  CB
			15 00 02  71  00
			15 00 02  72  00
			15 00 02  73  00
			15 00 02  74  21
			15 00 02  75  00
			15 00 02  76  4C
			15 00 02  77  00
			15 00 02  78  6B
			15 00 02  79  00
			15 00 02  7A  85
			15 00 02  7B  00
			15 00 02  7C  9A
			15 00 02  7D  00
			15 00 02  7E  AD
			15 00 02  7F  00
			15 00 02  80  BE
			15 00 02  81  00
			15 00 02  82  CD
			15 00 02  83  01
			15 00 02  84  01
			15 00 02  85  01
			15 00 02  86  29
			15 00 02  87  01
			15 00 02  88  68
			15 00 02  89  01
			15 00 02  8A  98
			15 00 02  8B  01
			15 00 02  8C  E5
			15 00 02  8D  02
			15 00 02  8E  1E
			15 00 02  8F  02
			15 00 02  90  30
			15 00 02  91  02
			15 00 02  92  52
			15 00 02  93  02
			15 00 02  94  88
			15 00 02  95  02
			15 00 02  96  AA
			15 00 02  97  02
			15 00 02  98  D7
			15 00 02  99  02
			15 00 02  9A  F7
			15 00 02  9B  03
			15 00 02  9C  21
			15 00 02  9D  03
			15 00 02  9E  2E
			15 00 02  9F  03
			15 00 02  A0  3D
			15 00 02  A2  03
			15 00 02  A3  4C
			15 00 02  A4  03
			15 00 02  A5  5E
			15 00 02  A6  03
			15 00 02  A7  71
			15 00 02  A9  03
			15 00 02  AA  86
			15 00 02  AB  03
			15 00 02  AC  94
			15 00 02  AD  03
			15 00 02  AE  FA
			15 00 02  AF  00
			15 00 02  B0  00
			15 00 02  B1  00
			15 00 02  B2  21
			15 00 02  B3  00
			15 00 02  B4  4C
			15 00 02  B5  00
			15 00 02  B6  6B
			15 00 02  B7  00
			15 00 02  B8  85
			15 00 02  B9  00
			15 00 02  BA  9A
			15 00 02  BB  00
			15 00 02  BC  AD
			15 00 02  BD  00
			15 00 02  BE  BE
			15 00 02  BF  00
			15 00 02  C0  CD
			15 00 02  C1  01
			15 00 02  C2  01
			15 00 02  C3  01
			15 00 02  C4  29
			15 00 02  C5  01
			15 00 02  C6  68
			15 00 02  C7  01
			15 00 02  C8  98
			15 00 02  C9  01
			15 00 02  CA  E5
			15 00 02  CB  02
			15 00 02  CC  1E
			15 00 02  CD  02
			15 00 02  CE  20
			15 00 02  CF  02
			15 00 02  D0  52
			15 00 02  D1  02
			15 00 02  D2  88
			15 00 02  D3  02
			15 00 02  D4  AA
			15 00 02  D5  02
			15 00 02  D6  D7
			15 00 02  D7  02
			15 00 02  D8  F7
			15 00 02  D9  03
			15 00 02  DA  21
			15 00 02  DB  03
			15 00 02  DC  2E
			15 00 02  DD  03
			15 00 02  DE  3D
			15 00 02  DF  03
			15 00 02  E0  4C
			15 00 02  E1  03
			15 00 02  E2  5E
			15 00 02  E3  03
			15 00 02  E4  71
			15 00 02  E5  03
			15 00 02  E6  86
			15 00 02  E7  03
			15 00 02  E8  94
			15 00 02  E9  03
			15 00 02  EA  FA
			15 00 02  FF  01
			15 00 02  FB  01
			15 00 02  FF  02
			15 00 02  FB  01
			15 00 02  FF  04
			15 00 02  FB  01
			15 00 02  FF  00
			15 00 02  D3  05
			15 00 02  D4  04
			05 78 01  11
			15 00 02  FF  00
			15 00 02  35  00
			05 0A 01  29
		];
		panel-exit-sequence = [
			05 05 01 28
			05 78 01 10
		];

        disp_timings: display-timings {
            native-mode = <&timing0>;
            timing0: timing0 {
                clock-frequency = <120000000>;
                hactive = <1080>;
                hfront-porch = <104>;
                hback-porch = <127>;
                hsync-len = <4>; /////
                vactive = <1920>;
                vfront-porch = <4>;
                vback-porch = <3>;
                vsync-len = <2>; /////
                hsync-active = <0>;
                vsync-active = <0>;
                de-active = <0>;
                pixelclk-active = <0>;
            };
        };
    };
};
