// Seed: 2696681700
module module_0 (
    input uwire id_0,
    output wand id_1,
    input tri1 id_2,
    output supply0 id_3
);
  wire id_5;
  assign module_1.type_8 = 0;
endmodule
module module_1 (
    output wand id_0,
    input wire id_1,
    input uwire id_2,
    input supply1 id_3,
    output wand id_4,
    output tri id_5,
    output logic id_6,
    input uwire id_7,
    output tri1 id_8,
    output supply0 id_9,
    input supply1 id_10
);
  always @(posedge id_10) id_6 <= 1;
  wire id_12;
  module_0 modCall_1 (
      id_10,
      id_4,
      id_2,
      id_5
  );
endmodule
