// Seed: 834235701
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  supply1 id_3 = id_2;
  supply0 id_4;
  assign id_4 = id_2;
  final begin : LABEL_0$display
    ;
    id_4 = 1;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wor id_7;
  module_0 modCall_1 (
      id_7,
      id_3
  );
  assign modCall_1.id_2 = 0;
  wire id_8;
  wire id_9;
  assign id_7 = 1;
endmodule
