#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fffc8a456f0 .scope module, "TestBench" "TestBench" 2 3;
 .timescale 0 0;
P_0x7fffc8a1c250 .param/l "num_cycles" 0 2 10, +C4<00000000000000000000000001000000>;
v0x7fffc8aa39e0_0 .var "Clk", 0 0;
v0x7fffc8aa3a80_0 .var "Reset", 0 0;
v0x7fffc8aa3b90_0 .var "Start", 0 0;
v0x7fffc8aa3c80_0 .var/i "counter", 31 0;
v0x7fffc8aa3d20_0 .var/i "flush", 31 0;
v0x7fffc8aa3e50_0 .var/i "i", 31 0;
v0x7fffc8aa3f30_0 .var/i "outfile", 31 0;
v0x7fffc8aa4010_0 .var/i "stall", 31 0;
S_0x7fffc8a43660 .scope module, "CPU" "CPU" 2 14, 3 1 0, S_0x7fffc8a456f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 1 "start_i"
L_0x7fffc89c1d10 .functor AND 1, v0x7fffc8a91450_0, L_0x7fffc8aa44d0, C4<1>, C4<1>;
L_0x7fffc8ab7270 .functor AND 1, v0x7fffc8a91450_0, L_0x7fffc8ab7170, C4<1>, C4<1>;
v0x7fffc8a9fe10_0 .net "Branching", 0 0, v0x7fffc8a91450_0;  1 drivers
v0x7fffc8a9fed0_0 .net "EX_ALUCtrl_o", 2 0, L_0x7fffc8aa4ad0;  1 drivers
v0x7fffc8a9ff70_0 .net "EX_ALUOp", 1 0, L_0x7fffc8ab7530;  1 drivers
v0x7fffc8aa0060_0 .net "EX_ALUSrc", 0 0, v0x7fffc8a99c90_0;  1 drivers
v0x7fffc8aa0150_0 .net "EX_ALU_toRegEXMEM", 31 0, L_0x7fffc8ab4ea0;  1 drivers
v0x7fffc8aa02b0_0 .net "EX_ALUfunct", 9 0, L_0x7fffc8ab7910;  1 drivers
v0x7fffc8aa03c0_0 .net "EX_Imm", 31 0, v0x7fffc8a99ed0_0;  1 drivers
v0x7fffc8aa04d0_0 .net "EX_MUX_to_Rd1", 31 0, v0x7fffc8a92f10_0;  1 drivers
v0x7fffc8aa05e0_0 .net "EX_MUXtoALU", 31 0, L_0x7fffc8ab5cf0;  1 drivers
v0x7fffc8aa0730_0 .net "EX_MemRead_toRegEXMEM", 0 0, L_0x7fffc8ab73c0;  1 drivers
v0x7fffc8aa07d0_0 .net "EX_MemWrite_toRegEXMEM", 0 0, L_0x7fffc8ab74c0;  1 drivers
v0x7fffc8aa08c0_0 .net "EX_MemtoReg_toRegEXMEM", 0 0, L_0x7fffc8ab7350;  1 drivers
v0x7fffc8aa09b0_0 .net "EX_Rd1", 31 0, L_0x7fffc8ab76e0;  1 drivers
v0x7fffc8aa0ac0_0 .net "EX_Rd2", 31 0, L_0x7fffc8ab7750;  1 drivers
v0x7fffc8aa0bd0_0 .net "EX_Rd2_MUX_to_MUX", 31 0, v0x7fffc8a93900_0;  1 drivers
v0x7fffc8aa0c90_0 .net "EX_RegDest", 4 0, L_0x7fffc8ab79e0;  1 drivers
v0x7fffc8aa0d50_0 .net "EX_RegWrite_toRegEXMEM", 0 0, L_0x7fffc8ab72e0;  1 drivers
v0x7fffc8aa0f50_0 .net "EX_Rs1_to_forwardUnit", 4 0, L_0x7fffc8ab7ae0;  1 drivers
v0x7fffc8aa1060_0 .net "EX_Rs2_to_forwardUnit", 4 0, L_0x7fffc8ab7bc0;  1 drivers
v0x7fffc8aa1170_0 .var "Flush", 0 0;
v0x7fffc8aa1230_0 .net "ID_ALUOp_toRegIDEX", 1 0, L_0x7fffc8ab4f10;  1 drivers
v0x7fffc8aa1340_0 .net "ID_ALUSrc_toRegIDEX", 0 0, L_0x7fffc8ab4f80;  1 drivers
v0x7fffc8aa1430_0 .net "ID_ImmGen_toRegIDEX", 31 0, v0x7fffc8a94f90_0;  1 drivers
v0x7fffc8aa1540_0 .net "ID_MemRead_toRegIDEX", 0 0, L_0x7fffc8ab5160;  1 drivers
v0x7fffc8aa1630_0 .net "ID_MemWrite_toRegIDEX", 0 0, L_0x7fffc8ab51d0;  1 drivers
v0x7fffc8aa1720_0 .net "ID_MemtoReg_toRegIDEX", 0 0, L_0x7fffc8ab5280;  1 drivers
v0x7fffc8aa1810_0 .net "ID_Rd1_toRegIDEX", 31 0, L_0x7fffc8ab6510;  1 drivers
v0x7fffc8aa1920_0 .net "ID_Rd2_toRegIDEX", 31 0, L_0x7fffc8ab6c60;  1 drivers
RS_0x7f52eca006d8 .resolv tri, L_0x7fffc8ab4ff0, L_0x7fffc8ab5060;
v0x7fffc8aa1a30_0 .net8 "ID_RegWrite_toRegIDEX", 0 0, RS_0x7f52eca006d8;  2 drivers
v0x7fffc8aa1b20_0 .net "ID_instr_fromIF", 31 0, v0x7fffc8a9bf30_0;  1 drivers
v0x7fffc8aa1c30_0 .net "ID_pc", 31 0, v0x7fffc8a9c1b0_0;  1 drivers
v0x7fffc8aa1cf0_0 .net "IF_instr_mem_o", 31 0, L_0x7fffc8ab5c30;  1 drivers
v0x7fffc8aa1de0_0 .net "IF_pc_i", 31 0, L_0x7fffc8aa4a30;  1 drivers
v0x7fffc8aa1ef0_0 .net "IF_pc_mux_i", 31 0, L_0x7fffc8aa40f0;  1 drivers
v0x7fffc8aa2000_0 .net "IF_pc_o", 31 0, v0x7fffc8a96d30_0;  1 drivers
v0x7fffc8aa20c0_0 .net "MEM_MemAddr_or_ALUResult", 31 0, v0x7fffc8a97f50_0;  1 drivers
v0x7fffc8aa2180_0 .net "MEM_MemRead", 0 0, v0x7fffc8a981e0_0;  1 drivers
v0x7fffc8aa2220_0 .net "MEM_MemReadData", 31 0, L_0x7fffc8ab5770;  1 drivers
v0x7fffc8aa2330_0 .net "MEM_MemWrite", 0 0, L_0x7fffc8ab8460;  1 drivers
v0x7fffc8aa2420_0 .net "MEM_MemWriteData", 31 0, L_0x7fffc8ab85d0;  1 drivers
v0x7fffc8aa2530_0 .net "MEM_MemtoReg_toRegMEMWB", 0 0, L_0x7fffc8ab8290;  1 drivers
v0x7fffc8aa2620_0 .net "MEM_RegDest", 4 0, L_0x7fffc8ab86b0;  1 drivers
v0x7fffc8aa26e0_0 .net "MEM_RegWrite_toRegMEMWB", 0 0, L_0x7fffc8ab7d70;  1 drivers
v0x7fffc8aa2780_0 .net "NoOp", 0 0, L_0x7fffc89c1b30;  1 drivers
v0x7fffc8aa2870_0 .net "PCWrite", 0 0, L_0x7fffc8a743b0;  1 drivers
v0x7fffc8aa2960_0 .net "WB_ALUResult", 31 0, v0x7fffc8a9c870_0;  1 drivers
v0x7fffc8aa2a70_0 .net "WB_MemReadData", 31 0, v0x7fffc8a9cbc0_0;  1 drivers
v0x7fffc8aa2b80_0 .net "WB_MemtoReg", 0 0, v0x7fffc8a9ce10_0;  1 drivers
v0x7fffc8aa2c70_0 .net "WB_RegDest", 4 0, v0x7fffc8a9d0e0_0;  1 drivers
v0x7fffc8aa2d30_0 .net "WB_RegWrite", 0 0, v0x7fffc8a9d330_0;  1 drivers
v0x7fffc8aa2dd0_0 .net "WB_RegWriteData", 31 0, L_0x7fffc8ab5e20;  1 drivers
v0x7fffc8aa2f20_0 .net *"_s0", 31 0, L_0x7fffc8aa4250;  1 drivers
v0x7fffc8aa3000_0 .net *"_s2", 30 0, L_0x7fffc8aa41b0;  1 drivers
v0x7fffc8aa30e0_0 .net *"_s24", 0 0, L_0x7fffc8ab7170;  1 drivers
v0x7fffc8aa31a0_0 .net *"_s29", 6 0, L_0x7fffc8ab7c30;  1 drivers
v0x7fffc8aa3280_0 .net *"_s31", 2 0, L_0x7fffc8ab7cd0;  1 drivers
L_0x7f52ec9b0018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffc8aa3360_0 .net *"_s4", 0 0, L_0x7f52ec9b0018;  1 drivers
v0x7fffc8aa3440_0 .net *"_s8", 0 0, L_0x7fffc8aa44d0;  1 drivers
v0x7fffc8aa3500_0 .net "clk_i", 0 0, v0x7fffc8aa39e0_0;  1 drivers
v0x7fffc8aa35a0_0 .net "forwardA", 1 0, L_0x7fffc8aa47e0;  1 drivers
v0x7fffc8aa3660_0 .net "forwardB", 1 0, L_0x7fffc8aa4850;  1 drivers
v0x7fffc8aa3770_0 .net "rst_i", 0 0, v0x7fffc8aa3a80_0;  1 drivers
v0x7fffc8aa3810_0 .net "stall", 0 0, L_0x7fffc8a74340;  1 drivers
v0x7fffc8aa3900_0 .net "start_i", 0 0, v0x7fffc8aa3b90_0;  1 drivers
E_0x7fffc89c1720 .event edge, v0x7fffc8a91340_0, v0x7fffc8a9a830_0, v0x7fffc8a9aaa0_0;
L_0x7fffc8aa41b0 .part v0x7fffc8a94f90_0, 0, 31;
L_0x7fffc8aa4250 .concat [ 1 31 0 0], L_0x7f52ec9b0018, L_0x7fffc8aa41b0;
L_0x7fffc8aa4340 .arith/sum 32, v0x7fffc8a9c1b0_0, L_0x7fffc8aa4250;
L_0x7fffc8aa44d0 .cmp/eq 32, L_0x7fffc8ab6510, L_0x7fffc8ab6c60;
L_0x7fffc8aa4660 .part v0x7fffc8a9bf30_0, 15, 5;
L_0x7fffc8aa4700 .part v0x7fffc8a9bf30_0, 20, 5;
L_0x7fffc8ab53b0 .part v0x7fffc8a9bf30_0, 0, 7;
L_0x7fffc8ab6df0 .part v0x7fffc8a9bf30_0, 15, 5;
L_0x7fffc8ab6ee0 .part v0x7fffc8a9bf30_0, 20, 5;
L_0x7fffc8ab7170 .cmp/eq 32, L_0x7fffc8ab6510, L_0x7fffc8ab6c60;
L_0x7fffc8ab7c30 .part v0x7fffc8a9bf30_0, 25, 7;
L_0x7fffc8ab7cd0 .part v0x7fffc8a9bf30_0, 12, 3;
L_0x7fffc8ab7de0 .concat [ 3 7 0 0], L_0x7fffc8ab7cd0, L_0x7fffc8ab7c30;
L_0x7fffc8ab7eb0 .part v0x7fffc8a9bf30_0, 7, 5;
L_0x7fffc8ab7fd0 .part v0x7fffc8a9bf30_0, 15, 5;
L_0x7fffc8ab8070 .part v0x7fffc8a9bf30_0, 20, 5;
S_0x7fffc8a45e70 .scope module, "ALU" "ALU" 3 134, 4 1 0, S_0x7fffc8a43660;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 3 "ALUCtrl_i"
    .port_info 3 /OUTPUT 32 "data_o"
    .port_info 4 /OUTPUT 1 "Zero_o"
P_0x7fffc8a5ae80 .param/l "ADD" 1 4 19, +C4<00000000000000000000000000000000>;
P_0x7fffc8a5aec0 .param/l "AND" 1 4 25, +C4<00000000000000000000000000000110>;
P_0x7fffc8a5af00 .param/l "MUL" 1 4 23, +C4<00000000000000000000000000000100>;
P_0x7fffc8a5af40 .param/l "SLL" 1 4 21, +C4<00000000000000000000000000000010>;
P_0x7fffc8a5af80 .param/l "SRA" 1 4 24, +C4<00000000000000000000000000000101>;
P_0x7fffc8a5afc0 .param/l "SUB" 1 4 22, +C4<00000000000000000000000000000011>;
P_0x7fffc8a5b000 .param/l "XOR" 1 4 20, +C4<00000000000000000000000000000001>;
L_0x7fffc8ab4ea0 .functor BUFZ 32, v0x7fffc8a8f2c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fffc8a7eb50_0 .net "ALUCtrl_i", 2 0, L_0x7fffc8aa4ad0;  alias, 1 drivers
v0x7fffc8a61280_0 .net "Zero_o", 0 0, L_0x7fffc8ab4db0;  1 drivers
v0x7fffc8a6c910_0 .net *"_s0", 0 0, L_0x7fffc8ab4be0;  1 drivers
L_0x7f52ec9b00a8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7fffc8a62950_0 .net/2s *"_s2", 1 0, L_0x7f52ec9b00a8;  1 drivers
L_0x7f52ec9b00f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffc8a672a0_0 .net/2s *"_s4", 1 0, L_0x7f52ec9b00f0;  1 drivers
v0x7fffc8a6ad00_0 .net *"_s6", 1 0, L_0x7fffc8ab4d10;  1 drivers
v0x7fffc8a8f2c0_0 .var "data", 31 0;
v0x7fffc8a8f3a0_0 .net/s "data1_i", 31 0, v0x7fffc8a92f10_0;  alias, 1 drivers
v0x7fffc8a8f480_0 .net "data2_i", 31 0, L_0x7fffc8ab5cf0;  alias, 1 drivers
v0x7fffc8a8f560_0 .net "data_o", 31 0, L_0x7fffc8ab4ea0;  alias, 1 drivers
E_0x7fffc89c0900 .event edge, v0x7fffc8a7eb50_0, v0x7fffc8a8f3a0_0, v0x7fffc8a8f480_0;
L_0x7fffc8ab4be0 .cmp/eq 32, v0x7fffc8a92f10_0, L_0x7fffc8ab5cf0;
L_0x7fffc8ab4d10 .functor MUXZ 2, L_0x7f52ec9b00f0, L_0x7f52ec9b00a8, L_0x7fffc8ab4be0, C4<>;
L_0x7fffc8ab4db0 .part L_0x7fffc8ab4d10, 0, 1;
S_0x7fffc8a8f6e0 .scope module, "ALUCtrl" "ALU_Control" 3 128, 5 1 0, S_0x7fffc8a43660;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "funct_i"
    .port_info 1 /INPUT 2 "ALUOp_i"
    .port_info 2 /OUTPUT 3 "ALUCtrl_o"
P_0x7fffc8a8f880 .param/l "ADD" 1 5 23, +C4<00000000000000000000000000000000>;
P_0x7fffc8a8f8c0 .param/l "ADDI_FUNC" 1 5 19, C4<000>;
P_0x7fffc8a8f900 .param/l "ADD_FUNC" 1 5 16, C4<0000000000>;
P_0x7fffc8a8f940 .param/l "AND" 1 5 29, +C4<00000000000000000000000000000110>;
P_0x7fffc8a8f980 .param/l "AND_FUNC" 1 5 13, C4<0000000111>;
P_0x7fffc8a8f9c0 .param/l "I_TYPE" 1 5 12, +C4<00000000000000000000000000000001>;
P_0x7fffc8a8fa00 .param/l "LW_SW_FUNC" 1 5 21, C4<010>;
P_0x7fffc8a8fa40 .param/l "MUL" 1 5 27, +C4<00000000000000000000000000000100>;
P_0x7fffc8a8fa80 .param/l "MUL_FUNC" 1 5 18, C4<0000001000>;
P_0x7fffc8a8fac0 .param/l "R_TYPE" 1 5 11, +C4<00000000000000000000000000000000>;
P_0x7fffc8a8fb00 .param/l "SLL" 1 5 25, +C4<00000000000000000000000000000010>;
P_0x7fffc8a8fb40 .param/l "SLL_FUNC" 1 5 15, C4<0000000001>;
P_0x7fffc8a8fb80 .param/l "SRA" 1 5 28, +C4<00000000000000000000000000000101>;
P_0x7fffc8a8fbc0 .param/l "SRAI_FUNC" 1 5 20, C4<101>;
P_0x7fffc8a8fc00 .param/l "SUB" 1 5 26, +C4<00000000000000000000000000000011>;
P_0x7fffc8a8fc40 .param/l "SUB_FUNC" 1 5 17, C4<0100000000>;
P_0x7fffc8a8fc80 .param/l "XOR" 1 5 24, +C4<00000000000000000000000000000001>;
P_0x7fffc8a8fcc0 .param/l "XOR_FUNC" 1 5 14, C4<0000000100>;
L_0x7fffc8aa4ad0 .functor BUFZ 3, v0x7fffc8a90610_0, C4<000>, C4<000>, C4<000>;
v0x7fffc8a90610_0 .var "ALUCtrl", 2 0;
v0x7fffc8a90710_0 .net "ALUCtrl_o", 2 0, L_0x7fffc8aa4ad0;  alias, 1 drivers
v0x7fffc8a907d0_0 .net "ALUOp_i", 1 0, L_0x7fffc8ab7530;  alias, 1 drivers
v0x7fffc8a908a0_0 .net "funct_i", 9 0, L_0x7fffc8ab7910;  alias, 1 drivers
E_0x7fffc89c0b40 .event edge, v0x7fffc8a907d0_0, v0x7fffc8a908a0_0;
S_0x7fffc8a90a00 .scope module, "Control" "Control" 3 142, 6 1 0, S_0x7fffc8a43660;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "Op_i"
    .port_info 1 /INPUT 1 "NoOp_i"
    .port_info 2 /OUTPUT 2 "ALUOp_o"
    .port_info 3 /OUTPUT 1 "ALUSrc_o"
    .port_info 4 /OUTPUT 1 "RegWrite_o"
    .port_info 5 /OUTPUT 1 "MemRead_o"
    .port_info 6 /OUTPUT 1 "MemWrite_o"
    .port_info 7 /OUTPUT 1 "MemtoReg_o"
    .port_info 8 /OUTPUT 1 "Branch_o"
P_0x7fffc8a90c00 .param/l "BEQ" 1 6 27, C4<1100011>;
P_0x7fffc8a90c40 .param/l "I_TYPE" 1 6 24, C4<0010011>;
P_0x7fffc8a90c80 .param/l "LW" 1 6 25, C4<0000011>;
P_0x7fffc8a90cc0 .param/l "R_TYPE" 1 6 23, C4<0110011>;
P_0x7fffc8a90d00 .param/l "SW" 1 6 26, C4<0100011>;
L_0x7fffc8ab4f10 .functor BUFZ 2, v0x7fffc8a91000_0, C4<00>, C4<00>, C4<00>;
L_0x7fffc8ab4f80 .functor BUFZ 1, v0x7fffc8a911e0_0, C4<0>, C4<0>, C4<0>;
L_0x7fffc8ab4ff0 .functor BUFZ 1, v0x7fffc8a91b30_0, C4<0>, C4<0>, C4<0>;
L_0x7fffc8ab5060 .functor BUFZ 1, v0x7fffc8a91b30_0, C4<0>, C4<0>, C4<0>;
L_0x7fffc8ab5160 .functor BUFZ 1, v0x7fffc8a91510_0, C4<0>, C4<0>, C4<0>;
L_0x7fffc8ab51d0 .functor BUFZ 1, v0x7fffc8a91690_0, C4<0>, C4<0>, C4<0>;
L_0x7fffc8ab5280 .functor BUFZ 1, v0x7fffc8a91810_0, C4<0>, C4<0>, C4<0>;
v0x7fffc8a91000_0 .var "ALUOp", 1 0;
v0x7fffc8a91100_0 .net "ALUOp_o", 1 0, L_0x7fffc8ab4f10;  alias, 1 drivers
v0x7fffc8a911e0_0 .var "ALUSrc", 0 0;
v0x7fffc8a91280_0 .net "ALUSrc_o", 0 0, L_0x7fffc8ab4f80;  alias, 1 drivers
v0x7fffc8a91340_0 .net "Branch_o", 0 0, v0x7fffc8a91450_0;  alias, 1 drivers
v0x7fffc8a91450_0 .var "Branching", 0 0;
v0x7fffc8a91510_0 .var "MemRead", 0 0;
v0x7fffc8a915d0_0 .net "MemRead_o", 0 0, L_0x7fffc8ab5160;  alias, 1 drivers
v0x7fffc8a91690_0 .var "MemWrite", 0 0;
v0x7fffc8a91750_0 .net "MemWrite_o", 0 0, L_0x7fffc8ab51d0;  alias, 1 drivers
v0x7fffc8a91810_0 .var "MemtoReg", 0 0;
v0x7fffc8a918d0_0 .net "MemtoReg_o", 0 0, L_0x7fffc8ab5280;  alias, 1 drivers
v0x7fffc8a91990_0 .net "NoOp_i", 0 0, L_0x7fffc89c1b30;  alias, 1 drivers
v0x7fffc8a91a50_0 .net "Op_i", 6 0, L_0x7fffc8ab53b0;  1 drivers
v0x7fffc8a91b30_0 .var "RegWrite", 0 0;
v0x7fffc8a91bf0_0 .net8 "RegWrite_o", 0 0, RS_0x7f52eca006d8;  alias, 2 drivers
E_0x7fffc89c0fc0 .event edge, v0x7fffc8a91990_0, v0x7fffc8a91a50_0;
S_0x7fffc8a91dd0 .scope module, "Data_Memory" "Data_Memory" 3 154, 7 1 0, S_0x7fffc8a43660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 32 "addr_i"
    .port_info 2 /INPUT 1 "MemRead_i"
    .port_info 3 /INPUT 1 "MemWrite_i"
    .port_info 4 /INPUT 32 "data_i"
    .port_info 5 /OUTPUT 32 "data_o"
v0x7fffc8a92030_0 .net "MemRead_i", 0 0, v0x7fffc8a981e0_0;  alias, 1 drivers
v0x7fffc8a92110_0 .net "MemWrite_i", 0 0, L_0x7fffc8ab8460;  alias, 1 drivers
v0x7fffc8a921d0_0 .net *"_s0", 31 0, L_0x7fffc8ab5450;  1 drivers
v0x7fffc8a92290_0 .net *"_s2", 31 0, L_0x7fffc8ab55e0;  1 drivers
v0x7fffc8a92370_0 .net *"_s4", 29 0, L_0x7fffc8ab54f0;  1 drivers
L_0x7f52ec9b0138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffc8a924a0_0 .net *"_s6", 1 0, L_0x7f52ec9b0138;  1 drivers
L_0x7f52ec9b0180 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffc8a92580_0 .net/2s *"_s8", 31 0, L_0x7f52ec9b0180;  1 drivers
v0x7fffc8a92660_0 .net "addr_i", 31 0, v0x7fffc8a97f50_0;  alias, 1 drivers
v0x7fffc8a92740_0 .net "clk_i", 0 0, v0x7fffc8aa39e0_0;  alias, 1 drivers
v0x7fffc8a92890_0 .net "data_i", 31 0, L_0x7fffc8ab85d0;  alias, 1 drivers
v0x7fffc8a92970_0 .net "data_o", 31 0, L_0x7fffc8ab5770;  alias, 1 drivers
v0x7fffc8a92a50 .array/s "memory", 1023 0, 31 0;
E_0x7fffc8a7e660 .event posedge, v0x7fffc8a92740_0;
L_0x7fffc8ab5450 .array/port v0x7fffc8a92a50, L_0x7fffc8ab55e0;
L_0x7fffc8ab54f0 .part v0x7fffc8a97f50_0, 2, 30;
L_0x7fffc8ab55e0 .concat [ 30 2 0 0], L_0x7fffc8ab54f0, L_0x7f52ec9b0138;
L_0x7fffc8ab5770 .functor MUXZ 32, L_0x7f52ec9b0180, L_0x7fffc8ab5450, v0x7fffc8a981e0_0, C4<>;
S_0x7fffc8a92c10 .scope module, "EX_Rd1_to_ALU" "MUX32_2" 3 104, 8 1 0, S_0x7fffc8a43660;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data00_i"
    .port_info 1 /INPUT 32 "data01_i"
    .port_info 2 /INPUT 32 "data10_i"
    .port_info 3 /INPUT 32 "data11_i"
    .port_info 4 /INPUT 2 "select_i"
    .port_info 5 /OUTPUT 32 "data_o"
v0x7fffc8a92f10_0 .var "data", 31 0;
v0x7fffc8a93010_0 .net "data00_i", 31 0, L_0x7fffc8ab76e0;  alias, 1 drivers
v0x7fffc8a930f0_0 .net "data01_i", 31 0, L_0x7fffc8ab5e20;  alias, 1 drivers
v0x7fffc8a931b0_0 .net "data10_i", 31 0, v0x7fffc8a97f50_0;  alias, 1 drivers
o0x7f52eca00c78 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fffc8a93270_0 .net "data11_i", 31 0, o0x7f52eca00c78;  0 drivers
v0x7fffc8a93380_0 .net "data_o", 31 0, v0x7fffc8a92f10_0;  alias, 1 drivers
v0x7fffc8a93440_0 .net "select_i", 1 0, L_0x7fffc8aa47e0;  alias, 1 drivers
E_0x7fffc8a92e80/0 .event edge, v0x7fffc8a93440_0, v0x7fffc8a93010_0, v0x7fffc8a930f0_0, v0x7fffc8a92660_0;
E_0x7fffc8a92e80/1 .event edge, v0x7fffc8a93270_0;
E_0x7fffc8a92e80 .event/or E_0x7fffc8a92e80/0, E_0x7fffc8a92e80/1;
S_0x7fffc8a93600 .scope module, "EX_Rd2_to_ALU" "MUX32_2" 3 113, 8 1 0, S_0x7fffc8a43660;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data00_i"
    .port_info 1 /INPUT 32 "data01_i"
    .port_info 2 /INPUT 32 "data10_i"
    .port_info 3 /INPUT 32 "data11_i"
    .port_info 4 /INPUT 2 "select_i"
    .port_info 5 /OUTPUT 32 "data_o"
v0x7fffc8a93900_0 .var "data", 31 0;
v0x7fffc8a93a00_0 .net "data00_i", 31 0, L_0x7fffc8ab7750;  alias, 1 drivers
v0x7fffc8a93ae0_0 .net "data01_i", 31 0, L_0x7fffc8ab5e20;  alias, 1 drivers
v0x7fffc8a93be0_0 .net "data10_i", 31 0, v0x7fffc8a97f50_0;  alias, 1 drivers
o0x7f52eca00e58 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fffc8a93cd0_0 .net "data11_i", 31 0, o0x7f52eca00e58;  0 drivers
v0x7fffc8a93e00_0 .net "data_o", 31 0, v0x7fffc8a93900_0;  alias, 1 drivers
v0x7fffc8a93ee0_0 .net "select_i", 1 0, L_0x7fffc8aa4850;  alias, 1 drivers
E_0x7fffc8a93870/0 .event edge, v0x7fffc8a93ee0_0, v0x7fffc8a93a00_0, v0x7fffc8a930f0_0, v0x7fffc8a92660_0;
E_0x7fffc8a93870/1 .event edge, v0x7fffc8a93cd0_0;
E_0x7fffc8a93870 .event/or E_0x7fffc8a93870/0, E_0x7fffc8a93870/1;
S_0x7fffc8a940c0 .scope module, "Hazard_Detection" "Hazard_Detection" 3 83, 9 1 0, S_0x7fffc8a43660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "EX_MemRead_i"
    .port_info 1 /INPUT 5 "EX_RegDest_i"
    .port_info 2 /INPUT 5 "ID_Rs1_i"
    .port_info 3 /INPUT 5 "ID_Rs2_i"
    .port_info 4 /OUTPUT 1 "NoOp_o"
    .port_info 5 /OUTPUT 1 "Stall_o"
    .port_info 6 /OUTPUT 1 "PCWrite_o"
L_0x7fffc89c1b30 .functor BUFZ 1, v0x7fffc8a94730_0, C4<0>, C4<0>, C4<0>;
L_0x7fffc8a74340 .functor BUFZ 1, v0x7fffc8a94b90_0, C4<0>, C4<0>, C4<0>;
L_0x7fffc8a743b0 .functor BUFZ 1, v0x7fffc8a948e0_0, C4<0>, C4<0>, C4<0>;
v0x7fffc8a943d0_0 .net "EX_MemRead_i", 0 0, L_0x7fffc8ab73c0;  alias, 1 drivers
v0x7fffc8a944b0_0 .net "EX_RegDest_i", 4 0, L_0x7fffc8ab79e0;  alias, 1 drivers
v0x7fffc8a94590_0 .net "ID_Rs1_i", 4 0, L_0x7fffc8aa4660;  1 drivers
v0x7fffc8a94650_0 .net "ID_Rs2_i", 4 0, L_0x7fffc8aa4700;  1 drivers
v0x7fffc8a94730_0 .var "NoOp", 0 0;
v0x7fffc8a94840_0 .net "NoOp_o", 0 0, L_0x7fffc89c1b30;  alias, 1 drivers
v0x7fffc8a948e0_0 .var "PCWrite", 0 0;
v0x7fffc8a94980_0 .net "PCWrite_o", 0 0, L_0x7fffc8a743b0;  alias, 1 drivers
v0x7fffc8a94a40_0 .net "Stall_o", 0 0, L_0x7fffc8a74340;  alias, 1 drivers
v0x7fffc8a94b90_0 .var "stall", 0 0;
E_0x7fffc8a94340 .event edge, v0x7fffc8a943d0_0, v0x7fffc8a944b0_0, v0x7fffc8a94590_0, v0x7fffc8a94650_0;
S_0x7fffc8a94d70 .scope module, "ImmGen" "ImmGen" 3 163, 10 1 0, S_0x7fffc8a43660;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data_i"
    .port_info 1 /OUTPUT 32 "data_o"
v0x7fffc8a94f90_0 .var "data", 31 0;
v0x7fffc8a95090_0 .net "data_i", 31 0, v0x7fffc8a9bf30_0;  alias, 1 drivers
v0x7fffc8a95170_0 .net "data_o", 31 0, v0x7fffc8a94f90_0;  alias, 1 drivers
E_0x7fffc8a94f10 .event edge, v0x7fffc8a95090_0;
S_0x7fffc8a95290 .scope module, "Instruction_Memory" "Instruction_Memory" 3 168, 11 1 0, S_0x7fffc8a43660;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr_i"
    .port_info 1 /OUTPUT 32 "instr_o"
L_0x7fffc8ab5c30 .functor BUFZ 32, L_0x7fffc8ab59b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fffc8a95530_0 .net *"_s0", 31 0, L_0x7fffc8ab59b0;  1 drivers
v0x7fffc8a95630_0 .net *"_s2", 31 0, L_0x7fffc8ab5af0;  1 drivers
v0x7fffc8a95710_0 .net *"_s4", 29 0, L_0x7fffc8ab5a50;  1 drivers
L_0x7f52ec9b01c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffc8a95800_0 .net *"_s6", 1 0, L_0x7f52ec9b01c8;  1 drivers
v0x7fffc8a958e0_0 .net "addr_i", 31 0, v0x7fffc8a96d30_0;  alias, 1 drivers
v0x7fffc8a959c0_0 .net "instr_o", 31 0, L_0x7fffc8ab5c30;  alias, 1 drivers
v0x7fffc8a95aa0 .array "memory", 255 0, 31 0;
L_0x7fffc8ab59b0 .array/port v0x7fffc8a95aa0, L_0x7fffc8ab5af0;
L_0x7fffc8ab5a50 .part v0x7fffc8a96d30_0, 2, 30;
L_0x7fffc8ab5af0 .concat [ 30 2 0 0], L_0x7fffc8ab5a50, L_0x7f52ec9b01c8;
S_0x7fffc8a95bc0 .scope module, "MUXtoALU" "MUX32" 3 173, 12 1 0, S_0x7fffc8a43660;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
v0x7fffc8a95d90_0 .net "data1_i", 31 0, v0x7fffc8a93900_0;  alias, 1 drivers
v0x7fffc8a95e80_0 .net "data2_i", 31 0, v0x7fffc8a99ed0_0;  alias, 1 drivers
v0x7fffc8a95f40_0 .net "data_o", 31 0, L_0x7fffc8ab5cf0;  alias, 1 drivers
v0x7fffc8a96040_0 .net "select_i", 0 0, v0x7fffc8a99c90_0;  alias, 1 drivers
L_0x7fffc8ab5cf0 .functor MUXZ 32, v0x7fffc8a93900_0, v0x7fffc8a99ed0_0, v0x7fffc8a99c90_0, C4<>;
S_0x7fffc8a96190 .scope module, "MUXtoReg" "MUX32" 3 180, 12 1 0, S_0x7fffc8a43660;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
v0x7fffc8a96360_0 .net "data1_i", 31 0, v0x7fffc8a9c870_0;  alias, 1 drivers
v0x7fffc8a96460_0 .net "data2_i", 31 0, v0x7fffc8a9cbc0_0;  alias, 1 drivers
v0x7fffc8a96540_0 .net "data_o", 31 0, L_0x7fffc8ab5e20;  alias, 1 drivers
v0x7fffc8a96660_0 .net "select_i", 0 0, v0x7fffc8a9ce10_0;  alias, 1 drivers
L_0x7fffc8ab5e20 .functor MUXZ 32, v0x7fffc8a9c870_0, v0x7fffc8a9cbc0_0, v0x7fffc8a9ce10_0, C4<>;
S_0x7fffc8a967a0 .scope module, "PC" "PC" 3 187, 13 1 0, S_0x7fffc8a43660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 1 "start_i"
    .port_info 3 /INPUT 1 "PCWrite_i"
    .port_info 4 /INPUT 32 "pc_i"
    .port_info 5 /OUTPUT 32 "pc_o"
v0x7fffc8a96ad0_0 .net "PCWrite_i", 0 0, L_0x7fffc8a743b0;  alias, 1 drivers
v0x7fffc8a96b90_0 .net "clk_i", 0 0, v0x7fffc8aa39e0_0;  alias, 1 drivers
v0x7fffc8a96c60_0 .net "pc_i", 31 0, L_0x7fffc8aa40f0;  alias, 1 drivers
v0x7fffc8a96d30_0 .var "pc_o", 31 0;
v0x7fffc8a96e00_0 .net "rst_i", 0 0, v0x7fffc8aa3a80_0;  alias, 1 drivers
v0x7fffc8a96ef0_0 .net "start_i", 0 0, v0x7fffc8aa3b90_0;  alias, 1 drivers
E_0x7fffc8a96a50 .event posedge, v0x7fffc8a96e00_0, v0x7fffc8a92740_0;
S_0x7fffc8a970b0 .scope module, "PC_Adder" "Adder" 3 122, 14 1 0, S_0x7fffc8a43660;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_in"
    .port_info 1 /INPUT 32 "data2_in"
    .port_info 2 /OUTPUT 32 "data_o"
v0x7fffc8a972f0_0 .net "data1_in", 31 0, v0x7fffc8a96d30_0;  alias, 1 drivers
L_0x7f52ec9b0060 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7fffc8a97420_0 .net "data2_in", 31 0, L_0x7f52ec9b0060;  1 drivers
v0x7fffc8a97500_0 .net "data_o", 31 0, L_0x7fffc8aa4a30;  alias, 1 drivers
L_0x7fffc8aa4a30 .arith/sum 32, v0x7fffc8a96d30_0, L_0x7f52ec9b0060;
S_0x7fffc8a97640 .scope module, "PC_Branching" "MUX32" 3 76, 12 1 0, S_0x7fffc8a43660;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
v0x7fffc8a97810_0 .net "data1_i", 31 0, L_0x7fffc8aa4a30;  alias, 1 drivers
v0x7fffc8a97900_0 .net "data2_i", 31 0, L_0x7fffc8aa4340;  1 drivers
v0x7fffc8a979c0_0 .net "data_o", 31 0, L_0x7fffc8aa40f0;  alias, 1 drivers
v0x7fffc8a97ac0_0 .net "select_i", 0 0, L_0x7fffc89c1d10;  1 drivers
L_0x7fffc8aa40f0 .functor MUXZ 32, L_0x7fffc8aa4a30, L_0x7fffc8aa4340, L_0x7fffc89c1d10, C4<>;
S_0x7fffc8a97c10 .scope module, "RegEXMEM" "RegEXMEM" 3 247, 15 1 0, S_0x7fffc8a43660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "RegWrite_i"
    .port_info 1 /INPUT 1 "MemtoReg_i"
    .port_info 2 /INPUT 1 "MemRead_i"
    .port_info 3 /INPUT 1 "MemWrite_i"
    .port_info 4 /INPUT 32 "ALUResult_i"
    .port_info 5 /INPUT 32 "MemWrData_i"
    .port_info 6 /INPUT 5 "RegDest_i"
    .port_info 7 /OUTPUT 1 "RegWrite_o"
    .port_info 8 /OUTPUT 1 "MemtoReg_o"
    .port_info 9 /OUTPUT 1 "MemRead_o"
    .port_info 10 /OUTPUT 1 "MemWrite_o"
    .port_info 11 /OUTPUT 32 "ALUResult_o"
    .port_info 12 /OUTPUT 32 "MemWrData_o"
    .port_info 13 /OUTPUT 5 "RegDest_o"
    .port_info 14 /INPUT 1 "clk"
L_0x7fffc8ab7d70 .functor BUFZ 1, v0x7fffc8a98e20_0, C4<0>, C4<0>, C4<0>;
L_0x7fffc8ab8290 .functor BUFZ 1, v0x7fffc8a98970_0, C4<0>, C4<0>, C4<0>;
L_0x7fffc8ab8460 .functor BUFZ 1, v0x7fffc8a98740_0, C4<0>, C4<0>, C4<0>;
L_0x7fffc8ab85d0 .functor BUFZ 32, v0x7fffc8a98440_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fffc8ab86b0 .functor BUFZ 5, v0x7fffc8a98b90_0, C4<00000>, C4<00000>, C4<00000>;
v0x7fffc8a97f50_0 .var "ALUResult", 31 0;
v0x7fffc8a98050_0 .net "ALUResult_i", 31 0, L_0x7fffc8ab4ea0;  alias, 1 drivers
v0x7fffc8a98110_0 .net "ALUResult_o", 31 0, v0x7fffc8a97f50_0;  alias, 1 drivers
v0x7fffc8a981e0_0 .var "MemRead", 0 0;
v0x7fffc8a98280_0 .net "MemRead_i", 0 0, L_0x7fffc8ab73c0;  alias, 1 drivers
v0x7fffc8a98370_0 .net "MemRead_o", 0 0, v0x7fffc8a981e0_0;  alias, 1 drivers
v0x7fffc8a98440_0 .var "MemWrData", 31 0;
v0x7fffc8a984e0_0 .net "MemWrData_i", 31 0, v0x7fffc8a93900_0;  alias, 1 drivers
v0x7fffc8a985f0_0 .net "MemWrData_o", 31 0, L_0x7fffc8ab85d0;  alias, 1 drivers
v0x7fffc8a98740_0 .var "MemWrite", 0 0;
v0x7fffc8a987e0_0 .net "MemWrite_i", 0 0, L_0x7fffc8ab74c0;  alias, 1 drivers
v0x7fffc8a988a0_0 .net "MemWrite_o", 0 0, L_0x7fffc8ab8460;  alias, 1 drivers
v0x7fffc8a98970_0 .var "MemtoReg", 0 0;
v0x7fffc8a98a10_0 .net "MemtoReg_i", 0 0, L_0x7fffc8ab7350;  alias, 1 drivers
v0x7fffc8a98ad0_0 .net "MemtoReg_o", 0 0, L_0x7fffc8ab8290;  alias, 1 drivers
v0x7fffc8a98b90_0 .var "RegDest", 4 0;
v0x7fffc8a98c70_0 .net "RegDest_i", 4 0, L_0x7fffc8ab79e0;  alias, 1 drivers
v0x7fffc8a98d60_0 .net "RegDest_o", 4 0, L_0x7fffc8ab86b0;  alias, 1 drivers
v0x7fffc8a98e20_0 .var "RegWrite", 0 0;
v0x7fffc8a98ee0_0 .net "RegWrite_i", 0 0, L_0x7fffc8ab72e0;  alias, 1 drivers
v0x7fffc8a98fa0_0 .net "RegWrite_o", 0 0, L_0x7fffc8ab7d70;  alias, 1 drivers
v0x7fffc8a99060_0 .net "clk", 0 0, v0x7fffc8aa39e0_0;  alias, 1 drivers
S_0x7fffc8a992e0 .scope module, "RegIDEX" "RegIDEX" 3 217, 16 1 0, S_0x7fffc8a43660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "RegWrite_i"
    .port_info 1 /INPUT 1 "MemtoReg_i"
    .port_info 2 /INPUT 1 "MemRead_i"
    .port_info 3 /INPUT 1 "MemWrite_i"
    .port_info 4 /INPUT 2 "ALUOp_i"
    .port_info 5 /INPUT 1 "ALUSrc_i"
    .port_info 6 /INPUT 32 "Rd1_i"
    .port_info 7 /INPUT 32 "Rd2_i"
    .port_info 8 /INPUT 32 "Imm_i"
    .port_info 9 /INPUT 10 "ALUCtrl_i"
    .port_info 10 /INPUT 5 "RegDest_i"
    .port_info 11 /INPUT 5 "Rs1_i"
    .port_info 12 /INPUT 5 "Rs2_i"
    .port_info 13 /OUTPUT 1 "RegWrite_o"
    .port_info 14 /OUTPUT 1 "MemtoReg_o"
    .port_info 15 /OUTPUT 1 "MemRead_o"
    .port_info 16 /OUTPUT 1 "MemWrite_o"
    .port_info 17 /OUTPUT 2 "ALUOp_o"
    .port_info 18 /OUTPUT 1 "ALUSrc_o"
    .port_info 19 /OUTPUT 32 "Rd1_o"
    .port_info 20 /OUTPUT 32 "Rd2_o"
    .port_info 21 /OUTPUT 32 "Imm_o"
    .port_info 22 /OUTPUT 10 "ALUCtrl_o"
    .port_info 23 /OUTPUT 5 "RegDest_o"
    .port_info 24 /OUTPUT 5 "Rs1_o"
    .port_info 25 /OUTPUT 5 "Rs2_o"
    .port_info 26 /INPUT 1 "clk"
L_0x7fffc8ab72e0 .functor BUFZ 1, v0x7fffc8a9af20_0, C4<0>, C4<0>, C4<0>;
L_0x7fffc8ab7350 .functor BUFZ 1, v0x7fffc8a9a550_0, C4<0>, C4<0>, C4<0>;
L_0x7fffc8ab73c0 .functor BUFZ 1, v0x7fffc8a9a130_0, C4<0>, C4<0>, C4<0>;
L_0x7fffc8ab74c0 .functor BUFZ 1, v0x7fffc8a9a340_0, C4<0>, C4<0>, C4<0>;
L_0x7fffc8ab7530 .functor BUFZ 2, v0x7fffc8a999f0_0, C4<00>, C4<00>, C4<00>;
L_0x7fffc8ab76e0 .functor BUFZ 32, v0x7fffc8a9a790_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fffc8ab7750 .functor BUFZ 32, v0x7fffc8a9a9e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fffc8ab7910 .functor BUFZ 10, v0x7fffc8a99740_0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
L_0x7fffc8ab79e0 .functor BUFZ 5, v0x7fffc8a9ac70_0, C4<00000>, C4<00000>, C4<00000>;
L_0x7fffc8ab7ae0 .functor BUFZ 5, v0x7fffc8a9b150_0, C4<00000>, C4<00000>, C4<00000>;
L_0x7fffc8ab7bc0 .functor BUFZ 5, v0x7fffc8a9b3b0_0, C4<00000>, C4<00000>, C4<00000>;
v0x7fffc8a99740_0 .var "ALUCtrl", 9 0;
v0x7fffc8a99840_0 .net "ALUCtrl_i", 9 0, L_0x7fffc8ab7de0;  1 drivers
v0x7fffc8a99920_0 .net "ALUCtrl_o", 9 0, L_0x7fffc8ab7910;  alias, 1 drivers
v0x7fffc8a999f0_0 .var "ALUOp", 1 0;
v0x7fffc8a99ab0_0 .net "ALUOp_i", 1 0, L_0x7fffc8ab4f10;  alias, 1 drivers
v0x7fffc8a99bc0_0 .net "ALUOp_o", 1 0, L_0x7fffc8ab7530;  alias, 1 drivers
v0x7fffc8a99c90_0 .var "ALUSrc", 0 0;
v0x7fffc8a99d30_0 .net "ALUSrc_i", 0 0, L_0x7fffc8ab4f80;  alias, 1 drivers
v0x7fffc8a99e00_0 .net "ALUSrc_o", 0 0, v0x7fffc8a99c90_0;  alias, 1 drivers
v0x7fffc8a99ed0_0 .var "Imm", 31 0;
v0x7fffc8a99f70_0 .net "Imm_i", 31 0, v0x7fffc8a94f90_0;  alias, 1 drivers
v0x7fffc8a9a060_0 .net "Imm_o", 31 0, v0x7fffc8a99ed0_0;  alias, 1 drivers
v0x7fffc8a9a130_0 .var "MemRead", 0 0;
v0x7fffc8a9a1d0_0 .net "MemRead_i", 0 0, L_0x7fffc8ab5160;  alias, 1 drivers
v0x7fffc8a9a2a0_0 .net "MemRead_o", 0 0, L_0x7fffc8ab73c0;  alias, 1 drivers
v0x7fffc8a9a340_0 .var "MemWrite", 0 0;
v0x7fffc8a9a3e0_0 .net "MemWrite_i", 0 0, L_0x7fffc8ab51d0;  alias, 1 drivers
v0x7fffc8a9a480_0 .net "MemWrite_o", 0 0, L_0x7fffc8ab74c0;  alias, 1 drivers
v0x7fffc8a9a550_0 .var "MemtoReg", 0 0;
v0x7fffc8a9a5f0_0 .net "MemtoReg_i", 0 0, L_0x7fffc8ab5280;  alias, 1 drivers
v0x7fffc8a9a6c0_0 .net "MemtoReg_o", 0 0, L_0x7fffc8ab7350;  alias, 1 drivers
v0x7fffc8a9a790_0 .var "Rd1", 31 0;
v0x7fffc8a9a830_0 .net "Rd1_i", 31 0, L_0x7fffc8ab6510;  alias, 1 drivers
v0x7fffc8a9a8f0_0 .net "Rd1_o", 31 0, L_0x7fffc8ab76e0;  alias, 1 drivers
v0x7fffc8a9a9e0_0 .var "Rd2", 31 0;
v0x7fffc8a9aaa0_0 .net "Rd2_i", 31 0, L_0x7fffc8ab6c60;  alias, 1 drivers
v0x7fffc8a9ab80_0 .net "Rd2_o", 31 0, L_0x7fffc8ab7750;  alias, 1 drivers
v0x7fffc8a9ac70_0 .var "RegDest", 4 0;
v0x7fffc8a9ad30_0 .net "RegDest_i", 4 0, L_0x7fffc8ab7eb0;  1 drivers
v0x7fffc8a9ae10_0 .net "RegDest_o", 4 0, L_0x7fffc8ab79e0;  alias, 1 drivers
v0x7fffc8a9af20_0 .var "RegWrite", 0 0;
v0x7fffc8a9afe0_0 .net8 "RegWrite_i", 0 0, RS_0x7f52eca006d8;  alias, 2 drivers
v0x7fffc8a9b080_0 .net "RegWrite_o", 0 0, L_0x7fffc8ab72e0;  alias, 1 drivers
v0x7fffc8a9b150_0 .var "Rs1", 4 0;
v0x7fffc8a9b1f0_0 .net "Rs1_i", 4 0, L_0x7fffc8ab7fd0;  1 drivers
v0x7fffc8a9b2d0_0 .net "Rs1_o", 4 0, L_0x7fffc8ab7ae0;  alias, 1 drivers
v0x7fffc8a9b3b0_0 .var "Rs2", 4 0;
v0x7fffc8a9b490_0 .net "Rs2_i", 4 0, L_0x7fffc8ab8070;  1 drivers
v0x7fffc8a9b570_0 .net "Rs2_o", 4 0, L_0x7fffc8ab7bc0;  alias, 1 drivers
v0x7fffc8a9b650_0 .net "clk", 0 0, v0x7fffc8aa39e0_0;  alias, 1 drivers
S_0x7fffc8a9bb30 .scope module, "RegIFID" "RegIFID" 3 207, 17 1 0, S_0x7fffc8a43660;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_i"
    .port_info 1 /INPUT 32 "pc_i"
    .port_info 2 /OUTPUT 32 "instr_o"
    .port_info 3 /OUTPUT 32 "pc_o"
    .port_info 4 /INPUT 1 "stall"
    .port_info 5 /INPUT 1 "flush"
    .port_info 6 /INPUT 1 "clk"
v0x7fffc8a9bdb0_0 .net "clk", 0 0, v0x7fffc8aa39e0_0;  alias, 1 drivers
v0x7fffc8a9be70_0 .net "flush", 0 0, L_0x7fffc8ab7270;  1 drivers
v0x7fffc8a9bf30_0 .var "instr", 31 0;
v0x7fffc8a9c020_0 .net "instr_i", 31 0, L_0x7fffc8ab5c30;  alias, 1 drivers
v0x7fffc8a9c110_0 .net "instr_o", 31 0, v0x7fffc8a9bf30_0;  alias, 1 drivers
v0x7fffc8a9c1b0_0 .var "pc", 31 0;
v0x7fffc8a9c270_0 .net "pc_i", 31 0, v0x7fffc8a96d30_0;  alias, 1 drivers
v0x7fffc8a9c330_0 .net "pc_o", 31 0, v0x7fffc8a9c1b0_0;  alias, 1 drivers
v0x7fffc8a9c410_0 .net "stall", 0 0, L_0x7fffc8a74340;  alias, 1 drivers
S_0x7fffc8a9c5e0 .scope module, "RegMEMWB" "RegMEMWB" 3 265, 18 1 0, S_0x7fffc8a43660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "RegWrite_i"
    .port_info 1 /INPUT 1 "MemtoReg_i"
    .port_info 2 /INPUT 32 "ALUResult_i"
    .port_info 3 /INPUT 32 "MemData_i"
    .port_info 4 /INPUT 5 "RegDest_i"
    .port_info 5 /OUTPUT 1 "RegWrite_o"
    .port_info 6 /OUTPUT 1 "MemtoReg_o"
    .port_info 7 /OUTPUT 32 "ALUResult_o"
    .port_info 8 /OUTPUT 32 "MemData_o"
    .port_info 9 /OUTPUT 5 "RegDest_o"
    .port_info 10 /INPUT 1 "clk"
v0x7fffc8a9c870_0 .var "ALUResult", 31 0;
v0x7fffc8a9c970_0 .net "ALUResult_i", 31 0, v0x7fffc8a97f50_0;  alias, 1 drivers
v0x7fffc8a9cac0_0 .net "ALUResult_o", 31 0, v0x7fffc8a9c870_0;  alias, 1 drivers
v0x7fffc8a9cbc0_0 .var "MemData", 31 0;
v0x7fffc8a9cc80_0 .net "MemData_i", 31 0, L_0x7fffc8ab5770;  alias, 1 drivers
v0x7fffc8a9cd40_0 .net "MemData_o", 31 0, v0x7fffc8a9cbc0_0;  alias, 1 drivers
v0x7fffc8a9ce10_0 .var "MemtoReg", 0 0;
v0x7fffc8a9ceb0_0 .net "MemtoReg_i", 0 0, L_0x7fffc8ab8290;  alias, 1 drivers
v0x7fffc8a9cf80_0 .net "MemtoReg_o", 0 0, v0x7fffc8a9ce10_0;  alias, 1 drivers
v0x7fffc8a9d0e0_0 .var "RegDest", 4 0;
v0x7fffc8a9d180_0 .net "RegDest_i", 4 0, L_0x7fffc8ab86b0;  alias, 1 drivers
v0x7fffc8a9d270_0 .net "RegDest_o", 4 0, v0x7fffc8a9d0e0_0;  alias, 1 drivers
v0x7fffc8a9d330_0 .var "RegWrite", 0 0;
v0x7fffc8a9d3f0_0 .net "RegWrite_i", 0 0, L_0x7fffc8ab7d70;  alias, 1 drivers
v0x7fffc8a9d4c0_0 .net "RegWrite_o", 0 0, v0x7fffc8a9d330_0;  alias, 1 drivers
v0x7fffc8a9d560_0 .net "clk", 0 0, v0x7fffc8aa39e0_0;  alias, 1 drivers
S_0x7fffc8a9d760 .scope module, "Registers" "Registers" 3 196, 19 1 0, S_0x7fffc8a43660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 5 "RS1addr_i"
    .port_info 2 /INPUT 5 "RS2addr_i"
    .port_info 3 /INPUT 5 "RDaddr_i"
    .port_info 4 /INPUT 32 "RDdata_i"
    .port_info 5 /INPUT 1 "RegWrite_i"
    .port_info 6 /OUTPUT 32 "RS1data_o"
    .port_info 7 /OUTPUT 32 "RS2data_o"
L_0x7fffc8ab6120 .functor AND 1, L_0x7fffc8ab5ff0, v0x7fffc8a9d330_0, C4<1>, C4<1>;
L_0x7fffc8ab6190 .functor AND 1, L_0x7fffc8ab5ec0, L_0x7fffc8ab6120, C4<1>, C4<1>;
L_0x7fffc8ab6810 .functor AND 1, L_0x7fffc8ab6720, v0x7fffc8a9d330_0, C4<1>, C4<1>;
L_0x7fffc8ab68d0 .functor AND 1, L_0x7fffc8ab6640, L_0x7fffc8ab6810, C4<1>, C4<1>;
v0x7fffc8a9da00_0 .net "RDaddr_i", 4 0, v0x7fffc8a9d0e0_0;  alias, 1 drivers
v0x7fffc8a9db10_0 .net "RDdata_i", 31 0, L_0x7fffc8ab5e20;  alias, 1 drivers
v0x7fffc8a9dbb0_0 .net "RS1addr_i", 4 0, L_0x7fffc8ab6df0;  1 drivers
v0x7fffc8a9dca0_0 .net "RS1data_o", 31 0, L_0x7fffc8ab6510;  alias, 1 drivers
v0x7fffc8a9dd90_0 .net "RS2addr_i", 4 0, L_0x7fffc8ab6ee0;  1 drivers
v0x7fffc8a9dea0_0 .net "RS2data_o", 31 0, L_0x7fffc8ab6c60;  alias, 1 drivers
v0x7fffc8a9df60_0 .net "RegWrite_i", 0 0, v0x7fffc8a9d330_0;  alias, 1 drivers
v0x7fffc8a9e030_0 .net *"_s0", 0 0, L_0x7fffc8ab5ec0;  1 drivers
v0x7fffc8a9e0d0_0 .net *"_s10", 31 0, L_0x7fffc8ab6250;  1 drivers
v0x7fffc8a9e220_0 .net *"_s12", 6 0, L_0x7fffc8ab62f0;  1 drivers
L_0x7f52ec9b0258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffc8a9e300_0 .net *"_s15", 1 0, L_0x7f52ec9b0258;  1 drivers
v0x7fffc8a9e3e0_0 .net *"_s18", 0 0, L_0x7fffc8ab6640;  1 drivers
L_0x7f52ec9b0210 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x7fffc8a9e4a0_0 .net *"_s2", 0 0, L_0x7f52ec9b0210;  1 drivers
L_0x7f52ec9b02a0 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x7fffc8a9e580_0 .net *"_s20", 0 0, L_0x7f52ec9b02a0;  1 drivers
v0x7fffc8a9e660_0 .net *"_s22", 0 0, L_0x7fffc8ab6720;  1 drivers
v0x7fffc8a9e720_0 .net *"_s24", 0 0, L_0x7fffc8ab6810;  1 drivers
v0x7fffc8a9e7e0_0 .net *"_s26", 0 0, L_0x7fffc8ab68d0;  1 drivers
v0x7fffc8a9e9b0_0 .net *"_s28", 31 0, L_0x7fffc8ab69e0;  1 drivers
v0x7fffc8a9ea90_0 .net *"_s30", 6 0, L_0x7fffc8ab6ad0;  1 drivers
L_0x7f52ec9b02e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffc8a9eb70_0 .net *"_s33", 1 0, L_0x7f52ec9b02e8;  1 drivers
v0x7fffc8a9ec50_0 .net *"_s4", 0 0, L_0x7fffc8ab5ff0;  1 drivers
v0x7fffc8a9ed10_0 .net *"_s6", 0 0, L_0x7fffc8ab6120;  1 drivers
v0x7fffc8a9edd0_0 .net *"_s8", 0 0, L_0x7fffc8ab6190;  1 drivers
v0x7fffc8a9ee90_0 .net "clk_i", 0 0, v0x7fffc8aa39e0_0;  alias, 1 drivers
v0x7fffc8a9ef30 .array/s "register", 31 0, 31 0;
L_0x7fffc8ab5ec0 .cmp/eq 5, L_0x7fffc8ab6df0, v0x7fffc8a9d0e0_0;
L_0x7fffc8ab5ff0 .cmp/nee 1, v0x7fffc8a9d330_0, L_0x7f52ec9b0210;
L_0x7fffc8ab6250 .array/port v0x7fffc8a9ef30, L_0x7fffc8ab62f0;
L_0x7fffc8ab62f0 .concat [ 5 2 0 0], L_0x7fffc8ab6df0, L_0x7f52ec9b0258;
L_0x7fffc8ab6510 .functor MUXZ 32, L_0x7fffc8ab6250, L_0x7fffc8ab5e20, L_0x7fffc8ab6190, C4<>;
L_0x7fffc8ab6640 .cmp/eq 5, L_0x7fffc8ab6ee0, v0x7fffc8a9d0e0_0;
L_0x7fffc8ab6720 .cmp/nee 1, v0x7fffc8a9d330_0, L_0x7f52ec9b02a0;
L_0x7fffc8ab69e0 .array/port v0x7fffc8a9ef30, L_0x7fffc8ab6ad0;
L_0x7fffc8ab6ad0 .concat [ 5 2 0 0], L_0x7fffc8ab6ee0, L_0x7f52ec9b02e8;
L_0x7fffc8ab6c60 .functor MUXZ 32, L_0x7fffc8ab69e0, L_0x7fffc8ab5e20, L_0x7fffc8ab68d0, C4<>;
S_0x7fffc8a9f0f0 .scope module, "forwarding_unit" "Forwarding_Unit" 3 93, 20 1 0, S_0x7fffc8a43660;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "EX_Rs1_i"
    .port_info 1 /INPUT 5 "EX_Rs2_i"
    .port_info 2 /INPUT 5 "WB_RegDest_i"
    .port_info 3 /INPUT 1 "WB_RegWrite_i"
    .port_info 4 /INPUT 5 "MEM_Rd_i"
    .port_info 5 /INPUT 1 "MEM_RegWrite_i"
    .port_info 6 /OUTPUT 2 "forwardA_o"
    .port_info 7 /OUTPUT 2 "forwardB_o"
L_0x7fffc8aa47e0 .functor BUFZ 2, v0x7fffc8a9fa10_0, C4<00>, C4<00>, C4<00>;
L_0x7fffc8aa4850 .functor BUFZ 2, v0x7fffc8a9fbb0_0, C4<00>, C4<00>, C4<00>;
v0x7fffc8a9f3f0_0 .net "EX_Rs1_i", 4 0, L_0x7fffc8ab7ae0;  alias, 1 drivers
v0x7fffc8a9f500_0 .net "EX_Rs2_i", 4 0, L_0x7fffc8ab7bc0;  alias, 1 drivers
v0x7fffc8a9f5d0_0 .net "MEM_Rd_i", 4 0, L_0x7fffc8ab86b0;  alias, 1 drivers
v0x7fffc8a9f6f0_0 .net "MEM_RegWrite_i", 0 0, L_0x7fffc8ab7d70;  alias, 1 drivers
v0x7fffc8a9f7e0_0 .net "WB_RegDest_i", 4 0, v0x7fffc8a9d0e0_0;  alias, 1 drivers
v0x7fffc8a9f920_0 .net "WB_RegWrite_i", 0 0, v0x7fffc8a9d330_0;  alias, 1 drivers
v0x7fffc8a9fa10_0 .var "forwardA", 1 0;
v0x7fffc8a9faf0_0 .net "forwardA_o", 1 0, L_0x7fffc8aa47e0;  alias, 1 drivers
v0x7fffc8a9fbb0_0 .var "forwardB", 1 0;
v0x7fffc8a9fc70_0 .net "forwardB_o", 1 0, L_0x7fffc8aa4850;  alias, 1 drivers
E_0x7fffc8a96970/0 .event edge, v0x7fffc8a98fa0_0, v0x7fffc8a98d60_0, v0x7fffc8a9b2d0_0, v0x7fffc8a9d4c0_0;
E_0x7fffc8a96970/1 .event edge, v0x7fffc8a9d270_0, v0x7fffc8a9b570_0;
E_0x7fffc8a96970 .event/or E_0x7fffc8a96970/0, E_0x7fffc8a96970/1;
    .scope S_0x7fffc8a940c0;
T_0 ;
    %wait E_0x7fffc8a94340;
    %load/vec4 v0x7fffc8a943d0_0;
    %load/vec4 v0x7fffc8a944b0_0;
    %load/vec4 v0x7fffc8a94590_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fffc8a944b0_0;
    %load/vec4 v0x7fffc8a94650_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc8a94730_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc8a94b90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc8a948e0_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc8a94730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc8a94b90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc8a948e0_0, 0, 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7fffc8a9f0f0;
T_1 ;
    %wait E_0x7fffc8a96970;
    %load/vec4 v0x7fffc8a9f6f0_0;
    %load/vec4 v0x7fffc8a9f5d0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7fffc8a9f5d0_0;
    %load/vec4 v0x7fffc8a9f3f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fffc8a9fa10_0, 0, 2;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fffc8a9f920_0;
    %load/vec4 v0x7fffc8a9f7e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7fffc8a9f6f0_0;
    %load/vec4 v0x7fffc8a9f5d0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7fffc8a9f5d0_0;
    %load/vec4 v0x7fffc8a9f3f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %nor/r;
    %and;
    %load/vec4 v0x7fffc8a9f7e0_0;
    %load/vec4 v0x7fffc8a9f3f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fffc8a9fa10_0, 0, 2;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffc8a9fa10_0, 0, 2;
T_1.3 ;
T_1.1 ;
    %load/vec4 v0x7fffc8a9f6f0_0;
    %load/vec4 v0x7fffc8a9f5d0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7fffc8a9f5d0_0;
    %load/vec4 v0x7fffc8a9f500_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fffc8a9fbb0_0, 0, 2;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x7fffc8a9f920_0;
    %load/vec4 v0x7fffc8a9f7e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7fffc8a9f6f0_0;
    %load/vec4 v0x7fffc8a9f5d0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7fffc8a9f5d0_0;
    %load/vec4 v0x7fffc8a9f500_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %nor/r;
    %and;
    %load/vec4 v0x7fffc8a9f7e0_0;
    %load/vec4 v0x7fffc8a9f500_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fffc8a9fbb0_0, 0, 2;
    %jmp T_1.7;
T_1.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffc8a9fbb0_0, 0, 2;
T_1.7 ;
T_1.5 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fffc8a92c10;
T_2 ;
    %wait E_0x7fffc8a92e80;
    %load/vec4 v0x7fffc8a93440_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %jmp T_2.4;
T_2.0 ;
    %load/vec4 v0x7fffc8a93010_0;
    %store/vec4 v0x7fffc8a92f10_0, 0, 32;
    %jmp T_2.4;
T_2.1 ;
    %load/vec4 v0x7fffc8a930f0_0;
    %store/vec4 v0x7fffc8a92f10_0, 0, 32;
    %jmp T_2.4;
T_2.2 ;
    %load/vec4 v0x7fffc8a931b0_0;
    %store/vec4 v0x7fffc8a92f10_0, 0, 32;
    %jmp T_2.4;
T_2.3 ;
    %load/vec4 v0x7fffc8a93270_0;
    %store/vec4 v0x7fffc8a92f10_0, 0, 32;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7fffc8a93600;
T_3 ;
    %wait E_0x7fffc8a93870;
    %load/vec4 v0x7fffc8a93ee0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %jmp T_3.4;
T_3.0 ;
    %load/vec4 v0x7fffc8a93a00_0;
    %store/vec4 v0x7fffc8a93900_0, 0, 32;
    %jmp T_3.4;
T_3.1 ;
    %load/vec4 v0x7fffc8a93ae0_0;
    %store/vec4 v0x7fffc8a93900_0, 0, 32;
    %jmp T_3.4;
T_3.2 ;
    %load/vec4 v0x7fffc8a93be0_0;
    %store/vec4 v0x7fffc8a93900_0, 0, 32;
    %jmp T_3.4;
T_3.3 ;
    %load/vec4 v0x7fffc8a93cd0_0;
    %store/vec4 v0x7fffc8a93900_0, 0, 32;
    %jmp T_3.4;
T_3.4 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7fffc8a8f6e0;
T_4 ;
    %wait E_0x7fffc89c0b40;
    %load/vec4 v0x7fffc8a907d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %jmp T_4.2;
T_4.0 ;
    %load/vec4 v0x7fffc8a908a0_0;
    %dup/vec4;
    %pushi/vec4 7, 0, 10;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 10;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 10;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 10;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 256, 0, 10;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 10;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %jmp T_4.9;
T_4.3 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x7fffc8a90610_0, 0, 3;
    %jmp T_4.9;
T_4.4 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fffc8a90610_0, 0, 3;
    %jmp T_4.9;
T_4.5 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fffc8a90610_0, 0, 3;
    %jmp T_4.9;
T_4.6 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffc8a90610_0, 0, 3;
    %jmp T_4.9;
T_4.7 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7fffc8a90610_0, 0, 3;
    %jmp T_4.9;
T_4.8 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7fffc8a90610_0, 0, 3;
    %jmp T_4.9;
T_4.9 ;
    %pop/vec4 1;
    %jmp T_4.2;
T_4.1 ;
    %load/vec4 v0x7fffc8a908a0_0;
    %parti/s 3, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %jmp T_4.13;
T_4.10 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffc8a90610_0, 0, 3;
    %jmp T_4.13;
T_4.11 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x7fffc8a90610_0, 0, 3;
    %jmp T_4.13;
T_4.12 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffc8a90610_0, 0, 3;
    %jmp T_4.13;
T_4.13 ;
    %pop/vec4 1;
    %jmp T_4.2;
T_4.2 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fffc8a45e70;
T_5 ;
    %wait E_0x7fffc89c0900;
    %load/vec4 v0x7fffc8a7eb50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %jmp T_5.7;
T_5.0 ;
    %load/vec4 v0x7fffc8a8f3a0_0;
    %load/vec4 v0x7fffc8a8f480_0;
    %add;
    %store/vec4 v0x7fffc8a8f2c0_0, 0, 32;
    %jmp T_5.7;
T_5.1 ;
    %load/vec4 v0x7fffc8a8f3a0_0;
    %load/vec4 v0x7fffc8a8f480_0;
    %xor;
    %store/vec4 v0x7fffc8a8f2c0_0, 0, 32;
    %jmp T_5.7;
T_5.2 ;
    %load/vec4 v0x7fffc8a8f3a0_0;
    %ix/getv 4, v0x7fffc8a8f480_0;
    %shiftl 4;
    %store/vec4 v0x7fffc8a8f2c0_0, 0, 32;
    %jmp T_5.7;
T_5.3 ;
    %load/vec4 v0x7fffc8a8f3a0_0;
    %load/vec4 v0x7fffc8a8f480_0;
    %sub;
    %store/vec4 v0x7fffc8a8f2c0_0, 0, 32;
    %jmp T_5.7;
T_5.4 ;
    %load/vec4 v0x7fffc8a8f3a0_0;
    %load/vec4 v0x7fffc8a8f480_0;
    %mul;
    %store/vec4 v0x7fffc8a8f2c0_0, 0, 32;
    %jmp T_5.7;
T_5.5 ;
    %load/vec4 v0x7fffc8a8f3a0_0;
    %load/vec4 v0x7fffc8a8f480_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x7fffc8a8f2c0_0, 0, 32;
    %jmp T_5.7;
T_5.6 ;
    %load/vec4 v0x7fffc8a8f3a0_0;
    %load/vec4 v0x7fffc8a8f480_0;
    %and;
    %store/vec4 v0x7fffc8a8f2c0_0, 0, 32;
    %jmp T_5.7;
T_5.7 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7fffc8a90a00;
T_6 ;
    %wait E_0x7fffc89c0fc0;
    %load/vec4 v0x7fffc8a91990_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x7fffc8a91a50_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffc8a91000_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc8a91b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc8a911e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc8a91510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc8a91690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc8a91810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc8a91450_0, 0, 1;
    %jmp T_6.8;
T_6.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffc8a91000_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc8a911e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc8a91b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc8a91510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc8a91690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc8a91810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc8a91450_0, 0, 1;
    %jmp T_6.8;
T_6.3 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fffc8a91000_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc8a91b30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc8a911e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc8a91510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc8a91690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc8a91810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc8a91450_0, 0, 1;
    %jmp T_6.8;
T_6.4 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fffc8a91000_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc8a91b30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc8a911e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc8a91510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc8a91690_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc8a91810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc8a91450_0, 0, 1;
    %jmp T_6.8;
T_6.5 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fffc8a91000_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc8a91b30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc8a911e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc8a91510_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc8a91690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc8a91810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc8a91450_0, 0, 1;
    %jmp T_6.8;
T_6.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffc8a91000_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc8a91b30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc8a911e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc8a91510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc8a91690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc8a91810_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc8a91450_0, 0, 1;
    %jmp T_6.8;
T_6.8 ;
    %pop/vec4 1;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffc8a91000_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc8a91b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc8a911e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc8a91510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc8a91690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc8a91810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc8a91450_0, 0, 1;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7fffc8a91dd0;
T_7 ;
    %wait E_0x7fffc8a7e660;
    %load/vec4 v0x7fffc8a92110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x7fffc8a92890_0;
    %load/vec4 v0x7fffc8a92660_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffc8a92a50, 0, 4;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fffc8a94d70;
T_8 ;
    %wait E_0x7fffc8a94f10;
    %load/vec4 v0x7fffc8a95090_0;
    %parti/s 7, 0, 2;
    %cmpi/e 19, 0, 7;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x7fffc8a95090_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x7fffc8a95090_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fffc8a94f90_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x7fffc8a95090_0;
    %parti/s 7, 0, 2;
    %cmpi/e 3, 0, 7;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0x7fffc8a95090_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x7fffc8a95090_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fffc8a94f90_0, 0, 32;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x7fffc8a95090_0;
    %parti/s 7, 0, 2;
    %cmpi/e 35, 0, 7;
    %jmp/0xz  T_8.4, 4;
    %load/vec4 v0x7fffc8a95090_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x7fffc8a95090_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fffc8a95090_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fffc8a94f90_0, 0, 32;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x7fffc8a95090_0;
    %parti/s 7, 0, 2;
    %cmpi/e 99, 0, 7;
    %jmp/0xz  T_8.6, 4;
    %load/vec4 v0x7fffc8a95090_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x7fffc8a95090_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fffc8a95090_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fffc8a95090_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fffc8a95090_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fffc8a94f90_0, 0, 32;
    %jmp T_8.7;
T_8.6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffc8a94f90_0, 0, 32;
T_8.7 ;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7fffc8a967a0;
T_9 ;
    %wait E_0x7fffc8a96a50;
    %load/vec4 v0x7fffc8a96e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffc8a96d30_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x7fffc8a96ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x7fffc8a96ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x7fffc8a96c60_0;
    %assign/vec4 v0x7fffc8a96d30_0, 0;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x7fffc8a96d30_0;
    %assign/vec4 v0x7fffc8a96d30_0, 0;
T_9.5 ;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7fffc8a9d760;
T_10 ;
    %wait E_0x7fffc8a7e660;
    %load/vec4 v0x7fffc8a9df60_0;
    %load/vec4 v0x7fffc8a9da00_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x7fffc8a9db10_0;
    %load/vec4 v0x7fffc8a9da00_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffc8a9ef30, 0, 4;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7fffc8a9bb30;
T_11 ;
    %wait E_0x7fffc8a7e660;
    %load/vec4 v0x7fffc8a9be70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x7fffc8a9c410_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x7fffc8a9c020_0;
    %assign/vec4 v0x7fffc8a9bf30_0, 0;
    %load/vec4 v0x7fffc8a9c270_0;
    %assign/vec4 v0x7fffc8a9c1b0_0, 0;
T_11.2 ;
    %jmp T_11.1;
T_11.0 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffc8a9bf30_0, 0;
    %load/vec4 v0x7fffc8a9c270_0;
    %assign/vec4 v0x7fffc8a9c1b0_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x7fffc8a992e0;
T_12 ;
    %wait E_0x7fffc8a7e660;
    %load/vec4 v0x7fffc8a9afe0_0;
    %assign/vec4 v0x7fffc8a9af20_0, 0;
    %load/vec4 v0x7fffc8a9a5f0_0;
    %assign/vec4 v0x7fffc8a9a550_0, 0;
    %load/vec4 v0x7fffc8a9a1d0_0;
    %assign/vec4 v0x7fffc8a9a130_0, 0;
    %load/vec4 v0x7fffc8a9a3e0_0;
    %assign/vec4 v0x7fffc8a9a340_0, 0;
    %load/vec4 v0x7fffc8a99ab0_0;
    %assign/vec4 v0x7fffc8a999f0_0, 0;
    %load/vec4 v0x7fffc8a99d30_0;
    %assign/vec4 v0x7fffc8a99c90_0, 0;
    %load/vec4 v0x7fffc8a9a830_0;
    %assign/vec4 v0x7fffc8a9a790_0, 0;
    %load/vec4 v0x7fffc8a9aaa0_0;
    %assign/vec4 v0x7fffc8a9a9e0_0, 0;
    %load/vec4 v0x7fffc8a99f70_0;
    %assign/vec4 v0x7fffc8a99ed0_0, 0;
    %load/vec4 v0x7fffc8a99840_0;
    %assign/vec4 v0x7fffc8a99740_0, 0;
    %load/vec4 v0x7fffc8a9ad30_0;
    %assign/vec4 v0x7fffc8a9ac70_0, 0;
    %load/vec4 v0x7fffc8a9b1f0_0;
    %assign/vec4 v0x7fffc8a9b150_0, 0;
    %load/vec4 v0x7fffc8a9b490_0;
    %assign/vec4 v0x7fffc8a9b3b0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0x7fffc8a97c10;
T_13 ;
    %wait E_0x7fffc8a7e660;
    %load/vec4 v0x7fffc8a98ee0_0;
    %assign/vec4 v0x7fffc8a98e20_0, 0;
    %load/vec4 v0x7fffc8a98a10_0;
    %assign/vec4 v0x7fffc8a98970_0, 0;
    %load/vec4 v0x7fffc8a98280_0;
    %assign/vec4 v0x7fffc8a981e0_0, 0;
    %load/vec4 v0x7fffc8a987e0_0;
    %assign/vec4 v0x7fffc8a98740_0, 0;
    %load/vec4 v0x7fffc8a98050_0;
    %assign/vec4 v0x7fffc8a97f50_0, 0;
    %load/vec4 v0x7fffc8a984e0_0;
    %assign/vec4 v0x7fffc8a98440_0, 0;
    %load/vec4 v0x7fffc8a98c70_0;
    %assign/vec4 v0x7fffc8a98b90_0, 0;
    %jmp T_13;
    .thread T_13;
    .scope S_0x7fffc8a9c5e0;
T_14 ;
    %wait E_0x7fffc8a7e660;
    %load/vec4 v0x7fffc8a9d3f0_0;
    %assign/vec4 v0x7fffc8a9d330_0, 0;
    %load/vec4 v0x7fffc8a9ceb0_0;
    %assign/vec4 v0x7fffc8a9ce10_0, 0;
    %load/vec4 v0x7fffc8a9c970_0;
    %assign/vec4 v0x7fffc8a9c870_0, 0;
    %load/vec4 v0x7fffc8a9cc80_0;
    %assign/vec4 v0x7fffc8a9cbc0_0, 0;
    %load/vec4 v0x7fffc8a9d180_0;
    %assign/vec4 v0x7fffc8a9d0e0_0, 0;
    %jmp T_14;
    .thread T_14;
    .scope S_0x7fffc8a43660;
T_15 ;
    %wait E_0x7fffc89c1720;
    %load/vec4 v0x7fffc8a9fe10_0;
    %load/vec4 v0x7fffc8aa1810_0;
    %load/vec4 v0x7fffc8aa1920_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v0x7fffc8aa1170_0, 0, 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x7fffc8a456f0;
T_16 ;
    %delay 25, 0;
    %load/vec4 v0x7fffc8aa39e0_0;
    %inv;
    %store/vec4 v0x7fffc8aa39e0_0, 0, 1;
    %jmp T_16;
    .thread T_16;
    .scope S_0x7fffc8a456f0;
T_17 ;
    %vpi_call 2 21 "$dumpfile", "CPU.vcd" {0 0 0};
    %vpi_call 2 22 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffc8aa3c80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffc8aa4010_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffc8aa3d20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffc8aa3e50_0, 0, 32;
T_17.0 ;
    %load/vec4 v0x7fffc8aa3e50_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_17.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7fffc8aa3e50_0;
    %store/vec4a v0x7fffc8a95aa0, 4, 0;
    %load/vec4 v0x7fffc8aa3e50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffc8aa3e50_0, 0, 32;
    %jmp T_17.0;
T_17.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffc8aa3e50_0, 0, 32;
T_17.2 ;
    %load/vec4 v0x7fffc8aa3e50_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_17.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7fffc8aa3e50_0;
    %store/vec4a v0x7fffc8a92a50, 4, 0;
    %load/vec4 v0x7fffc8aa3e50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffc8aa3e50_0, 0, 32;
    %jmp T_17.2;
T_17.3 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffc8a92a50, 4, 0;
    %pushi/vec4 6, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffc8a92a50, 4, 0;
    %pushi/vec4 10, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffc8a92a50, 4, 0;
    %pushi/vec4 18, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffc8a92a50, 4, 0;
    %pushi/vec4 29, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffc8a92a50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffc8aa3e50_0, 0, 32;
T_17.4 ;
    %load/vec4 v0x7fffc8aa3e50_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_17.5, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7fffc8aa3e50_0;
    %store/vec4a v0x7fffc8a9ef30, 4, 0;
    %load/vec4 v0x7fffc8aa3e50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffc8aa3e50_0, 0, 32;
    %jmp T_17.4;
T_17.5 ;
    %pushi/vec4 4294967272, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffc8a9ef30, 4, 0;
    %pushi/vec4 4294967271, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffc8a9ef30, 4, 0;
    %pushi/vec4 4294967270, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffc8a9ef30, 4, 0;
    %pushi/vec4 4294967269, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffc8a9ef30, 4, 0;
    %pushi/vec4 56, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffc8a9ef30, 4, 0;
    %pushi/vec4 58, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffc8a9ef30, 4, 0;
    %pushi/vec4 60, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffc8a9ef30, 4, 0;
    %pushi/vec4 62, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffc8a9ef30, 4, 0;
    %vpi_call 2 62 "$readmemb", "testcases/instruction_1.txt", v0x7fffc8a95aa0 {0 0 0};
    %vpi_func 2 66 "$fopen" 32, "output_1_mine.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v0x7fffc8aa3f30_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc8aa39e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc8aa3a80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc8aa3b90_0, 0, 1;
    %delay 12, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc8aa3a80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc8aa3b90_0, 0, 1;
    %end;
    .thread T_17;
    .scope S_0x7fffc8a456f0;
T_18 ;
    %wait E_0x7fffc8a7e660;
    %load/vec4 v0x7fffc8aa3c80_0;
    %cmpi/e 64, 0, 32;
    %jmp/0xz  T_18.0, 4;
    %vpi_call 2 81 "$finish" {0 0 0};
T_18.0 ;
    %load/vec4 v0x7fffc8a94a40_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fffc8a91340_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x7fffc8aa4010_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffc8aa4010_0, 0, 32;
T_18.2 ;
    %load/vec4 v0x7fffc8aa1170_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_18.4, 4;
    %load/vec4 v0x7fffc8aa3d20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffc8aa3d20_0, 0, 32;
T_18.4 ;
    %vpi_call 2 89 "$fdisplay", v0x7fffc8aa3f30_0, "cycle = %d, Start = %0d, Stall = %0d, Flush = %0d\012PC = %d", v0x7fffc8aa3c80_0, v0x7fffc8aa3b90_0, v0x7fffc8aa4010_0, v0x7fffc8aa3d20_0, v0x7fffc8a96d30_0 {0 0 0};
    %vpi_call 2 93 "$fdisplay", v0x7fffc8aa3f30_0, "Registers" {0 0 0};
    %vpi_call 2 94 "$fdisplay", v0x7fffc8aa3f30_0, "x0 = %10d, x8  = %10d, x16 = %10d, x24 = %10d", &A<v0x7fffc8a9ef30, 0>, &A<v0x7fffc8a9ef30, 8>, &A<v0x7fffc8a9ef30, 16>, &A<v0x7fffc8a9ef30, 24> {0 0 0};
    %vpi_call 2 95 "$fdisplay", v0x7fffc8aa3f30_0, "x1 = %10d, x9  = %10d, x17 = %10d, x25 = %10d", &A<v0x7fffc8a9ef30, 1>, &A<v0x7fffc8a9ef30, 9>, &A<v0x7fffc8a9ef30, 17>, &A<v0x7fffc8a9ef30, 25> {0 0 0};
    %vpi_call 2 96 "$fdisplay", v0x7fffc8aa3f30_0, "x2 = %10d, x10 = %10d, x18 = %10d, x26 = %10d", &A<v0x7fffc8a9ef30, 2>, &A<v0x7fffc8a9ef30, 10>, &A<v0x7fffc8a9ef30, 18>, &A<v0x7fffc8a9ef30, 26> {0 0 0};
    %vpi_call 2 97 "$fdisplay", v0x7fffc8aa3f30_0, "x3 = %10d, x11 = %10d, x19 = %10d, x27 = %10d", &A<v0x7fffc8a9ef30, 3>, &A<v0x7fffc8a9ef30, 11>, &A<v0x7fffc8a9ef30, 19>, &A<v0x7fffc8a9ef30, 27> {0 0 0};
    %vpi_call 2 98 "$fdisplay", v0x7fffc8aa3f30_0, "x4 = %10d, x12 = %10d, x20 = %10d, x28 = %10d", &A<v0x7fffc8a9ef30, 4>, &A<v0x7fffc8a9ef30, 12>, &A<v0x7fffc8a9ef30, 20>, &A<v0x7fffc8a9ef30, 28> {0 0 0};
    %vpi_call 2 99 "$fdisplay", v0x7fffc8aa3f30_0, "x5 = %10d, x13 = %10d, x21 = %10d, x29 = %10d", &A<v0x7fffc8a9ef30, 5>, &A<v0x7fffc8a9ef30, 13>, &A<v0x7fffc8a9ef30, 21>, &A<v0x7fffc8a9ef30, 29> {0 0 0};
    %vpi_call 2 100 "$fdisplay", v0x7fffc8aa3f30_0, "x6 = %10d, x14 = %10d, x22 = %10d, x30 = %10d", &A<v0x7fffc8a9ef30, 6>, &A<v0x7fffc8a9ef30, 14>, &A<v0x7fffc8a9ef30, 22>, &A<v0x7fffc8a9ef30, 30> {0 0 0};
    %vpi_call 2 101 "$fdisplay", v0x7fffc8aa3f30_0, "x7 = %10d, x15 = %10d, x23 = %10d, x31 = %10d", &A<v0x7fffc8a9ef30, 7>, &A<v0x7fffc8a9ef30, 15>, &A<v0x7fffc8a9ef30, 23>, &A<v0x7fffc8a9ef30, 31> {0 0 0};
    %vpi_call 2 105 "$fdisplay", v0x7fffc8aa3f30_0, "Data Memory: 0x00 = %10d", &A<v0x7fffc8a92a50, 0> {0 0 0};
    %vpi_call 2 106 "$fdisplay", v0x7fffc8aa3f30_0, "Data Memory: 0x04 = %10d", &A<v0x7fffc8a92a50, 1> {0 0 0};
    %vpi_call 2 107 "$fdisplay", v0x7fffc8aa3f30_0, "Data Memory: 0x08 = %10d", &A<v0x7fffc8a92a50, 2> {0 0 0};
    %vpi_call 2 108 "$fdisplay", v0x7fffc8aa3f30_0, "Data Memory: 0x0C = %10d", &A<v0x7fffc8a92a50, 3> {0 0 0};
    %vpi_call 2 109 "$fdisplay", v0x7fffc8aa3f30_0, "Data Memory: 0x10 = %10d", &A<v0x7fffc8a92a50, 4> {0 0 0};
    %vpi_call 2 110 "$fdisplay", v0x7fffc8aa3f30_0, "Data Memory: 0x14 = %10d", &A<v0x7fffc8a92a50, 5> {0 0 0};
    %vpi_call 2 111 "$fdisplay", v0x7fffc8aa3f30_0, "Data Memory: 0x18 = %10d", &A<v0x7fffc8a92a50, 6> {0 0 0};
    %vpi_call 2 112 "$fdisplay", v0x7fffc8aa3f30_0, "Data Memory: 0x1C = %10d", &A<v0x7fffc8a92a50, 7> {0 0 0};
    %vpi_call 2 114 "$fdisplay", v0x7fffc8aa3f30_0, "\012" {0 0 0};
    %load/vec4 v0x7fffc8aa3c80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffc8aa3c80_0, 0, 32;
    %jmp T_18;
    .thread T_18;
# The file index is used to find the file name in the following table.
:file_names 21;
    "N/A";
    "<interactive>";
    "testbench.v";
    "CPU.v";
    "ALU.v";
    "ALU_Control.v";
    "Control.v";
    "Data_Memory.v";
    "MUX32_2.v";
    "Hazard_Detection.v";
    "ImmGen.v";
    "Instruction_Memory.v";
    "MUX32.v";
    "PC.v";
    "Adder.v";
    "RegEXMEM.v";
    "RegIDEX.v";
    "RegIFID.v";
    "RegMEMWB.v";
    "Registers.v";
    "Forwarding_Unit.v";
