<stg><name>transfer</name>


<trans_list>

<trans id="57" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="58" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="59" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="60" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="61" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="62" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="63" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="64" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="65" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="66" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="67" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="68" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="69" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="70" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="71" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="72" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="73" from="17" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:2  %dma_addr = getelementptr inbounds i32* %dma, i64 276299794

]]></Node>
<StgValue><ssdm name="dma_addr"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %dma_addr_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %dma_addr, i32 1) nounwind

]]></Node>
<StgValue><ssdm name="dma_addr_req"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %addr_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %addr) nounwind

]]></Node>
<StgValue><ssdm name="addr_read"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
:4  call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %dma_addr, i32 %addr_read, i4 -1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:6  %dma_addr_1 = getelementptr inbounds i32* %dma, i64 276299788

]]></Node>
<StgValue><ssdm name="dma_addr_1"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7  %dma_addr_1_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %dma_addr_1, i32 1) nounwind

]]></Node>
<StgValue><ssdm name="dma_addr_1_req"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="24" st_id="3" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:5  %dma_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %dma_addr) nounwind

]]></Node>
<StgValue><ssdm name="dma_addr_resp"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
:8  call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %dma_addr_1, i32 1, i4 -1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:10  %dma_addr_2 = getelementptr inbounds i32* %dma, i64 276299798

]]></Node>
<StgValue><ssdm name="dma_addr_2"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:11  %dma_addr_2_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %dma_addr_2, i32 1) nounwind

]]></Node>
<StgValue><ssdm name="dma_addr_2_req"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="28" st_id="4" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:5  %dma_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %dma_addr) nounwind

]]></Node>
<StgValue><ssdm name="dma_addr_resp"/></StgValue>
</operation>

<operation id="29" st_id="4" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:9  %dma_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %dma_addr_1) nounwind

]]></Node>
<StgValue><ssdm name="dma_addr_1_resp"/></StgValue>
</operation>

<operation id="30" st_id="4" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
:12  call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %dma_addr_2, i32 768, i4 -1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="31" st_id="5" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:5  %dma_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %dma_addr) nounwind

]]></Node>
<StgValue><ssdm name="dma_addr_resp"/></StgValue>
</operation>

<operation id="32" st_id="5" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:9  %dma_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %dma_addr_1) nounwind

]]></Node>
<StgValue><ssdm name="dma_addr_1_resp"/></StgValue>
</operation>

<operation id="33" st_id="5" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:13  %dma_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %dma_addr_2) nounwind

]]></Node>
<StgValue><ssdm name="dma_addr_2_resp"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="34" st_id="6" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:5  %dma_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %dma_addr) nounwind

]]></Node>
<StgValue><ssdm name="dma_addr_resp"/></StgValue>
</operation>

<operation id="35" st_id="6" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:9  %dma_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %dma_addr_1) nounwind

]]></Node>
<StgValue><ssdm name="dma_addr_1_resp"/></StgValue>
</operation>

<operation id="36" st_id="6" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:13  %dma_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %dma_addr_2) nounwind

]]></Node>
<StgValue><ssdm name="dma_addr_2_resp"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="37" st_id="7" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:5  %dma_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %dma_addr) nounwind

]]></Node>
<StgValue><ssdm name="dma_addr_resp"/></StgValue>
</operation>

<operation id="38" st_id="7" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:9  %dma_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %dma_addr_1) nounwind

]]></Node>
<StgValue><ssdm name="dma_addr_1_resp"/></StgValue>
</operation>

<operation id="39" st_id="7" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:13  %dma_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %dma_addr_2) nounwind

]]></Node>
<StgValue><ssdm name="dma_addr_2_resp"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="40" st_id="8" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:9  %dma_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %dma_addr_1) nounwind

]]></Node>
<StgValue><ssdm name="dma_addr_1_resp"/></StgValue>
</operation>

<operation id="41" st_id="8" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:13  %dma_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %dma_addr_2) nounwind

]]></Node>
<StgValue><ssdm name="dma_addr_2_resp"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="42" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecInterface(i32* %dma, [6 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 1, [1 x i8]* @p_str1, [4 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="43" st_id="9" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:13  %dma_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %dma_addr_2) nounwind

]]></Node>
<StgValue><ssdm name="dma_addr_2_resp"/></StgValue>
</operation>

<operation id="44" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:14  %dma_addr_3 = getelementptr inbounds i32* %dma, i64 276299789

]]></Node>
<StgValue><ssdm name="dma_addr_3"/></StgValue>
</operation>

<operation id="45" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="46" st_id="10" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge:0  %dma_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %dma_addr_3, i32 1) nounwind

]]></Node>
<StgValue><ssdm name="dma_load_req"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="47" st_id="11" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge:0  %dma_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %dma_addr_3, i32 1) nounwind

]]></Node>
<StgValue><ssdm name="dma_load_req"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="48" st_id="12" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge:0  %dma_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %dma_addr_3, i32 1) nounwind

]]></Node>
<StgValue><ssdm name="dma_load_req"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="49" st_id="13" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge:0  %dma_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %dma_addr_3, i32 1) nounwind

]]></Node>
<StgValue><ssdm name="dma_load_req"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="50" st_id="14" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge:0  %dma_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %dma_addr_3, i32 1) nounwind

]]></Node>
<StgValue><ssdm name="dma_load_req"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="51" st_id="15" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge:0  %dma_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %dma_addr_3, i32 1) nounwind

]]></Node>
<StgValue><ssdm name="dma_load_req"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="52" st_id="16" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge:0  %dma_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %dma_addr_3, i32 1) nounwind

]]></Node>
<StgValue><ssdm name="dma_load_req"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="53" st_id="17" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1  %dma_addr_3_read = call i32 @_ssdm_op_Read.m_axi.volatile.i32P(i32* %dma_addr_3) nounwind

]]></Node>
<StgValue><ssdm name="dma_addr_3_read"/></StgValue>
</operation>

<operation id="54" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge:2  %tmp = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %dma_addr_3_read, i32 1)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="55" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:3  br i1 %tmp, label %1, label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="56" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
