<?xml version='1.0'?>
<!DOCTYPE scifi_configurations>

<scifi_configurations>
  <SMB>
    <info>
      <version>3</version>
      <partsDB>
	<PN>0433</PN>
	<LOT>0001</LOT>
	<ITEM>000003</ITEM>
	<SN>3.0-005</SN>
      </partsDB>
      <n_mutrig/>
      <good_mutrig_mask/>
      <bad_mutrig_mask/>
      <comment/>
    </info>
    <mutrig>
      <index>0</index>
      <parameters>
	<Header>
	  <gen_idle>1</gen_idle>
	  <sync_ch_rst>1</sync_ch_rst>
	  <ext_trig_mode>0</ext_trig_mode>
	  <ext_trig_endtime_sign>0</ext_trig_endtime_sign>
	  <ext_trig_offset>0</ext_trig_offset>
	  <ext_trig_endtime>0</ext_trig_endtime>
	  <ms_limits>0</ms_limits>
	  <ms_switch_sel>0</ms_switch_sel>
	  <ms_debug>0</ms_debug>
	  <tx_mode>4</tx_mode>
	  <pll_setcoarse>0</pll_setcoarse>
	  <pll_envomonitor>0</pll_envomonitor>
	  <disable_coarse>0</disable_coarse>
	  <pll_lol_dbg>0</pll_lol_dbg>
	  <en_ch_evt_cnt>0</en_ch_evt_cnt>
	  <dmon_sel>31</dmon_sel>
	  <dmon_sel_enable>0</dmon_sel_enable>
	  <dmon_sw>0</dmon_sw>
	</Header>
	<Channel>
	  <ch0>
	    <energy_c_en>1</energy_c_en>
	    <energy_r_en>1</energy_r_en>
	    <sswitch>1</sswitch>
	    <cm_sensing_high_r>0</cm_sensing_high_r>
	    <amon_en_n>1</amon_en_n>
	    <edge>1</edge>
	    <edge_cml>0</edge_cml>
	    <cml_sc>0</cml_sc>
	    <tdctest_n>0</tdctest_n>
	    <amonctrl>0</amonctrl>
	    <comp_spi>0</comp_spi>
	    <tthresh_offset_1>0</tthresh_offset_1>
	    <sipm>15</sipm>
	    <tthresh_offset_2>0</tthresh_offset_2>
	    <tthresh_sc>0</tthresh_sc>
	    <tthresh>62</tthresh>
	    <ampcom_sc>0</ampcom_sc>
	    <ampcom>4</ampcom>
	    <tthresh_offset_0>0</tthresh_offset_0>
	    <inputbias>4</inputbias>
	    <ethresh>0</ethresh>
	    <ebias>0</ebias>
	    <pole_sc>0</pole_sc>
	    <pole>63</pole>
	    <cml>0</cml>
	    <delay>0</delay>
	    <pole_en_n>0</pole_en_n>
	    <mask>0</mask>
	    <recv_all>1</recv_all>
	  </ch0>
	  <ch1>
	    <energy_c_en>1</energy_c_en>
	    <energy_r_en>1</energy_r_en>
	    <sswitch>1</sswitch>
	    <cm_sensing_high_r>0</cm_sensing_high_r>
	    <amon_en_n>1</amon_en_n>
	    <edge>1</edge>
	    <edge_cml>0</edge_cml>
	    <cml_sc>0</cml_sc>
	    <tdctest_n>0</tdctest_n>
	    <amonctrl>0</amonctrl>
	    <comp_spi>0</comp_spi>
	    <tthresh_offset_1>0</tthresh_offset_1>
	    <sipm>15</sipm>
	    <tthresh_offset_2>0</tthresh_offset_2>
	    <tthresh_sc>0</tthresh_sc>
	    <tthresh>62</tthresh>
	    <ampcom_sc>0</ampcom_sc>
	    <ampcom>4</ampcom>
	    <tthresh_offset_0>0</tthresh_offset_0>
	    <inputbias>4</inputbias>
	    <ethresh>0</ethresh>
	    <ebias>0</ebias>
	    <pole_sc>0</pole_sc>
	    <pole>63</pole>
	    <cml>0</cml>
	    <delay>0</delay>
	    <pole_en_n>0</pole_en_n>
	    <mask>0</mask>
	    <recv_all>1</recv_all>
	  </ch1>
	  <ch2>
	    <energy_c_en>1</energy_c_en>
	    <energy_r_en>1</energy_r_en>
	    <sswitch>1</sswitch>
	    <cm_sensing_high_r>0</cm_sensing_high_r>
	    <amon_en_n>1</amon_en_n>
	    <edge>1</edge>
	    <edge_cml>0</edge_cml>
	    <cml_sc>0</cml_sc>
	    <tdctest_n>0</tdctest_n>
	    <amonctrl>0</amonctrl>
	    <comp_spi>0</comp_spi>
	    <tthresh_offset_1>0</tthresh_offset_1>
	    <sipm>15</sipm>
	    <tthresh_offset_2>0</tthresh_offset_2>
	    <tthresh_sc>0</tthresh_sc>
	    <tthresh>62</tthresh>
	    <ampcom_sc>0</ampcom_sc>
	    <ampcom>4</ampcom>
	    <tthresh_offset_0>0</tthresh_offset_0>
	    <inputbias>4</inputbias>
	    <ethresh>0</ethresh>
	    <ebias>0</ebias>
	    <pole_sc>0</pole_sc>
	    <pole>63</pole>
	    <cml>0</cml>
	    <delay>0</delay>
	    <pole_en_n>0</pole_en_n>
	    <mask>0</mask>
	    <recv_all>1</recv_all>
	  </ch2>
	  <ch3>
	    <energy_c_en>1</energy_c_en>
	    <energy_r_en>1</energy_r_en>
	    <sswitch>1</sswitch>
	    <cm_sensing_high_r>0</cm_sensing_high_r>
	    <amon_en_n>1</amon_en_n>
	    <edge>1</edge>
	    <edge_cml>0</edge_cml>
	    <cml_sc>0</cml_sc>
	    <tdctest_n>0</tdctest_n>
	    <amonctrl>0</amonctrl>
	    <comp_spi>0</comp_spi>
	    <tthresh_offset_1>0</tthresh_offset_1>
	    <sipm>15</sipm>
	    <tthresh_offset_2>0</tthresh_offset_2>
	    <tthresh_sc>0</tthresh_sc>
	    <tthresh>62</tthresh>
	    <ampcom_sc>0</ampcom_sc>
	    <ampcom>4</ampcom>
	    <tthresh_offset_0>0</tthresh_offset_0>
	    <inputbias>4</inputbias>
	    <ethresh>0</ethresh>
	    <ebias>0</ebias>
	    <pole_sc>0</pole_sc>
	    <pole>63</pole>
	    <cml>0</cml>
	    <delay>0</delay>
	    <pole_en_n>0</pole_en_n>
	    <mask>0</mask>
	    <recv_all>1</recv_all>
	  </ch3>
	  <ch4>
	    <energy_c_en>1</energy_c_en>
	    <energy_r_en>1</energy_r_en>
	    <sswitch>1</sswitch>
	    <cm_sensing_high_r>0</cm_sensing_high_r>
	    <amon_en_n>1</amon_en_n>
	    <edge>1</edge>
	    <edge_cml>0</edge_cml>
	    <cml_sc>0</cml_sc>
	    <tdctest_n>0</tdctest_n>
	    <amonctrl>0</amonctrl>
	    <comp_spi>0</comp_spi>
	    <tthresh_offset_1>0</tthresh_offset_1>
	    <sipm>15</sipm>
	    <tthresh_offset_2>0</tthresh_offset_2>
	    <tthresh_sc>0</tthresh_sc>
	    <tthresh>62</tthresh>
	    <ampcom_sc>0</ampcom_sc>
	    <ampcom>4</ampcom>
	    <tthresh_offset_0>0</tthresh_offset_0>
	    <inputbias>4</inputbias>
	    <ethresh>0</ethresh>
	    <ebias>0</ebias>
	    <pole_sc>0</pole_sc>
	    <pole>63</pole>
	    <cml>0</cml>
	    <delay>0</delay>
	    <pole_en_n>0</pole_en_n>
	    <mask>0</mask>
	    <recv_all>1</recv_all>
	  </ch4>
	  <ch5>
	    <energy_c_en>1</energy_c_en>
	    <energy_r_en>1</energy_r_en>
	    <sswitch>1</sswitch>
	    <cm_sensing_high_r>0</cm_sensing_high_r>
	    <amon_en_n>1</amon_en_n>
	    <edge>1</edge>
	    <edge_cml>0</edge_cml>
	    <cml_sc>0</cml_sc>
	    <tdctest_n>0</tdctest_n>
	    <amonctrl>0</amonctrl>
	    <comp_spi>0</comp_spi>
	    <tthresh_offset_1>0</tthresh_offset_1>
	    <sipm>15</sipm>
	    <tthresh_offset_2>0</tthresh_offset_2>
	    <tthresh_sc>0</tthresh_sc>
	    <tthresh>62</tthresh>
	    <ampcom_sc>0</ampcom_sc>
	    <ampcom>4</ampcom>
	    <tthresh_offset_0>0</tthresh_offset_0>
	    <inputbias>4</inputbias>
	    <ethresh>0</ethresh>
	    <ebias>0</ebias>
	    <pole_sc>0</pole_sc>
	    <pole>63</pole>
	    <cml>0</cml>
	    <delay>0</delay>
	    <pole_en_n>0</pole_en_n>
	    <mask>0</mask>
	    <recv_all>1</recv_all>
	  </ch5>
	  <ch6>
	    <energy_c_en>1</energy_c_en>
	    <energy_r_en>1</energy_r_en>
	    <sswitch>1</sswitch>
	    <cm_sensing_high_r>0</cm_sensing_high_r>
	    <amon_en_n>1</amon_en_n>
	    <edge>1</edge>
	    <edge_cml>0</edge_cml>
	    <cml_sc>0</cml_sc>
	    <tdctest_n>0</tdctest_n>
	    <amonctrl>0</amonctrl>
	    <comp_spi>0</comp_spi>
	    <tthresh_offset_1>0</tthresh_offset_1>
	    <sipm>15</sipm>
	    <tthresh_offset_2>0</tthresh_offset_2>
	    <tthresh_sc>0</tthresh_sc>
	    <tthresh>62</tthresh>
	    <ampcom_sc>0</ampcom_sc>
	    <ampcom>4</ampcom>
	    <tthresh_offset_0>0</tthresh_offset_0>
	    <inputbias>4</inputbias>
	    <ethresh>0</ethresh>
	    <ebias>0</ebias>
	    <pole_sc>0</pole_sc>
	    <pole>63</pole>
	    <cml>0</cml>
	    <delay>0</delay>
	    <pole_en_n>0</pole_en_n>
	    <mask>0</mask>
	    <recv_all>1</recv_all>
	  </ch6>
	  <ch7>
	    <energy_c_en>1</energy_c_en>
	    <energy_r_en>1</energy_r_en>
	    <sswitch>1</sswitch>
	    <cm_sensing_high_r>0</cm_sensing_high_r>
	    <amon_en_n>1</amon_en_n>
	    <edge>1</edge>
	    <edge_cml>0</edge_cml>
	    <cml_sc>0</cml_sc>
	    <tdctest_n>0</tdctest_n>
	    <amonctrl>0</amonctrl>
	    <comp_spi>0</comp_spi>
	    <tthresh_offset_1>0</tthresh_offset_1>
	    <sipm>15</sipm>
	    <tthresh_offset_2>0</tthresh_offset_2>
	    <tthresh_sc>0</tthresh_sc>
	    <tthresh>62</tthresh>
	    <ampcom_sc>0</ampcom_sc>
	    <ampcom>4</ampcom>
	    <tthresh_offset_0>0</tthresh_offset_0>
	    <inputbias>4</inputbias>
	    <ethresh>0</ethresh>
	    <ebias>0</ebias>
	    <pole_sc>0</pole_sc>
	    <pole>63</pole>
	    <cml>0</cml>
	    <delay>0</delay>
	    <pole_en_n>0</pole_en_n>
	    <mask>0</mask>
	    <recv_all>1</recv_all>
	  </ch7>
	  <ch8>
	    <energy_c_en>1</energy_c_en>
	    <energy_r_en>1</energy_r_en>
	    <sswitch>1</sswitch>
	    <cm_sensing_high_r>0</cm_sensing_high_r>
	    <amon_en_n>1</amon_en_n>
	    <edge>1</edge>
	    <edge_cml>0</edge_cml>
	    <cml_sc>0</cml_sc>
	    <tdctest_n>0</tdctest_n>
	    <amonctrl>0</amonctrl>
	    <comp_spi>0</comp_spi>
	    <tthresh_offset_1>0</tthresh_offset_1>
	    <sipm>15</sipm>
	    <tthresh_offset_2>0</tthresh_offset_2>
	    <tthresh_sc>0</tthresh_sc>
	    <tthresh>62</tthresh>
	    <ampcom_sc>0</ampcom_sc>
	    <ampcom>4</ampcom>
	    <tthresh_offset_0>0</tthresh_offset_0>
	    <inputbias>4</inputbias>
	    <ethresh>0</ethresh>
	    <ebias>0</ebias>
	    <pole_sc>0</pole_sc>
	    <pole>63</pole>
	    <cml>0</cml>
	    <delay>0</delay>
	    <pole_en_n>0</pole_en_n>
	    <mask>0</mask>
	    <recv_all>1</recv_all>
	  </ch8>
	  <ch9>
	    <energy_c_en>1</energy_c_en>
	    <energy_r_en>1</energy_r_en>
	    <sswitch>1</sswitch>
	    <cm_sensing_high_r>0</cm_sensing_high_r>
	    <amon_en_n>1</amon_en_n>
	    <edge>1</edge>
	    <edge_cml>0</edge_cml>
	    <cml_sc>0</cml_sc>
	    <tdctest_n>0</tdctest_n>
	    <amonctrl>0</amonctrl>
	    <comp_spi>0</comp_spi>
	    <tthresh_offset_1>0</tthresh_offset_1>
	    <sipm>15</sipm>
	    <tthresh_offset_2>0</tthresh_offset_2>
	    <tthresh_sc>0</tthresh_sc>
	    <tthresh>62</tthresh>
	    <ampcom_sc>0</ampcom_sc>
	    <ampcom>4</ampcom>
	    <tthresh_offset_0>0</tthresh_offset_0>
	    <inputbias>4</inputbias>
	    <ethresh>0</ethresh>
	    <ebias>0</ebias>
	    <pole_sc>0</pole_sc>
	    <pole>63</pole>
	    <cml>0</cml>
	    <delay>0</delay>
	    <pole_en_n>0</pole_en_n>
	    <mask>0</mask>
	    <recv_all>1</recv_all>
	  </ch9>
	  <ch10>
	    <energy_c_en>1</energy_c_en>
	    <energy_r_en>1</energy_r_en>
	    <sswitch>1</sswitch>
	    <cm_sensing_high_r>0</cm_sensing_high_r>
	    <amon_en_n>1</amon_en_n>
	    <edge>1</edge>
	    <edge_cml>0</edge_cml>
	    <cml_sc>0</cml_sc>
	    <tdctest_n>0</tdctest_n>
	    <amonctrl>0</amonctrl>
	    <comp_spi>0</comp_spi>
	    <tthresh_offset_1>0</tthresh_offset_1>
	    <sipm>15</sipm>
	    <tthresh_offset_2>0</tthresh_offset_2>
	    <tthresh_sc>0</tthresh_sc>
	    <tthresh>62</tthresh>
	    <ampcom_sc>0</ampcom_sc>
	    <ampcom>4</ampcom>
	    <tthresh_offset_0>0</tthresh_offset_0>
	    <inputbias>4</inputbias>
	    <ethresh>0</ethresh>
	    <ebias>0</ebias>
	    <pole_sc>0</pole_sc>
	    <pole>63</pole>
	    <cml>0</cml>
	    <delay>0</delay>
	    <pole_en_n>0</pole_en_n>
	    <mask>0</mask>
	    <recv_all>1</recv_all>
	  </ch10>
	  <ch11>
	    <energy_c_en>1</energy_c_en>
	    <energy_r_en>1</energy_r_en>
	    <sswitch>1</sswitch>
	    <cm_sensing_high_r>0</cm_sensing_high_r>
	    <amon_en_n>1</amon_en_n>
	    <edge>1</edge>
	    <edge_cml>0</edge_cml>
	    <cml_sc>0</cml_sc>
	    <tdctest_n>0</tdctest_n>
	    <amonctrl>0</amonctrl>
	    <comp_spi>0</comp_spi>
	    <tthresh_offset_1>0</tthresh_offset_1>
	    <sipm>15</sipm>
	    <tthresh_offset_2>0</tthresh_offset_2>
	    <tthresh_sc>0</tthresh_sc>
	    <tthresh>62</tthresh>
	    <ampcom_sc>0</ampcom_sc>
	    <ampcom>4</ampcom>
	    <tthresh_offset_0>0</tthresh_offset_0>
	    <inputbias>4</inputbias>
	    <ethresh>0</ethresh>
	    <ebias>0</ebias>
	    <pole_sc>0</pole_sc>
	    <pole>63</pole>
	    <cml>0</cml>
	    <delay>0</delay>
	    <pole_en_n>0</pole_en_n>
	    <mask>0</mask>
	    <recv_all>1</recv_all>
	  </ch11>
	  <ch12>
	    <energy_c_en>1</energy_c_en>
	    <energy_r_en>1</energy_r_en>
	    <sswitch>1</sswitch>
	    <cm_sensing_high_r>0</cm_sensing_high_r>
	    <amon_en_n>1</amon_en_n>
	    <edge>1</edge>
	    <edge_cml>0</edge_cml>
	    <cml_sc>0</cml_sc>
	    <tdctest_n>0</tdctest_n>
	    <amonctrl>0</amonctrl>
	    <comp_spi>0</comp_spi>
	    <tthresh_offset_1>0</tthresh_offset_1>
	    <sipm>15</sipm>
	    <tthresh_offset_2>0</tthresh_offset_2>
	    <tthresh_sc>0</tthresh_sc>
	    <tthresh>62</tthresh>
	    <ampcom_sc>0</ampcom_sc>
	    <ampcom>4</ampcom>
	    <tthresh_offset_0>0</tthresh_offset_0>
	    <inputbias>4</inputbias>
	    <ethresh>0</ethresh>
	    <ebias>0</ebias>
	    <pole_sc>0</pole_sc>
	    <pole>63</pole>
	    <cml>0</cml>
	    <delay>0</delay>
	    <pole_en_n>0</pole_en_n>
	    <mask>0</mask>
	    <recv_all>1</recv_all>
	  </ch12>
	  <ch13>
	    <energy_c_en>1</energy_c_en>
	    <energy_r_en>1</energy_r_en>
	    <sswitch>1</sswitch>
	    <cm_sensing_high_r>0</cm_sensing_high_r>
	    <amon_en_n>1</amon_en_n>
	    <edge>1</edge>
	    <edge_cml>0</edge_cml>
	    <cml_sc>0</cml_sc>
	    <tdctest_n>0</tdctest_n>
	    <amonctrl>0</amonctrl>
	    <comp_spi>0</comp_spi>
	    <tthresh_offset_1>0</tthresh_offset_1>
	    <sipm>15</sipm>
	    <tthresh_offset_2>0</tthresh_offset_2>
	    <tthresh_sc>0</tthresh_sc>
	    <tthresh>62</tthresh>
	    <ampcom_sc>0</ampcom_sc>
	    <ampcom>4</ampcom>
	    <tthresh_offset_0>0</tthresh_offset_0>
	    <inputbias>4</inputbias>
	    <ethresh>0</ethresh>
	    <ebias>0</ebias>
	    <pole_sc>0</pole_sc>
	    <pole>63</pole>
	    <cml>0</cml>
	    <delay>0</delay>
	    <pole_en_n>0</pole_en_n>
	    <mask>0</mask>
	    <recv_all>1</recv_all>
	  </ch13>
	  <ch14>
	    <energy_c_en>1</energy_c_en>
	    <energy_r_en>1</energy_r_en>
	    <sswitch>1</sswitch>
	    <cm_sensing_high_r>0</cm_sensing_high_r>
	    <amon_en_n>1</amon_en_n>
	    <edge>1</edge>
	    <edge_cml>0</edge_cml>
	    <cml_sc>0</cml_sc>
	    <tdctest_n>0</tdctest_n>
	    <amonctrl>0</amonctrl>
	    <comp_spi>0</comp_spi>
	    <tthresh_offset_1>0</tthresh_offset_1>
	    <sipm>15</sipm>
	    <tthresh_offset_2>0</tthresh_offset_2>
	    <tthresh_sc>0</tthresh_sc>
	    <tthresh>62</tthresh>
	    <ampcom_sc>0</ampcom_sc>
	    <ampcom>4</ampcom>
	    <tthresh_offset_0>0</tthresh_offset_0>
	    <inputbias>4</inputbias>
	    <ethresh>0</ethresh>
	    <ebias>0</ebias>
	    <pole_sc>0</pole_sc>
	    <pole>63</pole>
	    <cml>0</cml>
	    <delay>0</delay>
	    <pole_en_n>0</pole_en_n>
	    <mask>0</mask>
	    <recv_all>1</recv_all>
	  </ch14>
	  <ch15>
	    <energy_c_en>1</energy_c_en>
	    <energy_r_en>1</energy_r_en>
	    <sswitch>1</sswitch>
	    <cm_sensing_high_r>0</cm_sensing_high_r>
	    <amon_en_n>1</amon_en_n>
	    <edge>1</edge>
	    <edge_cml>0</edge_cml>
	    <cml_sc>0</cml_sc>
	    <tdctest_n>0</tdctest_n>
	    <amonctrl>0</amonctrl>
	    <comp_spi>0</comp_spi>
	    <tthresh_offset_1>0</tthresh_offset_1>
	    <sipm>15</sipm>
	    <tthresh_offset_2>0</tthresh_offset_2>
	    <tthresh_sc>0</tthresh_sc>
	    <tthresh>62</tthresh>
	    <ampcom_sc>0</ampcom_sc>
	    <ampcom>4</ampcom>
	    <tthresh_offset_0>0</tthresh_offset_0>
	    <inputbias>4</inputbias>
	    <ethresh>0</ethresh>
	    <ebias>0</ebias>
	    <pole_sc>0</pole_sc>
	    <pole>63</pole>
	    <cml>0</cml>
	    <delay>0</delay>
	    <pole_en_n>0</pole_en_n>
	    <mask>0</mask>
	    <recv_all>1</recv_all>
	  </ch15>
	  <ch16>
	    <energy_c_en>1</energy_c_en>
	    <energy_r_en>1</energy_r_en>
	    <sswitch>1</sswitch>
	    <cm_sensing_high_r>0</cm_sensing_high_r>
	    <amon_en_n>1</amon_en_n>
	    <edge>1</edge>
	    <edge_cml>0</edge_cml>
	    <cml_sc>0</cml_sc>
	    <tdctest_n>0</tdctest_n>
	    <amonctrl>0</amonctrl>
	    <comp_spi>0</comp_spi>
	    <tthresh_offset_1>0</tthresh_offset_1>
	    <sipm>15</sipm>
	    <tthresh_offset_2>0</tthresh_offset_2>
	    <tthresh_sc>0</tthresh_sc>
	    <tthresh>62</tthresh>
	    <ampcom_sc>0</ampcom_sc>
	    <ampcom>4</ampcom>
	    <tthresh_offset_0>0</tthresh_offset_0>
	    <inputbias>4</inputbias>
	    <ethresh>0</ethresh>
	    <ebias>0</ebias>
	    <pole_sc>0</pole_sc>
	    <pole>63</pole>
	    <cml>0</cml>
	    <delay>0</delay>
	    <pole_en_n>0</pole_en_n>
	    <mask>0</mask>
	    <recv_all>1</recv_all>
	  </ch16>
	  <ch17>
	    <energy_c_en>1</energy_c_en>
	    <energy_r_en>1</energy_r_en>
	    <sswitch>1</sswitch>
	    <cm_sensing_high_r>0</cm_sensing_high_r>
	    <amon_en_n>1</amon_en_n>
	    <edge>1</edge>
	    <edge_cml>0</edge_cml>
	    <cml_sc>0</cml_sc>
	    <tdctest_n>0</tdctest_n>
	    <amonctrl>0</amonctrl>
	    <comp_spi>0</comp_spi>
	    <tthresh_offset_1>0</tthresh_offset_1>
	    <sipm>15</sipm>
	    <tthresh_offset_2>0</tthresh_offset_2>
	    <tthresh_sc>0</tthresh_sc>
	    <tthresh>62</tthresh>
	    <ampcom_sc>0</ampcom_sc>
	    <ampcom>4</ampcom>
	    <tthresh_offset_0>0</tthresh_offset_0>
	    <inputbias>4</inputbias>
	    <ethresh>0</ethresh>
	    <ebias>0</ebias>
	    <pole_sc>0</pole_sc>
	    <pole>63</pole>
	    <cml>0</cml>
	    <delay>0</delay>
	    <pole_en_n>0</pole_en_n>
	    <mask>0</mask>
	    <recv_all>1</recv_all>
	  </ch17>
	  <ch18>
	    <energy_c_en>1</energy_c_en>
	    <energy_r_en>1</energy_r_en>
	    <sswitch>1</sswitch>
	    <cm_sensing_high_r>0</cm_sensing_high_r>
	    <amon_en_n>1</amon_en_n>
	    <edge>1</edge>
	    <edge_cml>0</edge_cml>
	    <cml_sc>0</cml_sc>
	    <tdctest_n>0</tdctest_n>
	    <amonctrl>0</amonctrl>
	    <comp_spi>0</comp_spi>
	    <tthresh_offset_1>0</tthresh_offset_1>
	    <sipm>15</sipm>
	    <tthresh_offset_2>0</tthresh_offset_2>
	    <tthresh_sc>0</tthresh_sc>
	    <tthresh>62</tthresh>
	    <ampcom_sc>0</ampcom_sc>
	    <ampcom>4</ampcom>
	    <tthresh_offset_0>0</tthresh_offset_0>
	    <inputbias>4</inputbias>
	    <ethresh>0</ethresh>
	    <ebias>0</ebias>
	    <pole_sc>0</pole_sc>
	    <pole>63</pole>
	    <cml>0</cml>
	    <delay>0</delay>
	    <pole_en_n>0</pole_en_n>
	    <mask>0</mask>
	    <recv_all>1</recv_all>
	  </ch18>
	  <ch19>
	    <energy_c_en>1</energy_c_en>
	    <energy_r_en>1</energy_r_en>
	    <sswitch>1</sswitch>
	    <cm_sensing_high_r>0</cm_sensing_high_r>
	    <amon_en_n>1</amon_en_n>
	    <edge>1</edge>
	    <edge_cml>0</edge_cml>
	    <cml_sc>0</cml_sc>
	    <tdctest_n>0</tdctest_n>
	    <amonctrl>0</amonctrl>
	    <comp_spi>0</comp_spi>
	    <tthresh_offset_1>0</tthresh_offset_1>
	    <sipm>15</sipm>
	    <tthresh_offset_2>0</tthresh_offset_2>
	    <tthresh_sc>0</tthresh_sc>
	    <tthresh>62</tthresh>
	    <ampcom_sc>0</ampcom_sc>
	    <ampcom>4</ampcom>
	    <tthresh_offset_0>0</tthresh_offset_0>
	    <inputbias>4</inputbias>
	    <ethresh>0</ethresh>
	    <ebias>0</ebias>
	    <pole_sc>0</pole_sc>
	    <pole>63</pole>
	    <cml>0</cml>
	    <delay>0</delay>
	    <pole_en_n>0</pole_en_n>
	    <mask>0</mask>
	    <recv_all>1</recv_all>
	  </ch19>
	  <ch20>
	    <energy_c_en>1</energy_c_en>
	    <energy_r_en>1</energy_r_en>
	    <sswitch>1</sswitch>
	    <cm_sensing_high_r>0</cm_sensing_high_r>
	    <amon_en_n>1</amon_en_n>
	    <edge>1</edge>
	    <edge_cml>0</edge_cml>
	    <cml_sc>0</cml_sc>
	    <tdctest_n>0</tdctest_n>
	    <amonctrl>0</amonctrl>
	    <comp_spi>0</comp_spi>
	    <tthresh_offset_1>0</tthresh_offset_1>
	    <sipm>15</sipm>
	    <tthresh_offset_2>0</tthresh_offset_2>
	    <tthresh_sc>0</tthresh_sc>
	    <tthresh>62</tthresh>
	    <ampcom_sc>0</ampcom_sc>
	    <ampcom>4</ampcom>
	    <tthresh_offset_0>0</tthresh_offset_0>
	    <inputbias>4</inputbias>
	    <ethresh>0</ethresh>
	    <ebias>0</ebias>
	    <pole_sc>0</pole_sc>
	    <pole>63</pole>
	    <cml>0</cml>
	    <delay>0</delay>
	    <pole_en_n>0</pole_en_n>
	    <mask>0</mask>
	    <recv_all>1</recv_all>
	  </ch20>
	  <ch21>
	    <energy_c_en>1</energy_c_en>
	    <energy_r_en>1</energy_r_en>
	    <sswitch>1</sswitch>
	    <cm_sensing_high_r>0</cm_sensing_high_r>
	    <amon_en_n>1</amon_en_n>
	    <edge>1</edge>
	    <edge_cml>0</edge_cml>
	    <cml_sc>0</cml_sc>
	    <tdctest_n>0</tdctest_n>
	    <amonctrl>0</amonctrl>
	    <comp_spi>0</comp_spi>
	    <tthresh_offset_1>0</tthresh_offset_1>
	    <sipm>15</sipm>
	    <tthresh_offset_2>0</tthresh_offset_2>
	    <tthresh_sc>0</tthresh_sc>
	    <tthresh>62</tthresh>
	    <ampcom_sc>0</ampcom_sc>
	    <ampcom>4</ampcom>
	    <tthresh_offset_0>0</tthresh_offset_0>
	    <inputbias>4</inputbias>
	    <ethresh>0</ethresh>
	    <ebias>0</ebias>
	    <pole_sc>0</pole_sc>
	    <pole>63</pole>
	    <cml>0</cml>
	    <delay>0</delay>
	    <pole_en_n>0</pole_en_n>
	    <mask>0</mask>
	    <recv_all>1</recv_all>
	  </ch21>
	  <ch22>
	    <energy_c_en>1</energy_c_en>
	    <energy_r_en>1</energy_r_en>
	    <sswitch>1</sswitch>
	    <cm_sensing_high_r>0</cm_sensing_high_r>
	    <amon_en_n>1</amon_en_n>
	    <edge>1</edge>
	    <edge_cml>0</edge_cml>
	    <cml_sc>0</cml_sc>
	    <tdctest_n>0</tdctest_n>
	    <amonctrl>0</amonctrl>
	    <comp_spi>0</comp_spi>
	    <tthresh_offset_1>0</tthresh_offset_1>
	    <sipm>15</sipm>
	    <tthresh_offset_2>0</tthresh_offset_2>
	    <tthresh_sc>0</tthresh_sc>
	    <tthresh>62</tthresh>
	    <ampcom_sc>0</ampcom_sc>
	    <ampcom>4</ampcom>
	    <tthresh_offset_0>0</tthresh_offset_0>
	    <inputbias>4</inputbias>
	    <ethresh>0</ethresh>
	    <ebias>0</ebias>
	    <pole_sc>0</pole_sc>
	    <pole>63</pole>
	    <cml>0</cml>
	    <delay>0</delay>
	    <pole_en_n>0</pole_en_n>
	    <mask>0</mask>
	    <recv_all>1</recv_all>
	  </ch22>
	  <ch23>
	    <energy_c_en>1</energy_c_en>
	    <energy_r_en>1</energy_r_en>
	    <sswitch>1</sswitch>
	    <cm_sensing_high_r>0</cm_sensing_high_r>
	    <amon_en_n>1</amon_en_n>
	    <edge>1</edge>
	    <edge_cml>0</edge_cml>
	    <cml_sc>0</cml_sc>
	    <tdctest_n>0</tdctest_n>
	    <amonctrl>0</amonctrl>
	    <comp_spi>0</comp_spi>
	    <tthresh_offset_1>0</tthresh_offset_1>
	    <sipm>15</sipm>
	    <tthresh_offset_2>0</tthresh_offset_2>
	    <tthresh_sc>0</tthresh_sc>
	    <tthresh>62</tthresh>
	    <ampcom_sc>0</ampcom_sc>
	    <ampcom>4</ampcom>
	    <tthresh_offset_0>0</tthresh_offset_0>
	    <inputbias>4</inputbias>
	    <ethresh>0</ethresh>
	    <ebias>0</ebias>
	    <pole_sc>0</pole_sc>
	    <pole>63</pole>
	    <cml>0</cml>
	    <delay>0</delay>
	    <pole_en_n>0</pole_en_n>
	    <mask>0</mask>
	    <recv_all>1</recv_all>
	  </ch23>
	  <ch24>
	    <energy_c_en>1</energy_c_en>
	    <energy_r_en>1</energy_r_en>
	    <sswitch>1</sswitch>
	    <cm_sensing_high_r>0</cm_sensing_high_r>
	    <amon_en_n>1</amon_en_n>
	    <edge>1</edge>
	    <edge_cml>0</edge_cml>
	    <cml_sc>0</cml_sc>
	    <tdctest_n>0</tdctest_n>
	    <amonctrl>0</amonctrl>
	    <comp_spi>0</comp_spi>
	    <tthresh_offset_1>0</tthresh_offset_1>
	    <sipm>15</sipm>
	    <tthresh_offset_2>0</tthresh_offset_2>
	    <tthresh_sc>0</tthresh_sc>
	    <tthresh>62</tthresh>
	    <ampcom_sc>0</ampcom_sc>
	    <ampcom>4</ampcom>
	    <tthresh_offset_0>0</tthresh_offset_0>
	    <inputbias>4</inputbias>
	    <ethresh>0</ethresh>
	    <ebias>0</ebias>
	    <pole_sc>0</pole_sc>
	    <pole>63</pole>
	    <cml>0</cml>
	    <delay>0</delay>
	    <pole_en_n>0</pole_en_n>
	    <mask>0</mask>
	    <recv_all>1</recv_all>
	  </ch24>
	  <ch25>
	    <energy_c_en>1</energy_c_en>
	    <energy_r_en>1</energy_r_en>
	    <sswitch>1</sswitch>
	    <cm_sensing_high_r>0</cm_sensing_high_r>
	    <amon_en_n>1</amon_en_n>
	    <edge>1</edge>
	    <edge_cml>0</edge_cml>
	    <cml_sc>0</cml_sc>
	    <tdctest_n>0</tdctest_n>
	    <amonctrl>0</amonctrl>
	    <comp_spi>0</comp_spi>
	    <tthresh_offset_1>0</tthresh_offset_1>
	    <sipm>15</sipm>
	    <tthresh_offset_2>0</tthresh_offset_2>
	    <tthresh_sc>0</tthresh_sc>
	    <tthresh>62</tthresh>
	    <ampcom_sc>0</ampcom_sc>
	    <ampcom>4</ampcom>
	    <tthresh_offset_0>0</tthresh_offset_0>
	    <inputbias>4</inputbias>
	    <ethresh>0</ethresh>
	    <ebias>0</ebias>
	    <pole_sc>0</pole_sc>
	    <pole>63</pole>
	    <cml>0</cml>
	    <delay>0</delay>
	    <pole_en_n>0</pole_en_n>
	    <mask>0</mask>
	    <recv_all>1</recv_all>
	  </ch25>
	  <ch26>
	    <energy_c_en>1</energy_c_en>
	    <energy_r_en>1</energy_r_en>
	    <sswitch>1</sswitch>
	    <cm_sensing_high_r>0</cm_sensing_high_r>
	    <amon_en_n>1</amon_en_n>
	    <edge>1</edge>
	    <edge_cml>0</edge_cml>
	    <cml_sc>0</cml_sc>
	    <tdctest_n>0</tdctest_n>
	    <amonctrl>0</amonctrl>
	    <comp_spi>0</comp_spi>
	    <tthresh_offset_1>0</tthresh_offset_1>
	    <sipm>15</sipm>
	    <tthresh_offset_2>0</tthresh_offset_2>
	    <tthresh_sc>0</tthresh_sc>
	    <tthresh>62</tthresh>
	    <ampcom_sc>0</ampcom_sc>
	    <ampcom>4</ampcom>
	    <tthresh_offset_0>0</tthresh_offset_0>
	    <inputbias>4</inputbias>
	    <ethresh>0</ethresh>
	    <ebias>0</ebias>
	    <pole_sc>0</pole_sc>
	    <pole>63</pole>
	    <cml>0</cml>
	    <delay>0</delay>
	    <pole_en_n>0</pole_en_n>
	    <mask>0</mask>
	    <recv_all>1</recv_all>
	  </ch26>
	  <ch27>
	    <energy_c_en>1</energy_c_en>
	    <energy_r_en>1</energy_r_en>
	    <sswitch>1</sswitch>
	    <cm_sensing_high_r>0</cm_sensing_high_r>
	    <amon_en_n>1</amon_en_n>
	    <edge>1</edge>
	    <edge_cml>0</edge_cml>
	    <cml_sc>0</cml_sc>
	    <tdctest_n>0</tdctest_n>
	    <amonctrl>0</amonctrl>
	    <comp_spi>0</comp_spi>
	    <tthresh_offset_1>0</tthresh_offset_1>
	    <sipm>15</sipm>
	    <tthresh_offset_2>0</tthresh_offset_2>
	    <tthresh_sc>0</tthresh_sc>
	    <tthresh>62</tthresh>
	    <ampcom_sc>0</ampcom_sc>
	    <ampcom>4</ampcom>
	    <tthresh_offset_0>0</tthresh_offset_0>
	    <inputbias>4</inputbias>
	    <ethresh>0</ethresh>
	    <ebias>0</ebias>
	    <pole_sc>0</pole_sc>
	    <pole>63</pole>
	    <cml>0</cml>
	    <delay>0</delay>
	    <pole_en_n>0</pole_en_n>
	    <mask>0</mask>
	    <recv_all>1</recv_all>
	  </ch27>
	  <ch28>
	    <energy_c_en>1</energy_c_en>
	    <energy_r_en>1</energy_r_en>
	    <sswitch>1</sswitch>
	    <cm_sensing_high_r>0</cm_sensing_high_r>
	    <amon_en_n>1</amon_en_n>
	    <edge>1</edge>
	    <edge_cml>0</edge_cml>
	    <cml_sc>0</cml_sc>
	    <tdctest_n>0</tdctest_n>
	    <amonctrl>0</amonctrl>
	    <comp_spi>0</comp_spi>
	    <tthresh_offset_1>0</tthresh_offset_1>
	    <sipm>15</sipm>
	    <tthresh_offset_2>0</tthresh_offset_2>
	    <tthresh_sc>0</tthresh_sc>
	    <tthresh>62</tthresh>
	    <ampcom_sc>0</ampcom_sc>
	    <ampcom>4</ampcom>
	    <tthresh_offset_0>0</tthresh_offset_0>
	    <inputbias>4</inputbias>
	    <ethresh>0</ethresh>
	    <ebias>0</ebias>
	    <pole_sc>0</pole_sc>
	    <pole>63</pole>
	    <cml>0</cml>
	    <delay>0</delay>
	    <pole_en_n>0</pole_en_n>
	    <mask>0</mask>
	    <recv_all>1</recv_all>
	  </ch28>
	  <ch29>
	    <energy_c_en>1</energy_c_en>
	    <energy_r_en>1</energy_r_en>
	    <sswitch>1</sswitch>
	    <cm_sensing_high_r>0</cm_sensing_high_r>
	    <amon_en_n>1</amon_en_n>
	    <edge>1</edge>
	    <edge_cml>0</edge_cml>
	    <cml_sc>0</cml_sc>
	    <tdctest_n>0</tdctest_n>
	    <amonctrl>0</amonctrl>
	    <comp_spi>0</comp_spi>
	    <tthresh_offset_1>0</tthresh_offset_1>
	    <sipm>15</sipm>
	    <tthresh_offset_2>0</tthresh_offset_2>
	    <tthresh_sc>0</tthresh_sc>
	    <tthresh>62</tthresh>
	    <ampcom_sc>0</ampcom_sc>
	    <ampcom>4</ampcom>
	    <tthresh_offset_0>0</tthresh_offset_0>
	    <inputbias>4</inputbias>
	    <ethresh>0</ethresh>
	    <ebias>0</ebias>
	    <pole_sc>0</pole_sc>
	    <pole>63</pole>
	    <cml>0</cml>
	    <delay>0</delay>
	    <pole_en_n>0</pole_en_n>
	    <mask>0</mask>
	    <recv_all>1</recv_all>
	  </ch29>
	  <ch30>
	    <energy_c_en>1</energy_c_en>
	    <energy_r_en>1</energy_r_en>
	    <sswitch>1</sswitch>
	    <cm_sensing_high_r>0</cm_sensing_high_r>
	    <amon_en_n>1</amon_en_n>
	    <edge>1</edge>
	    <edge_cml>0</edge_cml>
	    <cml_sc>0</cml_sc>
	    <tdctest_n>0</tdctest_n>
	    <amonctrl>0</amonctrl>
	    <comp_spi>0</comp_spi>
	    <tthresh_offset_1>0</tthresh_offset_1>
	    <sipm>15</sipm>
	    <tthresh_offset_2>0</tthresh_offset_2>
	    <tthresh_sc>0</tthresh_sc>
	    <tthresh>62</tthresh>
	    <ampcom_sc>0</ampcom_sc>
	    <ampcom>4</ampcom>
	    <tthresh_offset_0>0</tthresh_offset_0>
	    <inputbias>4</inputbias>
	    <ethresh>0</ethresh>
	    <ebias>0</ebias>
	    <pole_sc>0</pole_sc>
	    <pole>63</pole>
	    <cml>0</cml>
	    <delay>0</delay>
	    <pole_en_n>0</pole_en_n>
	    <mask>0</mask>
	    <recv_all>1</recv_all>
	  </ch30>
	  <ch31>
	    <energy_c_en>1</energy_c_en>
	    <energy_r_en>1</energy_r_en>
	    <sswitch>1</sswitch>
	    <cm_sensing_high_r>0</cm_sensing_high_r>
	    <amon_en_n>1</amon_en_n>
	    <edge>1</edge>
	    <edge_cml>0</edge_cml>
	    <cml_sc>0</cml_sc>
	    <tdctest_n>0</tdctest_n>
	    <amonctrl>0</amonctrl>
	    <comp_spi>0</comp_spi>
	    <tthresh_offset_1>0</tthresh_offset_1>
	    <sipm>15</sipm>
	    <tthresh_offset_2>0</tthresh_offset_2>
	    <tthresh_sc>0</tthresh_sc>
	    <tthresh>62</tthresh>
	    <ampcom_sc>0</ampcom_sc>
	    <ampcom>4</ampcom>
	    <tthresh_offset_0>0</tthresh_offset_0>
	    <inputbias>4</inputbias>
	    <ethresh>0</ethresh>
	    <ebias>0</ebias>
	    <pole_sc>0</pole_sc>
	    <pole>63</pole>
	    <cml>0</cml>
	    <delay>0</delay>
	    <pole_en_n>0</pole_en_n>
	    <mask>0</mask>
	    <recv_all>1</recv_all>
	  </ch31>
	</Channel>
	<TDC>
	  <vnd2c_scale>0</vnd2c_scale>
	  <vnd2c_offset>3</vnd2c_offset>
	  <vnd2c>31</vnd2c>
	  <vncntbuffer_scale>0</vncntbuffer_scale>
	  <vncntbuffer_offset>3</vncntbuffer_offset>
	  <vncntbuffer>7</vncntbuffer>
	  <vncnt_scale>0</vncnt_scale>
	  <vncnt_offset>3</vncnt_offset>
	  <vncnt>40</vncnt>
	  <vnpcp_scale>0</vnpcp_scale>
	  <vnpcp_offset>3</vnpcp_offset>
	  <vnpcp>15</vnpcp>
	  <vnvcodelay_scale>0</vnvcodelay_scale>
	  <vnvcodelay_offset>3</vnvcodelay_offset>
	  <vnvcodelay>20</vnvcodelay>
	  <vnvcobuffer_scale>0</vnvcobuffer_scale>
	  <vnvcobuffer_offset>0</vnvcobuffer_offset>
	  <vnvcobuffer>10</vnvcobuffer>
	  <vnhitlogic_scale>0</vnhitlogic_scale>
	  <vnhitlogic_offset>3</vnhitlogic_offset>
	  <vnhitlogic>30</vnhitlogic>
	  <vnpfc_scale>0</vnpfc_scale>
	  <vnpfc_offset>3</vnpfc_offset>
	  <vnpfc>15</vnpfc>
	  <latchbias>1800</latchbias>
	</TDC>
	<Footer>
	  <coin_xbar_lower_rx_ena>0</coin_xbar_lower_rx_ena>
	  <coin_xbar_lower_tx_ena>1</coin_xbar_lower_tx_ena>
	  <coin_xbar_lower_tx_vdac>155</coin_xbar_lower_tx_vdac>
	  <coin_xbar_lower_tx_idac>0</coin_xbar_lower_tx_idac>
	  <coin_mat_xbl>0</coin_mat_xbl>
	  <coin_mat_0>0</coin_mat_0>
	  <coin_mat_1>0</coin_mat_1>
	  <coin_mat_2>0</coin_mat_2>
	  <coin_mat_3>0</coin_mat_3>
	  <coin_mat_4>0</coin_mat_4>
	  <coin_mat_5>0</coin_mat_5>
	  <coin_mat_6>0</coin_mat_6>
	  <coin_mat_7>0</coin_mat_7>
	  <coin_mat_8>0</coin_mat_8>
	  <coin_mat_9>0</coin_mat_9>
	  <coin_mat_10>0</coin_mat_10>
	  <coin_mat_11>0</coin_mat_11>
	  <coin_mat_12>0</coin_mat_12>
	  <coin_mat_13>0</coin_mat_13>
	  <coin_mat_14>0</coin_mat_14>
	  <coin_mat_15>0</coin_mat_15>
	  <coin_mat_16>0</coin_mat_16>
	  <coin_mat_17>0</coin_mat_17>
	  <coin_mat_18>0</coin_mat_18>
	  <coin_mat_19>0</coin_mat_19>
	  <coin_mat_20>0</coin_mat_20>
	  <coin_mat_21>0</coin_mat_21>
	  <coin_mat_22>0</coin_mat_22>
	  <coin_mat_23>0</coin_mat_23>
	  <coin_mat_24>0</coin_mat_24>
	  <coin_mat_25>0</coin_mat_25>
	  <coin_mat_26>0</coin_mat_26>
	  <coin_mat_27>0</coin_mat_27>
	  <coin_mat_28>0</coin_mat_28>
	  <coin_mat_29>0</coin_mat_29>
	  <coin_mat_30>0</coin_mat_30>
	  <coin_mat_31>0</coin_mat_31>
	  <coin_mat_xbu>0</coin_mat_xbu>
	  <coin_xbar_upper_rx_ena>0</coin_xbar_upper_rx_ena>
	  <coin_xbar_upper_tx_ena>1</coin_xbar_upper_tx_ena>
	  <coin_xbar_upper_tx_vdac>155</coin_xbar_upper_tx_vdac>
	  <coin_xbar_upper_tx_idac>0</coin_xbar_upper_tx_idac>
	  <coin_wnd>0</coin_wnd>
	  <amon_en>0</amon_en>
	  <amon_dac>0</amon_dac>
	  <dmon_1_en>0</dmon_1_en>
	  <dmon_1_dac>0</dmon_1_dac>
	  <dmon_2_en>0</dmon_2_en>
	  <dmon_2_dac>0</dmon_2_dac>
	  <lvds_tx_vcm>40</lvds_tx_vcm>
	  <lvds_tx_bias>0</lvds_tx_bias>
	</Footer>
      </parameters>
    </mutrig>
    <mutrig>
      <index>1</index>
      <parameters>
	<Header>
	  <gen_idle>1</gen_idle>
	  <sync_ch_rst>1</sync_ch_rst>
	  <ext_trig_mode>0</ext_trig_mode>
	  <ext_trig_endtime_sign>0</ext_trig_endtime_sign>
	  <ext_trig_offset>0</ext_trig_offset>
	  <ext_trig_endtime>0</ext_trig_endtime>
	  <ms_limits>0</ms_limits>
	  <ms_switch_sel>0</ms_switch_sel>
	  <ms_debug>0</ms_debug>
	  <tx_mode>4</tx_mode>
	  <pll_setcoarse>0</pll_setcoarse>
	  <pll_envomonitor>0</pll_envomonitor>
	  <disable_coarse>0</disable_coarse>
	  <pll_lol_dbg>0</pll_lol_dbg>
	  <en_ch_evt_cnt>0</en_ch_evt_cnt>
	  <dmon_sel>31</dmon_sel>
	  <dmon_sel_enable>0</dmon_sel_enable>
	  <dmon_sw>0</dmon_sw>
	</Header>
	<Channel>
	  <ch0>
	    <energy_c_en>1</energy_c_en>
	    <energy_r_en>1</energy_r_en>
	    <sswitch>1</sswitch>
	    <cm_sensing_high_r>0</cm_sensing_high_r>
	    <amon_en_n>1</amon_en_n>
	    <edge>1</edge>
	    <edge_cml>0</edge_cml>
	    <cml_sc>0</cml_sc>
	    <tdctest_n>0</tdctest_n>
	    <amonctrl>0</amonctrl>
	    <comp_spi>0</comp_spi>
	    <tthresh_offset_1>0</tthresh_offset_1>
	    <sipm>15</sipm>
	    <tthresh_offset_2>0</tthresh_offset_2>
	    <tthresh_sc>0</tthresh_sc>
	    <tthresh>62</tthresh>
	    <ampcom_sc>0</ampcom_sc>
	    <ampcom>4</ampcom>
	    <tthresh_offset_0>0</tthresh_offset_0>
	    <inputbias>4</inputbias>
	    <ethresh>0</ethresh>
	    <ebias>0</ebias>
	    <pole_sc>0</pole_sc>
	    <pole>63</pole>
	    <cml>0</cml>
	    <delay>0</delay>
	    <pole_en_n>0</pole_en_n>
	    <mask>0</mask>
	    <recv_all>1</recv_all>
	  </ch0>
	  <ch1>
	    <energy_c_en>1</energy_c_en>
	    <energy_r_en>1</energy_r_en>
	    <sswitch>1</sswitch>
	    <cm_sensing_high_r>0</cm_sensing_high_r>
	    <amon_en_n>1</amon_en_n>
	    <edge>1</edge>
	    <edge_cml>0</edge_cml>
	    <cml_sc>0</cml_sc>
	    <tdctest_n>0</tdctest_n>
	    <amonctrl>0</amonctrl>
	    <comp_spi>0</comp_spi>
	    <tthresh_offset_1>0</tthresh_offset_1>
	    <sipm>15</sipm>
	    <tthresh_offset_2>0</tthresh_offset_2>
	    <tthresh_sc>0</tthresh_sc>
	    <tthresh>62</tthresh>
	    <ampcom_sc>0</ampcom_sc>
	    <ampcom>4</ampcom>
	    <tthresh_offset_0>0</tthresh_offset_0>
	    <inputbias>4</inputbias>
	    <ethresh>0</ethresh>
	    <ebias>0</ebias>
	    <pole_sc>0</pole_sc>
	    <pole>63</pole>
	    <cml>0</cml>
	    <delay>0</delay>
	    <pole_en_n>0</pole_en_n>
	    <mask>0</mask>
	    <recv_all>1</recv_all>
	  </ch1>
	  <ch2>
	    <energy_c_en>1</energy_c_en>
	    <energy_r_en>1</energy_r_en>
	    <sswitch>1</sswitch>
	    <cm_sensing_high_r>0</cm_sensing_high_r>
	    <amon_en_n>1</amon_en_n>
	    <edge>1</edge>
	    <edge_cml>0</edge_cml>
	    <cml_sc>0</cml_sc>
	    <tdctest_n>0</tdctest_n>
	    <amonctrl>0</amonctrl>
	    <comp_spi>0</comp_spi>
	    <tthresh_offset_1>0</tthresh_offset_1>
	    <sipm>15</sipm>
	    <tthresh_offset_2>0</tthresh_offset_2>
	    <tthresh_sc>0</tthresh_sc>
	    <tthresh>62</tthresh>
	    <ampcom_sc>0</ampcom_sc>
	    <ampcom>4</ampcom>
	    <tthresh_offset_0>0</tthresh_offset_0>
	    <inputbias>4</inputbias>
	    <ethresh>0</ethresh>
	    <ebias>0</ebias>
	    <pole_sc>0</pole_sc>
	    <pole>63</pole>
	    <cml>0</cml>
	    <delay>0</delay>
	    <pole_en_n>0</pole_en_n>
	    <mask>0</mask>
	    <recv_all>1</recv_all>
	  </ch2>
	  <ch3>
	    <energy_c_en>1</energy_c_en>
	    <energy_r_en>1</energy_r_en>
	    <sswitch>1</sswitch>
	    <cm_sensing_high_r>0</cm_sensing_high_r>
	    <amon_en_n>1</amon_en_n>
	    <edge>1</edge>
	    <edge_cml>0</edge_cml>
	    <cml_sc>0</cml_sc>
	    <tdctest_n>0</tdctest_n>
	    <amonctrl>0</amonctrl>
	    <comp_spi>0</comp_spi>
	    <tthresh_offset_1>0</tthresh_offset_1>
	    <sipm>15</sipm>
	    <tthresh_offset_2>0</tthresh_offset_2>
	    <tthresh_sc>0</tthresh_sc>
	    <tthresh>62</tthresh>
	    <ampcom_sc>0</ampcom_sc>
	    <ampcom>4</ampcom>
	    <tthresh_offset_0>0</tthresh_offset_0>
	    <inputbias>4</inputbias>
	    <ethresh>0</ethresh>
	    <ebias>0</ebias>
	    <pole_sc>0</pole_sc>
	    <pole>63</pole>
	    <cml>0</cml>
	    <delay>0</delay>
	    <pole_en_n>0</pole_en_n>
	    <mask>0</mask>
	    <recv_all>1</recv_all>
	  </ch3>
	  <ch4>
	    <energy_c_en>1</energy_c_en>
	    <energy_r_en>1</energy_r_en>
	    <sswitch>1</sswitch>
	    <cm_sensing_high_r>0</cm_sensing_high_r>
	    <amon_en_n>1</amon_en_n>
	    <edge>1</edge>
	    <edge_cml>0</edge_cml>
	    <cml_sc>0</cml_sc>
	    <tdctest_n>0</tdctest_n>
	    <amonctrl>0</amonctrl>
	    <comp_spi>0</comp_spi>
	    <tthresh_offset_1>0</tthresh_offset_1>
	    <sipm>15</sipm>
	    <tthresh_offset_2>0</tthresh_offset_2>
	    <tthresh_sc>0</tthresh_sc>
	    <tthresh>62</tthresh>
	    <ampcom_sc>0</ampcom_sc>
	    <ampcom>4</ampcom>
	    <tthresh_offset_0>0</tthresh_offset_0>
	    <inputbias>4</inputbias>
	    <ethresh>0</ethresh>
	    <ebias>0</ebias>
	    <pole_sc>0</pole_sc>
	    <pole>63</pole>
	    <cml>0</cml>
	    <delay>0</delay>
	    <pole_en_n>0</pole_en_n>
	    <mask>0</mask>
	    <recv_all>1</recv_all>
	  </ch4>
	  <ch5>
	    <energy_c_en>1</energy_c_en>
	    <energy_r_en>1</energy_r_en>
	    <sswitch>1</sswitch>
	    <cm_sensing_high_r>0</cm_sensing_high_r>
	    <amon_en_n>1</amon_en_n>
	    <edge>1</edge>
	    <edge_cml>0</edge_cml>
	    <cml_sc>0</cml_sc>
	    <tdctest_n>0</tdctest_n>
	    <amonctrl>0</amonctrl>
	    <comp_spi>0</comp_spi>
	    <tthresh_offset_1>0</tthresh_offset_1>
	    <sipm>15</sipm>
	    <tthresh_offset_2>0</tthresh_offset_2>
	    <tthresh_sc>0</tthresh_sc>
	    <tthresh>62</tthresh>
	    <ampcom_sc>0</ampcom_sc>
	    <ampcom>4</ampcom>
	    <tthresh_offset_0>0</tthresh_offset_0>
	    <inputbias>4</inputbias>
	    <ethresh>0</ethresh>
	    <ebias>0</ebias>
	    <pole_sc>0</pole_sc>
	    <pole>63</pole>
	    <cml>0</cml>
	    <delay>0</delay>
	    <pole_en_n>0</pole_en_n>
	    <mask>0</mask>
	    <recv_all>1</recv_all>
	  </ch5>
	  <ch6>
	    <energy_c_en>1</energy_c_en>
	    <energy_r_en>1</energy_r_en>
	    <sswitch>1</sswitch>
	    <cm_sensing_high_r>0</cm_sensing_high_r>
	    <amon_en_n>1</amon_en_n>
	    <edge>1</edge>
	    <edge_cml>0</edge_cml>
	    <cml_sc>0</cml_sc>
	    <tdctest_n>0</tdctest_n>
	    <amonctrl>0</amonctrl>
	    <comp_spi>0</comp_spi>
	    <tthresh_offset_1>0</tthresh_offset_1>
	    <sipm>15</sipm>
	    <tthresh_offset_2>0</tthresh_offset_2>
	    <tthresh_sc>0</tthresh_sc>
	    <tthresh>62</tthresh>
	    <ampcom_sc>0</ampcom_sc>
	    <ampcom>4</ampcom>
	    <tthresh_offset_0>0</tthresh_offset_0>
	    <inputbias>4</inputbias>
	    <ethresh>0</ethresh>
	    <ebias>0</ebias>
	    <pole_sc>0</pole_sc>
	    <pole>63</pole>
	    <cml>0</cml>
	    <delay>0</delay>
	    <pole_en_n>0</pole_en_n>
	    <mask>0</mask>
	    <recv_all>1</recv_all>
	  </ch6>
	  <ch7>
	    <energy_c_en>1</energy_c_en>
	    <energy_r_en>1</energy_r_en>
	    <sswitch>1</sswitch>
	    <cm_sensing_high_r>0</cm_sensing_high_r>
	    <amon_en_n>1</amon_en_n>
	    <edge>1</edge>
	    <edge_cml>0</edge_cml>
	    <cml_sc>0</cml_sc>
	    <tdctest_n>0</tdctest_n>
	    <amonctrl>0</amonctrl>
	    <comp_spi>0</comp_spi>
	    <tthresh_offset_1>0</tthresh_offset_1>
	    <sipm>15</sipm>
	    <tthresh_offset_2>0</tthresh_offset_2>
	    <tthresh_sc>0</tthresh_sc>
	    <tthresh>62</tthresh>
	    <ampcom_sc>0</ampcom_sc>
	    <ampcom>4</ampcom>
	    <tthresh_offset_0>0</tthresh_offset_0>
	    <inputbias>4</inputbias>
	    <ethresh>0</ethresh>
	    <ebias>0</ebias>
	    <pole_sc>0</pole_sc>
	    <pole>63</pole>
	    <cml>0</cml>
	    <delay>0</delay>
	    <pole_en_n>0</pole_en_n>
	    <mask>0</mask>
	    <recv_all>1</recv_all>
	  </ch7>
	  <ch8>
	    <energy_c_en>1</energy_c_en>
	    <energy_r_en>1</energy_r_en>
	    <sswitch>1</sswitch>
	    <cm_sensing_high_r>0</cm_sensing_high_r>
	    <amon_en_n>1</amon_en_n>
	    <edge>1</edge>
	    <edge_cml>0</edge_cml>
	    <cml_sc>0</cml_sc>
	    <tdctest_n>0</tdctest_n>
	    <amonctrl>0</amonctrl>
	    <comp_spi>0</comp_spi>
	    <tthresh_offset_1>0</tthresh_offset_1>
	    <sipm>15</sipm>
	    <tthresh_offset_2>0</tthresh_offset_2>
	    <tthresh_sc>0</tthresh_sc>
	    <tthresh>62</tthresh>
	    <ampcom_sc>0</ampcom_sc>
	    <ampcom>4</ampcom>
	    <tthresh_offset_0>0</tthresh_offset_0>
	    <inputbias>4</inputbias>
	    <ethresh>0</ethresh>
	    <ebias>0</ebias>
	    <pole_sc>0</pole_sc>
	    <pole>63</pole>
	    <cml>0</cml>
	    <delay>0</delay>
	    <pole_en_n>0</pole_en_n>
	    <mask>0</mask>
	    <recv_all>1</recv_all>
	  </ch8>
	  <ch9>
	    <energy_c_en>1</energy_c_en>
	    <energy_r_en>1</energy_r_en>
	    <sswitch>1</sswitch>
	    <cm_sensing_high_r>0</cm_sensing_high_r>
	    <amon_en_n>1</amon_en_n>
	    <edge>1</edge>
	    <edge_cml>0</edge_cml>
	    <cml_sc>0</cml_sc>
	    <tdctest_n>0</tdctest_n>
	    <amonctrl>0</amonctrl>
	    <comp_spi>0</comp_spi>
	    <tthresh_offset_1>0</tthresh_offset_1>
	    <sipm>15</sipm>
	    <tthresh_offset_2>0</tthresh_offset_2>
	    <tthresh_sc>0</tthresh_sc>
	    <tthresh>62</tthresh>
	    <ampcom_sc>0</ampcom_sc>
	    <ampcom>4</ampcom>
	    <tthresh_offset_0>0</tthresh_offset_0>
	    <inputbias>4</inputbias>
	    <ethresh>0</ethresh>
	    <ebias>0</ebias>
	    <pole_sc>0</pole_sc>
	    <pole>63</pole>
	    <cml>0</cml>
	    <delay>0</delay>
	    <pole_en_n>0</pole_en_n>
	    <mask>0</mask>
	    <recv_all>1</recv_all>
	  </ch9>
	  <ch10>
	    <energy_c_en>1</energy_c_en>
	    <energy_r_en>1</energy_r_en>
	    <sswitch>1</sswitch>
	    <cm_sensing_high_r>0</cm_sensing_high_r>
	    <amon_en_n>1</amon_en_n>
	    <edge>1</edge>
	    <edge_cml>0</edge_cml>
	    <cml_sc>0</cml_sc>
	    <tdctest_n>0</tdctest_n>
	    <amonctrl>0</amonctrl>
	    <comp_spi>0</comp_spi>
	    <tthresh_offset_1>0</tthresh_offset_1>
	    <sipm>15</sipm>
	    <tthresh_offset_2>0</tthresh_offset_2>
	    <tthresh_sc>0</tthresh_sc>
	    <tthresh>62</tthresh>
	    <ampcom_sc>0</ampcom_sc>
	    <ampcom>4</ampcom>
	    <tthresh_offset_0>0</tthresh_offset_0>
	    <inputbias>4</inputbias>
	    <ethresh>0</ethresh>
	    <ebias>0</ebias>
	    <pole_sc>0</pole_sc>
	    <pole>63</pole>
	    <cml>0</cml>
	    <delay>0</delay>
	    <pole_en_n>0</pole_en_n>
	    <mask>0</mask>
	    <recv_all>1</recv_all>
	  </ch10>
	  <ch11>
	    <energy_c_en>1</energy_c_en>
	    <energy_r_en>1</energy_r_en>
	    <sswitch>1</sswitch>
	    <cm_sensing_high_r>0</cm_sensing_high_r>
	    <amon_en_n>1</amon_en_n>
	    <edge>1</edge>
	    <edge_cml>0</edge_cml>
	    <cml_sc>0</cml_sc>
	    <tdctest_n>0</tdctest_n>
	    <amonctrl>0</amonctrl>
	    <comp_spi>0</comp_spi>
	    <tthresh_offset_1>0</tthresh_offset_1>
	    <sipm>15</sipm>
	    <tthresh_offset_2>0</tthresh_offset_2>
	    <tthresh_sc>0</tthresh_sc>
	    <tthresh>62</tthresh>
	    <ampcom_sc>0</ampcom_sc>
	    <ampcom>4</ampcom>
	    <tthresh_offset_0>0</tthresh_offset_0>
	    <inputbias>4</inputbias>
	    <ethresh>0</ethresh>
	    <ebias>0</ebias>
	    <pole_sc>0</pole_sc>
	    <pole>63</pole>
	    <cml>0</cml>
	    <delay>0</delay>
	    <pole_en_n>0</pole_en_n>
	    <mask>0</mask>
	    <recv_all>1</recv_all>
	  </ch11>
	  <ch12>
	    <energy_c_en>1</energy_c_en>
	    <energy_r_en>1</energy_r_en>
	    <sswitch>1</sswitch>
	    <cm_sensing_high_r>0</cm_sensing_high_r>
	    <amon_en_n>1</amon_en_n>
	    <edge>1</edge>
	    <edge_cml>0</edge_cml>
	    <cml_sc>0</cml_sc>
	    <tdctest_n>0</tdctest_n>
	    <amonctrl>0</amonctrl>
	    <comp_spi>0</comp_spi>
	    <tthresh_offset_1>0</tthresh_offset_1>
	    <sipm>15</sipm>
	    <tthresh_offset_2>0</tthresh_offset_2>
	    <tthresh_sc>0</tthresh_sc>
	    <tthresh>62</tthresh>
	    <ampcom_sc>0</ampcom_sc>
	    <ampcom>4</ampcom>
	    <tthresh_offset_0>0</tthresh_offset_0>
	    <inputbias>4</inputbias>
	    <ethresh>0</ethresh>
	    <ebias>0</ebias>
	    <pole_sc>0</pole_sc>
	    <pole>63</pole>
	    <cml>0</cml>
	    <delay>0</delay>
	    <pole_en_n>0</pole_en_n>
	    <mask>0</mask>
	    <recv_all>1</recv_all>
	  </ch12>
	  <ch13>
	    <energy_c_en>1</energy_c_en>
	    <energy_r_en>1</energy_r_en>
	    <sswitch>1</sswitch>
	    <cm_sensing_high_r>0</cm_sensing_high_r>
	    <amon_en_n>1</amon_en_n>
	    <edge>1</edge>
	    <edge_cml>0</edge_cml>
	    <cml_sc>0</cml_sc>
	    <tdctest_n>0</tdctest_n>
	    <amonctrl>0</amonctrl>
	    <comp_spi>0</comp_spi>
	    <tthresh_offset_1>0</tthresh_offset_1>
	    <sipm>15</sipm>
	    <tthresh_offset_2>0</tthresh_offset_2>
	    <tthresh_sc>0</tthresh_sc>
	    <tthresh>62</tthresh>
	    <ampcom_sc>0</ampcom_sc>
	    <ampcom>4</ampcom>
	    <tthresh_offset_0>0</tthresh_offset_0>
	    <inputbias>4</inputbias>
	    <ethresh>0</ethresh>
	    <ebias>0</ebias>
	    <pole_sc>0</pole_sc>
	    <pole>63</pole>
	    <cml>0</cml>
	    <delay>0</delay>
	    <pole_en_n>0</pole_en_n>
	    <mask>0</mask>
	    <recv_all>1</recv_all>
	  </ch13>
	  <ch14>
	    <energy_c_en>1</energy_c_en>
	    <energy_r_en>1</energy_r_en>
	    <sswitch>1</sswitch>
	    <cm_sensing_high_r>0</cm_sensing_high_r>
	    <amon_en_n>1</amon_en_n>
	    <edge>1</edge>
	    <edge_cml>0</edge_cml>
	    <cml_sc>0</cml_sc>
	    <tdctest_n>0</tdctest_n>
	    <amonctrl>0</amonctrl>
	    <comp_spi>0</comp_spi>
	    <tthresh_offset_1>0</tthresh_offset_1>
	    <sipm>15</sipm>
	    <tthresh_offset_2>0</tthresh_offset_2>
	    <tthresh_sc>0</tthresh_sc>
	    <tthresh>62</tthresh>
	    <ampcom_sc>0</ampcom_sc>
	    <ampcom>4</ampcom>
	    <tthresh_offset_0>0</tthresh_offset_0>
	    <inputbias>4</inputbias>
	    <ethresh>0</ethresh>
	    <ebias>0</ebias>
	    <pole_sc>0</pole_sc>
	    <pole>63</pole>
	    <cml>0</cml>
	    <delay>0</delay>
	    <pole_en_n>0</pole_en_n>
	    <mask>0</mask>
	    <recv_all>1</recv_all>
	  </ch14>
	  <ch15>
	    <energy_c_en>1</energy_c_en>
	    <energy_r_en>1</energy_r_en>
	    <sswitch>1</sswitch>
	    <cm_sensing_high_r>0</cm_sensing_high_r>
	    <amon_en_n>1</amon_en_n>
	    <edge>1</edge>
	    <edge_cml>0</edge_cml>
	    <cml_sc>0</cml_sc>
	    <tdctest_n>0</tdctest_n>
	    <amonctrl>0</amonctrl>
	    <comp_spi>0</comp_spi>
	    <tthresh_offset_1>0</tthresh_offset_1>
	    <sipm>15</sipm>
	    <tthresh_offset_2>0</tthresh_offset_2>
	    <tthresh_sc>0</tthresh_sc>
	    <tthresh>62</tthresh>
	    <ampcom_sc>0</ampcom_sc>
	    <ampcom>4</ampcom>
	    <tthresh_offset_0>0</tthresh_offset_0>
	    <inputbias>4</inputbias>
	    <ethresh>0</ethresh>
	    <ebias>0</ebias>
	    <pole_sc>0</pole_sc>
	    <pole>63</pole>
	    <cml>0</cml>
	    <delay>0</delay>
	    <pole_en_n>0</pole_en_n>
	    <mask>0</mask>
	    <recv_all>1</recv_all>
	  </ch15>
	  <ch16>
	    <energy_c_en>1</energy_c_en>
	    <energy_r_en>1</energy_r_en>
	    <sswitch>1</sswitch>
	    <cm_sensing_high_r>0</cm_sensing_high_r>
	    <amon_en_n>1</amon_en_n>
	    <edge>1</edge>
	    <edge_cml>0</edge_cml>
	    <cml_sc>0</cml_sc>
	    <tdctest_n>0</tdctest_n>
	    <amonctrl>0</amonctrl>
	    <comp_spi>0</comp_spi>
	    <tthresh_offset_1>0</tthresh_offset_1>
	    <sipm>15</sipm>
	    <tthresh_offset_2>0</tthresh_offset_2>
	    <tthresh_sc>0</tthresh_sc>
	    <tthresh>62</tthresh>
	    <ampcom_sc>0</ampcom_sc>
	    <ampcom>4</ampcom>
	    <tthresh_offset_0>0</tthresh_offset_0>
	    <inputbias>4</inputbias>
	    <ethresh>0</ethresh>
	    <ebias>0</ebias>
	    <pole_sc>0</pole_sc>
	    <pole>63</pole>
	    <cml>0</cml>
	    <delay>0</delay>
	    <pole_en_n>0</pole_en_n>
	    <mask>0</mask>
	    <recv_all>1</recv_all>
	  </ch16>
	  <ch17>
	    <energy_c_en>1</energy_c_en>
	    <energy_r_en>1</energy_r_en>
	    <sswitch>1</sswitch>
	    <cm_sensing_high_r>0</cm_sensing_high_r>
	    <amon_en_n>1</amon_en_n>
	    <edge>1</edge>
	    <edge_cml>0</edge_cml>
	    <cml_sc>0</cml_sc>
	    <tdctest_n>0</tdctest_n>
	    <amonctrl>0</amonctrl>
	    <comp_spi>0</comp_spi>
	    <tthresh_offset_1>0</tthresh_offset_1>
	    <sipm>15</sipm>
	    <tthresh_offset_2>0</tthresh_offset_2>
	    <tthresh_sc>0</tthresh_sc>
	    <tthresh>62</tthresh>
	    <ampcom_sc>0</ampcom_sc>
	    <ampcom>4</ampcom>
	    <tthresh_offset_0>0</tthresh_offset_0>
	    <inputbias>4</inputbias>
	    <ethresh>0</ethresh>
	    <ebias>0</ebias>
	    <pole_sc>0</pole_sc>
	    <pole>63</pole>
	    <cml>0</cml>
	    <delay>0</delay>
	    <pole_en_n>0</pole_en_n>
	    <mask>0</mask>
	    <recv_all>1</recv_all>
	  </ch17>
	  <ch18>
	    <energy_c_en>1</energy_c_en>
	    <energy_r_en>1</energy_r_en>
	    <sswitch>1</sswitch>
	    <cm_sensing_high_r>0</cm_sensing_high_r>
	    <amon_en_n>1</amon_en_n>
	    <edge>1</edge>
	    <edge_cml>0</edge_cml>
	    <cml_sc>0</cml_sc>
	    <tdctest_n>0</tdctest_n>
	    <amonctrl>0</amonctrl>
	    <comp_spi>0</comp_spi>
	    <tthresh_offset_1>0</tthresh_offset_1>
	    <sipm>15</sipm>
	    <tthresh_offset_2>0</tthresh_offset_2>
	    <tthresh_sc>0</tthresh_sc>
	    <tthresh>62</tthresh>
	    <ampcom_sc>0</ampcom_sc>
	    <ampcom>4</ampcom>
	    <tthresh_offset_0>0</tthresh_offset_0>
	    <inputbias>4</inputbias>
	    <ethresh>0</ethresh>
	    <ebias>0</ebias>
	    <pole_sc>0</pole_sc>
	    <pole>63</pole>
	    <cml>0</cml>
	    <delay>0</delay>
	    <pole_en_n>0</pole_en_n>
	    <mask>0</mask>
	    <recv_all>1</recv_all>
	  </ch18>
	  <ch19>
	    <energy_c_en>1</energy_c_en>
	    <energy_r_en>1</energy_r_en>
	    <sswitch>1</sswitch>
	    <cm_sensing_high_r>0</cm_sensing_high_r>
	    <amon_en_n>1</amon_en_n>
	    <edge>1</edge>
	    <edge_cml>0</edge_cml>
	    <cml_sc>0</cml_sc>
	    <tdctest_n>0</tdctest_n>
	    <amonctrl>0</amonctrl>
	    <comp_spi>0</comp_spi>
	    <tthresh_offset_1>0</tthresh_offset_1>
	    <sipm>15</sipm>
	    <tthresh_offset_2>0</tthresh_offset_2>
	    <tthresh_sc>0</tthresh_sc>
	    <tthresh>62</tthresh>
	    <ampcom_sc>0</ampcom_sc>
	    <ampcom>4</ampcom>
	    <tthresh_offset_0>0</tthresh_offset_0>
	    <inputbias>4</inputbias>
	    <ethresh>0</ethresh>
	    <ebias>0</ebias>
	    <pole_sc>0</pole_sc>
	    <pole>63</pole>
	    <cml>0</cml>
	    <delay>0</delay>
	    <pole_en_n>0</pole_en_n>
	    <mask>0</mask>
	    <recv_all>1</recv_all>
	  </ch19>
	  <ch20>
	    <energy_c_en>1</energy_c_en>
	    <energy_r_en>1</energy_r_en>
	    <sswitch>1</sswitch>
	    <cm_sensing_high_r>0</cm_sensing_high_r>
	    <amon_en_n>1</amon_en_n>
	    <edge>1</edge>
	    <edge_cml>0</edge_cml>
	    <cml_sc>0</cml_sc>
	    <tdctest_n>0</tdctest_n>
	    <amonctrl>0</amonctrl>
	    <comp_spi>0</comp_spi>
	    <tthresh_offset_1>0</tthresh_offset_1>
	    <sipm>15</sipm>
	    <tthresh_offset_2>0</tthresh_offset_2>
	    <tthresh_sc>0</tthresh_sc>
	    <tthresh>62</tthresh>
	    <ampcom_sc>0</ampcom_sc>
	    <ampcom>4</ampcom>
	    <tthresh_offset_0>0</tthresh_offset_0>
	    <inputbias>4</inputbias>
	    <ethresh>0</ethresh>
	    <ebias>0</ebias>
	    <pole_sc>0</pole_sc>
	    <pole>63</pole>
	    <cml>0</cml>
	    <delay>0</delay>
	    <pole_en_n>0</pole_en_n>
	    <mask>0</mask>
	    <recv_all>1</recv_all>
	  </ch20>
	  <ch21>
	    <energy_c_en>1</energy_c_en>
	    <energy_r_en>1</energy_r_en>
	    <sswitch>1</sswitch>
	    <cm_sensing_high_r>0</cm_sensing_high_r>
	    <amon_en_n>1</amon_en_n>
	    <edge>1</edge>
	    <edge_cml>0</edge_cml>
	    <cml_sc>0</cml_sc>
	    <tdctest_n>0</tdctest_n>
	    <amonctrl>0</amonctrl>
	    <comp_spi>0</comp_spi>
	    <tthresh_offset_1>0</tthresh_offset_1>
	    <sipm>15</sipm>
	    <tthresh_offset_2>0</tthresh_offset_2>
	    <tthresh_sc>0</tthresh_sc>
	    <tthresh>62</tthresh>
	    <ampcom_sc>0</ampcom_sc>
	    <ampcom>4</ampcom>
	    <tthresh_offset_0>0</tthresh_offset_0>
	    <inputbias>4</inputbias>
	    <ethresh>0</ethresh>
	    <ebias>0</ebias>
	    <pole_sc>0</pole_sc>
	    <pole>63</pole>
	    <cml>0</cml>
	    <delay>0</delay>
	    <pole_en_n>0</pole_en_n>
	    <mask>0</mask>
	    <recv_all>1</recv_all>
	  </ch21>
	  <ch22>
	    <energy_c_en>1</energy_c_en>
	    <energy_r_en>1</energy_r_en>
	    <sswitch>1</sswitch>
	    <cm_sensing_high_r>0</cm_sensing_high_r>
	    <amon_en_n>1</amon_en_n>
	    <edge>1</edge>
	    <edge_cml>0</edge_cml>
	    <cml_sc>0</cml_sc>
	    <tdctest_n>0</tdctest_n>
	    <amonctrl>0</amonctrl>
	    <comp_spi>0</comp_spi>
	    <tthresh_offset_1>0</tthresh_offset_1>
	    <sipm>15</sipm>
	    <tthresh_offset_2>0</tthresh_offset_2>
	    <tthresh_sc>0</tthresh_sc>
	    <tthresh>62</tthresh>
	    <ampcom_sc>0</ampcom_sc>
	    <ampcom>4</ampcom>
	    <tthresh_offset_0>0</tthresh_offset_0>
	    <inputbias>4</inputbias>
	    <ethresh>0</ethresh>
	    <ebias>0</ebias>
	    <pole_sc>0</pole_sc>
	    <pole>63</pole>
	    <cml>0</cml>
	    <delay>0</delay>
	    <pole_en_n>0</pole_en_n>
	    <mask>0</mask>
	    <recv_all>1</recv_all>
	  </ch22>
	  <ch23>
	    <energy_c_en>1</energy_c_en>
	    <energy_r_en>1</energy_r_en>
	    <sswitch>1</sswitch>
	    <cm_sensing_high_r>0</cm_sensing_high_r>
	    <amon_en_n>1</amon_en_n>
	    <edge>1</edge>
	    <edge_cml>0</edge_cml>
	    <cml_sc>0</cml_sc>
	    <tdctest_n>0</tdctest_n>
	    <amonctrl>0</amonctrl>
	    <comp_spi>0</comp_spi>
	    <tthresh_offset_1>0</tthresh_offset_1>
	    <sipm>15</sipm>
	    <tthresh_offset_2>0</tthresh_offset_2>
	    <tthresh_sc>0</tthresh_sc>
	    <tthresh>62</tthresh>
	    <ampcom_sc>0</ampcom_sc>
	    <ampcom>4</ampcom>
	    <tthresh_offset_0>0</tthresh_offset_0>
	    <inputbias>4</inputbias>
	    <ethresh>0</ethresh>
	    <ebias>0</ebias>
	    <pole_sc>0</pole_sc>
	    <pole>63</pole>
	    <cml>0</cml>
	    <delay>0</delay>
	    <pole_en_n>0</pole_en_n>
	    <mask>0</mask>
	    <recv_all>1</recv_all>
	  </ch23>
	  <ch24>
	    <energy_c_en>1</energy_c_en>
	    <energy_r_en>1</energy_r_en>
	    <sswitch>1</sswitch>
	    <cm_sensing_high_r>0</cm_sensing_high_r>
	    <amon_en_n>1</amon_en_n>
	    <edge>1</edge>
	    <edge_cml>0</edge_cml>
	    <cml_sc>0</cml_sc>
	    <tdctest_n>0</tdctest_n>
	    <amonctrl>0</amonctrl>
	    <comp_spi>0</comp_spi>
	    <tthresh_offset_1>0</tthresh_offset_1>
	    <sipm>15</sipm>
	    <tthresh_offset_2>0</tthresh_offset_2>
	    <tthresh_sc>0</tthresh_sc>
	    <tthresh>62</tthresh>
	    <ampcom_sc>0</ampcom_sc>
	    <ampcom>4</ampcom>
	    <tthresh_offset_0>0</tthresh_offset_0>
	    <inputbias>4</inputbias>
	    <ethresh>0</ethresh>
	    <ebias>0</ebias>
	    <pole_sc>0</pole_sc>
	    <pole>63</pole>
	    <cml>0</cml>
	    <delay>0</delay>
	    <pole_en_n>0</pole_en_n>
	    <mask>0</mask>
	    <recv_all>1</recv_all>
	  </ch24>
	  <ch25>
	    <energy_c_en>1</energy_c_en>
	    <energy_r_en>1</energy_r_en>
	    <sswitch>1</sswitch>
	    <cm_sensing_high_r>0</cm_sensing_high_r>
	    <amon_en_n>1</amon_en_n>
	    <edge>1</edge>
	    <edge_cml>0</edge_cml>
	    <cml_sc>0</cml_sc>
	    <tdctest_n>0</tdctest_n>
	    <amonctrl>0</amonctrl>
	    <comp_spi>0</comp_spi>
	    <tthresh_offset_1>0</tthresh_offset_1>
	    <sipm>15</sipm>
	    <tthresh_offset_2>0</tthresh_offset_2>
	    <tthresh_sc>0</tthresh_sc>
	    <tthresh>62</tthresh>
	    <ampcom_sc>0</ampcom_sc>
	    <ampcom>4</ampcom>
	    <tthresh_offset_0>0</tthresh_offset_0>
	    <inputbias>4</inputbias>
	    <ethresh>0</ethresh>
	    <ebias>0</ebias>
	    <pole_sc>0</pole_sc>
	    <pole>63</pole>
	    <cml>0</cml>
	    <delay>0</delay>
	    <pole_en_n>0</pole_en_n>
	    <mask>0</mask>
	    <recv_all>1</recv_all>
	  </ch25>
	  <ch26>
	    <energy_c_en>1</energy_c_en>
	    <energy_r_en>1</energy_r_en>
	    <sswitch>1</sswitch>
	    <cm_sensing_high_r>0</cm_sensing_high_r>
	    <amon_en_n>1</amon_en_n>
	    <edge>1</edge>
	    <edge_cml>0</edge_cml>
	    <cml_sc>0</cml_sc>
	    <tdctest_n>0</tdctest_n>
	    <amonctrl>0</amonctrl>
	    <comp_spi>0</comp_spi>
	    <tthresh_offset_1>0</tthresh_offset_1>
	    <sipm>15</sipm>
	    <tthresh_offset_2>0</tthresh_offset_2>
	    <tthresh_sc>0</tthresh_sc>
	    <tthresh>62</tthresh>
	    <ampcom_sc>0</ampcom_sc>
	    <ampcom>4</ampcom>
	    <tthresh_offset_0>0</tthresh_offset_0>
	    <inputbias>4</inputbias>
	    <ethresh>0</ethresh>
	    <ebias>0</ebias>
	    <pole_sc>0</pole_sc>
	    <pole>63</pole>
	    <cml>0</cml>
	    <delay>0</delay>
	    <pole_en_n>0</pole_en_n>
	    <mask>0</mask>
	    <recv_all>1</recv_all>
	  </ch26>
	  <ch27>
	    <energy_c_en>1</energy_c_en>
	    <energy_r_en>1</energy_r_en>
	    <sswitch>1</sswitch>
	    <cm_sensing_high_r>0</cm_sensing_high_r>
	    <amon_en_n>1</amon_en_n>
	    <edge>1</edge>
	    <edge_cml>0</edge_cml>
	    <cml_sc>0</cml_sc>
	    <tdctest_n>0</tdctest_n>
	    <amonctrl>0</amonctrl>
	    <comp_spi>0</comp_spi>
	    <tthresh_offset_1>0</tthresh_offset_1>
	    <sipm>15</sipm>
	    <tthresh_offset_2>0</tthresh_offset_2>
	    <tthresh_sc>0</tthresh_sc>
	    <tthresh>62</tthresh>
	    <ampcom_sc>0</ampcom_sc>
	    <ampcom>4</ampcom>
	    <tthresh_offset_0>0</tthresh_offset_0>
	    <inputbias>4</inputbias>
	    <ethresh>0</ethresh>
	    <ebias>0</ebias>
	    <pole_sc>0</pole_sc>
	    <pole>63</pole>
	    <cml>0</cml>
	    <delay>0</delay>
	    <pole_en_n>0</pole_en_n>
	    <mask>0</mask>
	    <recv_all>1</recv_all>
	  </ch27>
	  <ch28>
	    <energy_c_en>1</energy_c_en>
	    <energy_r_en>1</energy_r_en>
	    <sswitch>1</sswitch>
	    <cm_sensing_high_r>0</cm_sensing_high_r>
	    <amon_en_n>1</amon_en_n>
	    <edge>1</edge>
	    <edge_cml>0</edge_cml>
	    <cml_sc>0</cml_sc>
	    <tdctest_n>0</tdctest_n>
	    <amonctrl>0</amonctrl>
	    <comp_spi>0</comp_spi>
	    <tthresh_offset_1>0</tthresh_offset_1>
	    <sipm>15</sipm>
	    <tthresh_offset_2>0</tthresh_offset_2>
	    <tthresh_sc>0</tthresh_sc>
	    <tthresh>62</tthresh>
	    <ampcom_sc>0</ampcom_sc>
	    <ampcom>4</ampcom>
	    <tthresh_offset_0>0</tthresh_offset_0>
	    <inputbias>4</inputbias>
	    <ethresh>0</ethresh>
	    <ebias>0</ebias>
	    <pole_sc>0</pole_sc>
	    <pole>63</pole>
	    <cml>0</cml>
	    <delay>0</delay>
	    <pole_en_n>0</pole_en_n>
	    <mask>0</mask>
	    <recv_all>1</recv_all>
	  </ch28>
	  <ch29>
	    <energy_c_en>1</energy_c_en>
	    <energy_r_en>1</energy_r_en>
	    <sswitch>1</sswitch>
	    <cm_sensing_high_r>0</cm_sensing_high_r>
	    <amon_en_n>1</amon_en_n>
	    <edge>1</edge>
	    <edge_cml>0</edge_cml>
	    <cml_sc>0</cml_sc>
	    <tdctest_n>0</tdctest_n>
	    <amonctrl>0</amonctrl>
	    <comp_spi>0</comp_spi>
	    <tthresh_offset_1>0</tthresh_offset_1>
	    <sipm>15</sipm>
	    <tthresh_offset_2>0</tthresh_offset_2>
	    <tthresh_sc>0</tthresh_sc>
	    <tthresh>62</tthresh>
	    <ampcom_sc>0</ampcom_sc>
	    <ampcom>4</ampcom>
	    <tthresh_offset_0>0</tthresh_offset_0>
	    <inputbias>4</inputbias>
	    <ethresh>0</ethresh>
	    <ebias>0</ebias>
	    <pole_sc>0</pole_sc>
	    <pole>63</pole>
	    <cml>0</cml>
	    <delay>0</delay>
	    <pole_en_n>0</pole_en_n>
	    <mask>0</mask>
	    <recv_all>1</recv_all>
	  </ch29>
	  <ch30>
	    <energy_c_en>1</energy_c_en>
	    <energy_r_en>1</energy_r_en>
	    <sswitch>1</sswitch>
	    <cm_sensing_high_r>0</cm_sensing_high_r>
	    <amon_en_n>1</amon_en_n>
	    <edge>1</edge>
	    <edge_cml>0</edge_cml>
	    <cml_sc>0</cml_sc>
	    <tdctest_n>0</tdctest_n>
	    <amonctrl>0</amonctrl>
	    <comp_spi>0</comp_spi>
	    <tthresh_offset_1>0</tthresh_offset_1>
	    <sipm>15</sipm>
	    <tthresh_offset_2>0</tthresh_offset_2>
	    <tthresh_sc>0</tthresh_sc>
	    <tthresh>62</tthresh>
	    <ampcom_sc>0</ampcom_sc>
	    <ampcom>4</ampcom>
	    <tthresh_offset_0>0</tthresh_offset_0>
	    <inputbias>4</inputbias>
	    <ethresh>0</ethresh>
	    <ebias>0</ebias>
	    <pole_sc>0</pole_sc>
	    <pole>63</pole>
	    <cml>0</cml>
	    <delay>0</delay>
	    <pole_en_n>0</pole_en_n>
	    <mask>0</mask>
	    <recv_all>1</recv_all>
	  </ch30>
	  <ch31>
	    <energy_c_en>1</energy_c_en>
	    <energy_r_en>1</energy_r_en>
	    <sswitch>1</sswitch>
	    <cm_sensing_high_r>0</cm_sensing_high_r>
	    <amon_en_n>1</amon_en_n>
	    <edge>1</edge>
	    <edge_cml>0</edge_cml>
	    <cml_sc>0</cml_sc>
	    <tdctest_n>0</tdctest_n>
	    <amonctrl>0</amonctrl>
	    <comp_spi>0</comp_spi>
	    <tthresh_offset_1>0</tthresh_offset_1>
	    <sipm>15</sipm>
	    <tthresh_offset_2>0</tthresh_offset_2>
	    <tthresh_sc>0</tthresh_sc>
	    <tthresh>62</tthresh>
	    <ampcom_sc>0</ampcom_sc>
	    <ampcom>4</ampcom>
	    <tthresh_offset_0>0</tthresh_offset_0>
	    <inputbias>4</inputbias>
	    <ethresh>0</ethresh>
	    <ebias>0</ebias>
	    <pole_sc>0</pole_sc>
	    <pole>63</pole>
	    <cml>0</cml>
	    <delay>0</delay>
	    <pole_en_n>0</pole_en_n>
	    <mask>0</mask>
	    <recv_all>1</recv_all>
	  </ch31>
	</Channel>
	<TDC>
	  <vnd2c_scale>0</vnd2c_scale>
	  <vnd2c_offset>3</vnd2c_offset>
	  <vnd2c>31</vnd2c>
	  <vncntbuffer_scale>0</vncntbuffer_scale>
	  <vncntbuffer_offset>3</vncntbuffer_offset>
	  <vncntbuffer>7</vncntbuffer>
	  <vncnt_scale>0</vncnt_scale>
	  <vncnt_offset>3</vncnt_offset>
	  <vncnt>45</vncnt>
	  <vnpcp_scale>0</vnpcp_scale>
	  <vnpcp_offset>3</vnpcp_offset>
	  <vnpcp>15</vnpcp>
	  <vnvcodelay_scale>0</vnvcodelay_scale>
	  <vnvcodelay_offset>3</vnvcodelay_offset>
	  <vnvcodelay>20</vnvcodelay>
	  <vnvcobuffer_scale>0</vnvcobuffer_scale>
	  <vnvcobuffer_offset>0</vnvcobuffer_offset>
	  <vnvcobuffer>10</vnvcobuffer>
	  <vnhitlogic_scale>0</vnhitlogic_scale>
	  <vnhitlogic_offset>3</vnhitlogic_offset>
	  <vnhitlogic>25</vnhitlogic>
	  <vnpfc_scale>0</vnpfc_scale>
	  <vnpfc_offset>3</vnpfc_offset>
	  <vnpfc>15</vnpfc>
	  <latchbias>1800</latchbias>
	</TDC>
	<Footer>
	  <coin_xbar_lower_rx_ena>0</coin_xbar_lower_rx_ena>
	  <coin_xbar_lower_tx_ena>1</coin_xbar_lower_tx_ena>
	  <coin_xbar_lower_tx_vdac>155</coin_xbar_lower_tx_vdac>
	  <coin_xbar_lower_tx_idac>0</coin_xbar_lower_tx_idac>
	  <coin_mat_xbl>0</coin_mat_xbl>
	  <coin_mat_0>0</coin_mat_0>
	  <coin_mat_1>0</coin_mat_1>
	  <coin_mat_2>0</coin_mat_2>
	  <coin_mat_3>0</coin_mat_3>
	  <coin_mat_4>0</coin_mat_4>
	  <coin_mat_5>0</coin_mat_5>
	  <coin_mat_6>0</coin_mat_6>
	  <coin_mat_7>0</coin_mat_7>
	  <coin_mat_8>0</coin_mat_8>
	  <coin_mat_9>0</coin_mat_9>
	  <coin_mat_10>0</coin_mat_10>
	  <coin_mat_11>0</coin_mat_11>
	  <coin_mat_12>0</coin_mat_12>
	  <coin_mat_13>0</coin_mat_13>
	  <coin_mat_14>0</coin_mat_14>
	  <coin_mat_15>0</coin_mat_15>
	  <coin_mat_16>0</coin_mat_16>
	  <coin_mat_17>0</coin_mat_17>
	  <coin_mat_18>0</coin_mat_18>
	  <coin_mat_19>0</coin_mat_19>
	  <coin_mat_20>0</coin_mat_20>
	  <coin_mat_21>0</coin_mat_21>
	  <coin_mat_22>0</coin_mat_22>
	  <coin_mat_23>0</coin_mat_23>
	  <coin_mat_24>0</coin_mat_24>
	  <coin_mat_25>0</coin_mat_25>
	  <coin_mat_26>0</coin_mat_26>
	  <coin_mat_27>0</coin_mat_27>
	  <coin_mat_28>0</coin_mat_28>
	  <coin_mat_29>0</coin_mat_29>
	  <coin_mat_30>0</coin_mat_30>
	  <coin_mat_31>0</coin_mat_31>
	  <coin_mat_xbu>0</coin_mat_xbu>
	  <coin_xbar_upper_rx_ena>0</coin_xbar_upper_rx_ena>
	  <coin_xbar_upper_tx_ena>1</coin_xbar_upper_tx_ena>
	  <coin_xbar_upper_tx_vdac>155</coin_xbar_upper_tx_vdac>
	  <coin_xbar_upper_tx_idac>0</coin_xbar_upper_tx_idac>
	  <coin_wnd>0</coin_wnd>
	  <amon_en>0</amon_en>
	  <amon_dac>0</amon_dac>
	  <dmon_1_en>0</dmon_1_en>
	  <dmon_1_dac>0</dmon_1_dac>
	  <dmon_2_en>0</dmon_2_en>
	  <dmon_2_dac>0</dmon_2_dac>
	  <lvds_tx_vcm>40</lvds_tx_vcm>
	  <lvds_tx_bias>0</lvds_tx_bias>
	</Footer>
      </parameters>
    </mutrig>
    <mutrig>
      <index>2</index>
      <parameters>
	<Header>
	  <gen_idle>1</gen_idle>
	  <sync_ch_rst>1</sync_ch_rst>
	  <ext_trig_mode>0</ext_trig_mode>
	  <ext_trig_endtime_sign>0</ext_trig_endtime_sign>
	  <ext_trig_offset>0</ext_trig_offset>
	  <ext_trig_endtime>0</ext_trig_endtime>
	  <ms_limits>0</ms_limits>
	  <ms_switch_sel>0</ms_switch_sel>
	  <ms_debug>0</ms_debug>
	  <tx_mode>4</tx_mode>
	  <pll_setcoarse>0</pll_setcoarse>
	  <pll_envomonitor>0</pll_envomonitor>
	  <disable_coarse>0</disable_coarse>
	  <pll_lol_dbg>0</pll_lol_dbg>
	  <en_ch_evt_cnt>0</en_ch_evt_cnt>
	  <dmon_sel>31</dmon_sel>
	  <dmon_sel_enable>0</dmon_sel_enable>
	  <dmon_sw>0</dmon_sw>
	</Header>
	<Channel>
	  <ch0>
	    <energy_c_en>1</energy_c_en>
	    <energy_r_en>1</energy_r_en>
	    <sswitch>1</sswitch>
	    <cm_sensing_high_r>0</cm_sensing_high_r>
	    <amon_en_n>1</amon_en_n>
	    <edge>1</edge>
	    <edge_cml>0</edge_cml>
	    <cml_sc>0</cml_sc>
	    <tdctest_n>0</tdctest_n>
	    <amonctrl>0</amonctrl>
	    <comp_spi>0</comp_spi>
	    <tthresh_offset_1>0</tthresh_offset_1>
	    <sipm>15</sipm>
	    <tthresh_offset_2>0</tthresh_offset_2>
	    <tthresh_sc>0</tthresh_sc>
	    <tthresh>62</tthresh>
	    <ampcom_sc>0</ampcom_sc>
	    <ampcom>4</ampcom>
	    <tthresh_offset_0>0</tthresh_offset_0>
	    <inputbias>4</inputbias>
	    <ethresh>0</ethresh>
	    <ebias>0</ebias>
	    <pole_sc>0</pole_sc>
	    <pole>63</pole>
	    <cml>0</cml>
	    <delay>0</delay>
	    <pole_en_n>0</pole_en_n>
	    <mask>0</mask>
	    <recv_all>1</recv_all>
	  </ch0>
	  <ch1>
	    <energy_c_en>1</energy_c_en>
	    <energy_r_en>1</energy_r_en>
	    <sswitch>1</sswitch>
	    <cm_sensing_high_r>0</cm_sensing_high_r>
	    <amon_en_n>1</amon_en_n>
	    <edge>1</edge>
	    <edge_cml>0</edge_cml>
	    <cml_sc>0</cml_sc>
	    <tdctest_n>0</tdctest_n>
	    <amonctrl>0</amonctrl>
	    <comp_spi>0</comp_spi>
	    <tthresh_offset_1>0</tthresh_offset_1>
	    <sipm>15</sipm>
	    <tthresh_offset_2>0</tthresh_offset_2>
	    <tthresh_sc>0</tthresh_sc>
	    <tthresh>62</tthresh>
	    <ampcom_sc>0</ampcom_sc>
	    <ampcom>4</ampcom>
	    <tthresh_offset_0>0</tthresh_offset_0>
	    <inputbias>4</inputbias>
	    <ethresh>0</ethresh>
	    <ebias>0</ebias>
	    <pole_sc>0</pole_sc>
	    <pole>63</pole>
	    <cml>0</cml>
	    <delay>0</delay>
	    <pole_en_n>0</pole_en_n>
	    <mask>0</mask>
	    <recv_all>1</recv_all>
	  </ch1>
	  <ch2>
	    <energy_c_en>1</energy_c_en>
	    <energy_r_en>1</energy_r_en>
	    <sswitch>1</sswitch>
	    <cm_sensing_high_r>0</cm_sensing_high_r>
	    <amon_en_n>1</amon_en_n>
	    <edge>1</edge>
	    <edge_cml>0</edge_cml>
	    <cml_sc>0</cml_sc>
	    <tdctest_n>0</tdctest_n>
	    <amonctrl>0</amonctrl>
	    <comp_spi>0</comp_spi>
	    <tthresh_offset_1>0</tthresh_offset_1>
	    <sipm>15</sipm>
	    <tthresh_offset_2>0</tthresh_offset_2>
	    <tthresh_sc>0</tthresh_sc>
	    <tthresh>62</tthresh>
	    <ampcom_sc>0</ampcom_sc>
	    <ampcom>4</ampcom>
	    <tthresh_offset_0>0</tthresh_offset_0>
	    <inputbias>4</inputbias>
	    <ethresh>0</ethresh>
	    <ebias>0</ebias>
	    <pole_sc>0</pole_sc>
	    <pole>63</pole>
	    <cml>0</cml>
	    <delay>0</delay>
	    <pole_en_n>0</pole_en_n>
	    <mask>0</mask>
	    <recv_all>1</recv_all>
	  </ch2>
	  <ch3>
	    <energy_c_en>1</energy_c_en>
	    <energy_r_en>1</energy_r_en>
	    <sswitch>1</sswitch>
	    <cm_sensing_high_r>0</cm_sensing_high_r>
	    <amon_en_n>1</amon_en_n>
	    <edge>1</edge>
	    <edge_cml>0</edge_cml>
	    <cml_sc>0</cml_sc>
	    <tdctest_n>0</tdctest_n>
	    <amonctrl>0</amonctrl>
	    <comp_spi>0</comp_spi>
	    <tthresh_offset_1>0</tthresh_offset_1>
	    <sipm>15</sipm>
	    <tthresh_offset_2>0</tthresh_offset_2>
	    <tthresh_sc>0</tthresh_sc>
	    <tthresh>62</tthresh>
	    <ampcom_sc>0</ampcom_sc>
	    <ampcom>4</ampcom>
	    <tthresh_offset_0>0</tthresh_offset_0>
	    <inputbias>4</inputbias>
	    <ethresh>0</ethresh>
	    <ebias>0</ebias>
	    <pole_sc>0</pole_sc>
	    <pole>63</pole>
	    <cml>0</cml>
	    <delay>0</delay>
	    <pole_en_n>0</pole_en_n>
	    <mask>0</mask>
	    <recv_all>1</recv_all>
	  </ch3>
	  <ch4>
	    <energy_c_en>1</energy_c_en>
	    <energy_r_en>1</energy_r_en>
	    <sswitch>1</sswitch>
	    <cm_sensing_high_r>0</cm_sensing_high_r>
	    <amon_en_n>1</amon_en_n>
	    <edge>1</edge>
	    <edge_cml>0</edge_cml>
	    <cml_sc>0</cml_sc>
	    <tdctest_n>0</tdctest_n>
	    <amonctrl>0</amonctrl>
	    <comp_spi>0</comp_spi>
	    <tthresh_offset_1>0</tthresh_offset_1>
	    <sipm>15</sipm>
	    <tthresh_offset_2>0</tthresh_offset_2>
	    <tthresh_sc>0</tthresh_sc>
	    <tthresh>62</tthresh>
	    <ampcom_sc>0</ampcom_sc>
	    <ampcom>4</ampcom>
	    <tthresh_offset_0>0</tthresh_offset_0>
	    <inputbias>4</inputbias>
	    <ethresh>0</ethresh>
	    <ebias>0</ebias>
	    <pole_sc>0</pole_sc>
	    <pole>63</pole>
	    <cml>0</cml>
	    <delay>0</delay>
	    <pole_en_n>0</pole_en_n>
	    <mask>0</mask>
	    <recv_all>1</recv_all>
	  </ch4>
	  <ch5>
	    <energy_c_en>1</energy_c_en>
	    <energy_r_en>1</energy_r_en>
	    <sswitch>1</sswitch>
	    <cm_sensing_high_r>0</cm_sensing_high_r>
	    <amon_en_n>1</amon_en_n>
	    <edge>1</edge>
	    <edge_cml>0</edge_cml>
	    <cml_sc>0</cml_sc>
	    <tdctest_n>0</tdctest_n>
	    <amonctrl>0</amonctrl>
	    <comp_spi>0</comp_spi>
	    <tthresh_offset_1>0</tthresh_offset_1>
	    <sipm>15</sipm>
	    <tthresh_offset_2>0</tthresh_offset_2>
	    <tthresh_sc>0</tthresh_sc>
	    <tthresh>62</tthresh>
	    <ampcom_sc>0</ampcom_sc>
	    <ampcom>4</ampcom>
	    <tthresh_offset_0>0</tthresh_offset_0>
	    <inputbias>4</inputbias>
	    <ethresh>0</ethresh>
	    <ebias>0</ebias>
	    <pole_sc>0</pole_sc>
	    <pole>63</pole>
	    <cml>0</cml>
	    <delay>0</delay>
	    <pole_en_n>0</pole_en_n>
	    <mask>0</mask>
	    <recv_all>1</recv_all>
	  </ch5>
	  <ch6>
	    <energy_c_en>1</energy_c_en>
	    <energy_r_en>1</energy_r_en>
	    <sswitch>1</sswitch>
	    <cm_sensing_high_r>0</cm_sensing_high_r>
	    <amon_en_n>1</amon_en_n>
	    <edge>1</edge>
	    <edge_cml>0</edge_cml>
	    <cml_sc>0</cml_sc>
	    <tdctest_n>0</tdctest_n>
	    <amonctrl>0</amonctrl>
	    <comp_spi>0</comp_spi>
	    <tthresh_offset_1>0</tthresh_offset_1>
	    <sipm>15</sipm>
	    <tthresh_offset_2>0</tthresh_offset_2>
	    <tthresh_sc>0</tthresh_sc>
	    <tthresh>62</tthresh>
	    <ampcom_sc>0</ampcom_sc>
	    <ampcom>4</ampcom>
	    <tthresh_offset_0>0</tthresh_offset_0>
	    <inputbias>4</inputbias>
	    <ethresh>0</ethresh>
	    <ebias>0</ebias>
	    <pole_sc>0</pole_sc>
	    <pole>63</pole>
	    <cml>0</cml>
	    <delay>0</delay>
	    <pole_en_n>0</pole_en_n>
	    <mask>0</mask>
	    <recv_all>1</recv_all>
	  </ch6>
	  <ch7>
	    <energy_c_en>1</energy_c_en>
	    <energy_r_en>1</energy_r_en>
	    <sswitch>1</sswitch>
	    <cm_sensing_high_r>0</cm_sensing_high_r>
	    <amon_en_n>1</amon_en_n>
	    <edge>1</edge>
	    <edge_cml>0</edge_cml>
	    <cml_sc>0</cml_sc>
	    <tdctest_n>0</tdctest_n>
	    <amonctrl>0</amonctrl>
	    <comp_spi>0</comp_spi>
	    <tthresh_offset_1>0</tthresh_offset_1>
	    <sipm>15</sipm>
	    <tthresh_offset_2>0</tthresh_offset_2>
	    <tthresh_sc>0</tthresh_sc>
	    <tthresh>62</tthresh>
	    <ampcom_sc>0</ampcom_sc>
	    <ampcom>4</ampcom>
	    <tthresh_offset_0>0</tthresh_offset_0>
	    <inputbias>4</inputbias>
	    <ethresh>0</ethresh>
	    <ebias>0</ebias>
	    <pole_sc>0</pole_sc>
	    <pole>63</pole>
	    <cml>0</cml>
	    <delay>0</delay>
	    <pole_en_n>0</pole_en_n>
	    <mask>0</mask>
	    <recv_all>1</recv_all>
	  </ch7>
	  <ch8>
	    <energy_c_en>1</energy_c_en>
	    <energy_r_en>1</energy_r_en>
	    <sswitch>1</sswitch>
	    <cm_sensing_high_r>0</cm_sensing_high_r>
	    <amon_en_n>1</amon_en_n>
	    <edge>1</edge>
	    <edge_cml>0</edge_cml>
	    <cml_sc>0</cml_sc>
	    <tdctest_n>0</tdctest_n>
	    <amonctrl>0</amonctrl>
	    <comp_spi>0</comp_spi>
	    <tthresh_offset_1>0</tthresh_offset_1>
	    <sipm>15</sipm>
	    <tthresh_offset_2>0</tthresh_offset_2>
	    <tthresh_sc>0</tthresh_sc>
	    <tthresh>62</tthresh>
	    <ampcom_sc>0</ampcom_sc>
	    <ampcom>4</ampcom>
	    <tthresh_offset_0>0</tthresh_offset_0>
	    <inputbias>4</inputbias>
	    <ethresh>0</ethresh>
	    <ebias>0</ebias>
	    <pole_sc>0</pole_sc>
	    <pole>63</pole>
	    <cml>0</cml>
	    <delay>0</delay>
	    <pole_en_n>0</pole_en_n>
	    <mask>0</mask>
	    <recv_all>1</recv_all>
	  </ch8>
	  <ch9>
	    <energy_c_en>1</energy_c_en>
	    <energy_r_en>1</energy_r_en>
	    <sswitch>1</sswitch>
	    <cm_sensing_high_r>0</cm_sensing_high_r>
	    <amon_en_n>1</amon_en_n>
	    <edge>1</edge>
	    <edge_cml>0</edge_cml>
	    <cml_sc>0</cml_sc>
	    <tdctest_n>0</tdctest_n>
	    <amonctrl>0</amonctrl>
	    <comp_spi>0</comp_spi>
	    <tthresh_offset_1>0</tthresh_offset_1>
	    <sipm>15</sipm>
	    <tthresh_offset_2>0</tthresh_offset_2>
	    <tthresh_sc>0</tthresh_sc>
	    <tthresh>62</tthresh>
	    <ampcom_sc>0</ampcom_sc>
	    <ampcom>4</ampcom>
	    <tthresh_offset_0>0</tthresh_offset_0>
	    <inputbias>4</inputbias>
	    <ethresh>0</ethresh>
	    <ebias>0</ebias>
	    <pole_sc>0</pole_sc>
	    <pole>63</pole>
	    <cml>0</cml>
	    <delay>0</delay>
	    <pole_en_n>0</pole_en_n>
	    <mask>0</mask>
	    <recv_all>1</recv_all>
	  </ch9>
	  <ch10>
	    <energy_c_en>1</energy_c_en>
	    <energy_r_en>1</energy_r_en>
	    <sswitch>1</sswitch>
	    <cm_sensing_high_r>0</cm_sensing_high_r>
	    <amon_en_n>1</amon_en_n>
	    <edge>1</edge>
	    <edge_cml>0</edge_cml>
	    <cml_sc>0</cml_sc>
	    <tdctest_n>0</tdctest_n>
	    <amonctrl>0</amonctrl>
	    <comp_spi>0</comp_spi>
	    <tthresh_offset_1>0</tthresh_offset_1>
	    <sipm>15</sipm>
	    <tthresh_offset_2>0</tthresh_offset_2>
	    <tthresh_sc>0</tthresh_sc>
	    <tthresh>62</tthresh>
	    <ampcom_sc>0</ampcom_sc>
	    <ampcom>4</ampcom>
	    <tthresh_offset_0>0</tthresh_offset_0>
	    <inputbias>4</inputbias>
	    <ethresh>0</ethresh>
	    <ebias>0</ebias>
	    <pole_sc>0</pole_sc>
	    <pole>63</pole>
	    <cml>0</cml>
	    <delay>0</delay>
	    <pole_en_n>0</pole_en_n>
	    <mask>0</mask>
	    <recv_all>1</recv_all>
	  </ch10>
	  <ch11>
	    <energy_c_en>1</energy_c_en>
	    <energy_r_en>1</energy_r_en>
	    <sswitch>1</sswitch>
	    <cm_sensing_high_r>0</cm_sensing_high_r>
	    <amon_en_n>1</amon_en_n>
	    <edge>1</edge>
	    <edge_cml>0</edge_cml>
	    <cml_sc>0</cml_sc>
	    <tdctest_n>0</tdctest_n>
	    <amonctrl>0</amonctrl>
	    <comp_spi>0</comp_spi>
	    <tthresh_offset_1>0</tthresh_offset_1>
	    <sipm>15</sipm>
	    <tthresh_offset_2>0</tthresh_offset_2>
	    <tthresh_sc>0</tthresh_sc>
	    <tthresh>62</tthresh>
	    <ampcom_sc>0</ampcom_sc>
	    <ampcom>4</ampcom>
	    <tthresh_offset_0>0</tthresh_offset_0>
	    <inputbias>4</inputbias>
	    <ethresh>0</ethresh>
	    <ebias>0</ebias>
	    <pole_sc>0</pole_sc>
	    <pole>63</pole>
	    <cml>0</cml>
	    <delay>0</delay>
	    <pole_en_n>0</pole_en_n>
	    <mask>0</mask>
	    <recv_all>1</recv_all>
	  </ch11>
	  <ch12>
	    <energy_c_en>1</energy_c_en>
	    <energy_r_en>1</energy_r_en>
	    <sswitch>1</sswitch>
	    <cm_sensing_high_r>0</cm_sensing_high_r>
	    <amon_en_n>1</amon_en_n>
	    <edge>1</edge>
	    <edge_cml>0</edge_cml>
	    <cml_sc>0</cml_sc>
	    <tdctest_n>0</tdctest_n>
	    <amonctrl>0</amonctrl>
	    <comp_spi>0</comp_spi>
	    <tthresh_offset_1>0</tthresh_offset_1>
	    <sipm>15</sipm>
	    <tthresh_offset_2>0</tthresh_offset_2>
	    <tthresh_sc>0</tthresh_sc>
	    <tthresh>62</tthresh>
	    <ampcom_sc>0</ampcom_sc>
	    <ampcom>4</ampcom>
	    <tthresh_offset_0>0</tthresh_offset_0>
	    <inputbias>4</inputbias>
	    <ethresh>0</ethresh>
	    <ebias>0</ebias>
	    <pole_sc>0</pole_sc>
	    <pole>63</pole>
	    <cml>0</cml>
	    <delay>0</delay>
	    <pole_en_n>0</pole_en_n>
	    <mask>0</mask>
	    <recv_all>1</recv_all>
	  </ch12>
	  <ch13>
	    <energy_c_en>1</energy_c_en>
	    <energy_r_en>1</energy_r_en>
	    <sswitch>1</sswitch>
	    <cm_sensing_high_r>0</cm_sensing_high_r>
	    <amon_en_n>1</amon_en_n>
	    <edge>1</edge>
	    <edge_cml>0</edge_cml>
	    <cml_sc>0</cml_sc>
	    <tdctest_n>0</tdctest_n>
	    <amonctrl>0</amonctrl>
	    <comp_spi>0</comp_spi>
	    <tthresh_offset_1>0</tthresh_offset_1>
	    <sipm>15</sipm>
	    <tthresh_offset_2>0</tthresh_offset_2>
	    <tthresh_sc>0</tthresh_sc>
	    <tthresh>62</tthresh>
	    <ampcom_sc>0</ampcom_sc>
	    <ampcom>4</ampcom>
	    <tthresh_offset_0>0</tthresh_offset_0>
	    <inputbias>4</inputbias>
	    <ethresh>0</ethresh>
	    <ebias>0</ebias>
	    <pole_sc>0</pole_sc>
	    <pole>63</pole>
	    <cml>0</cml>
	    <delay>0</delay>
	    <pole_en_n>0</pole_en_n>
	    <mask>0</mask>
	    <recv_all>1</recv_all>
	  </ch13>
	  <ch14>
	    <energy_c_en>1</energy_c_en>
	    <energy_r_en>1</energy_r_en>
	    <sswitch>1</sswitch>
	    <cm_sensing_high_r>0</cm_sensing_high_r>
	    <amon_en_n>1</amon_en_n>
	    <edge>1</edge>
	    <edge_cml>0</edge_cml>
	    <cml_sc>0</cml_sc>
	    <tdctest_n>0</tdctest_n>
	    <amonctrl>0</amonctrl>
	    <comp_spi>0</comp_spi>
	    <tthresh_offset_1>0</tthresh_offset_1>
	    <sipm>15</sipm>
	    <tthresh_offset_2>0</tthresh_offset_2>
	    <tthresh_sc>0</tthresh_sc>
	    <tthresh>62</tthresh>
	    <ampcom_sc>0</ampcom_sc>
	    <ampcom>4</ampcom>
	    <tthresh_offset_0>0</tthresh_offset_0>
	    <inputbias>4</inputbias>
	    <ethresh>0</ethresh>
	    <ebias>0</ebias>
	    <pole_sc>0</pole_sc>
	    <pole>63</pole>
	    <cml>0</cml>
	    <delay>0</delay>
	    <pole_en_n>0</pole_en_n>
	    <mask>0</mask>
	    <recv_all>1</recv_all>
	  </ch14>
	  <ch15>
	    <energy_c_en>1</energy_c_en>
	    <energy_r_en>1</energy_r_en>
	    <sswitch>1</sswitch>
	    <cm_sensing_high_r>0</cm_sensing_high_r>
	    <amon_en_n>1</amon_en_n>
	    <edge>1</edge>
	    <edge_cml>0</edge_cml>
	    <cml_sc>0</cml_sc>
	    <tdctest_n>0</tdctest_n>
	    <amonctrl>0</amonctrl>
	    <comp_spi>0</comp_spi>
	    <tthresh_offset_1>0</tthresh_offset_1>
	    <sipm>15</sipm>
	    <tthresh_offset_2>0</tthresh_offset_2>
	    <tthresh_sc>0</tthresh_sc>
	    <tthresh>62</tthresh>
	    <ampcom_sc>0</ampcom_sc>
	    <ampcom>4</ampcom>
	    <tthresh_offset_0>0</tthresh_offset_0>
	    <inputbias>4</inputbias>
	    <ethresh>0</ethresh>
	    <ebias>0</ebias>
	    <pole_sc>0</pole_sc>
	    <pole>63</pole>
	    <cml>0</cml>
	    <delay>0</delay>
	    <pole_en_n>0</pole_en_n>
	    <mask>0</mask>
	    <recv_all>1</recv_all>
	  </ch15>
	  <ch16>
	    <energy_c_en>1</energy_c_en>
	    <energy_r_en>1</energy_r_en>
	    <sswitch>1</sswitch>
	    <cm_sensing_high_r>0</cm_sensing_high_r>
	    <amon_en_n>1</amon_en_n>
	    <edge>1</edge>
	    <edge_cml>0</edge_cml>
	    <cml_sc>0</cml_sc>
	    <tdctest_n>0</tdctest_n>
	    <amonctrl>0</amonctrl>
	    <comp_spi>0</comp_spi>
	    <tthresh_offset_1>0</tthresh_offset_1>
	    <sipm>15</sipm>
	    <tthresh_offset_2>0</tthresh_offset_2>
	    <tthresh_sc>0</tthresh_sc>
	    <tthresh>62</tthresh>
	    <ampcom_sc>0</ampcom_sc>
	    <ampcom>4</ampcom>
	    <tthresh_offset_0>0</tthresh_offset_0>
	    <inputbias>4</inputbias>
	    <ethresh>0</ethresh>
	    <ebias>0</ebias>
	    <pole_sc>0</pole_sc>
	    <pole>63</pole>
	    <cml>0</cml>
	    <delay>0</delay>
	    <pole_en_n>0</pole_en_n>
	    <mask>0</mask>
	    <recv_all>1</recv_all>
	  </ch16>
	  <ch17>
	    <energy_c_en>1</energy_c_en>
	    <energy_r_en>1</energy_r_en>
	    <sswitch>1</sswitch>
	    <cm_sensing_high_r>0</cm_sensing_high_r>
	    <amon_en_n>1</amon_en_n>
	    <edge>1</edge>
	    <edge_cml>0</edge_cml>
	    <cml_sc>0</cml_sc>
	    <tdctest_n>0</tdctest_n>
	    <amonctrl>0</amonctrl>
	    <comp_spi>0</comp_spi>
	    <tthresh_offset_1>0</tthresh_offset_1>
	    <sipm>15</sipm>
	    <tthresh_offset_2>0</tthresh_offset_2>
	    <tthresh_sc>0</tthresh_sc>
	    <tthresh>62</tthresh>
	    <ampcom_sc>0</ampcom_sc>
	    <ampcom>4</ampcom>
	    <tthresh_offset_0>0</tthresh_offset_0>
	    <inputbias>4</inputbias>
	    <ethresh>0</ethresh>
	    <ebias>0</ebias>
	    <pole_sc>0</pole_sc>
	    <pole>63</pole>
	    <cml>0</cml>
	    <delay>0</delay>
	    <pole_en_n>0</pole_en_n>
	    <mask>0</mask>
	    <recv_all>1</recv_all>
	  </ch17>
	  <ch18>
	    <energy_c_en>1</energy_c_en>
	    <energy_r_en>1</energy_r_en>
	    <sswitch>1</sswitch>
	    <cm_sensing_high_r>0</cm_sensing_high_r>
	    <amon_en_n>1</amon_en_n>
	    <edge>1</edge>
	    <edge_cml>0</edge_cml>
	    <cml_sc>0</cml_sc>
	    <tdctest_n>0</tdctest_n>
	    <amonctrl>0</amonctrl>
	    <comp_spi>0</comp_spi>
	    <tthresh_offset_1>0</tthresh_offset_1>
	    <sipm>15</sipm>
	    <tthresh_offset_2>0</tthresh_offset_2>
	    <tthresh_sc>0</tthresh_sc>
	    <tthresh>62</tthresh>
	    <ampcom_sc>0</ampcom_sc>
	    <ampcom>4</ampcom>
	    <tthresh_offset_0>0</tthresh_offset_0>
	    <inputbias>4</inputbias>
	    <ethresh>0</ethresh>
	    <ebias>0</ebias>
	    <pole_sc>0</pole_sc>
	    <pole>63</pole>
	    <cml>0</cml>
	    <delay>0</delay>
	    <pole_en_n>0</pole_en_n>
	    <mask>1</mask>
	    <recv_all>1</recv_all>
	  </ch18>
	  <ch19>
	    <energy_c_en>1</energy_c_en>
	    <energy_r_en>1</energy_r_en>
	    <sswitch>1</sswitch>
	    <cm_sensing_high_r>0</cm_sensing_high_r>
	    <amon_en_n>1</amon_en_n>
	    <edge>1</edge>
	    <edge_cml>0</edge_cml>
	    <cml_sc>0</cml_sc>
	    <tdctest_n>0</tdctest_n>
	    <amonctrl>0</amonctrl>
	    <comp_spi>0</comp_spi>
	    <tthresh_offset_1>0</tthresh_offset_1>
	    <sipm>15</sipm>
	    <tthresh_offset_2>0</tthresh_offset_2>
	    <tthresh_sc>0</tthresh_sc>
	    <tthresh>62</tthresh>
	    <ampcom_sc>0</ampcom_sc>
	    <ampcom>4</ampcom>
	    <tthresh_offset_0>0</tthresh_offset_0>
	    <inputbias>4</inputbias>
	    <ethresh>0</ethresh>
	    <ebias>0</ebias>
	    <pole_sc>0</pole_sc>
	    <pole>63</pole>
	    <cml>0</cml>
	    <delay>0</delay>
	    <pole_en_n>0</pole_en_n>
	    <mask>0</mask>
	    <recv_all>1</recv_all>
	  </ch19>
	  <ch20>
	    <energy_c_en>1</energy_c_en>
	    <energy_r_en>1</energy_r_en>
	    <sswitch>1</sswitch>
	    <cm_sensing_high_r>0</cm_sensing_high_r>
	    <amon_en_n>1</amon_en_n>
	    <edge>1</edge>
	    <edge_cml>0</edge_cml>
	    <cml_sc>0</cml_sc>
	    <tdctest_n>0</tdctest_n>
	    <amonctrl>0</amonctrl>
	    <comp_spi>0</comp_spi>
	    <tthresh_offset_1>0</tthresh_offset_1>
	    <sipm>15</sipm>
	    <tthresh_offset_2>0</tthresh_offset_2>
	    <tthresh_sc>0</tthresh_sc>
	    <tthresh>62</tthresh>
	    <ampcom_sc>0</ampcom_sc>
	    <ampcom>4</ampcom>
	    <tthresh_offset_0>0</tthresh_offset_0>
	    <inputbias>4</inputbias>
	    <ethresh>0</ethresh>
	    <ebias>0</ebias>
	    <pole_sc>0</pole_sc>
	    <pole>63</pole>
	    <cml>0</cml>
	    <delay>0</delay>
	    <pole_en_n>0</pole_en_n>
	    <mask>0</mask>
	    <recv_all>1</recv_all>
	  </ch20>
	  <ch21>
	    <energy_c_en>1</energy_c_en>
	    <energy_r_en>1</energy_r_en>
	    <sswitch>1</sswitch>
	    <cm_sensing_high_r>0</cm_sensing_high_r>
	    <amon_en_n>1</amon_en_n>
	    <edge>1</edge>
	    <edge_cml>0</edge_cml>
	    <cml_sc>0</cml_sc>
	    <tdctest_n>0</tdctest_n>
	    <amonctrl>0</amonctrl>
	    <comp_spi>0</comp_spi>
	    <tthresh_offset_1>0</tthresh_offset_1>
	    <sipm>15</sipm>
	    <tthresh_offset_2>0</tthresh_offset_2>
	    <tthresh_sc>0</tthresh_sc>
	    <tthresh>62</tthresh>
	    <ampcom_sc>0</ampcom_sc>
	    <ampcom>4</ampcom>
	    <tthresh_offset_0>0</tthresh_offset_0>
	    <inputbias>4</inputbias>
	    <ethresh>0</ethresh>
	    <ebias>0</ebias>
	    <pole_sc>0</pole_sc>
	    <pole>63</pole>
	    <cml>0</cml>
	    <delay>0</delay>
	    <pole_en_n>0</pole_en_n>
	    <mask>0</mask>
	    <recv_all>1</recv_all>
	  </ch21>
	  <ch22>
	    <energy_c_en>1</energy_c_en>
	    <energy_r_en>1</energy_r_en>
	    <sswitch>1</sswitch>
	    <cm_sensing_high_r>0</cm_sensing_high_r>
	    <amon_en_n>1</amon_en_n>
	    <edge>1</edge>
	    <edge_cml>0</edge_cml>
	    <cml_sc>0</cml_sc>
	    <tdctest_n>0</tdctest_n>
	    <amonctrl>0</amonctrl>
	    <comp_spi>0</comp_spi>
	    <tthresh_offset_1>0</tthresh_offset_1>
	    <sipm>15</sipm>
	    <tthresh_offset_2>0</tthresh_offset_2>
	    <tthresh_sc>0</tthresh_sc>
	    <tthresh>62</tthresh>
	    <ampcom_sc>0</ampcom_sc>
	    <ampcom>4</ampcom>
	    <tthresh_offset_0>0</tthresh_offset_0>
	    <inputbias>4</inputbias>
	    <ethresh>0</ethresh>
	    <ebias>0</ebias>
	    <pole_sc>0</pole_sc>
	    <pole>63</pole>
	    <cml>0</cml>
	    <delay>0</delay>
	    <pole_en_n>0</pole_en_n>
	    <mask>0</mask>
	    <recv_all>1</recv_all>
	  </ch22>
	  <ch23>
	    <energy_c_en>1</energy_c_en>
	    <energy_r_en>1</energy_r_en>
	    <sswitch>1</sswitch>
	    <cm_sensing_high_r>0</cm_sensing_high_r>
	    <amon_en_n>1</amon_en_n>
	    <edge>1</edge>
	    <edge_cml>0</edge_cml>
	    <cml_sc>0</cml_sc>
	    <tdctest_n>0</tdctest_n>
	    <amonctrl>0</amonctrl>
	    <comp_spi>0</comp_spi>
	    <tthresh_offset_1>0</tthresh_offset_1>
	    <sipm>15</sipm>
	    <tthresh_offset_2>0</tthresh_offset_2>
	    <tthresh_sc>0</tthresh_sc>
	    <tthresh>62</tthresh>
	    <ampcom_sc>0</ampcom_sc>
	    <ampcom>4</ampcom>
	    <tthresh_offset_0>0</tthresh_offset_0>
	    <inputbias>4</inputbias>
	    <ethresh>0</ethresh>
	    <ebias>0</ebias>
	    <pole_sc>0</pole_sc>
	    <pole>63</pole>
	    <cml>0</cml>
	    <delay>0</delay>
	    <pole_en_n>0</pole_en_n>
	    <mask>0</mask>
	    <recv_all>1</recv_all>
	  </ch23>
	  <ch24>
	    <energy_c_en>1</energy_c_en>
	    <energy_r_en>1</energy_r_en>
	    <sswitch>1</sswitch>
	    <cm_sensing_high_r>0</cm_sensing_high_r>
	    <amon_en_n>1</amon_en_n>
	    <edge>1</edge>
	    <edge_cml>0</edge_cml>
	    <cml_sc>0</cml_sc>
	    <tdctest_n>0</tdctest_n>
	    <amonctrl>0</amonctrl>
	    <comp_spi>0</comp_spi>
	    <tthresh_offset_1>0</tthresh_offset_1>
	    <sipm>15</sipm>
	    <tthresh_offset_2>0</tthresh_offset_2>
	    <tthresh_sc>0</tthresh_sc>
	    <tthresh>62</tthresh>
	    <ampcom_sc>0</ampcom_sc>
	    <ampcom>4</ampcom>
	    <tthresh_offset_0>0</tthresh_offset_0>
	    <inputbias>4</inputbias>
	    <ethresh>0</ethresh>
	    <ebias>0</ebias>
	    <pole_sc>0</pole_sc>
	    <pole>63</pole>
	    <cml>0</cml>
	    <delay>0</delay>
	    <pole_en_n>0</pole_en_n>
	    <mask>0</mask>
	    <recv_all>1</recv_all>
	  </ch24>
	  <ch25>
	    <energy_c_en>1</energy_c_en>
	    <energy_r_en>1</energy_r_en>
	    <sswitch>1</sswitch>
	    <cm_sensing_high_r>0</cm_sensing_high_r>
	    <amon_en_n>1</amon_en_n>
	    <edge>1</edge>
	    <edge_cml>0</edge_cml>
	    <cml_sc>0</cml_sc>
	    <tdctest_n>0</tdctest_n>
	    <amonctrl>0</amonctrl>
	    <comp_spi>0</comp_spi>
	    <tthresh_offset_1>0</tthresh_offset_1>
	    <sipm>15</sipm>
	    <tthresh_offset_2>0</tthresh_offset_2>
	    <tthresh_sc>0</tthresh_sc>
	    <tthresh>62</tthresh>
	    <ampcom_sc>0</ampcom_sc>
	    <ampcom>4</ampcom>
	    <tthresh_offset_0>0</tthresh_offset_0>
	    <inputbias>4</inputbias>
	    <ethresh>0</ethresh>
	    <ebias>0</ebias>
	    <pole_sc>0</pole_sc>
	    <pole>63</pole>
	    <cml>0</cml>
	    <delay>0</delay>
	    <pole_en_n>0</pole_en_n>
	    <mask>0</mask>
	    <recv_all>1</recv_all>
	  </ch25>
	  <ch26>
	    <energy_c_en>1</energy_c_en>
	    <energy_r_en>1</energy_r_en>
	    <sswitch>1</sswitch>
	    <cm_sensing_high_r>0</cm_sensing_high_r>
	    <amon_en_n>1</amon_en_n>
	    <edge>1</edge>
	    <edge_cml>0</edge_cml>
	    <cml_sc>0</cml_sc>
	    <tdctest_n>0</tdctest_n>
	    <amonctrl>0</amonctrl>
	    <comp_spi>0</comp_spi>
	    <tthresh_offset_1>0</tthresh_offset_1>
	    <sipm>15</sipm>
	    <tthresh_offset_2>0</tthresh_offset_2>
	    <tthresh_sc>0</tthresh_sc>
	    <tthresh>62</tthresh>
	    <ampcom_sc>0</ampcom_sc>
	    <ampcom>4</ampcom>
	    <tthresh_offset_0>0</tthresh_offset_0>
	    <inputbias>4</inputbias>
	    <ethresh>0</ethresh>
	    <ebias>0</ebias>
	    <pole_sc>0</pole_sc>
	    <pole>63</pole>
	    <cml>0</cml>
	    <delay>0</delay>
	    <pole_en_n>0</pole_en_n>
	    <mask>0</mask>
	    <recv_all>1</recv_all>
	  </ch26>
	  <ch27>
	    <energy_c_en>1</energy_c_en>
	    <energy_r_en>1</energy_r_en>
	    <sswitch>1</sswitch>
	    <cm_sensing_high_r>0</cm_sensing_high_r>
	    <amon_en_n>1</amon_en_n>
	    <edge>1</edge>
	    <edge_cml>0</edge_cml>
	    <cml_sc>0</cml_sc>
	    <tdctest_n>0</tdctest_n>
	    <amonctrl>0</amonctrl>
	    <comp_spi>0</comp_spi>
	    <tthresh_offset_1>0</tthresh_offset_1>
	    <sipm>15</sipm>
	    <tthresh_offset_2>0</tthresh_offset_2>
	    <tthresh_sc>0</tthresh_sc>
	    <tthresh>62</tthresh>
	    <ampcom_sc>0</ampcom_sc>
	    <ampcom>4</ampcom>
	    <tthresh_offset_0>0</tthresh_offset_0>
	    <inputbias>4</inputbias>
	    <ethresh>0</ethresh>
	    <ebias>0</ebias>
	    <pole_sc>0</pole_sc>
	    <pole>63</pole>
	    <cml>0</cml>
	    <delay>0</delay>
	    <pole_en_n>0</pole_en_n>
	    <mask>0</mask>
	    <recv_all>1</recv_all>
	  </ch27>
	  <ch28>
	    <energy_c_en>1</energy_c_en>
	    <energy_r_en>1</energy_r_en>
	    <sswitch>1</sswitch>
	    <cm_sensing_high_r>0</cm_sensing_high_r>
	    <amon_en_n>1</amon_en_n>
	    <edge>1</edge>
	    <edge_cml>0</edge_cml>
	    <cml_sc>0</cml_sc>
	    <tdctest_n>0</tdctest_n>
	    <amonctrl>0</amonctrl>
	    <comp_spi>0</comp_spi>
	    <tthresh_offset_1>0</tthresh_offset_1>
	    <sipm>15</sipm>
	    <tthresh_offset_2>0</tthresh_offset_2>
	    <tthresh_sc>0</tthresh_sc>
	    <tthresh>62</tthresh>
	    <ampcom_sc>0</ampcom_sc>
	    <ampcom>4</ampcom>
	    <tthresh_offset_0>0</tthresh_offset_0>
	    <inputbias>4</inputbias>
	    <ethresh>0</ethresh>
	    <ebias>0</ebias>
	    <pole_sc>0</pole_sc>
	    <pole>63</pole>
	    <cml>0</cml>
	    <delay>0</delay>
	    <pole_en_n>0</pole_en_n>
	    <mask>0</mask>
	    <recv_all>1</recv_all>
	  </ch28>
	  <ch29>
	    <energy_c_en>1</energy_c_en>
	    <energy_r_en>1</energy_r_en>
	    <sswitch>1</sswitch>
	    <cm_sensing_high_r>0</cm_sensing_high_r>
	    <amon_en_n>1</amon_en_n>
	    <edge>1</edge>
	    <edge_cml>0</edge_cml>
	    <cml_sc>0</cml_sc>
	    <tdctest_n>0</tdctest_n>
	    <amonctrl>0</amonctrl>
	    <comp_spi>0</comp_spi>
	    <tthresh_offset_1>0</tthresh_offset_1>
	    <sipm>15</sipm>
	    <tthresh_offset_2>0</tthresh_offset_2>
	    <tthresh_sc>0</tthresh_sc>
	    <tthresh>62</tthresh>
	    <ampcom_sc>0</ampcom_sc>
	    <ampcom>4</ampcom>
	    <tthresh_offset_0>0</tthresh_offset_0>
	    <inputbias>4</inputbias>
	    <ethresh>0</ethresh>
	    <ebias>0</ebias>
	    <pole_sc>0</pole_sc>
	    <pole>63</pole>
	    <cml>0</cml>
	    <delay>0</delay>
	    <pole_en_n>0</pole_en_n>
	    <mask>0</mask>
	    <recv_all>1</recv_all>
	  </ch29>
	  <ch30>
	    <energy_c_en>1</energy_c_en>
	    <energy_r_en>1</energy_r_en>
	    <sswitch>1</sswitch>
	    <cm_sensing_high_r>0</cm_sensing_high_r>
	    <amon_en_n>1</amon_en_n>
	    <edge>1</edge>
	    <edge_cml>0</edge_cml>
	    <cml_sc>0</cml_sc>
	    <tdctest_n>0</tdctest_n>
	    <amonctrl>0</amonctrl>
	    <comp_spi>0</comp_spi>
	    <tthresh_offset_1>0</tthresh_offset_1>
	    <sipm>15</sipm>
	    <tthresh_offset_2>0</tthresh_offset_2>
	    <tthresh_sc>0</tthresh_sc>
	    <tthresh>62</tthresh>
	    <ampcom_sc>0</ampcom_sc>
	    <ampcom>4</ampcom>
	    <tthresh_offset_0>0</tthresh_offset_0>
	    <inputbias>4</inputbias>
	    <ethresh>0</ethresh>
	    <ebias>0</ebias>
	    <pole_sc>0</pole_sc>
	    <pole>63</pole>
	    <cml>0</cml>
	    <delay>0</delay>
	    <pole_en_n>0</pole_en_n>
	    <mask>0</mask>
	    <recv_all>1</recv_all>
	  </ch30>
	  <ch31>
	    <energy_c_en>1</energy_c_en>
	    <energy_r_en>1</energy_r_en>
	    <sswitch>1</sswitch>
	    <cm_sensing_high_r>0</cm_sensing_high_r>
	    <amon_en_n>1</amon_en_n>
	    <edge>1</edge>
	    <edge_cml>0</edge_cml>
	    <cml_sc>0</cml_sc>
	    <tdctest_n>0</tdctest_n>
	    <amonctrl>0</amonctrl>
	    <comp_spi>0</comp_spi>
	    <tthresh_offset_1>0</tthresh_offset_1>
	    <sipm>15</sipm>
	    <tthresh_offset_2>0</tthresh_offset_2>
	    <tthresh_sc>0</tthresh_sc>
	    <tthresh>62</tthresh>
	    <ampcom_sc>0</ampcom_sc>
	    <ampcom>4</ampcom>
	    <tthresh_offset_0>0</tthresh_offset_0>
	    <inputbias>4</inputbias>
	    <ethresh>0</ethresh>
	    <ebias>0</ebias>
	    <pole_sc>0</pole_sc>
	    <pole>63</pole>
	    <cml>0</cml>
	    <delay>0</delay>
	    <pole_en_n>0</pole_en_n>
	    <mask>0</mask>
	    <recv_all>1</recv_all>
	  </ch31>
	</Channel>
	<TDC>
	  <vnd2c_scale>0</vnd2c_scale>
	  <vnd2c_offset>3</vnd2c_offset>
	  <vnd2c>31</vnd2c>
	  <vncntbuffer_scale>0</vncntbuffer_scale>
	  <vncntbuffer_offset>3</vncntbuffer_offset>
	  <vncntbuffer>7</vncntbuffer>
	  <vncnt_scale>0</vncnt_scale>
	  <vncnt_offset>1</vncnt_offset>
	  <vncnt>10</vncnt>
	  <vnpcp_scale>0</vnpcp_scale>
	  <vnpcp_offset>3</vnpcp_offset>
	  <vnpcp>15</vnpcp>
	  <vnvcodelay_scale>0</vnvcodelay_scale>
	  <vnvcodelay_offset>3</vnvcodelay_offset>
	  <vnvcodelay>20</vnvcodelay>
	  <vnvcobuffer_scale>0</vnvcobuffer_scale>
	  <vnvcobuffer_offset>0</vnvcobuffer_offset>
	  <vnvcobuffer>10</vnvcobuffer>
	  <vnhitlogic_scale>0</vnhitlogic_scale>
	  <vnhitlogic_offset>3</vnhitlogic_offset>
	  <vnhitlogic>28</vnhitlogic>
	  <vnpfc_scale>0</vnpfc_scale>
	  <vnpfc_offset>3</vnpfc_offset>
	  <vnpfc>15</vnpfc>
	  <latchbias>1800</latchbias>
	</TDC>
	<Footer>
	  <coin_xbar_lower_rx_ena>0</coin_xbar_lower_rx_ena>
	  <coin_xbar_lower_tx_ena>1</coin_xbar_lower_tx_ena>
	  <coin_xbar_lower_tx_vdac>155</coin_xbar_lower_tx_vdac>
	  <coin_xbar_lower_tx_idac>0</coin_xbar_lower_tx_idac>
	  <coin_mat_xbl>0</coin_mat_xbl>
	  <coin_mat_0>0</coin_mat_0>
	  <coin_mat_1>0</coin_mat_1>
	  <coin_mat_2>0</coin_mat_2>
	  <coin_mat_3>0</coin_mat_3>
	  <coin_mat_4>0</coin_mat_4>
	  <coin_mat_5>0</coin_mat_5>
	  <coin_mat_6>0</coin_mat_6>
	  <coin_mat_7>0</coin_mat_7>
	  <coin_mat_8>0</coin_mat_8>
	  <coin_mat_9>0</coin_mat_9>
	  <coin_mat_10>0</coin_mat_10>
	  <coin_mat_11>0</coin_mat_11>
	  <coin_mat_12>0</coin_mat_12>
	  <coin_mat_13>0</coin_mat_13>
	  <coin_mat_14>0</coin_mat_14>
	  <coin_mat_15>0</coin_mat_15>
	  <coin_mat_16>0</coin_mat_16>
	  <coin_mat_17>0</coin_mat_17>
	  <coin_mat_18>0</coin_mat_18>
	  <coin_mat_19>0</coin_mat_19>
	  <coin_mat_20>0</coin_mat_20>
	  <coin_mat_21>0</coin_mat_21>
	  <coin_mat_22>0</coin_mat_22>
	  <coin_mat_23>0</coin_mat_23>
	  <coin_mat_24>0</coin_mat_24>
	  <coin_mat_25>0</coin_mat_25>
	  <coin_mat_26>0</coin_mat_26>
	  <coin_mat_27>0</coin_mat_27>
	  <coin_mat_28>0</coin_mat_28>
	  <coin_mat_29>0</coin_mat_29>
	  <coin_mat_30>0</coin_mat_30>
	  <coin_mat_31>0</coin_mat_31>
	  <coin_mat_xbu>0</coin_mat_xbu>
	  <coin_xbar_upper_rx_ena>0</coin_xbar_upper_rx_ena>
	  <coin_xbar_upper_tx_ena>1</coin_xbar_upper_tx_ena>
	  <coin_xbar_upper_tx_vdac>155</coin_xbar_upper_tx_vdac>
	  <coin_xbar_upper_tx_idac>0</coin_xbar_upper_tx_idac>
	  <coin_wnd>0</coin_wnd>
	  <amon_en>0</amon_en>
	  <amon_dac>0</amon_dac>
	  <dmon_1_en>0</dmon_1_en>
	  <dmon_1_dac>0</dmon_1_dac>
	  <dmon_2_en>0</dmon_2_en>
	  <dmon_2_dac>0</dmon_2_dac>
	  <lvds_tx_vcm>40</lvds_tx_vcm>
	  <lvds_tx_bias>0</lvds_tx_bias>
	</Footer>
      </parameters>
    </mutrig>
    <mutrig>
      <index>3</index>
      <parameters>
	<Header>
	  <gen_idle>1</gen_idle>
	  <sync_ch_rst>1</sync_ch_rst>
	  <ext_trig_mode>0</ext_trig_mode>
	  <ext_trig_endtime_sign>0</ext_trig_endtime_sign>
	  <ext_trig_offset>0</ext_trig_offset>
	  <ext_trig_endtime>0</ext_trig_endtime>
	  <ms_limits>0</ms_limits>
	  <ms_switch_sel>0</ms_switch_sel>
	  <ms_debug>0</ms_debug>
	  <tx_mode>4</tx_mode>
	  <pll_setcoarse>0</pll_setcoarse>
	  <pll_envomonitor>0</pll_envomonitor>
	  <disable_coarse>0</disable_coarse>
	  <pll_lol_dbg>0</pll_lol_dbg>
	  <en_ch_evt_cnt>0</en_ch_evt_cnt>
	  <dmon_sel>31</dmon_sel>
	  <dmon_sel_enable>0</dmon_sel_enable>
	  <dmon_sw>0</dmon_sw>
	</Header>
	<Channel>
	  <ch0>
	    <energy_c_en>1</energy_c_en>
	    <energy_r_en>1</energy_r_en>
	    <sswitch>1</sswitch>
	    <cm_sensing_high_r>0</cm_sensing_high_r>
	    <amon_en_n>1</amon_en_n>
	    <edge>1</edge>
	    <edge_cml>0</edge_cml>
	    <cml_sc>0</cml_sc>
	    <tdctest_n>0</tdctest_n>
	    <amonctrl>0</amonctrl>
	    <comp_spi>0</comp_spi>
	    <tthresh_offset_1>0</tthresh_offset_1>
	    <sipm>15</sipm>
	    <tthresh_offset_2>0</tthresh_offset_2>
	    <tthresh_sc>0</tthresh_sc>
	    <tthresh>62</tthresh>
	    <ampcom_sc>0</ampcom_sc>
	    <ampcom>4</ampcom>
	    <tthresh_offset_0>0</tthresh_offset_0>
	    <inputbias>4</inputbias>
	    <ethresh>0</ethresh>
	    <ebias>0</ebias>
	    <pole_sc>0</pole_sc>
	    <pole>63</pole>
	    <cml>0</cml>
	    <delay>0</delay>
	    <pole_en_n>0</pole_en_n>
	    <mask>0</mask>
	    <recv_all>1</recv_all>
	  </ch0>
	  <ch1>
	    <energy_c_en>1</energy_c_en>
	    <energy_r_en>1</energy_r_en>
	    <sswitch>1</sswitch>
	    <cm_sensing_high_r>0</cm_sensing_high_r>
	    <amon_en_n>1</amon_en_n>
	    <edge>1</edge>
	    <edge_cml>0</edge_cml>
	    <cml_sc>0</cml_sc>
	    <tdctest_n>0</tdctest_n>
	    <amonctrl>0</amonctrl>
	    <comp_spi>0</comp_spi>
	    <tthresh_offset_1>0</tthresh_offset_1>
	    <sipm>15</sipm>
	    <tthresh_offset_2>0</tthresh_offset_2>
	    <tthresh_sc>0</tthresh_sc>
	    <tthresh>62</tthresh>
	    <ampcom_sc>0</ampcom_sc>
	    <ampcom>4</ampcom>
	    <tthresh_offset_0>0</tthresh_offset_0>
	    <inputbias>4</inputbias>
	    <ethresh>0</ethresh>
	    <ebias>0</ebias>
	    <pole_sc>0</pole_sc>
	    <pole>63</pole>
	    <cml>0</cml>
	    <delay>0</delay>
	    <pole_en_n>0</pole_en_n>
	    <mask>0</mask>
	    <recv_all>1</recv_all>
	  </ch1>
	  <ch2>
	    <energy_c_en>1</energy_c_en>
	    <energy_r_en>1</energy_r_en>
	    <sswitch>1</sswitch>
	    <cm_sensing_high_r>0</cm_sensing_high_r>
	    <amon_en_n>1</amon_en_n>
	    <edge>1</edge>
	    <edge_cml>0</edge_cml>
	    <cml_sc>0</cml_sc>
	    <tdctest_n>0</tdctest_n>
	    <amonctrl>0</amonctrl>
	    <comp_spi>0</comp_spi>
	    <tthresh_offset_1>0</tthresh_offset_1>
	    <sipm>15</sipm>
	    <tthresh_offset_2>0</tthresh_offset_2>
	    <tthresh_sc>0</tthresh_sc>
	    <tthresh>62</tthresh>
	    <ampcom_sc>0</ampcom_sc>
	    <ampcom>4</ampcom>
	    <tthresh_offset_0>0</tthresh_offset_0>
	    <inputbias>4</inputbias>
	    <ethresh>0</ethresh>
	    <ebias>0</ebias>
	    <pole_sc>0</pole_sc>
	    <pole>63</pole>
	    <cml>0</cml>
	    <delay>0</delay>
	    <pole_en_n>0</pole_en_n>
	    <mask>0</mask>
	    <recv_all>1</recv_all>
	  </ch2>
	  <ch3>
	    <energy_c_en>1</energy_c_en>
	    <energy_r_en>1</energy_r_en>
	    <sswitch>1</sswitch>
	    <cm_sensing_high_r>0</cm_sensing_high_r>
	    <amon_en_n>1</amon_en_n>
	    <edge>1</edge>
	    <edge_cml>0</edge_cml>
	    <cml_sc>0</cml_sc>
	    <tdctest_n>0</tdctest_n>
	    <amonctrl>0</amonctrl>
	    <comp_spi>0</comp_spi>
	    <tthresh_offset_1>0</tthresh_offset_1>
	    <sipm>15</sipm>
	    <tthresh_offset_2>0</tthresh_offset_2>
	    <tthresh_sc>0</tthresh_sc>
	    <tthresh>62</tthresh>
	    <ampcom_sc>0</ampcom_sc>
	    <ampcom>4</ampcom>
	    <tthresh_offset_0>0</tthresh_offset_0>
	    <inputbias>4</inputbias>
	    <ethresh>0</ethresh>
	    <ebias>0</ebias>
	    <pole_sc>0</pole_sc>
	    <pole>63</pole>
	    <cml>0</cml>
	    <delay>0</delay>
	    <pole_en_n>0</pole_en_n>
	    <mask>0</mask>
	    <recv_all>1</recv_all>
	  </ch3>
	  <ch4>
	    <energy_c_en>1</energy_c_en>
	    <energy_r_en>1</energy_r_en>
	    <sswitch>1</sswitch>
	    <cm_sensing_high_r>0</cm_sensing_high_r>
	    <amon_en_n>1</amon_en_n>
	    <edge>1</edge>
	    <edge_cml>0</edge_cml>
	    <cml_sc>0</cml_sc>
	    <tdctest_n>0</tdctest_n>
	    <amonctrl>0</amonctrl>
	    <comp_spi>0</comp_spi>
	    <tthresh_offset_1>0</tthresh_offset_1>
	    <sipm>15</sipm>
	    <tthresh_offset_2>0</tthresh_offset_2>
	    <tthresh_sc>0</tthresh_sc>
	    <tthresh>62</tthresh>
	    <ampcom_sc>0</ampcom_sc>
	    <ampcom>4</ampcom>
	    <tthresh_offset_0>0</tthresh_offset_0>
	    <inputbias>4</inputbias>
	    <ethresh>0</ethresh>
	    <ebias>0</ebias>
	    <pole_sc>0</pole_sc>
	    <pole>63</pole>
	    <cml>0</cml>
	    <delay>0</delay>
	    <pole_en_n>0</pole_en_n>
	    <mask>0</mask>
	    <recv_all>1</recv_all>
	  </ch4>
	  <ch5>
	    <energy_c_en>1</energy_c_en>
	    <energy_r_en>1</energy_r_en>
	    <sswitch>1</sswitch>
	    <cm_sensing_high_r>0</cm_sensing_high_r>
	    <amon_en_n>1</amon_en_n>
	    <edge>1</edge>
	    <edge_cml>0</edge_cml>
	    <cml_sc>0</cml_sc>
	    <tdctest_n>0</tdctest_n>
	    <amonctrl>0</amonctrl>
	    <comp_spi>0</comp_spi>
	    <tthresh_offset_1>0</tthresh_offset_1>
	    <sipm>15</sipm>
	    <tthresh_offset_2>0</tthresh_offset_2>
	    <tthresh_sc>0</tthresh_sc>
	    <tthresh>62</tthresh>
	    <ampcom_sc>0</ampcom_sc>
	    <ampcom>4</ampcom>
	    <tthresh_offset_0>0</tthresh_offset_0>
	    <inputbias>4</inputbias>
	    <ethresh>0</ethresh>
	    <ebias>0</ebias>
	    <pole_sc>0</pole_sc>
	    <pole>63</pole>
	    <cml>0</cml>
	    <delay>0</delay>
	    <pole_en_n>0</pole_en_n>
	    <mask>0</mask>
	    <recv_all>1</recv_all>
	  </ch5>
	  <ch6>
	    <energy_c_en>1</energy_c_en>
	    <energy_r_en>1</energy_r_en>
	    <sswitch>1</sswitch>
	    <cm_sensing_high_r>0</cm_sensing_high_r>
	    <amon_en_n>1</amon_en_n>
	    <edge>1</edge>
	    <edge_cml>0</edge_cml>
	    <cml_sc>0</cml_sc>
	    <tdctest_n>0</tdctest_n>
	    <amonctrl>0</amonctrl>
	    <comp_spi>0</comp_spi>
	    <tthresh_offset_1>0</tthresh_offset_1>
	    <sipm>15</sipm>
	    <tthresh_offset_2>0</tthresh_offset_2>
	    <tthresh_sc>0</tthresh_sc>
	    <tthresh>62</tthresh>
	    <ampcom_sc>0</ampcom_sc>
	    <ampcom>4</ampcom>
	    <tthresh_offset_0>0</tthresh_offset_0>
	    <inputbias>4</inputbias>
	    <ethresh>0</ethresh>
	    <ebias>0</ebias>
	    <pole_sc>0</pole_sc>
	    <pole>63</pole>
	    <cml>0</cml>
	    <delay>0</delay>
	    <pole_en_n>0</pole_en_n>
	    <mask>0</mask>
	    <recv_all>1</recv_all>
	  </ch6>
	  <ch7>
	    <energy_c_en>1</energy_c_en>
	    <energy_r_en>1</energy_r_en>
	    <sswitch>1</sswitch>
	    <cm_sensing_high_r>0</cm_sensing_high_r>
	    <amon_en_n>1</amon_en_n>
	    <edge>1</edge>
	    <edge_cml>0</edge_cml>
	    <cml_sc>0</cml_sc>
	    <tdctest_n>0</tdctest_n>
	    <amonctrl>0</amonctrl>
	    <comp_spi>0</comp_spi>
	    <tthresh_offset_1>0</tthresh_offset_1>
	    <sipm>15</sipm>
	    <tthresh_offset_2>0</tthresh_offset_2>
	    <tthresh_sc>0</tthresh_sc>
	    <tthresh>62</tthresh>
	    <ampcom_sc>0</ampcom_sc>
	    <ampcom>4</ampcom>
	    <tthresh_offset_0>0</tthresh_offset_0>
	    <inputbias>4</inputbias>
	    <ethresh>0</ethresh>
	    <ebias>0</ebias>
	    <pole_sc>0</pole_sc>
	    <pole>63</pole>
	    <cml>0</cml>
	    <delay>0</delay>
	    <pole_en_n>0</pole_en_n>
	    <mask>0</mask>
	    <recv_all>1</recv_all>
	  </ch7>
	  <ch8>
	    <energy_c_en>1</energy_c_en>
	    <energy_r_en>1</energy_r_en>
	    <sswitch>1</sswitch>
	    <cm_sensing_high_r>0</cm_sensing_high_r>
	    <amon_en_n>1</amon_en_n>
	    <edge>1</edge>
	    <edge_cml>0</edge_cml>
	    <cml_sc>0</cml_sc>
	    <tdctest_n>0</tdctest_n>
	    <amonctrl>0</amonctrl>
	    <comp_spi>0</comp_spi>
	    <tthresh_offset_1>0</tthresh_offset_1>
	    <sipm>15</sipm>
	    <tthresh_offset_2>0</tthresh_offset_2>
	    <tthresh_sc>0</tthresh_sc>
	    <tthresh>62</tthresh>
	    <ampcom_sc>0</ampcom_sc>
	    <ampcom>4</ampcom>
	    <tthresh_offset_0>0</tthresh_offset_0>
	    <inputbias>4</inputbias>
	    <ethresh>0</ethresh>
	    <ebias>0</ebias>
	    <pole_sc>0</pole_sc>
	    <pole>63</pole>
	    <cml>0</cml>
	    <delay>0</delay>
	    <pole_en_n>0</pole_en_n>
	    <mask>0</mask>
	    <recv_all>1</recv_all>
	  </ch8>
	  <ch9>
	    <energy_c_en>1</energy_c_en>
	    <energy_r_en>1</energy_r_en>
	    <sswitch>1</sswitch>
	    <cm_sensing_high_r>0</cm_sensing_high_r>
	    <amon_en_n>1</amon_en_n>
	    <edge>1</edge>
	    <edge_cml>0</edge_cml>
	    <cml_sc>0</cml_sc>
	    <tdctest_n>0</tdctest_n>
	    <amonctrl>0</amonctrl>
	    <comp_spi>0</comp_spi>
	    <tthresh_offset_1>0</tthresh_offset_1>
	    <sipm>15</sipm>
	    <tthresh_offset_2>0</tthresh_offset_2>
	    <tthresh_sc>0</tthresh_sc>
	    <tthresh>62</tthresh>
	    <ampcom_sc>0</ampcom_sc>
	    <ampcom>4</ampcom>
	    <tthresh_offset_0>0</tthresh_offset_0>
	    <inputbias>4</inputbias>
	    <ethresh>0</ethresh>
	    <ebias>0</ebias>
	    <pole_sc>0</pole_sc>
	    <pole>63</pole>
	    <cml>0</cml>
	    <delay>0</delay>
	    <pole_en_n>0</pole_en_n>
	    <mask>0</mask>
	    <recv_all>1</recv_all>
	  </ch9>
	  <ch10>
	    <energy_c_en>1</energy_c_en>
	    <energy_r_en>1</energy_r_en>
	    <sswitch>1</sswitch>
	    <cm_sensing_high_r>0</cm_sensing_high_r>
	    <amon_en_n>1</amon_en_n>
	    <edge>1</edge>
	    <edge_cml>0</edge_cml>
	    <cml_sc>0</cml_sc>
	    <tdctest_n>0</tdctest_n>
	    <amonctrl>0</amonctrl>
	    <comp_spi>0</comp_spi>
	    <tthresh_offset_1>0</tthresh_offset_1>
	    <sipm>15</sipm>
	    <tthresh_offset_2>0</tthresh_offset_2>
	    <tthresh_sc>0</tthresh_sc>
	    <tthresh>62</tthresh>
	    <ampcom_sc>0</ampcom_sc>
	    <ampcom>4</ampcom>
	    <tthresh_offset_0>0</tthresh_offset_0>
	    <inputbias>4</inputbias>
	    <ethresh>0</ethresh>
	    <ebias>0</ebias>
	    <pole_sc>0</pole_sc>
	    <pole>63</pole>
	    <cml>0</cml>
	    <delay>0</delay>
	    <pole_en_n>0</pole_en_n>
	    <mask>0</mask>
	    <recv_all>1</recv_all>
	  </ch10>
	  <ch11>
	    <energy_c_en>1</energy_c_en>
	    <energy_r_en>1</energy_r_en>
	    <sswitch>1</sswitch>
	    <cm_sensing_high_r>0</cm_sensing_high_r>
	    <amon_en_n>1</amon_en_n>
	    <edge>1</edge>
	    <edge_cml>0</edge_cml>
	    <cml_sc>0</cml_sc>
	    <tdctest_n>0</tdctest_n>
	    <amonctrl>0</amonctrl>
	    <comp_spi>0</comp_spi>
	    <tthresh_offset_1>0</tthresh_offset_1>
	    <sipm>15</sipm>
	    <tthresh_offset_2>0</tthresh_offset_2>
	    <tthresh_sc>0</tthresh_sc>
	    <tthresh>62</tthresh>
	    <ampcom_sc>0</ampcom_sc>
	    <ampcom>4</ampcom>
	    <tthresh_offset_0>0</tthresh_offset_0>
	    <inputbias>4</inputbias>
	    <ethresh>0</ethresh>
	    <ebias>0</ebias>
	    <pole_sc>0</pole_sc>
	    <pole>63</pole>
	    <cml>0</cml>
	    <delay>0</delay>
	    <pole_en_n>0</pole_en_n>
	    <mask>0</mask>
	    <recv_all>1</recv_all>
	  </ch11>
	  <ch12>
	    <energy_c_en>1</energy_c_en>
	    <energy_r_en>1</energy_r_en>
	    <sswitch>1</sswitch>
	    <cm_sensing_high_r>0</cm_sensing_high_r>
	    <amon_en_n>1</amon_en_n>
	    <edge>1</edge>
	    <edge_cml>0</edge_cml>
	    <cml_sc>0</cml_sc>
	    <tdctest_n>0</tdctest_n>
	    <amonctrl>0</amonctrl>
	    <comp_spi>0</comp_spi>
	    <tthresh_offset_1>0</tthresh_offset_1>
	    <sipm>15</sipm>
	    <tthresh_offset_2>0</tthresh_offset_2>
	    <tthresh_sc>0</tthresh_sc>
	    <tthresh>62</tthresh>
	    <ampcom_sc>0</ampcom_sc>
	    <ampcom>4</ampcom>
	    <tthresh_offset_0>0</tthresh_offset_0>
	    <inputbias>4</inputbias>
	    <ethresh>0</ethresh>
	    <ebias>0</ebias>
	    <pole_sc>0</pole_sc>
	    <pole>63</pole>
	    <cml>0</cml>
	    <delay>0</delay>
	    <pole_en_n>0</pole_en_n>
	    <mask>0</mask>
	    <recv_all>1</recv_all>
	  </ch12>
	  <ch13>
	    <energy_c_en>1</energy_c_en>
	    <energy_r_en>1</energy_r_en>
	    <sswitch>1</sswitch>
	    <cm_sensing_high_r>0</cm_sensing_high_r>
	    <amon_en_n>1</amon_en_n>
	    <edge>1</edge>
	    <edge_cml>0</edge_cml>
	    <cml_sc>0</cml_sc>
	    <tdctest_n>0</tdctest_n>
	    <amonctrl>0</amonctrl>
	    <comp_spi>0</comp_spi>
	    <tthresh_offset_1>0</tthresh_offset_1>
	    <sipm>15</sipm>
	    <tthresh_offset_2>0</tthresh_offset_2>
	    <tthresh_sc>0</tthresh_sc>
	    <tthresh>62</tthresh>
	    <ampcom_sc>0</ampcom_sc>
	    <ampcom>4</ampcom>
	    <tthresh_offset_0>0</tthresh_offset_0>
	    <inputbias>4</inputbias>
	    <ethresh>0</ethresh>
	    <ebias>0</ebias>
	    <pole_sc>0</pole_sc>
	    <pole>63</pole>
	    <cml>0</cml>
	    <delay>0</delay>
	    <pole_en_n>0</pole_en_n>
	    <mask>0</mask>
	    <recv_all>1</recv_all>
	  </ch13>
	  <ch14>
	    <energy_c_en>1</energy_c_en>
	    <energy_r_en>1</energy_r_en>
	    <sswitch>1</sswitch>
	    <cm_sensing_high_r>0</cm_sensing_high_r>
	    <amon_en_n>1</amon_en_n>
	    <edge>1</edge>
	    <edge_cml>0</edge_cml>
	    <cml_sc>0</cml_sc>
	    <tdctest_n>0</tdctest_n>
	    <amonctrl>0</amonctrl>
	    <comp_spi>0</comp_spi>
	    <tthresh_offset_1>0</tthresh_offset_1>
	    <sipm>15</sipm>
	    <tthresh_offset_2>0</tthresh_offset_2>
	    <tthresh_sc>0</tthresh_sc>
	    <tthresh>62</tthresh>
	    <ampcom_sc>0</ampcom_sc>
	    <ampcom>4</ampcom>
	    <tthresh_offset_0>0</tthresh_offset_0>
	    <inputbias>4</inputbias>
	    <ethresh>0</ethresh>
	    <ebias>0</ebias>
	    <pole_sc>0</pole_sc>
	    <pole>63</pole>
	    <cml>0</cml>
	    <delay>0</delay>
	    <pole_en_n>0</pole_en_n>
	    <mask>0</mask>
	    <recv_all>1</recv_all>
	  </ch14>
	  <ch15>
	    <energy_c_en>1</energy_c_en>
	    <energy_r_en>1</energy_r_en>
	    <sswitch>1</sswitch>
	    <cm_sensing_high_r>0</cm_sensing_high_r>
	    <amon_en_n>1</amon_en_n>
	    <edge>1</edge>
	    <edge_cml>0</edge_cml>
	    <cml_sc>0</cml_sc>
	    <tdctest_n>0</tdctest_n>
	    <amonctrl>0</amonctrl>
	    <comp_spi>0</comp_spi>
	    <tthresh_offset_1>0</tthresh_offset_1>
	    <sipm>15</sipm>
	    <tthresh_offset_2>0</tthresh_offset_2>
	    <tthresh_sc>0</tthresh_sc>
	    <tthresh>62</tthresh>
	    <ampcom_sc>0</ampcom_sc>
	    <ampcom>4</ampcom>
	    <tthresh_offset_0>0</tthresh_offset_0>
	    <inputbias>4</inputbias>
	    <ethresh>0</ethresh>
	    <ebias>0</ebias>
	    <pole_sc>0</pole_sc>
	    <pole>63</pole>
	    <cml>0</cml>
	    <delay>0</delay>
	    <pole_en_n>0</pole_en_n>
	    <mask>0</mask>
	    <recv_all>1</recv_all>
	  </ch15>
	  <ch16>
	    <energy_c_en>1</energy_c_en>
	    <energy_r_en>1</energy_r_en>
	    <sswitch>1</sswitch>
	    <cm_sensing_high_r>0</cm_sensing_high_r>
	    <amon_en_n>1</amon_en_n>
	    <edge>1</edge>
	    <edge_cml>0</edge_cml>
	    <cml_sc>0</cml_sc>
	    <tdctest_n>0</tdctest_n>
	    <amonctrl>0</amonctrl>
	    <comp_spi>0</comp_spi>
	    <tthresh_offset_1>0</tthresh_offset_1>
	    <sipm>15</sipm>
	    <tthresh_offset_2>0</tthresh_offset_2>
	    <tthresh_sc>0</tthresh_sc>
	    <tthresh>62</tthresh>
	    <ampcom_sc>0</ampcom_sc>
	    <ampcom>4</ampcom>
	    <tthresh_offset_0>0</tthresh_offset_0>
	    <inputbias>4</inputbias>
	    <ethresh>0</ethresh>
	    <ebias>0</ebias>
	    <pole_sc>0</pole_sc>
	    <pole>63</pole>
	    <cml>0</cml>
	    <delay>0</delay>
	    <pole_en_n>0</pole_en_n>
	    <mask>0</mask>
	    <recv_all>1</recv_all>
	  </ch16>
	  <ch17>
	    <energy_c_en>1</energy_c_en>
	    <energy_r_en>1</energy_r_en>
	    <sswitch>1</sswitch>
	    <cm_sensing_high_r>0</cm_sensing_high_r>
	    <amon_en_n>1</amon_en_n>
	    <edge>1</edge>
	    <edge_cml>0</edge_cml>
	    <cml_sc>0</cml_sc>
	    <tdctest_n>0</tdctest_n>
	    <amonctrl>0</amonctrl>
	    <comp_spi>0</comp_spi>
	    <tthresh_offset_1>0</tthresh_offset_1>
	    <sipm>15</sipm>
	    <tthresh_offset_2>0</tthresh_offset_2>
	    <tthresh_sc>0</tthresh_sc>
	    <tthresh>62</tthresh>
	    <ampcom_sc>0</ampcom_sc>
	    <ampcom>4</ampcom>
	    <tthresh_offset_0>0</tthresh_offset_0>
	    <inputbias>4</inputbias>
	    <ethresh>0</ethresh>
	    <ebias>0</ebias>
	    <pole_sc>0</pole_sc>
	    <pole>63</pole>
	    <cml>0</cml>
	    <delay>0</delay>
	    <pole_en_n>0</pole_en_n>
	    <mask>0</mask>
	    <recv_all>1</recv_all>
	  </ch17>
	  <ch18>
	    <energy_c_en>1</energy_c_en>
	    <energy_r_en>1</energy_r_en>
	    <sswitch>1</sswitch>
	    <cm_sensing_high_r>0</cm_sensing_high_r>
	    <amon_en_n>1</amon_en_n>
	    <edge>1</edge>
	    <edge_cml>0</edge_cml>
	    <cml_sc>0</cml_sc>
	    <tdctest_n>0</tdctest_n>
	    <amonctrl>0</amonctrl>
	    <comp_spi>0</comp_spi>
	    <tthresh_offset_1>0</tthresh_offset_1>
	    <sipm>15</sipm>
	    <tthresh_offset_2>0</tthresh_offset_2>
	    <tthresh_sc>0</tthresh_sc>
	    <tthresh>62</tthresh>
	    <ampcom_sc>0</ampcom_sc>
	    <ampcom>4</ampcom>
	    <tthresh_offset_0>0</tthresh_offset_0>
	    <inputbias>4</inputbias>
	    <ethresh>0</ethresh>
	    <ebias>0</ebias>
	    <pole_sc>0</pole_sc>
	    <pole>63</pole>
	    <cml>0</cml>
	    <delay>0</delay>
	    <pole_en_n>0</pole_en_n>
	    <mask>0</mask>
	    <recv_all>1</recv_all>
	  </ch18>
	  <ch19>
	    <energy_c_en>1</energy_c_en>
	    <energy_r_en>1</energy_r_en>
	    <sswitch>1</sswitch>
	    <cm_sensing_high_r>0</cm_sensing_high_r>
	    <amon_en_n>1</amon_en_n>
	    <edge>1</edge>
	    <edge_cml>0</edge_cml>
	    <cml_sc>0</cml_sc>
	    <tdctest_n>0</tdctest_n>
	    <amonctrl>0</amonctrl>
	    <comp_spi>0</comp_spi>
	    <tthresh_offset_1>0</tthresh_offset_1>
	    <sipm>15</sipm>
	    <tthresh_offset_2>0</tthresh_offset_2>
	    <tthresh_sc>0</tthresh_sc>
	    <tthresh>62</tthresh>
	    <ampcom_sc>0</ampcom_sc>
	    <ampcom>4</ampcom>
	    <tthresh_offset_0>0</tthresh_offset_0>
	    <inputbias>4</inputbias>
	    <ethresh>0</ethresh>
	    <ebias>0</ebias>
	    <pole_sc>0</pole_sc>
	    <pole>63</pole>
	    <cml>0</cml>
	    <delay>0</delay>
	    <pole_en_n>0</pole_en_n>
	    <mask>0</mask>
	    <recv_all>1</recv_all>
	  </ch19>
	  <ch20>
	    <energy_c_en>1</energy_c_en>
	    <energy_r_en>1</energy_r_en>
	    <sswitch>1</sswitch>
	    <cm_sensing_high_r>0</cm_sensing_high_r>
	    <amon_en_n>1</amon_en_n>
	    <edge>1</edge>
	    <edge_cml>0</edge_cml>
	    <cml_sc>0</cml_sc>
	    <tdctest_n>0</tdctest_n>
	    <amonctrl>0</amonctrl>
	    <comp_spi>0</comp_spi>
	    <tthresh_offset_1>0</tthresh_offset_1>
	    <sipm>15</sipm>
	    <tthresh_offset_2>0</tthresh_offset_2>
	    <tthresh_sc>0</tthresh_sc>
	    <tthresh>62</tthresh>
	    <ampcom_sc>0</ampcom_sc>
	    <ampcom>4</ampcom>
	    <tthresh_offset_0>0</tthresh_offset_0>
	    <inputbias>4</inputbias>
	    <ethresh>0</ethresh>
	    <ebias>0</ebias>
	    <pole_sc>0</pole_sc>
	    <pole>63</pole>
	    <cml>0</cml>
	    <delay>0</delay>
	    <pole_en_n>0</pole_en_n>
	    <mask>0</mask>
	    <recv_all>1</recv_all>
	  </ch20>
	  <ch21>
	    <energy_c_en>1</energy_c_en>
	    <energy_r_en>1</energy_r_en>
	    <sswitch>1</sswitch>
	    <cm_sensing_high_r>0</cm_sensing_high_r>
	    <amon_en_n>1</amon_en_n>
	    <edge>1</edge>
	    <edge_cml>0</edge_cml>
	    <cml_sc>0</cml_sc>
	    <tdctest_n>0</tdctest_n>
	    <amonctrl>0</amonctrl>
	    <comp_spi>0</comp_spi>
	    <tthresh_offset_1>0</tthresh_offset_1>
	    <sipm>15</sipm>
	    <tthresh_offset_2>0</tthresh_offset_2>
	    <tthresh_sc>0</tthresh_sc>
	    <tthresh>62</tthresh>
	    <ampcom_sc>0</ampcom_sc>
	    <ampcom>4</ampcom>
	    <tthresh_offset_0>0</tthresh_offset_0>
	    <inputbias>4</inputbias>
	    <ethresh>0</ethresh>
	    <ebias>0</ebias>
	    <pole_sc>0</pole_sc>
	    <pole>63</pole>
	    <cml>0</cml>
	    <delay>0</delay>
	    <pole_en_n>0</pole_en_n>
	    <mask>0</mask>
	    <recv_all>1</recv_all>
	  </ch21>
	  <ch22>
	    <energy_c_en>1</energy_c_en>
	    <energy_r_en>1</energy_r_en>
	    <sswitch>1</sswitch>
	    <cm_sensing_high_r>0</cm_sensing_high_r>
	    <amon_en_n>1</amon_en_n>
	    <edge>1</edge>
	    <edge_cml>0</edge_cml>
	    <cml_sc>0</cml_sc>
	    <tdctest_n>0</tdctest_n>
	    <amonctrl>0</amonctrl>
	    <comp_spi>0</comp_spi>
	    <tthresh_offset_1>0</tthresh_offset_1>
	    <sipm>15</sipm>
	    <tthresh_offset_2>0</tthresh_offset_2>
	    <tthresh_sc>0</tthresh_sc>
	    <tthresh>62</tthresh>
	    <ampcom_sc>0</ampcom_sc>
	    <ampcom>4</ampcom>
	    <tthresh_offset_0>0</tthresh_offset_0>
	    <inputbias>4</inputbias>
	    <ethresh>0</ethresh>
	    <ebias>0</ebias>
	    <pole_sc>0</pole_sc>
	    <pole>63</pole>
	    <cml>0</cml>
	    <delay>0</delay>
	    <pole_en_n>0</pole_en_n>
	    <mask>0</mask>
	    <recv_all>1</recv_all>
	  </ch22>
	  <ch23>
	    <energy_c_en>1</energy_c_en>
	    <energy_r_en>1</energy_r_en>
	    <sswitch>1</sswitch>
	    <cm_sensing_high_r>0</cm_sensing_high_r>
	    <amon_en_n>1</amon_en_n>
	    <edge>1</edge>
	    <edge_cml>0</edge_cml>
	    <cml_sc>0</cml_sc>
	    <tdctest_n>0</tdctest_n>
	    <amonctrl>0</amonctrl>
	    <comp_spi>0</comp_spi>
	    <tthresh_offset_1>0</tthresh_offset_1>
	    <sipm>15</sipm>
	    <tthresh_offset_2>0</tthresh_offset_2>
	    <tthresh_sc>0</tthresh_sc>
	    <tthresh>62</tthresh>
	    <ampcom_sc>0</ampcom_sc>
	    <ampcom>4</ampcom>
	    <tthresh_offset_0>0</tthresh_offset_0>
	    <inputbias>4</inputbias>
	    <ethresh>0</ethresh>
	    <ebias>0</ebias>
	    <pole_sc>0</pole_sc>
	    <pole>63</pole>
	    <cml>0</cml>
	    <delay>0</delay>
	    <pole_en_n>0</pole_en_n>
	    <mask>0</mask>
	    <recv_all>1</recv_all>
	  </ch23>
	  <ch24>
	    <energy_c_en>1</energy_c_en>
	    <energy_r_en>1</energy_r_en>
	    <sswitch>1</sswitch>
	    <cm_sensing_high_r>0</cm_sensing_high_r>
	    <amon_en_n>1</amon_en_n>
	    <edge>1</edge>
	    <edge_cml>0</edge_cml>
	    <cml_sc>0</cml_sc>
	    <tdctest_n>0</tdctest_n>
	    <amonctrl>0</amonctrl>
	    <comp_spi>0</comp_spi>
	    <tthresh_offset_1>0</tthresh_offset_1>
	    <sipm>15</sipm>
	    <tthresh_offset_2>0</tthresh_offset_2>
	    <tthresh_sc>0</tthresh_sc>
	    <tthresh>62</tthresh>
	    <ampcom_sc>0</ampcom_sc>
	    <ampcom>4</ampcom>
	    <tthresh_offset_0>0</tthresh_offset_0>
	    <inputbias>4</inputbias>
	    <ethresh>0</ethresh>
	    <ebias>0</ebias>
	    <pole_sc>0</pole_sc>
	    <pole>63</pole>
	    <cml>0</cml>
	    <delay>0</delay>
	    <pole_en_n>0</pole_en_n>
	    <mask>0</mask>
	    <recv_all>1</recv_all>
	  </ch24>
	  <ch25>
	    <energy_c_en>1</energy_c_en>
	    <energy_r_en>1</energy_r_en>
	    <sswitch>1</sswitch>
	    <cm_sensing_high_r>0</cm_sensing_high_r>
	    <amon_en_n>1</amon_en_n>
	    <edge>1</edge>
	    <edge_cml>0</edge_cml>
	    <cml_sc>0</cml_sc>
	    <tdctest_n>0</tdctest_n>
	    <amonctrl>0</amonctrl>
	    <comp_spi>0</comp_spi>
	    <tthresh_offset_1>0</tthresh_offset_1>
	    <sipm>15</sipm>
	    <tthresh_offset_2>0</tthresh_offset_2>
	    <tthresh_sc>0</tthresh_sc>
	    <tthresh>62</tthresh>
	    <ampcom_sc>0</ampcom_sc>
	    <ampcom>4</ampcom>
	    <tthresh_offset_0>0</tthresh_offset_0>
	    <inputbias>4</inputbias>
	    <ethresh>0</ethresh>
	    <ebias>0</ebias>
	    <pole_sc>0</pole_sc>
	    <pole>63</pole>
	    <cml>0</cml>
	    <delay>0</delay>
	    <pole_en_n>0</pole_en_n>
	    <mask>0</mask>
	    <recv_all>1</recv_all>
	  </ch25>
	  <ch26>
	    <energy_c_en>1</energy_c_en>
	    <energy_r_en>1</energy_r_en>
	    <sswitch>1</sswitch>
	    <cm_sensing_high_r>0</cm_sensing_high_r>
	    <amon_en_n>1</amon_en_n>
	    <edge>1</edge>
	    <edge_cml>0</edge_cml>
	    <cml_sc>0</cml_sc>
	    <tdctest_n>0</tdctest_n>
	    <amonctrl>0</amonctrl>
	    <comp_spi>0</comp_spi>
	    <tthresh_offset_1>0</tthresh_offset_1>
	    <sipm>15</sipm>
	    <tthresh_offset_2>0</tthresh_offset_2>
	    <tthresh_sc>0</tthresh_sc>
	    <tthresh>62</tthresh>
	    <ampcom_sc>0</ampcom_sc>
	    <ampcom>4</ampcom>
	    <tthresh_offset_0>0</tthresh_offset_0>
	    <inputbias>4</inputbias>
	    <ethresh>0</ethresh>
	    <ebias>0</ebias>
	    <pole_sc>0</pole_sc>
	    <pole>63</pole>
	    <cml>0</cml>
	    <delay>0</delay>
	    <pole_en_n>0</pole_en_n>
	    <mask>0</mask>
	    <recv_all>1</recv_all>
	  </ch26>
	  <ch27>
	    <energy_c_en>1</energy_c_en>
	    <energy_r_en>1</energy_r_en>
	    <sswitch>1</sswitch>
	    <cm_sensing_high_r>0</cm_sensing_high_r>
	    <amon_en_n>1</amon_en_n>
	    <edge>1</edge>
	    <edge_cml>0</edge_cml>
	    <cml_sc>0</cml_sc>
	    <tdctest_n>0</tdctest_n>
	    <amonctrl>0</amonctrl>
	    <comp_spi>0</comp_spi>
	    <tthresh_offset_1>0</tthresh_offset_1>
	    <sipm>15</sipm>
	    <tthresh_offset_2>0</tthresh_offset_2>
	    <tthresh_sc>0</tthresh_sc>
	    <tthresh>62</tthresh>
	    <ampcom_sc>0</ampcom_sc>
	    <ampcom>4</ampcom>
	    <tthresh_offset_0>0</tthresh_offset_0>
	    <inputbias>4</inputbias>
	    <ethresh>0</ethresh>
	    <ebias>0</ebias>
	    <pole_sc>0</pole_sc>
	    <pole>63</pole>
	    <cml>0</cml>
	    <delay>0</delay>
	    <pole_en_n>0</pole_en_n>
	    <mask>0</mask>
	    <recv_all>1</recv_all>
	  </ch27>
	  <ch28>
	    <energy_c_en>1</energy_c_en>
	    <energy_r_en>1</energy_r_en>
	    <sswitch>1</sswitch>
	    <cm_sensing_high_r>0</cm_sensing_high_r>
	    <amon_en_n>1</amon_en_n>
	    <edge>1</edge>
	    <edge_cml>0</edge_cml>
	    <cml_sc>0</cml_sc>
	    <tdctest_n>0</tdctest_n>
	    <amonctrl>0</amonctrl>
	    <comp_spi>0</comp_spi>
	    <tthresh_offset_1>0</tthresh_offset_1>
	    <sipm>15</sipm>
	    <tthresh_offset_2>0</tthresh_offset_2>
	    <tthresh_sc>0</tthresh_sc>
	    <tthresh>62</tthresh>
	    <ampcom_sc>0</ampcom_sc>
	    <ampcom>4</ampcom>
	    <tthresh_offset_0>0</tthresh_offset_0>
	    <inputbias>4</inputbias>
	    <ethresh>0</ethresh>
	    <ebias>0</ebias>
	    <pole_sc>0</pole_sc>
	    <pole>63</pole>
	    <cml>0</cml>
	    <delay>0</delay>
	    <pole_en_n>0</pole_en_n>
	    <mask>0</mask>
	    <recv_all>1</recv_all>
	  </ch28>
	  <ch29>
	    <energy_c_en>1</energy_c_en>
	    <energy_r_en>1</energy_r_en>
	    <sswitch>1</sswitch>
	    <cm_sensing_high_r>0</cm_sensing_high_r>
	    <amon_en_n>1</amon_en_n>
	    <edge>1</edge>
	    <edge_cml>0</edge_cml>
	    <cml_sc>0</cml_sc>
	    <tdctest_n>0</tdctest_n>
	    <amonctrl>0</amonctrl>
	    <comp_spi>0</comp_spi>
	    <tthresh_offset_1>0</tthresh_offset_1>
	    <sipm>15</sipm>
	    <tthresh_offset_2>0</tthresh_offset_2>
	    <tthresh_sc>0</tthresh_sc>
	    <tthresh>62</tthresh>
	    <ampcom_sc>0</ampcom_sc>
	    <ampcom>4</ampcom>
	    <tthresh_offset_0>0</tthresh_offset_0>
	    <inputbias>4</inputbias>
	    <ethresh>0</ethresh>
	    <ebias>0</ebias>
	    <pole_sc>0</pole_sc>
	    <pole>63</pole>
	    <cml>0</cml>
	    <delay>0</delay>
	    <pole_en_n>0</pole_en_n>
	    <mask>0</mask>
	    <recv_all>1</recv_all>
	  </ch29>
	  <ch30>
	    <energy_c_en>1</energy_c_en>
	    <energy_r_en>1</energy_r_en>
	    <sswitch>1</sswitch>
	    <cm_sensing_high_r>0</cm_sensing_high_r>
	    <amon_en_n>1</amon_en_n>
	    <edge>1</edge>
	    <edge_cml>0</edge_cml>
	    <cml_sc>0</cml_sc>
	    <tdctest_n>0</tdctest_n>
	    <amonctrl>0</amonctrl>
	    <comp_spi>0</comp_spi>
	    <tthresh_offset_1>0</tthresh_offset_1>
	    <sipm>15</sipm>
	    <tthresh_offset_2>0</tthresh_offset_2>
	    <tthresh_sc>0</tthresh_sc>
	    <tthresh>62</tthresh>
	    <ampcom_sc>0</ampcom_sc>
	    <ampcom>4</ampcom>
	    <tthresh_offset_0>0</tthresh_offset_0>
	    <inputbias>4</inputbias>
	    <ethresh>0</ethresh>
	    <ebias>0</ebias>
	    <pole_sc>0</pole_sc>
	    <pole>63</pole>
	    <cml>0</cml>
	    <delay>0</delay>
	    <pole_en_n>0</pole_en_n>
	    <mask>0</mask>
	    <recv_all>1</recv_all>
	  </ch30>
	  <ch31>
	    <energy_c_en>1</energy_c_en>
	    <energy_r_en>1</energy_r_en>
	    <sswitch>1</sswitch>
	    <cm_sensing_high_r>0</cm_sensing_high_r>
	    <amon_en_n>1</amon_en_n>
	    <edge>1</edge>
	    <edge_cml>0</edge_cml>
	    <cml_sc>0</cml_sc>
	    <tdctest_n>0</tdctest_n>
	    <amonctrl>0</amonctrl>
	    <comp_spi>0</comp_spi>
	    <tthresh_offset_1>0</tthresh_offset_1>
	    <sipm>15</sipm>
	    <tthresh_offset_2>0</tthresh_offset_2>
	    <tthresh_sc>0</tthresh_sc>
	    <tthresh>62</tthresh>
	    <ampcom_sc>0</ampcom_sc>
	    <ampcom>4</ampcom>
	    <tthresh_offset_0>0</tthresh_offset_0>
	    <inputbias>4</inputbias>
	    <ethresh>0</ethresh>
	    <ebias>0</ebias>
	    <pole_sc>0</pole_sc>
	    <pole>63</pole>
	    <cml>0</cml>
	    <delay>0</delay>
	    <pole_en_n>0</pole_en_n>
	    <mask>0</mask>
	    <recv_all>1</recv_all>
	  </ch31>
	</Channel>
	<TDC>
	  <vnd2c_scale>0</vnd2c_scale>
	  <vnd2c_offset>3</vnd2c_offset>
	  <vnd2c>31</vnd2c>
	  <vncntbuffer_scale>0</vncntbuffer_scale>
	  <vncntbuffer_offset>3</vncntbuffer_offset>
	  <vncntbuffer>7</vncntbuffer>
	  <vncnt_scale>0</vncnt_scale>
	  <vncnt_offset>3</vncnt_offset>
	  <vncnt>40</vncnt>
	  <vnpcp_scale>0</vnpcp_scale>
	  <vnpcp_offset>3</vnpcp_offset>
	  <vnpcp>15</vnpcp>
	  <vnvcodelay_scale>0</vnvcodelay_scale>
	  <vnvcodelay_offset>3</vnvcodelay_offset>
	  <vnvcodelay>20</vnvcodelay>
	  <vnvcobuffer_scale>0</vnvcobuffer_scale>
	  <vnvcobuffer_offset>0</vnvcobuffer_offset>
	  <vnvcobuffer>10</vnvcobuffer>
	  <vnhitlogic_scale>0</vnhitlogic_scale>
	  <vnhitlogic_offset>0</vnhitlogic_offset>
	  <vnhitlogic>20</vnhitlogic>
	  <vnpfc_scale>0</vnpfc_scale>
	  <vnpfc_offset>3</vnpfc_offset>
	  <vnpfc>15</vnpfc>
	  <latchbias>1800</latchbias>
	</TDC>
	<Footer>
	  <coin_xbar_lower_rx_ena>0</coin_xbar_lower_rx_ena>
	  <coin_xbar_lower_tx_ena>1</coin_xbar_lower_tx_ena>
	  <coin_xbar_lower_tx_vdac>155</coin_xbar_lower_tx_vdac>
	  <coin_xbar_lower_tx_idac>0</coin_xbar_lower_tx_idac>
	  <coin_mat_xbl>0</coin_mat_xbl>
	  <coin_mat_0>0</coin_mat_0>
	  <coin_mat_1>0</coin_mat_1>
	  <coin_mat_2>0</coin_mat_2>
	  <coin_mat_3>0</coin_mat_3>
	  <coin_mat_4>0</coin_mat_4>
	  <coin_mat_5>0</coin_mat_5>
	  <coin_mat_6>0</coin_mat_6>
	  <coin_mat_7>0</coin_mat_7>
	  <coin_mat_8>0</coin_mat_8>
	  <coin_mat_9>0</coin_mat_9>
	  <coin_mat_10>0</coin_mat_10>
	  <coin_mat_11>0</coin_mat_11>
	  <coin_mat_12>0</coin_mat_12>
	  <coin_mat_13>0</coin_mat_13>
	  <coin_mat_14>0</coin_mat_14>
	  <coin_mat_15>0</coin_mat_15>
	  <coin_mat_16>0</coin_mat_16>
	  <coin_mat_17>0</coin_mat_17>
	  <coin_mat_18>0</coin_mat_18>
	  <coin_mat_19>0</coin_mat_19>
	  <coin_mat_20>0</coin_mat_20>
	  <coin_mat_21>0</coin_mat_21>
	  <coin_mat_22>0</coin_mat_22>
	  <coin_mat_23>0</coin_mat_23>
	  <coin_mat_24>0</coin_mat_24>
	  <coin_mat_25>0</coin_mat_25>
	  <coin_mat_26>0</coin_mat_26>
	  <coin_mat_27>0</coin_mat_27>
	  <coin_mat_28>0</coin_mat_28>
	  <coin_mat_29>0</coin_mat_29>
	  <coin_mat_30>0</coin_mat_30>
	  <coin_mat_31>0</coin_mat_31>
	  <coin_mat_xbu>0</coin_mat_xbu>
	  <coin_xbar_upper_rx_ena>0</coin_xbar_upper_rx_ena>
	  <coin_xbar_upper_tx_ena>1</coin_xbar_upper_tx_ena>
	  <coin_xbar_upper_tx_vdac>155</coin_xbar_upper_tx_vdac>
	  <coin_xbar_upper_tx_idac>0</coin_xbar_upper_tx_idac>
	  <coin_wnd>0</coin_wnd>
	  <amon_en>0</amon_en>
	  <amon_dac>0</amon_dac>
	  <dmon_1_en>0</dmon_1_en>
	  <dmon_1_dac>0</dmon_1_dac>
	  <dmon_2_en>0</dmon_2_en>
	  <dmon_2_dac>0</dmon_2_dac>
	  <lvds_tx_vcm>40</lvds_tx_vcm>
	  <lvds_tx_bias>0</lvds_tx_bias>
	</Footer>
      </parameters>
    </mutrig>
  </SMB>
</scifi_configurations>
