Protocol Used : MESI
>> Bus stats
Number of BusRd   : 3
Number of BusRdX  : 3
Number of Flushes : 3
>> Cache 0 stats
Reads         : 4
Read misses   : 1
Writes        : 4
Write misses  : 1
Writebacks    : 2
Invalidations : 1
Cache blocks present :
Set 0 => I:0x0	I:0x0	I:0x0	M:0x1388	
Set 1 => I:0x0	I:0x0	I:0x0	I:0x0	
Set 2 => I:0x0	I:0x0	I:0x0	I:0x0	
Set 3 => I:0x0	I:0x0	I:0x0	I:0x0	
>> Cache 1 stats
Reads         : 2
Read misses   : 2
Writes        : 1
Write misses  : 0
Writebacks    : 1
Invalidations : 2
Cache blocks present :
Set 0 => I:0x0	I:0x0	I:0x0	I:0x0	
Set 1 => I:0x0	I:0x0	I:0x0	I:0x0	
Set 2 => I:0x0	I:0x0	I:0x0	I:0x0	
Set 3 => I:0x0	I:0x0	I:0x0	I:0x0	
>> Cache 2 stats
Reads         : 0
Read misses   : 0
Writes        : 0
Write misses  : 0
Writebacks    : 0
Invalidations : 0
Cache blocks present :
Set 0 => I:0x0	I:0x0	I:0x0	I:0x0	
Set 1 => I:0x0	I:0x0	I:0x0	I:0x0	
Set 2 => I:0x0	I:0x0	I:0x0	I:0x0	
Set 3 => I:0x0	I:0x0	I:0x0	I:0x0	
>> Cache 3 stats
Reads         : 0
Read misses   : 0
Writes        : 0
Write misses  : 0
Writebacks    : 0
Invalidations : 0
Cache blocks present :
Set 0 => I:0x0	I:0x0	I:0x0	I:0x0	
Set 1 => I:0x0	I:0x0	I:0x0	I:0x0	
Set 2 => I:0x0	I:0x0	I:0x0	I:0x0	
Set 3 => I:0x0	I:0x0	I:0x0	I:0x0	
