--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml topsim.twx topsim.ncd -o topsim.twr topsim.pcf -ucf top.ucf

Design file:              topsim.ncd
Physical constraint file: topsim.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK_sys
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
JD0         |    5.131(R)|    0.699(R)|CLK_sys_BUFGP     |   0.000|
btn0        |    4.565(R)|   -0.128(R)|CLK_sys_BUFGP     |   0.000|
btn3        |    2.671(R)|   -0.875(R)|CLK_sys_BUFGP     |   0.000|
sw0         |    2.664(R)|   -0.869(R)|CLK_sys_BUFGP     |   0.000|
------------+------------+------------+------------------+--------+

Clock CLK_sys to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
JD1         |   13.343(R)|CLK_sys_BUFGP     |   0.000|
Led1        |   12.241(R)|CLK_sys_BUFGP     |   0.000|
seg0        |   13.650(R)|CLK_sys_BUFGP     |   0.000|
seg1        |   12.939(R)|CLK_sys_BUFGP     |   0.000|
seg2        |   14.099(R)|CLK_sys_BUFGP     |   0.000|
seg3        |   13.582(R)|CLK_sys_BUFGP     |   0.000|
seg4        |   13.492(R)|CLK_sys_BUFGP     |   0.000|
seg5        |   13.253(R)|CLK_sys_BUFGP     |   0.000|
seg6        |   12.574(R)|CLK_sys_BUFGP     |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock CLK_sys
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_sys        |    6.844|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
JD0            |Led0           |    8.776|
btn0           |JD1            |    9.458|
btn0           |Led1           |    9.587|
btn3           |Led0           |    8.411|
---------------+---------------+---------+


Analysis completed Sun May  8 21:55:34 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 348 MB



