\hypertarget{struct_g_p_i_o___type}{}\doxysection{GPIO\+\_\+\+Type Struct Reference}
\label{struct_g_p_i_o___type}\index{GPIO\_Type@{GPIO\_Type}}


{\ttfamily \#include $<$MK64\+F12.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaef77a53fb6962f329978c788b3c1e637}{PDOR}}
\item 
\mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga3aa2323e3b596f8c9f191acb2ad7f75d}{PSOR}}
\item 
\mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gac53cb29f8a090565bec5e94b6b808572}{PCOR}}
\item 
\mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga1c26bce9144a9606d3f8a60dc750b063}{PTOR}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga1013b95ac09a1205ba0528ad32ad1edc}{PDIR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga441a96d3febd01d841b24561b4d036a3}{PDDR}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
GPIO -\/ Register Layout Typedef 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
SDK/\+CMSIS/\mbox{\hyperlink{_m_k64_f12_8h}{MK64\+F12.\+h}}\end{DoxyCompactItemize}
