const riscvinstr instrlist[] = {
    // opcode, has_alu, has_mul, has_div, has_fpu, has_fdiv, has_ifpu, is_memory, is_vector
    { rv_op_illegal           , 0, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_lui               , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_auipc             , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_jal               , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_jalr              , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_beq               , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_bne               , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_blt               , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_bge               , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_bltu              , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_bgeu              , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_lb                , 0, 0, 0, 0, 0, 0, 1, 0 },
    { rv_op_lh                , 0, 0, 0, 0, 0, 0, 1, 0 },
    { rv_op_lw                , 0, 0, 0, 0, 0, 0, 1, 0 },
    { rv_op_lbu               , 0, 0, 0, 0, 0, 0, 1, 0 },
    { rv_op_lhu               , 0, 0, 0, 0, 0, 0, 1, 0 },
    { rv_op_sb                , 0, 0, 0, 0, 0, 0, 1, 0 },
    { rv_op_sh                , 0, 0, 0, 0, 0, 0, 1, 0 },
    { rv_op_sw                , 0, 0, 0, 0, 0, 0, 1, 0 },
    { rv_op_addi              , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_slti              , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_sltiu             , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_xori              , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_ori               , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_andi              , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_slli              , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_srli              , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_srai              , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_add               , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_sub               , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_sll               , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_slt               , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_sltu              , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_xor               , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_srl               , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_sra               , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_or                , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_and               , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_fence             , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_fence_i           , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_lwu               , 0, 0, 0, 0, 0, 0, 1, 0 },
    { rv_op_ld                , 0, 0, 0, 0, 0, 0, 1, 0 },
    { rv_op_sd                , 0, 0, 0, 0, 0, 0, 1, 0 },
    { rv_op_addiw             , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_slliw             , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_srliw             , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_sraiw             , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_addw              , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_subw              , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_sllw              , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_srlw              , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_sraw              , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_ldu               , 0, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_lq                , 0, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_sq                , 0, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_addid             , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_sllid             , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_srlid             , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_sraid             , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_addd              , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_subd              , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_slld              , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_srld              , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_srad              , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_mul               , 1, 1, 0, 0, 0, 0, 0, 0 },
    { rv_op_mulh              , 1, 1, 0, 0, 0, 0, 0, 0 },
    { rv_op_mulhsu            , 1, 1, 0, 0, 0, 0, 0, 0 },
    { rv_op_mulhu             , 1, 1, 0, 0, 0, 0, 0, 0 },
    { rv_op_div               , 1, 0, 1, 0, 0, 0, 0, 0 },
    { rv_op_divu              , 1, 0, 1, 0, 0, 0, 0, 0 },
    { rv_op_rem               , 1, 0, 1, 0, 0, 0, 0, 0 },
    { rv_op_remu              , 1, 0, 1, 0, 0, 0, 0, 0 },
    { rv_op_mulw              , 1, 1, 0, 0, 0, 0, 0, 0 },
    { rv_op_divw              , 1, 0, 1, 0, 0, 0, 0, 0 },
    { rv_op_divuw             , 1, 0, 1, 0, 0, 0, 0, 0 },
    { rv_op_remw              , 1, 0, 1, 0, 0, 0, 0, 0 },
    { rv_op_remuw             , 1, 0, 1, 0, 0, 0, 0, 0 },
    { rv_op_muld              , 1, 1, 0, 0, 0, 0, 0, 0 },
    { rv_op_divd              , 1, 0, 1, 0, 0, 0, 0, 0 },
    { rv_op_divud             , 1, 0, 1, 0, 0, 0, 0, 0 },
    { rv_op_remd              , 1, 0, 1, 0, 0, 0, 0, 0 },
    { rv_op_remud             , 1, 0, 1, 0, 0, 0, 0, 0 },
    { rv_op_lr_w              , 1, 0, 0, 0, 0, 0, 1, 0 },
    { rv_op_sc_w              , 1, 0, 0, 0, 0, 0, 1, 0 },
    { rv_op_amoswap_w         , 1, 0, 0, 0, 0, 0, 1, 0 },
    { rv_op_amoadd_w          , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_amoxor_w          , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_amoor_w           , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_amoand_w          , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_amomin_w          , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_amomax_w          , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_amominu_w         , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_amomaxu_w         , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_lr_d              , 1, 0, 0, 0, 0, 0, 1, 0 },
    { rv_op_sc_d              , 1, 0, 0, 0, 0, 0, 1, 0 },
    { rv_op_amoswap_d         , 1, 0, 0, 0, 0, 0, 1, 0 },
    { rv_op_amoadd_d          , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_amoxor_d          , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_amoor_d           , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_amoand_d          , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_amomin_d          , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_amomax_d          , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_amominu_d         , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_amomaxu_d         , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_lr_q              , 1, 0, 0, 0, 0, 0, 1, 0 },
    { rv_op_sc_q              , 1, 0, 0, 0, 0, 0, 1, 0 },
    { rv_op_amoswap_q         , 1, 0, 0, 0, 0, 0, 1, 0 },
    { rv_op_amoadd_q          , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_amoxor_q          , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_amoor_q           , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_amoand_q          , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_amomin_q          , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_amomax_q          , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_amominu_q         , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_amomaxu_q         , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_ecall             , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_ebreak            , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_uret              , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_sret              , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_hret              , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_mret              , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_dret              , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_sfence_vm         , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_sfence_vma        , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_wfi               , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_csrrw             , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_csrrs             , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_csrrc             , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_csrrwi            , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_csrrsi            , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_csrrci            , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_flw               , 1, 0, 0, 0, 0, 0, 1, 0 },
    { rv_op_fsw               , 1, 0, 0, 0, 0, 0, 1, 0 },
    { rv_op_fmadd_s           , 1, 0, 0, 1, 0, 0, 0, 0 },
    { rv_op_fmsub_s           , 1, 0, 0, 1, 0, 0, 0, 0 },
    { rv_op_fnmsub_s          , 1, 0, 0, 1, 0, 0, 0, 0 },
    { rv_op_fnmadd_s          , 1, 0, 0, 1, 0, 0, 0, 0 },
    { rv_op_fadd_s            , 1, 0, 0, 1, 0, 0, 0, 0 },
    { rv_op_fsub_s            , 1, 0, 0, 1, 0, 0, 0, 0 },
    { rv_op_fmul_s            , 1, 0, 0, 1, 1, 0, 0, 0 },
    { rv_op_fdiv_s            , 1, 0, 0, 1, 1, 0, 0, 0 },
    { rv_op_fsgnj_s           , 1, 0, 0, 1, 0, 0, 0, 0 },
    { rv_op_fsgnjn_s          , 1, 0, 0, 1, 0, 0, 0, 0 },
    { rv_op_fsgnjx_s          , 1, 0, 0, 1, 0, 0, 0, 0 },
    { rv_op_fmin_s            , 1, 0, 0, 1, 0, 0, 0, 0 },
    { rv_op_fmax_s            , 1, 0, 0, 1, 0, 0, 0, 0 },
    { rv_op_fsqrt_s           , 1, 0, 0, 1, 0, 0, 0, 0 },
    { rv_op_fle_s             , 1, 0, 0, 1, 0, 0, 0, 0 },
    { rv_op_flt_s             , 1, 0, 0, 1, 0, 0, 0, 0 },
    { rv_op_feq_s             , 1, 0, 0, 1, 0, 0, 0, 0 },
    { rv_op_fcvt_w_s          , 1, 0, 0, 1, 0, 1, 0, 0 },
    { rv_op_fcvt_wu_s         , 1, 0, 0, 1, 0, 1, 0, 0 },
    { rv_op_fcvt_s_w          , 1, 0, 0, 1, 0, 1, 0, 0 },
    { rv_op_fcvt_s_wu         , 1, 0, 0, 1, 0, 1, 0, 0 },
    { rv_op_fmv_x_s           , 1, 0, 0, 1, 0, 0, 0, 0 },
    { rv_op_fclass_s          , 1, 0, 0, 1, 0, 0, 0, 0 },
    { rv_op_fmv_s_x           , 1, 0, 0, 1, 0, 0, 0, 0 },
    { rv_op_fcvt_l_s          , 1, 0, 0, 1, 0, 1, 0, 0 },
    { rv_op_fcvt_lu_s         , 1, 0, 0, 1, 0, 1, 0, 0 },
    { rv_op_fcvt_s_l          , 1, 0, 0, 1, 0, 1, 0, 0 },
    { rv_op_fcvt_s_lu         , 1, 0, 0, 1, 0, 1, 0, 0 },
    { rv_op_fld               , 1, 0, 0, 0, 0, 0, 1, 0 },
    { rv_op_fsd               , 1, 0, 0, 0, 0, 0, 1, 0 },
    { rv_op_fmadd_d           , 1, 0, 0, 1, 0, 0, 0, 0 },
    { rv_op_fmsub_d           , 1, 0, 0, 1, 0, 0, 0, 0 },
    { rv_op_fnmsub_d          , 1, 0, 0, 1, 0, 0, 0, 0 },
    { rv_op_fnmadd_d          , 1, 0, 0, 1, 0, 0, 0, 0 },
    { rv_op_fadd_d            , 1, 0, 0, 1, 0, 0, 0, 0 },
    { rv_op_fsub_d            , 1, 0, 0, 1, 0, 0, 0, 0 },
    { rv_op_fmul_d            , 1, 0, 0, 1, 1, 0, 0, 0 },
    { rv_op_fdiv_d            , 1, 0, 0, 1, 1, 0, 0, 0 },
    { rv_op_fsgnj_d           , 1, 0, 0, 1, 0, 0, 0, 0 },
    { rv_op_fsgnjn_d          , 1, 0, 0, 1, 0, 0, 0, 0 },
    { rv_op_fsgnjx_d          , 1, 0, 0, 1, 0, 0, 0, 0 },
    { rv_op_fmin_d            , 1, 0, 0, 1, 0, 0, 0, 0 },
    { rv_op_fmax_d            , 1, 0, 0, 1, 0, 0, 0, 0 },
    { rv_op_fcvt_s_d          , 1, 0, 0, 1, 0, 1, 0, 0 },
    { rv_op_fcvt_d_s          , 1, 0, 0, 1, 0, 1, 0, 0 },
    { rv_op_fsqrt_d           , 1, 0, 0, 1, 0, 0, 0, 0 },
    { rv_op_fle_d             , 1, 0, 0, 1, 0, 0, 0, 0 },
    { rv_op_flt_d             , 1, 0, 0, 1, 0, 0, 0, 0 },
    { rv_op_feq_d             , 1, 0, 0, 1, 0, 0, 0, 0 },
    { rv_op_fcvt_w_d          , 1, 0, 0, 1, 0, 1, 0, 0 },
    { rv_op_fcvt_wu_d         , 1, 0, 0, 1, 0, 1, 0, 0 },
    { rv_op_fcvt_d_w          , 1, 0, 0, 1, 0, 1, 0, 0 },
    { rv_op_fcvt_d_wu         , 1, 0, 0, 1, 0, 1, 0, 0 },
    { rv_op_fclass_d          , 1, 0, 0, 1, 0, 0, 0, 0 },
    { rv_op_fcvt_l_d          , 1, 0, 0, 1, 0, 1, 0, 0 },
    { rv_op_fcvt_lu_d         , 1, 0, 0, 1, 0, 1, 0, 0 },
    { rv_op_fmv_x_d           , 1, 0, 0, 1, 0, 0, 0, 0 },
    { rv_op_fcvt_d_l          , 1, 0, 0, 1, 0, 1, 0, 0 },
    { rv_op_fcvt_d_lu         , 1, 0, 0, 1, 0, 1, 0, 0 },
    { rv_op_fmv_d_x           , 1, 0, 0, 1, 0, 0, 0, 0 },
    { rv_op_flq               , 1, 0, 0, 1, 0, 0, 1, 0 },
    { rv_op_fsq               , 1, 0, 0, 1, 0, 0, 1, 0 },
    { rv_op_fmadd_q           , 1, 0, 0, 1, 0, 0, 0, 0 },
    { rv_op_fmsub_q           , 1, 0, 0, 1, 0, 0, 0, 0 },
    { rv_op_fnmsub_q          , 1, 0, 0, 1, 0, 0, 0, 0 },
    { rv_op_fnmadd_q          , 1, 0, 0, 1, 0, 0, 0, 0 },
    { rv_op_fadd_q            , 1, 0, 0, 1, 0, 0, 0, 0 },
    { rv_op_fsub_q            , 1, 0, 0, 1, 0, 0, 0, 0 },
    { rv_op_fmul_q            , 1, 0, 0, 1, 1, 0, 0, 0 },
    { rv_op_fdiv_q            , 1, 0, 0, 1, 1, 0, 0, 0 },
    { rv_op_fsgnj_q           , 1, 0, 0, 1, 0, 0, 0, 0 },
    { rv_op_fsgnjn_q          , 1, 0, 0, 1, 0, 0, 0, 0 },
    { rv_op_fsgnjx_q          , 1, 0, 0, 1, 0, 0, 0, 0 },
    { rv_op_fmin_q            , 1, 0, 0, 1, 0, 0, 0, 0 },
    { rv_op_fmax_q            , 1, 0, 0, 1, 0, 0, 0, 0 },
    { rv_op_fcvt_s_q          , 1, 0, 0, 1, 0, 0, 0, 0 },
    { rv_op_fcvt_q_s          , 1, 0, 0, 1, 0, 0, 0, 0 },
    { rv_op_fcvt_d_q          , 1, 0, 0, 1, 0, 0, 0, 0 },
    { rv_op_fcvt_q_d          , 1, 0, 0, 1, 0, 0, 0, 0 },
    { rv_op_fsqrt_q           , 1, 0, 0, 1, 0, 0, 0, 0 },
    { rv_op_fle_q             , 1, 0, 0, 1, 0, 0, 0, 0 },
    { rv_op_flt_q             , 1, 0, 0, 1, 0, 0, 0, 0 },
    { rv_op_feq_q             , 1, 0, 0, 1, 0, 0, 0, 0 },
    { rv_op_fcvt_w_q          , 1, 0, 0, 1, 0, 0, 0, 0 },
    { rv_op_fcvt_wu_q         , 1, 0, 0, 1, 0, 0, 0, 0 },
    { rv_op_fcvt_q_w          , 1, 0, 0, 1, 0, 0, 0, 0 },
    { rv_op_fcvt_q_wu         , 1, 0, 0, 1, 0, 0, 0, 0 },
    { rv_op_fclass_q          , 1, 0, 0, 1, 0, 0, 0, 0 },
    { rv_op_fcvt_l_q          , 1, 0, 0, 1, 0, 0, 0, 0 },
    { rv_op_fcvt_lu_q         , 1, 0, 0, 1, 0, 0, 0, 0 },
    { rv_op_fcvt_q_l          , 1, 0, 0, 1, 0, 0, 0, 0 },
    { rv_op_fcvt_q_lu         , 1, 0, 0, 1, 0, 0, 0, 0 },
    { rv_op_fmv_x_q           , 1, 0, 0, 1, 0, 0, 0, 0 },
    { rv_op_fmv_q_x           , 1, 0, 0, 1, 0, 0, 0, 0 },
    { rv_op_c_addi4spn        , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_c_fld             , 1, 0, 0, 0, 0, 0, 1, 0 },
    { rv_op_c_lw              , 1, 0, 0, 0, 0, 0, 1, 0 },
    { rv_op_c_flw             , 1, 0, 0, 0, 0, 0, 1, 0 },
    { rv_op_c_fsd             , 1, 0, 0, 0, 0, 0, 1, 0 },
    { rv_op_c_sw              , 1, 0, 0, 0, 0, 0, 1, 0 },
    { rv_op_c_fsw             , 1, 0, 0, 0, 0, 0, 1, 0 },
    { rv_op_c_nop             , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_c_addi            , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_c_jal             , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_c_li              , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_c_addi16sp        , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_c_lui             , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_c_srli            , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_c_srai            , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_c_andi            , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_c_sub             , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_c_xor             , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_c_or              , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_c_and             , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_c_subw            , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_c_addw            , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_c_j               , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_c_beqz            , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_c_bnez            , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_c_slli            , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_c_fldsp           , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_c_lwsp            , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_c_flwsp           , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_c_jr              , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_c_mv              , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_c_ebreak          , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_c_jalr            , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_c_add             , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_c_fsdsp           , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_c_swsp            , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_c_fswsp           , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_c_ld              , 1, 0, 0, 0, 0, 0, 1, 0 },
    { rv_op_c_sd              , 1, 0, 0, 0, 0, 0, 1, 0 },
    { rv_op_c_addiw           , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_c_ldsp            , 1, 0, 0, 0, 0, 0, 1, 0 },
    { rv_op_c_sdsp            , 1, 0, 0, 0, 0, 0, 1, 0 },
    { rv_op_c_lq              , 1, 0, 0, 0, 0, 0, 1, 0 },
    { rv_op_c_sq              , 1, 0, 0, 0, 0, 0, 1, 0 },
    { rv_op_c_lqsp            , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_c_sqsp            , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_nop               , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_mv                , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_not               , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_neg               , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_negw              , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_sext_w            , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_seqz              , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_snez              , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_sltz              , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_sgtz              , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_fmv_s             , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_fabs_s            , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_fneg_s            , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_fmv_d             , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_fabs_d            , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_fneg_d            , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_fmv_q             , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_fabs_q            , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_fneg_q            , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_beqz              , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_bnez              , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_blez              , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_bgez              , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_bltz              , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_bgtz              , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_ble               , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_bleu              , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_bgt               , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_bgtu              , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_j                 , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_ret               , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_jr                , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_rdcycle           , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_rdtime            , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_rdinstret         , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_rdcycleh          , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_rdtimeh           , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_rdinstreth        , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_frcsr             , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_frrm              , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_frflags           , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_fscsr             , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_fsrm              , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_fsflags           , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_fsrmi             , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_fsflagsi          , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_vsetvli           , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_vsetivli          , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_vsetvl            , 1, 0, 0, 0, 0, 0, 0, 0 },
    { rv_op_vle8_v            , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vse8_v            , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vle16_v           , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vse16_v           , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vle32_v           , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vse32_v           , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vle64_v           , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vse64_v           , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vle8ff_v          , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vle16ff_v         , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vle32ff_v         , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vle64ff_v         , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vl1re8_v          , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vl1re16_v         , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vl1re32_v         , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vl1re64_v         , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vl2re8_v          , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vl2re16_v         , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vl2re32_v         , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vl2re64_v         , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vl4re8_v          , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vl4re16_v         , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vl4re32_v         , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vl4re64_v         , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vl8re8_v          , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vl8re16_v         , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vl8re32_v         , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vl8re64_v         , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vs1re8_v          , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vs1re16_v         , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vs1re32_v         , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vs1re64_v         , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vs2re8_v          , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vs2re16_v         , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vs2re32_v         , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vs2re64_v         , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vs4re8_v          , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vs4re16_v         , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vs4re32_v         , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vs4re64_v         , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vs8re8_v          , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vs8re16_v         , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vs8re32_v         , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vs8re64_v         , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vlse8_v           , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vsse8_v           , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vlse16_v          , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vsse16_v          , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vlse32_v          , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vsse32_v          , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vlse64_v          , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vsse64_v          , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vluxei8_v         , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vsuxei8_v         , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vluxei16_v        , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vsuxei16_v        , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vluxei32_v        , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vsuxei32_v        , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vluxei64_v        , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vsuxei64_v        , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vloxei8_v         , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vsoxei8_v         , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vloxei16_v        , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vsoxei16_v        , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vloxei32_v        , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vsoxei32_v        , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vloxei64_v        , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vsoxei64_v        , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vluxei8_vm        , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vsuxei8_vm        , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vluxei16_vm       , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vsuxei16_vm       , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vluxei32_vm       , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vsuxei32_vm       , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vluxei64_vm       , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vsuxei64_vm       , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vloxei8_vm        , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vsoxei8_vm        , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vloxei16_vm       , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vsoxei16_vm       , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vloxei32_vm       , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vsoxei32_vm       , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vloxei64_vm       , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vsoxei64_vm       , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vlseg2e8_v        , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vsseg2e8_v        , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vlseg2e16_v       , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vsseg2e16_v       , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vlseg2e32_v       , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vsseg2e32_v       , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vlseg2e64_v       , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vsseg2e64_v       , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vlsseg2e8_v       , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vssseg2e8_v       , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vlsseg2e16_v      , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vssseg2e16_v      , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vlsseg2e32_v      , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vssseg2e32_v      , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vlsseg2e64_v      , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vssseg2e64_v      , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vluxseg2ei8_v     , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vsuxseg2ei8_v     , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vluxseg2ei16_v    , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vsuxseg2ei16_v    , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vluxseg2ei32_v    , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vsuxseg2ei32_v    , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vluxseg2ei64_v    , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vsuxseg2ei64_v    , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vloxseg2ei8_v     , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vsoxseg2ei8_v     , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vloxseg2ei16_v    , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vsoxseg2ei16_v    , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vloxseg2ei32_v    , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vsoxseg2ei32_v    , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vloxseg2ei64_v    , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vsoxseg2ei64_v    , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vlseg3e8_v        , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vsseg3e8_v        , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vlseg3e16_v       , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vsseg3e16_v       , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vlseg3e32_v       , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vsseg3e32_v       , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vlseg3e64_v       , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vsseg3e64_v       , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vlsseg3e8_v       , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vssseg3e8_v       , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vlsseg3e16_v      , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vssseg3e16_v      , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vlsseg3e32_v      , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vssseg3e32_v      , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vlsseg3e64_v      , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vssseg3e64_v      , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vluxseg3ei8_v     , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vsuxseg3ei8_v     , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vluxseg3ei16_v    , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vsuxseg3ei16_v    , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vluxseg3ei32_v    , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vsuxseg3ei32_v    , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vluxseg3ei64_v    , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vsuxseg3ei64_v    , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vloxseg3ei8_v     , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vsoxseg3ei8_v     , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vloxseg3ei16_v    , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vsoxseg3ei16_v    , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vloxseg3ei32_v    , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vsoxseg3ei32_v    , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vloxseg3ei64_v    , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vsoxseg3ei64_v    , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vlseg4e8_v        , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vsseg4e8_v        , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vlseg4e16_v       , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vsseg4e16_v       , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vlseg4e32_v       , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vsseg4e32_v       , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vlseg4e64_v       , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vsseg4e64_v       , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vlsseg4e8_v       , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vssseg4e8_v       , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vlsseg4e16_v      , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vssseg4e16_v      , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vlsseg4e32_v      , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vssseg4e32_v      , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vlsseg4e64_v      , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vssseg4e64_v      , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vluxseg4ei8_v     , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vsuxseg4ei8_v     , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vluxseg4ei16_v    , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vsuxseg4ei16_v    , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vluxseg4ei32_v    , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vsuxseg4ei32_v    , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vluxseg4ei64_v    , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vsuxseg4ei64_v    , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vloxseg4ei8_v     , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vsoxseg4ei8_v     , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vloxseg4ei16_v    , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vsoxseg4ei16_v    , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vloxseg4ei32_v    , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vsoxseg4ei32_v    , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vloxseg4ei64_v    , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vsoxseg4ei64_v    , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vlseg5e8_v        , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vsseg5e8_v        , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vlseg5e16_v       , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vsseg5e16_v       , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vlseg5e32_v       , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vsseg5e32_v       , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vlseg5e64_v       , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vsseg5e64_v       , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vlsseg5e8_v       , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vssseg5e8_v       , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vlsseg5e16_v      , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vssseg5e16_v      , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vlsseg5e32_v      , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vssseg5e32_v      , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vlsseg5e64_v      , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vssseg5e64_v      , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vluxseg5ei8_v     , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vsuxseg5ei8_v     , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vluxseg5ei16_v    , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vsuxseg5ei16_v    , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vluxseg5ei32_v    , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vsuxseg5ei32_v    , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vluxseg5ei64_v    , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vsuxseg5ei64_v    , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vloxseg5ei8_v     , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vsoxseg5ei8_v     , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vloxseg5ei16_v    , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vsoxseg5ei16_v    , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vloxseg5ei32_v    , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vsoxseg5ei32_v    , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vloxseg5ei64_v    , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vsoxseg5ei64_v    , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vlseg6e8_v        , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vsseg6e8_v        , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vlseg6e16_v       , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vsseg6e16_v       , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vlseg6e32_v       , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vsseg6e32_v       , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vlseg6e64_v       , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vsseg6e64_v       , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vlsseg6e8_v       , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vssseg6e8_v       , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vlsseg6e16_v      , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vssseg6e16_v      , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vlsseg6e32_v      , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vssseg6e32_v      , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vlsseg6e64_v      , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vssseg6e64_v      , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vluxseg6ei8_v     , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vsuxseg6ei8_v     , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vluxseg6ei16_v    , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vsuxseg6ei16_v    , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vluxseg6ei32_v    , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vsuxseg6ei32_v    , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vluxseg6ei64_v    , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vsuxseg6ei64_v    , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vloxseg6ei8_v     , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vsoxseg6ei8_v     , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vloxseg6ei16_v    , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vsoxseg6ei16_v    , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vloxseg6ei32_v    , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vsoxseg6ei32_v    , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vloxseg6ei64_v    , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vsoxseg6ei64_v    , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vlseg7e8_v        , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vsseg7e8_v        , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vlseg7e16_v       , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vsseg7e16_v       , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vlseg7e32_v       , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vsseg7e32_v       , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vlseg7e64_v       , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vsseg7e64_v       , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vlsseg7e8_v       , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vssseg7e8_v       , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vlsseg7e16_v      , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vssseg7e16_v      , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vlsseg7e32_v      , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vssseg7e32_v      , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vlsseg7e64_v      , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vssseg7e64_v      , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vluxseg7ei8_v     , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vsuxseg7ei8_v     , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vluxseg7ei16_v    , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vsuxseg7ei16_v    , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vluxseg7ei32_v    , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vsuxseg7ei32_v    , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vluxseg7ei64_v    , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vsuxseg7ei64_v    , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vloxseg7ei8_v     , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vsoxseg7ei8_v     , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vloxseg7ei16_v    , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vsoxseg7ei16_v    , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vloxseg7ei32_v    , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vsoxseg7ei32_v    , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vloxseg7ei64_v    , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vsoxseg7ei64_v    , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vlseg8e8_v        , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vsseg8e8_v        , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vlseg8e16_v       , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vsseg8e16_v       , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vlseg8e32_v       , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vsseg8e32_v       , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vlseg8e64_v       , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vsseg8e64_v       , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vlsseg8e8_v       , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vssseg8e8_v       , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vlsseg8e16_v      , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vssseg8e16_v      , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vlsseg8e32_v      , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vssseg8e32_v      , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vlsseg8e64_v      , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vssseg8e64_v      , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vluxseg8ei8_v     , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vsuxseg8ei8_v     , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vluxseg8ei16_v    , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vsuxseg8ei16_v    , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vluxseg8ei32_v    , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vsuxseg8ei32_v    , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vluxseg8ei64_v    , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vsuxseg8ei64_v    , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vloxseg8ei8_v     , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vsoxseg8ei8_v     , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vloxseg8ei16_v    , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vsoxseg8ei16_v    , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vloxseg8ei32_v    , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vsoxseg8ei32_v    , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vloxseg8ei64_v    , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vsoxseg8ei64_v    , 0, 0, 0, 0, 0, 0, 1, 1 },
    { rv_op_vadd_vv           , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vsub_vv           , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vminu_vv          , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vmin_vv           , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vmaxu_vv          , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vmax_vv           , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vand_vv           , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vor_vv            , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vxor_vv           , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vrgather_vv       , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vadd_vvm          , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vsub_vvm          , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vminu_vvm         , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vmin_vvm          , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vmaxu_vvm         , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vmax_vvm          , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vand_vvm          , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vor_vvm           , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vxor_vvm          , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vrgather_vvm      , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vadc_vv           , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vmadc_vv          , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vsbc_vv           , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vmsbc_vv          , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vmerge_vvm        , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vmseq_vv          , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vmsne_vv          , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vmsltu_vv         , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vmslt_vv          , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vmsleu_vv         , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vmsle_vv          , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vsaddu_vv         , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vsadd_vv          , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vssubu_vv         , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vssub_vv          , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vsll_vv           , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vsmul_vv          , 0, 1, 0, 0, 0, 0, 0, 1 },
    { rv_op_vsrl_vv           , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vsra_vv           , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vssrl_vv          , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vssra_vv          , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vnsrl_vv          , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vnsra_vv          , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vnclipu_vv        , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vnclip_vv         , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vwredsumu_vv      , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vwredsum_vv       , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vdotu_vv          , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vdot_vv           , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vqmaccu_vv        , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vqmacc_vv         , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vqmaccus_vv       , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vqmaccsu_vv       , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vadd_vx           , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vsub_vx           , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vrsub_vx          , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vminu_vx          , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vmin_vx           , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vmaxu_vx          , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vmax_vx           , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vand_vx           , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vor_vx            , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vxor_vx           , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vrgather_vx       , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vslideup_vx       , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vslidedown_vx     , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vadc_vx           , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vmadc_vx          , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vsbc_vx           , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vmsbc_vx          , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vmv_vx            , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vmseq_vx          , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vmsne_vx          , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vmsltu_vx         , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vmslt_vx          , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vmsleu_vx         , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vmsle_vx          , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vmsgtu_vx         , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vmsgt_vx          , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vsaddu_vx         , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vsadd_vx          , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vssubu_vx         , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vssub_vx          , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vsll_vx           , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vsmul_vx          , 0, 1, 0, 0, 0, 0, 0, 1 },
    { rv_op_vsrl_vx           , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vsra_vx           , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vssrl_vx          , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vssra_vx          , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vnsrl_vx          , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vnsra_vx          , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vnclipu_vx        , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vnclip_vx         , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vwredsumu_vx      , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vwredsum_vx       , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vdotu_vx          , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vdot_vx           , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vqmaccu_vx        , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vqmacc_vx         , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vqmaccus_vx       , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vqmaccsu_vx       , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vadd_vxm          , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vsub_vxm          , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vrsub_vxm         , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vminu_vxm         , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vmin_vxm          , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vmaxu_vxm         , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vmax_vxm          , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vand_vxm          , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vor_vxm           , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vxor_vxm          , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vrgather_vxm      , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vslideup_vxm      , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vslidedown_vxm    , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vadc_vxm          , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vmadc_vxm         , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vsbc_vxm          , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vmsbc_vxm         , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vmerge_vxm        , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vmseq_vxm         , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vmsne_vxm         , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vmsltu_vxm        , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vmslt_vxm         , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vmsleu_vxm        , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vmsle_vxm         , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vmsgtu_vxm        , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vmsgt_vxm         , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vsaddu_vxm        , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vsadd_vxm         , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vssubu_vxm        , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vssub_vxm         , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vsll_vxm          , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vsmul_vxm         , 0, 1, 0, 0, 0, 0, 0, 1 },
    { rv_op_vsrl_vxm          , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vsra_vxm          , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vssrl_vxm         , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vssra_vxm         , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vnsrl_vxm         , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vnsra_vxm         , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vnclipu_vxm       , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vnclip_vxm        , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vwredsumu_vxm     , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vwredsum_vxm      , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vdotu_vxm         , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vdot_vxm          , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vqmaccu_vxm       , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vqmacc_vxm        , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vqmaccus_vxm      , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vqmaccsu_vxm      , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vadd_vi           , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vrsub_vi          , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vand_vi           , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vor_vi            , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vxor_vi           , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vrgather_vi       , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vslideup_vi       , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vslidedown_vi     , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vadc_vi           , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vmadc_vi          , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vmv_vi            , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vmseq_vi          , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vmsne_vi          , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vmsleu_vi         , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vmsle_vi          , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vmsgtu_vi         , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vmsgt_vi          , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vadd_vim          , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vrsub_vim         , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vand_vim          , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vor_vim           , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vxor_vim          , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vrgather_vim      , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vslideup_vim      , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vslidedown_vim    , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vadc_vim          , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vmadc_vim         , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vmerge_vim        , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vmseq_vim         , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vmsne_vim         , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vmsleu_vim        , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vmsle_vim         , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vmsgtu_vim        , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vmsgt_vim         , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vmv1r             , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vmv2r             , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vmv4r             , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vmv8r             , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vsaddu_vi         , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vsadd_vi          , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vsll_vi           , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vsrl_vi           , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vsra_vi           , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vssrl_vi          , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vssra_vi          , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vnsrl_vi          , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vnsra_vi          , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vnclipu_vi        , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vnclip_vi         , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vredsum_vs        , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vredand_vs        , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vredor_vs         , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vredxor_vs        , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vredminu_vs       , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vredmin_vs        , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vredmaxu_vs       , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vredmax_vs        , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vaaddu_vv         , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vaadd_vv          , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vasubu_vv         , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vasub_vv          , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vmv_x_s           , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vpopc_m           , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vfirst_m          , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vmv_s_x           , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vzext_vf8         , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vsext_vf8         , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vzext_vf4         , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vsext_vf4         , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vzext_vf2         , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vsext_vf2         , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vmsbf_m           , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vmsof_m           , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vmsif_m           , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_viota_m           , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vid_v             , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vcompress_vv      , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vmandnot_vv       , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vmand_vv          , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vmor_vv           , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vmxor_vv          , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vmornot_vv        , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vmnand_vv         , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vmnor_vv          , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vmxnor_vv         , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vdivu_vv          , 1, 0, 1, 0, 0, 0, 0, 1 },
    { rv_op_vdiv_vv           , 1, 0, 1, 0, 0, 0, 0, 1 },
    { rv_op_vremu_vv          , 1, 0, 1, 0, 0, 0, 0, 1 },
    { rv_op_vrem_vv           , 1, 0, 1, 0, 0, 0, 0, 1 },
    { rv_op_vmulhu_vv         , 0, 1, 0, 0, 0, 0, 0, 1 },
    { rv_op_vmul_vv           , 0, 1, 0, 0, 0, 0, 0, 1 },
    { rv_op_vmulhsu_vv        , 0, 1, 0, 0, 0, 0, 0, 1 },
    { rv_op_vmulh_vv          , 0, 1, 0, 0, 0, 0, 0, 1 },
    { rv_op_vmadd_vv          , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vnmsub_vv         , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vmacc_vv          , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vnmsac_vv         , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vwaddu_vv         , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vwadd_vv          , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vwsubu_vv         , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vwsub_vv          , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vwaddu_w_vv       , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vwadd_w_vv        , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vwsubu_w_vv       , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vwsub_w_vv        , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vwmulu_vv         , 0, 1, 0, 0, 0, 0, 0, 1 },
    { rv_op_vwmulsu_vv        , 0, 1, 0, 0, 0, 0, 0, 1 },
    { rv_op_vwmul_vv          , 0, 1, 0, 0, 0, 0, 0, 1 },
    { rv_op_vwmaccu_vv        , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vwmacc_vv         , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vwmaccus_vv       , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vwmaccsu_vv       , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vaaddu_vx         , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vaadd_vx          , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vasubu_vx         , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vasub_vx          , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vslide1up_vx      , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vslide1down_vx    , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vdivu_vx          , 1, 0, 1, 0, 0, 0, 0, 1 },
    { rv_op_vdiv_vx           , 1, 0, 1, 0, 0, 0, 0, 1 },
    { rv_op_vremu_vx          , 1, 0, 1, 0, 0, 0, 0, 1 },
    { rv_op_vrem_vx           , 1, 0, 1, 0, 0, 0, 0, 1 },
    { rv_op_vmulhu_vx         , 0, 1, 0, 0, 0, 0, 0, 1 },
    { rv_op_vmul_vx           , 0, 1, 0, 0, 0, 0, 0, 1 },
    { rv_op_vmulhsu_vx        , 0, 1, 0, 0, 0, 0, 0, 1 },
    { rv_op_vmulh_vx          , 0, 1, 0, 0, 0, 0, 0, 1 },
    { rv_op_vmadd_vx          , 0, 1, 0, 0, 0, 0, 0, 1 },
    { rv_op_vnmsub_vx         , 0, 1, 0, 0, 0, 0, 0, 1 },
    { rv_op_vmacc_vx          , 0, 1, 0, 0, 0, 0, 0, 1 },
    { rv_op_vnmsac_vx         , 0, 1, 0, 0, 0, 0, 0, 1 },
    { rv_op_vwaddu_vx         , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vwadd_vx          , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vwsubu_vx         , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vwsub_vx          , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vwaddu_w_vx       , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vwadd_w_vx        , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vwsubu_w_vx       , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vwsub_w_vx        , 1, 0, 0, 0, 0, 0, 0, 1 },
    { rv_op_vwmulu_vx         , 0, 1, 0, 0, 0, 0, 0, 1 },
    { rv_op_vwmulsu_vx        , 0, 1, 0, 0, 0, 0, 0, 1 },
    { rv_op_vwmul_vx          , 0, 1, 0, 0, 0, 0, 0, 1 },
    { rv_op_vwmaccu_vx        , 0, 1, 0, 0, 0, 0, 0, 1 },
    { rv_op_vwmacc_vx         , 0, 1, 0, 0, 0, 0, 0, 1 },
    { rv_op_vwmaccus_vx       , 0, 1, 0, 0, 0, 0, 0, 1 },
    { rv_op_vwmaccsu_vx       , 0, 1, 0, 0, 0, 0, 0, 1 },
    { rv_op_vfadd_vv          , 0, 0, 0, 1, 0, 0, 0, 1 },
    { rv_op_vfredsum_vv       , 0, 0, 0, 1, 0, 0, 0, 1 },
    { rv_op_vfsub_vv          , 0, 0, 0, 1, 0, 0, 0, 1 },
    { rv_op_vfredosum_vv      , 0, 0, 0, 1, 0, 0, 0, 1 },
    { rv_op_vfmin_vv          , 0, 0, 0, 1, 0, 0, 0, 1 },
    { rv_op_vfredmin_vv       , 0, 0, 0, 1, 0, 0, 0, 1 },
    { rv_op_vfmax_vv          , 0, 0, 0, 1, 0, 0, 0, 1 },
    { rv_op_vfredmax_vv       , 0, 0, 0, 1, 0, 0, 0, 1 },
    { rv_op_vfsgnj_vv         , 0, 0, 0, 1, 0, 0, 0, 1 },
    { rv_op_vfsgnjn_vv        , 0, 0, 0, 1, 0, 0, 0, 1 },
    { rv_op_vfsgnjx_vv        , 0, 0, 0, 1, 0, 0, 0, 1 },
    { rv_op_vfslide1up_vf     , 0, 0, 0, 1, 0, 0, 0, 1 },
    { rv_op_vfslide1down_vf   , 0, 0, 0, 1, 0, 0, 0, 1 },
    { rv_op_vmfeq_vx          , 0, 0, 0, 1, 0, 0, 0, 1 },
    { rv_op_vmfle_vx          , 0, 0, 0, 1, 0, 0, 0, 1 },
    { rv_op_vmflt_vx          , 0, 0, 0, 1, 0, 0, 0, 1 },
    { rv_op_vmfne_vx          , 0, 0, 0, 1, 0, 0, 0, 1 },
    { rv_op_vfdiv_vv          , 0, 0, 0, 0, 1, 0, 0, 1 },
    { rv_op_vfcvt_xu_f_v      , 0, 0, 0, 1, 0, 0, 0, 1 },
    { rv_op_vfcvt_x_f_v       , 0, 0, 0, 1, 0, 0, 0, 1 },
    { rv_op_vfcvt_f_xu_v      , 0, 0, 0, 1, 0, 0, 0, 1 },
    { rv_op_vfcvt_f_x_v       , 0, 0, 0, 1, 0, 0, 0, 1 },
    { rv_op_vfcvt_rtz_xu_f_v  , 0, 0, 0, 1, 0, 0, 0, 1 },
    { rv_op_vfcvt_rtz_x_f_v   , 0, 0, 0, 1, 0, 0, 0, 1 },
    { rv_op_vfwcvt_xu_f_v     , 0, 0, 0, 1, 0, 0, 0, 1 },
    { rv_op_vfwcvt_x_f_v      , 0, 0, 0, 1, 0, 0, 0, 1 },
    { rv_op_vfwcvt_f_xu_v     , 0, 0, 0, 1, 0, 0, 0, 1 },
    { rv_op_vfwcvt_f_x_v      , 0, 0, 0, 1, 0, 0, 0, 1 },
    { rv_op_vfwcvt_f_f_v      , 0, 0, 0, 1, 0, 0, 0, 1 },
    { rv_op_vfwcvt_rtz_xu_f_v , 0, 0, 0, 1, 0, 0, 0, 1 },
    { rv_op_vfwcvt_rtz_x_f_v  , 0, 0, 0, 1, 0, 0, 0, 1 },
    { rv_op_vfncvt_xu_f_w     , 0, 0, 0, 1, 0, 0, 0, 1 },
    { rv_op_vfncvt_x_f_w      , 0, 0, 0, 1, 0, 0, 0, 1 },
    { rv_op_vfncvt_f_xu_w     , 0, 0, 0, 1, 0, 0, 0, 1 },
    { rv_op_vfncvt_f_x_w      , 0, 0, 0, 1, 0, 0, 0, 1 },
    { rv_op_vfncvt_f_f_w      , 0, 0, 0, 1, 0, 0, 0, 1 },
    { rv_op_vfncvt_rod_f_f_w  , 0, 0, 0, 1, 0, 0, 0, 1 },
    { rv_op_vfncvt_rtz_xu_f_w , 0, 0, 0, 1, 0, 0, 0, 1 },
    { rv_op_vfncvt_rtz_x_f_w  , 0, 0, 0, 1, 0, 0, 0, 1 },
    { rv_op_vfmul_vv          , 0, 0, 0, 1, 0, 0, 0, 1 },
    { rv_op_vfmadd_vv         , 0, 0, 0, 1, 0, 0, 0, 1 },
    { rv_op_vfnmadd_vv        , 0, 0, 0, 1, 0, 0, 0, 1 },
    { rv_op_vfmsub_vv         , 0, 0, 0, 1, 0, 0, 0, 1 },
    { rv_op_vfnmsub_vv        , 0, 0, 0, 1, 0, 0, 0, 1 },
    { rv_op_vfmacc_vv         , 0, 0, 0, 1, 0, 0, 0, 1 },
    { rv_op_vfnmacc_vv        , 0, 0, 0, 1, 0, 0, 0, 1 },
    { rv_op_vfmsac_vv         , 0, 0, 0, 1, 0, 0, 0, 1 },
    { rv_op_vfnmsac_vv        , 0, 0, 0, 1, 0, 0, 0, 1 },
    { rv_op_vfwadd_vv         , 0, 0, 0, 1, 0, 0, 0, 1 },
    { rv_op_vfwredsum_vv      , 0, 0, 0, 1, 0, 0, 0, 1 },
    { rv_op_vfwsub_vv         , 0, 0, 0, 1, 0, 0, 0, 1 },
    { rv_op_vfwredosum_vv     , 0, 0, 0, 1, 0, 0, 0, 1 },
    { rv_op_vfwadd_wv         , 0, 0, 0, 1, 0, 0, 0, 1 },
    { rv_op_vfwsub_wv         , 0, 0, 0, 1, 0, 0, 0, 1 },
    { rv_op_vfwmul_vv         , 0, 0, 0, 1, 0, 0, 0, 1 },
    { rv_op_vfdot_vv          , 0, 0, 0, 1, 0, 0, 0, 1 },
    { rv_op_vfwmacc_vv        , 0, 0, 0, 1, 0, 0, 0, 1 },
    { rv_op_vfwnmacc_vv       , 0, 0, 0, 1, 0, 0, 0, 1 },
    { rv_op_vfwmsac_vv        , 0, 0, 0, 1, 0, 0, 0, 1 },
    { rv_op_vfwnmsac_vv       , 0, 0, 0, 1, 0, 0, 0, 1 },
    { rv_op_vfadd_vf          , 0, 0, 0, 1, 0, 0, 0, 1 },
    { rv_op_vfredsum_vf       , 0, 0, 0, 1, 0, 0, 0, 1 },
    { rv_op_vfsub_vf          , 0, 0, 0, 1, 0, 0, 0, 1 },
    { rv_op_vfredosum_vf      , 0, 0, 0, 1, 0, 0, 0, 1 },
    { rv_op_vfmin_vf          , 0, 0, 0, 1, 0, 0, 0, 1 },
    { rv_op_vfredmin_vf       , 0, 0, 0, 1, 0, 0, 0, 1 },
    { rv_op_vfmax_vf          , 0, 0, 0, 1, 0, 0, 0, 1 },
    { rv_op_vfredmax_vf       , 0, 0, 0, 1, 0, 0, 0, 1 },
    { rv_op_vfsgnj_vf         , 0, 0, 0, 1, 0, 0, 0, 1 },
    { rv_op_vfsgnjn_vf        , 0, 0, 0, 1, 0, 0, 0, 1 },
    { rv_op_vfsgnjx_vf        , 0, 0, 0, 1, 0, 0, 0, 1 },
    { rv_op_vfmv_s_f          , 0, 0, 0, 1, 0, 0, 0, 1 },
    { rv_op_vfmv_f_s          , 0, 0, 0, 1, 0, 0, 0, 1 },
    { rv_op_vfmv_v_f          , 0, 0, 0, 1, 0, 0, 0, 1 },
    { rv_op_vmfeq_vf          , 0, 0, 0, 1, 0, 0, 0, 1 },
    { rv_op_vmfle_vf          , 0, 0, 0, 1, 0, 0, 0, 1 },
    { rv_op_vmflt_vf          , 0, 0, 0, 1, 0, 0, 0, 1 },
    { rv_op_vmfne_vf          , 0, 0, 0, 1, 0, 0, 0, 1 },
    { rv_op_vmfgt_vf          , 0, 0, 0, 1, 0, 0, 0, 1 },
    { rv_op_vmfge_vf          , 0, 0, 0, 1, 0, 0, 0, 1 },
    { rv_op_vfdiv_vf          , 0, 0, 0, 0, 1, 0, 0, 1 },
    { rv_op_vfrdiv_vf         , 0, 0, 0, 0, 1, 0, 0, 1 },
    { rv_op_vfmul_vf          , 0, 0, 0, 1, 0, 0, 0, 1 },
    { rv_op_vfrsub_vf         , 0, 0, 0, 1, 0, 0, 0, 1 },
    { rv_op_vfmadd_vf         , 0, 0, 0, 1, 0, 0, 0, 1 },
    { rv_op_vfnmadd_vf        , 0, 0, 0, 1, 0, 0, 0, 1 },
    { rv_op_vfmsub_vf         , 0, 0, 0, 1, 0, 0, 0, 1 },
    { rv_op_vfnmsub_vf        , 0, 0, 0, 1, 0, 0, 0, 1 },
    { rv_op_vfmacc_vf         , 0, 0, 0, 1, 0, 0, 0, 1 },
    { rv_op_vfnmacc_vf        , 0, 0, 0, 1, 0, 0, 0, 1 },
    { rv_op_vfmsac_vf         , 0, 0, 0, 1, 0, 0, 0, 1 },
    { rv_op_vfnmsac_vf        , 0, 0, 0, 1, 0, 0, 0, 1 },
    { rv_op_vfwadd_vf         , 0, 0, 0, 1, 0, 0, 0, 1 },
    { rv_op_vfwredsum_vf      , 0, 0, 0, 1, 0, 0, 0, 1 },
    { rv_op_vfwsub_vf         , 0, 0, 0, 1, 0, 0, 0, 1 },
    { rv_op_vfwredosum_vf     , 0, 0, 0, 1, 0, 0, 0, 1 },
    { rv_op_vfwadd_wf         , 0, 0, 0, 1, 0, 0, 0, 1 },
    { rv_op_vfwsub_wf         , 0, 0, 0, 1, 0, 0, 0, 1 },
    { rv_op_vfwmul_vf         , 0, 0, 0, 1, 0, 0, 0, 1 },
    { rv_op_vfdot_vf          , 0, 0, 0, 1, 0, 0, 0, 1 },
    { rv_op_vfwmacc_vf        , 0, 0, 0, 1, 0, 0, 0, 1 },
    { rv_op_vfwnmacc_vf       , 0, 0, 0, 1, 0, 0, 0, 1 },
    { rv_op_vfwmsac_vf        , 0, 0, 0, 1, 0, 0, 0, 1 },
    { rv_op_vfwnmsac_vf       , 0, 0, 0, 1, 0, 0, 0, 1 },
    { rv_op_vfsqrt_v          , 0, 0, 0, 0, 1, 0, 0, 1 },
    { rv_op_last              , 0, 0, 0, 0, 0, 0, 0, 0 }
};
