{title:'Hanlon (§72015§r)', author: 'James Hanlon', display:{Lore:['[{"text": "arXiv:1210.1158", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEmulating a large memory with a collection of small ones\\u00a7r\\n\\n\\u00a78\\u00a7oJames Hanlon\\u00a7r\\n\\n\\u00a772015\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1210.1158\\u00a7r\\n\\nVersion:\\u00a77v3 (Sat, 14 Nov 2015 15:02:29 GMT)\\u00a7r"}']}
{title:'Berhault et al. (§72015§r)', author: 'Guillaume Berhault; Camille Leroux; Christophe Jego; Dominique Dallet', display:{Lore:['[{"text": "arXiv:1310.1712", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.IT\\u00a7r, \\u00a72math.IT\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lPartial Sums Computation In Polar Codes Decoding\\u00a7r\\n\\n\\u00a78\\u00a7oGuillaume Berhault\\nCamille Leroux\\nChristophe Jego\\u00a7r\\n\\n\\u00a772015\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1310.1712\\u00a7r\\n\\nVersion:\\u00a77v2 (Fri, 9 Jan 2015 14:11:44 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oAccepted to ISCAS 2015\\u00a7r"}']}
{title:'Hannig et al. (§72015§r)', author: 'Frank Hannig; Dirk Koch; Daniel Ziener', display:{Lore:['[{"text": "arXiv:1408.4423", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r, \\u00a7acs.PL\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lProceedings of the First International Workshop on FPGAs for Software Programmers (FSP 2014)\\u00a7r\\n\\n\\u00a78\\u00a7oFrank Hannig\\nDirk Koch\\nDaniel Ziener\\u00a7r\\n\\n\\u00a772015\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1408.4423\\u00a7r\\n\\nVersion:\\u00a77v2 (Fri, 27 Feb 2015 05:40:38 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oWebsite of the workshop: https://www12.cs.fau.de/ws/fsp2014/\\u00a7r"}']}
{title:'Balatsoukas-Stimming et a… (§72015§r)', author: 'Alexios Balatsoukas-Stimming; Mani Bastani Parizi; Andreas Burg', display:{Lore:['[{"text": "arXiv:1410.4460", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.IT\\u00a7r, \\u00a72math.IT\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lOn Metric Sorting for Successive Cancellation List Decoding of Polar Codes\\u00a7r\\n\\n\\u00a78\\u00a7oAlexios Balatsoukas-Stimming\\nMani Bastani Parizi\\nAndreas Burg\\u00a7r\\n\\n\\u00a772015\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1410.4460\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/ISCAS.2015.7169066\\u00a7r\\n\\nVersion:\\u00a77v2 (Mon, 26 Jan 2015 21:05:54 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oTo be presented in 2015 IEEE International Symposium on Circuits and Systems (ISCAS\'2015)\\u00a7r"}']}
{title:'Nasir et al. (§72015§r)', author: 'Saad Bin Nasir; Arijit Raychowdhury', display:{Lore:['[{"text": "arXiv:1501.00579", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Model Study of an All-Digital, Discrete-Time and Embedded Linear Regulator\\u00a7r\\n\\n\\u00a78\\u00a7oSaad Bin Nasir\\nArijit Raychowdhury\\u00a7r\\n\\n\\u00a772015\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1501.00579\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 3 Jan 2015 16:55:01 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oSubmitted\\u00a7r"}']}
{title:'Shahabuddin et al. (§72015§r)', author: 'Shahriar Shahabuddin; Janne Janhunen; Markku Juntti', display:{Lore:['[{"text": "arXiv:1501.04192", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDesign of a Transport Triggered Architecture Processor for Flexible Iterative Turbo Decoder\\u00a7r\\n\\n\\u00a78\\u00a7oShahriar Shahabuddin\\nJanne Janhunen\\nMarkku Juntti\\u00a7r\\n\\n\\u00a772015\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1501.04192\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 17 Jan 2015 11:52:53 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o6 pages, 4 figures, conference\\u00a7r"}']}
{title:'Sarangi et al. (§72015§r)', author: 'Smruti R. Sarangi; Rajshekar Kalayappan; Prathmesh Kallurkar; Seep Goel', display:{Lore:['[{"text": "arXiv:1501.07420", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lTejas Simulator : Validation against Hardware\\u00a7r\\n\\n\\u00a78\\u00a7oSmruti R. Sarangi\\nRajshekar Kalayappan\\nPrathmesh Kallurkar\\u00a7r\\n\\n\\u00a772015\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1501.07420\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 29 Jan 2015 11:44:47 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o3 pages, 2 figures\\u00a7r"}']}
{title:'Strauch (§72015§r)', author: 'Tobias Strauch', display:{Lore:['[{"text": "arXiv:1502.01237", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lRunning Identical Threads in C-Slow Retiming based Designs for Functional Failure Detection\\u00a7r\\n\\n\\u00a78\\u00a7oTobias Strauch\\u00a7r\\n\\n\\u00a772015\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1502.01237\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 4 Feb 2015 15:43:55 GMT)\\u00a7r"}']}
{title:'Chung et al. (§72015§r)', author: 'Eui-Young Chung; Chang-Il Son; Kwanhu Bang; Dong Kim; Soong-Mann Shin; Sungroh Yoon', display:{Lore:['[{"text": "arXiv:1502.02239", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA High-Performance Solid-State Disk with Double-Data-Rate NAND Flash Memory\\u00a7r\\n\\n\\u00a78\\u00a7oEui-Young Chung\\nChang-Il Son\\nKwanhu Bang\\n+ 2 others\\u00a7r\\n\\n\\u00a772015\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1502.02239\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 8 Feb 2015 11:07:50 GMT)\\u00a7r"}']}
{title:'Madanayake et al. (§72015§r)', author: 'A. Madanayake; R. J. Cintra; D. Onen; V. S. Dimitrov; N. T. Rajapaksha; L. T. Bruton; A. Edirisuriya', display:{Lore:['[{"text": "arXiv:1502.04221", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DM\\u00a7r, \\u00a72math.NT\\u00a7r, \\u00a7cstat.CO\\u00a7r, \\u00a7cstat.ME\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Row-parallel 8\\u00d78 2-D DCT Architecture Using Algebraic Integer Based Exact Computation\\u00a7r\\n\\n\\u00a78\\u00a7oA. Madanayake\\nR. J. Cintra\\nD. Onen\\n+ 3 others\\u00a7r\\n\\n\\u00a772015\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1502.04221\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/TCSVT.2011.2181232\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nIEEE Transactions on Circuits and Systems for Video Technology,\\n  vol. 22, no. 6, pp. 915--929, 2012\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 14 Feb 2015 16:14:05 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o28 pages, 9 figures, 7 tables, corrected typos\\u00a7r"}']}
{title:'Mukherjee et al. (§72015§r)', author: 'Atin Mukherjee; Amitabha Sinha; Debesh Choudhury', display:{Lore:['[{"text": "arXiv:1502.07055", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Novel Architecture of Area Efficient FFT Algorithm for FPGA Implementation\\u00a7r\\n\\n\\u00a78\\u00a7oAtin Mukherjee\\nAmitabha Sinha\\nDebesh Choudhury\\u00a7r\\n\\n\\u00a772015\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1502.07055\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 25 Feb 2015 05:45:08 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o6 pages, 10 figures; Accepted in ACM SIGARCH Computer Architecture News, December 2014\\u00a7r"}']}
{title:'Hannig et al. (§72015§r)', author: 'Frank Hannig; Dietmar Fey; Anton Lokhmotov', display:{Lore:['[{"text": "arXiv:1502.07241", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.CV\\u00a7r, \\u00a7acs.DC\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lProceedings of the DATE Friday Workshop on Heterogeneous Architectures and Design Methods for Embedded Image Systems (HIS 2015)\\u00a7r\\n\\n\\u00a78\\u00a7oFrank Hannig\\nDietmar Fey\\nAnton Lokhmotov\\u00a7r\\n\\n\\u00a772015\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1502.07241\\u00a7r\\n\\nVersion:\\u00a77v2 (Thu, 26 Feb 2015 06:00:09 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oWebsite of the workshop: https://www12.cs.fau.de/ws/his2015/\\u00a7r"}']}
{title:'Dasygenis (§72015§r)', author: 'Minas Dasygenis', display:{Lore:['[{"text": "arXiv:1502.07454", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lGeneration and Validation of Custom Multiplication IP Blocks from the Web\\u00a7r\\n\\n\\u00a78\\u00a7oMinas Dasygenis\\u00a7r\\n\\n\\u00a772015\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1502.07454\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 26 Feb 2015 06:21:58 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oPresented at DATE Friday Workshop on Heterogeneous Architectures and Design Methods for Embedded Image Systems (HIS 2015) (arXiv:1502.07241)\\u00a7r"}']}
{title:'Yang et al. (§72015§r)', author: 'Xinghua Yang; Fei Qiao; Qi Wei; Huazhong Yang', display:{Lore:['[{"text": "arXiv:1503.02354", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA General Scheme for Noise-Tolerant Logic Design Based on Probabilistic and DCVS Approaches\\u00a7r\\n\\n\\u00a78\\u00a7oXinghua Yang\\nFei Qiao\\nQi Wei\\u00a7r\\n\\n\\u00a772015\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1503.02354\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 9 Mar 2015 01:36:50 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o4 pages, 10 figures\\u00a7r"}']}
{title:'Mhaske et al. (§72015§r)', author: 'Swapnil Mhaske; Hojin Kee; Tai Ly; Ahsan Aziz; Predrag Spasojevic', display:{Lore:['[{"text": "arXiv:1503.02986", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.IT\\u00a7r, \\u00a72math.IT\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lStrategies for High-Throughput FPGA-based QC-LDPC Decoder Architecture\\u00a7r\\n\\n\\u00a78\\u00a7oSwapnil Mhaske\\nHojin Kee\\nTai Ly\\nAhsan Aziz\\u00a7r\\n\\n\\u00a772015\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1503.02986\\u00a7r\\n\\nVersion:\\u00a77v3 (Mon, 11 May 2015 17:44:13 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o10 pages, 5 figures\\u00a7r"}']}
{title:'Singh et al. (§72015§r)', author: 'Kirat Pal Singh; Shivani Parmar', display:{Lore:['[{"text": "arXiv:1503.03166", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDesign of High Performance MIPS Cryptography Processor Based on T-DES Algorithm\\u00a7r\\n\\n\\u00a78\\u00a7oKirat Pal Singh\\nShivani Parmar\\u00a7r\\n\\n\\u00a772015\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1503.03166\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 8 Mar 2015 18:23:32 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oInternational Journal of Engineering Research Technology. arXiv admin note: substantial text overlap with arXiv:1306.1916, arXiv:1503.02304\\u00a7r"}']}
{title:'R et al. (§72015§r)', author: 'Jithin R; Priya Chandran', display:{Lore:['[{"text": "arXiv:1503.03169", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDynamic Partitioning of Physical Memory Among Virtual Machines, ASMI:Architectural Support for Memory Isolation\\u00a7r\\n\\n\\u00a78\\u00a7oJithin R\\nPriya Chandran\\u00a7r\\n\\n\\u00a772015\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1503.03169\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1145/2851613.2851870\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 10 Mar 2015 09:38:51 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oRejected this short paper by the VEE 2015 Conference conducted by ACM due to the lack of implementation details\\u00a7r"}']}
{title:'Li et al. (§72015§r)', author: 'Nan Li; Gunnar Carlsson; Elena Dubrova; Kim Petersen', display:{Lore:['[{"text": "arXiv:1503.04628", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lLogic BIST: State-of-the-Art and Open Problems\\u00a7r\\n\\n\\u00a78\\u00a7oNan Li\\nGunnar Carlsson\\nElena Dubrova\\u00a7r\\n\\n\\u00a772015\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1503.04628\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 16 Mar 2015 12:45:04 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o6 pages, 3 figures\\u00a7r"}']}
{title:'Jatala et al. (§72015§r)', author: 'Vishwesh Jatala; Jayvant Anantpur; Amey Karkare', display:{Lore:['[{"text": "arXiv:1503.05694", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lImproving GPU Performance Through Resource Sharing\\u00a7r\\n\\n\\u00a78\\u00a7oVishwesh Jatala\\nJayvant Anantpur\\nAmey Karkare\\u00a7r\\n\\n\\u00a772015\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1503.05694\\u00a7r\\n\\nVersion:\\u00a77v2 (Fri, 5 Jun 2015 07:28:13 GMT)\\u00a7r"}']}
{title:'Fan et al. (§72015§r)', author: 'YouZhe Fan; Ji Chen; ChenYang Xia; Chi-ying Tsui; Jie Jin; Hui Shen; Bin Li', display:{Lore:['[{"text": "arXiv:1504.03437", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lLow-latency List Decoding Of Polar Codes With Double Thresholding\\u00a7r\\n\\n\\u00a78\\u00a7oYouZhe Fan\\nJi Chen\\nChenYang Xia\\n+ 3 others\\u00a7r\\n\\n\\u00a772015\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1504.03437\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/ICASSP.2015.7178128\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 14 Apr 2015 07:12:24 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o5 pages, 7 figures, 1 table, to be presented in the 40th IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP) 2015\\u00a7r"}']}
{title:'Sohail et al. (§72015§r)', author: 'Hamza Bin Sohail; Balajee Vamanan; T. N. Vijaykumar', display:{Lore:['[{"text": "arXiv:1504.04297", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lMigrantStore: Leveraging Virtual Memory in DRAM-PCM Memory Architecture\\u00a7r\\n\\n\\u00a78\\u00a7oHamza Bin Sohail\\nBalajee Vamanan\\nT. N. Vijaykumar\\u00a7r\\n\\n\\u00a772015\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1504.04297\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 16 Apr 2015 16:36:14 GMT)\\u00a7r"}']}
{title:'Nabi et al. (§72015§r)', author: 'Syed Waqar Nabi; Saji N. Hameed; Wim Vanderbauwhede', display:{Lore:['[{"text": "arXiv:1504.04586", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Reconfigurable Vector Instruction Processor for Accelerating a Convection Parametrization Model on FPGAs\\u00a7r\\n\\n\\u00a78\\u00a7oSyed Waqar Nabi\\nSaji N. Hameed\\nWim Vanderbauwhede\\u00a7r\\n\\n\\u00a772015\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1504.04586\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 17 Apr 2015 17:27:27 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oThis is an extended pre-print version of work that was presented at the international symposiumon Highly Efficient Accelerators and Reconfigurable Technologies (HEART2014), Sendai, Japan, June 911, 2014\\u00a7r"}']}
{title:'Wu et al. (§72015§r)', author: 'Tony F. Wu; Karthik Ganesan; Yunqing Alexander Hu; H. -S. Philip Wong; Simon Wong; Subhasish Mitra', display:{Lore:['[{"text": "arXiv:1505.02211", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.CR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lTPAD: Hardware Trojan Prevention and Detection for Trusted Integrated Circuits\\u00a7r\\n\\n\\u00a78\\u00a7oTony F. Wu\\nKarthik Ganesan\\nYunqing Alexander Hu\\n+ 2 others\\u00a7r\\n\\n\\u00a772015\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1505.02211\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/TCAD.2015.2474373\\u00a7r\\n\\nVersion:\\u00a77v2 (Tue, 25 Aug 2015 02:19:49 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o17 pages, 23 figures. Extended version of paper to appear in IEEETrans. on CAD\\u00a7r"}']}
{title:'Cui et al. (§72015§r)', author: 'Zehan Cui; Tianyue Lu; Haiyang Pan; Sally A. Mckee; Mingyu Chen', display:{Lore:['[{"text": "arXiv:1505.03476", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lTwin-Load: Building a Scalable Memory System over the Non-Scalable Interface\\u00a7r\\n\\n\\u00a78\\u00a7oZehan Cui\\nTianyue Lu\\nHaiyang Pan\\nSally A. Mckee\\u00a7r\\n\\n\\u00a772015\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1505.03476\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 13 May 2015 17:54:15 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7osubmitted to PACT15\\u00a7r"}']}
{title:'Sung et al. (§72015§r)', author: 'Jean Sung; Sebastian Krupa; Andrew Fishberg; Josef Spjut', display:{Lore:['[{"text": "arXiv:1505.03899", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAn Approach to Data Prefetching Using 2-Dimensional Selection Criteria\\u00a7r\\n\\n\\u00a78\\u00a7oJean Sung\\nSebastian Krupa\\nAndrew Fishberg\\u00a7r\\n\\n\\u00a772015\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1505.03899\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 14 May 2015 21:57:26 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o4 pages, 5 figures, submitted to Second Data Prefetching Championship\\u00a7r"}']}
{title:'Mhaske et al. (§72015§r)', author: 'Swapnil Mhaske; David Uliana; Hojin Kee; Tai Ly; Ahsan Aziz; Predrag Spasojevic', display:{Lore:['[{"text": "arXiv:1505.04339", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA 2.48Gb/s QC-LDPC Decoder Implementation on the NI USRP-2953R\\u00a7r\\n\\n\\u00a78\\u00a7oSwapnil Mhaske\\nDavid Uliana\\nHojin Kee\\n+ 2 others\\u00a7r\\n\\n\\u00a772015\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1505.04339\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 16 May 2015 23:32:40 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o3 figures, 5 pages. arXiv admin note: text overlapwith arXiv:1503.02986\\u00a7r"}']}
{title:'Sau et al. (§72015§r)', author: 'Suman Sau; Swagata Mandal; Jogender Saini; Amlan Chakrabarti; Subhasis Chattopadhyay', display:{Lore:['[{"text": "arXiv:1505.04569", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lHigh speed fault tolerant secure communication for muon chamber using fpga based gbt emulator\\u00a7r\\n\\n\\u00a78\\u00a7oSuman Sau\\nSwagata Mandal\\nJogender Saini\\nAmlan Chakrabarti\\u00a7r\\n\\n\\u00a772015\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1505.04569\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1088/1742-6596/664/8/082049\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 18 May 2015 09:32:11 GMT)\\u00a7r"}']}
{title:'Usui et al. (§72015§r)', author: 'Hiroyuki Usui; Lavanya Subramanian; Kevin Chang; Onur Mutlu', display:{Lore:['[{"text": "arXiv:1505.07502", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSQUASH: Simple QoS-Aware High-Performance Memory Scheduler for Heterogeneous Systems with Hardware Accelerators\\u00a7r\\n\\n\\u00a78\\u00a7oHiroyuki Usui\\nLavanya Subramanian\\nKevin Chang\\u00a7r\\n\\n\\u00a772015\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1505.07502\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 27 May 2015 22:07:28 GMT)\\u00a7r"}']}
{title:'Lee et al. (§72015§r)', author: 'Donghyuk Lee; Gennady Pekhimenko; Samira Khan; Saugata Ghose; Onur Mutlu', display:{Lore:['[{"text": "arXiv:1506.03160", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSimultaneous Multi Layer Access: A High Bandwidth and Low Cost 3D-Stacked Memory Interface\\u00a7r\\n\\n\\u00a78\\u00a7oDonghyuk Lee\\nGennady Pekhimenko\\nSamira Khan\\nSaugata Ghose\\u00a7r\\n\\n\\u00a772015\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1506.03160\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 10 Jun 2015 04:14:29 GMT)\\u00a7r"}']}
{title:'Haque et al. (§72015§r)', author: 'Mohammad Shihabul Haque; Jorgen Peddersen; Andhi Janapsatya; Sri Parameswaran', display:{Lore:['[{"text": "arXiv:1506.03181", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDEW: A Fast Level 1 Cache Simulation Approach for Embedded Processors with FIFO Replacement Policy\\u00a7r\\n\\n\\u00a78\\u00a7oMohammad Shihabul Haque\\nJorgen Peddersen\\nAndhi Janapsatya\\u00a7r\\n\\n\\u00a772015\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1506.03181\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/DATE.2010.5457153\\u00a7r\\n\\nVersion:\\u00a77v2 (Mon, 31 Aug 2015 18:28:46 GMT)\\u00a7r"}']}
{title:'Haque et al. (§72015§r)', author: 'Mohammad Shihabul Haque; Akash Kumar; Yajun Ha; Qiang Wu; Shaobo Luo', display:{Lore:['[{"text": "arXiv:1506.03182", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lTRISHUL: A Single-pass Optimal Two-level Inclusive Data Cache Hierarchy Selection Process for Real-time MPSoCs\\u00a7r\\n\\n\\u00a78\\u00a7oMohammad Shihabul Haque\\nAkash Kumar\\nYajun Ha\\nQiang Wu\\u00a7r\\n\\n\\u00a772015\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1506.03182\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/ASPDAC.2013.6509615\\u00a7r\\n\\nVersion:\\u00a77v2 (Mon, 31 Aug 2015 18:09:02 GMT)\\u00a7r"}']}
{title:'Haque et al. (§72015§r)', author: 'Mohammad Shihabul Haque; Jorgen Peddersen; Sri Parameswaran', display:{Lore:['[{"text": "arXiv:1506.03186", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lCIPARSim: Cache Intersection Property Assisted Rapid Single-pass FIFO Cache Simulation Technique\\u00a7r\\n\\n\\u00a78\\u00a7oMohammad Shihabul Haque\\nJorgen Peddersen\\nSri Parameswaran\\u00a7r\\n\\n\\u00a772015\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1506.03186\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/ICCAD.2011.6105316\\u00a7r\\n\\nVersion:\\u00a77v2 (Mon, 31 Aug 2015 18:21:08 GMT)\\u00a7r"}']}
{title:'Haque et al. (§72015§r)', author: 'Mohammad Shihabul Haque; Ang Li; Akash Kumar; Qingsong Wei', display:{Lore:['[{"text": "arXiv:1506.03193", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAccelerating Non-volatile/Hybrid Processor Cache Design Space Exploration for Application Specific Embedded Systems\\u00a7r\\n\\n\\u00a78\\u00a7oMohammad Shihabul Haque\\nAng Li\\nAkash Kumar\\u00a7r\\n\\n\\u00a772015\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1506.03193\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/ASPDAC.2015.7059045\\u00a7r\\n\\nVersion:\\u00a77v2 (Mon, 31 Aug 2015 17:51:47 GMT)\\u00a7r"}']}
{title:'Mandal et al. (§72015§r)', author: 'Swagata Mandal; Suman Sau; Amlan Chakrabarti; Jogendra Saini; Sushanta Kumar Pal; Subhasish Chattopadhyay', display:{Lore:['[{"text": "arXiv:1507.01777", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lFPGA based Novel High Speed DAQ System Design with Error Correction\\u00a7r\\n\\n\\u00a78\\u00a7oSwagata Mandal\\nSuman Sau\\nAmlan Chakrabarti\\n+ 2 others\\u00a7r\\n\\n\\u00a772015\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1507.01777\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 7 Jul 2015 12:24:25 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oISVLSI2015. arXiv admin note: substantial text overlap with arXiv:1505.04569, arXiv:1503.08819\\u00a7r"}']}
{title:'Li et al. (§72015§r)', author: 'Yang Li; Jongmoo Choi; Jin Sun; Saugata Ghose; Hui Wang; Justin Meza; Jinglei Ren; Onur Mutlu', display:{Lore:['[{"text": "arXiv:1507.03303", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lManaging Hybrid Main Memories with a Page-Utility Driven Performance Model\\u00a7r\\n\\n\\u00a78\\u00a7oYang Li\\nJongmoo Choi\\nJin Sun\\n+ 4 others\\u00a7r\\n\\n\\u00a772015\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1507.03303\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nhttps://www.andrew.cmu.edu/user/yangli1/UHMEM_Cluster2017.pdf\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 13 Jul 2015 01:47:16 GMT)\\u00a7r"}']}
{title:'Hannig et al. (§72015§r)', author: 'Frank Hannig; Dirk Koch; Daniel Ziener', display:{Lore:['[{"text": "arXiv:1508.06320", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r, \\u00a7acs.PL\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lProceedings of the Second International Workshop on FPGAs for Software Programmers (FSP 2015)\\u00a7r\\n\\n\\u00a78\\u00a7oFrank Hannig\\nDirk Koch\\nDaniel Ziener\\u00a7r\\n\\n\\u00a772015\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1508.06320\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 25 Aug 2015 22:17:22 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oWebsite of the workshop: https://www12.cs.fau.de/ws/fsp2015/\\u00a7r"}']}
{title:'Möller et al. (§72015§r)', author: 'Konrad Möller; Martin Kumm; Charles-Frederic Müller; Peter Zipf', display:{Lore:['[{"text": "arXiv:1508.06811", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lModel-based Hardware Design for FPGAs using Folding Transformations based on Subcircuits\\u00a7r\\n\\n\\u00a78\\u00a7oKonrad M\\u00f6ller\\nMartin Kumm\\nCharles-Frederic M\\u00fcller\\u00a7r\\n\\n\\u00a772015\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1508.06811\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 27 Aug 2015 11:37:36 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oPresented at Second International Workshop on FPGAs for Software Programmers(FSP 2015) (arXiv:1508.06320)\\u00a7r"}']}
{title:'Véstias et al. (§72015§r)', author: 'Mário P. Véstias; Rui Policarpo Duarte; Horácio C. Neto', display:{Lore:['[{"text": "arXiv:1508.06832", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDesigning Hardware/Software Systems for Embedded High-Performance Computing\\u00a7r\\n\\n\\u00a78\\u00a7oM\\u00e1rio P. V\\u00e9stias\\nRui Policarpo Duarte\\nHor\\u00e1cio C. Neto\\u00a7r\\n\\n\\u00a772015\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1508.06832\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 27 Aug 2015 12:44:22 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oPresented at Second International Workshop on FPGAs for Software Programmers(FSP 2015) (arXiv:1508.06320)\\u00a7r"}']}
{title:'Yamashina et al. (§72015§r)', author: 'Kazushi Yamashina; Takeshi Ohkawa; Kanemitsu Ootsu; Takashi Yokota', display:{Lore:['[{"text": "arXiv:1508.07123", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r, \\u00a7acs.RO\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lProposal of ROS-compliant FPGA Component for Low-Power Robotic Systems\\u00a7r\\n\\n\\u00a78\\u00a7oKazushi Yamashina\\nTakeshi Ohkawa\\nKanemitsu Ootsu\\u00a7r\\n\\n\\u00a772015\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1508.07123\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 28 Aug 2015 08:33:15 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oPresented at Second International Workshop on FPGAs for Software Programmers(FSP 2015) (arXiv:1508.06320)\\u00a7r"}']}
{title:'Shannon et al. (§72015§r)', author: 'Lesley Shannon; Eric Matthews; Nicholas Doyle; Alexandra Fedorova', display:{Lore:['[{"text": "arXiv:1508.07126", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.PF\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lPerformance monitoring for multicore embedded computing systems on FPGAs\\u00a7r\\n\\n\\u00a78\\u00a7oLesley Shannon\\nEric Matthews\\nNicholas Doyle\\u00a7r\\n\\n\\u00a772015\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1508.07126\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 28 Aug 2015 08:41:38 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oPresented at Second International Workshop on FPGAs for Software Programmers(FSP 2015) (arXiv:1508.06320)\\u00a7r"}']}
{title:'Huang et al. (§72015§r)', author: 'Chun-Hsian Huang; Kwuan-Wei Tseng; Chih-Cheng Lin; Fang-Yu Lin; Pao-Ann Hsiung', display:{Lore:['[{"text": "arXiv:1508.07127", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.OS\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lVirtualization Architecture for NoC-based Reconfigurable Systems\\u00a7r\\n\\n\\u00a78\\u00a7oChun-Hsian Huang\\nKwuan-Wei Tseng\\nChih-Cheng Lin\\nFang-Yu Lin\\u00a7r\\n\\n\\u00a772015\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1508.07127\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 28 Aug 2015 08:45:35 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oPresented at Second International Workshop on FPGAs for Software Programmers(FSP 2015) (arXiv:1508.06320)\\u00a7r"}']}
{title:'Strauch (§72015§r)', author: 'Tobias Strauch', display:{Lore:['[{"text": "arXiv:1508.07139", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lUsing System Hyper Pipelining (SHP) to Improve the Performance of a Coarse-Grained Reconfigurable Architecture (CGRA) Mapped on an FPGA\\u00a7r\\n\\n\\u00a78\\u00a7oTobias Strauch\\u00a7r\\n\\n\\u00a772015\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1508.07139\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 28 Aug 2015 09:19:57 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oPresented at Second International Workshop on FPGAs for Software Programmers(FSP 2015) (arXiv:1508.06320)\\u00a7r"}']}
{title:'Sano (§72015§r)', author: 'Kentaro Sano', display:{Lore:['[{"text": "arXiv:1509.00040", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.CE\\u00a7r, \\u00a7acs.DC\\u00a7r, \\u00a7acs.PL\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDSL-based Design Space Exploration for Temporal and Spatial Parallelism of Custom Stream Computing\\u00a7r\\n\\n\\u00a78\\u00a7oKentaro Sano\\u00a7r\\n\\n\\u00a772015\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1509.00040\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 27 Aug 2015 12:23:57 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oPresented at Second International Workshop on FPGAs for Software Programmers(FSP 2015) (arXiv:1508.06320)\\u00a7r"}']}
{title:'Liu et al. (§72015§r)', author: 'Cheng Liu; Ho-Cheung Ng; Hayden Kwok-Hay So', display:{Lore:['[{"text": "arXiv:1509.00042", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAutomatic Nested Loop Acceleration on FPGAs Using Soft CGRA Overlay\\u00a7r\\n\\n\\u00a78\\u00a7oCheng Liu\\nHo-Cheung Ng\\nHayden Kwok-Hay So\\u00a7r\\n\\n\\u00a772015\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1509.00042\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 27 Aug 2015 11:50:30 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oPresented at Second International Workshop on FPGAs for Software Programmers(FSP 2015) (arXiv:1508.06320)\\u00a7r"}']}
{title:'Kiran et al. (§72015§r)', author: 'Ananda Kiran; Navdeep Prashar', display:{Lore:['[{"text": "arXiv:1509.03575", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lFPGA Implementation of High Speed Baugh-Wooley Multiplier using Decomposition Logic\\u00a7r\\n\\n\\u00a78\\u00a7oAnanda Kiran\\nNavdeep Prashar\\u00a7r\\n\\n\\u00a772015\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1509.03575\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 11 Sep 2015 16:20:07 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o6 pages, 3 figures, 2 tables, 3 equations\\u00a7r"}']}
{title:'Ghasempour et al. (§72015§r)', author: 'Mohsen Ghasempour; Jim Garside; Aamer Jaleel; Mikel Luján', display:{Lore:['[{"text": "arXiv:1509.03721", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDReAM: Dynamic Re-arrangement of Address Mapping to Improve the Performance of DRAMs\\u00a7r\\n\\n\\u00a78\\u00a7oMohsen Ghasempour\\nJim Garside\\nAamer Jaleel\\u00a7r\\n\\n\\u00a772015\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1509.03721\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 12 Sep 2015 08:02:39 GMT)\\u00a7r"}']}
{title:'Ghasempour et al. (§72015§r)', author: 'Mohsen Ghasempour; Aamer Jaleel; Jim Garside; Mikel Luján', display:{Lore:['[{"text": "arXiv:1509.03740", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lHAPPY: Hybrid Address-based Page Policy in DRAMs\\u00a7r\\n\\n\\u00a78\\u00a7oMohsen Ghasempour\\nAamer Jaleel\\nJim Garside\\u00a7r\\n\\n\\u00a772015\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1509.03740\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 12 Sep 2015 13:03:04 GMT)\\u00a7r"}']}
{title:'Misra et al. (§72015§r)', author: 'Neeraj Kumar Misra; Mukesh Kumar Kushwaha; Subodh Wairya; Amit Kumar', display:{Lore:['[{"text": "arXiv:1509.04240", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.ET\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lFeasible methodology for optimization of a novel reversible binary compressor\\u00a7r\\n\\n\\u00a78\\u00a7oNeeraj Kumar Misra\\nMukesh Kumar Kushwaha\\nSubodh Wairya\\u00a7r\\n\\n\\u00a772015\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1509.04240\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.5121/vlsic.2015.6401\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nInternational Journal of VLSI design & Communication Systems\\n  (VLSICS) Vol.6, No.4, August 2015\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 11 Sep 2015 15:53:39 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o13 pages, 9 figures\\u00a7r"}']}
{title:'Srinivasarao et al. (§72015§r)', author: 'Batta Kota Naga Srinivasarao; Indrajit Chakrabarti', display:{Lore:['[{"text": "arXiv:1509.04268", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lHigh Speed VLSI Architecture for 3-D Discrete Wavelet Transform\\u00a7r\\n\\n\\u00a78\\u00a7oBatta Kota Naga Srinivasarao\\nIndrajit Chakrabarti\\u00a7r\\n\\n\\u00a772015\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1509.04268\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 14 Sep 2015 03:46:00 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oSubmitting to IET CDS. arXiv admin note: substantial text overlap with arXiv:1509.03836\\u00a7r"}']}
{title:'Misra et al. (§72015§r)', author: 'Neeraj Kumar Misra; Mukesh Kumar Kushwaha; Subodh Wairya; Amit Kumar', display:{Lore:['[{"text": "arXiv:1509.04618", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lCost Efficient Design of Reversible Adder Circuits for Low Power Applications\\u00a7r\\n\\n\\u00a78\\u00a7oNeeraj Kumar Misra\\nMukesh Kumar Kushwaha\\nSubodh Wairya\\u00a7r\\n\\n\\u00a772015\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1509.04618\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 11 Sep 2015 16:38:57 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o9 pages, 12 figures, journal\\u00a7r"}']}
{title:'Mandal et al. (§72015§r)', author: 'Swagata Mandal; Rourab Paul; Suman Sau; Amlan Chakrabarti; Subhasis Chattopadhyay', display:{Lore:['[{"text": "arXiv:1509.06891", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Novel Method for Soft Error Mitigation in FPGA using Adaptive Cross Parity Code\\u00a7r\\n\\n\\u00a78\\u00a7oSwagata Mandal\\nRourab Paul\\nSuman Sau\\nAmlan Chakrabarti\\u00a7r\\n\\n\\u00a772015\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1509.06891\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 23 Sep 2015 09:02:49 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oManuscript\\u00a7r"}']}
{title:'Zabolotny (§72015§r)', author: 'Wojciech M. Zabolotny', display:{Lore:['[{"text": "arXiv:1509.08111", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAutomatic latency balancing in VHDL-implemented complex pipelined systems\\u00a7r\\n\\n\\u00a78\\u00a7oWojciech M. Zabolotny\\u00a7r\\n\\n\\u00a772015\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1509.08111\\u00a7r\\n\\nVersion:\\u00a77v3 (Sun, 22 Nov 2015 13:28:24 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oUpdated bibliography. Small language corrections\\u00a7r"}']}
{title:'Ghahroodi et al. (§72015§r)', author: 'Massoud Mokhtarpour Ghahroodi; Mark Zwolinski', display:{Lore:['[{"text": "arXiv:1509.09249", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lIn-Field Logic Repair of Deep Sub-Micron CMOS Processors\\u00a7r\\n\\n\\u00a78\\u00a7oMassoud Mokhtarpour Ghahroodi\\nMark Zwolinski\\u00a7r\\n\\n\\u00a772015\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1509.09249\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.13140/RG.2.1.2435.6566\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 30 Sep 2015 16:36:32 GMT)\\u00a7r"}']}
{title:'Lin et al. (§72015§r)', author: 'Jun Lin; Chenrong Xiong; Zhiyuan Yan', display:{Lore:['[{"text": "arXiv:1510.02574", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA High Throughput List Decoder Architecture for Polar Codes\\u00a7r\\n\\n\\u00a78\\u00a7oJun Lin\\nChenrong Xiong\\nZhiyuan Yan\\u00a7r\\n\\n\\u00a772015\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1510.02574\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/TVLSI.2015.2499777\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 9 Oct 2015 06:11:34 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7osubmitted to IEEETVLSI\\u00a7r"}']}
{title:'Kadayinti et al. (§72015§r)', author: 'Naveen Kadayinti; Maryam Shojaei Baghini; Dinesh K. Sharma', display:{Lore:['[{"text": "arXiv:1510.04241", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Clock Synchronizer for Repeaterless Low Swing On-Chip Links\\u00a7r\\n\\n\\u00a78\\u00a7oNaveen Kadayinti\\nMaryam Shojaei Baghini\\nDinesh K. Sharma\\u00a7r\\n\\n\\u00a772015\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1510.04241\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 14 Oct 2015 19:09:21 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o11 pages, 25 figures\\u00a7r"}']}
{title:'Berejuck (§72015§r)', author: 'Marcelo Daniel Berejuck', display:{Lore:['[{"text": "arXiv:1510.06791", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lNetwork-on-Chip with load balancing based on interleave of flits technique\\u00a7r\\n\\n\\u00a78\\u00a7oMarcelo Daniel Berejuck\\u00a7r\\n\\n\\u00a772015\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1510.06791\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 23 Oct 2015 00:14:10 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o10 pages. arXiv admin note:substantial text overlap with arXiv:1411.3492\\u00a7r"}']}
{title:'Ragel et al. (§72015§r)', author: 'Roshan G. Ragel; Jude A. Ambrose; Sri Parameswaran', display:{Lore:['[{"text": "arXiv:1511.01946", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lSecureD: A Secure Dual Core Embedded Processor\\u00a7r\\n\\n\\u00a78\\u00a7oRoshan G. Ragel\\nJude A. Ambrose\\nSri Parameswaran\\u00a7r\\n\\n\\u00a772015\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1511.01946\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 5 Nov 2015 23:00:13 GMT)\\u00a7r"}']}
{title:'Kadayinti et al. (§72015§r)', author: 'Naveen Kadayinti; Dinesh K. Sharma', display:{Lore:['[{"text": "arXiv:1511.06726", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lTestable Design of Repeaterless Low Swing On-Chip Interconnect\\u00a7r\\n\\n\\u00a78\\u00a7oNaveen Kadayinti\\nDinesh K. Sharma\\u00a7r\\n\\n\\u00a772015\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1511.06726\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nProceedings of Design Automation and Test in Europe (DATE) 2016\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 20 Nov 2015 19:10:00 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o6 pages, 9 figures\\u00a7r"}']}
{title:'Ahasan et al. (§72015§r)', author: 'Sohail Ahasan; Saurav Maji; Kauhsik Roy; Mrigank Sharad', display:{Lore:['[{"text": "arXiv:1511.09074", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDigital LDO with Time-Interleaved Comparators for Fast Response and Low Ripple\\u00a7r\\n\\n\\u00a78\\u00a7oSohail Ahasan\\nSaurav Maji\\nKauhsik Roy\\u00a7r\\n\\n\\u00a772015\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1511.09074\\u00a7r\\n\\nVersion:\\u00a77v1 (Sun, 29 Nov 2015 19:42:09 GMT)\\u00a7r"}']}
{title:'Schiel et al. (§72015§r)', author: 'Jamie Schiel; Andrew Bainbridge-Smith', display:{Lore:['[{"text": "arXiv:1512.00504", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.CV\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEfficient Edge Detection on Low-Cost FPGAs\\u00a7r\\n\\n\\u00a78\\u00a7oJamie Schiel\\nAndrew Bainbridge-Smith\\u00a7r\\n\\n\\u00a772015\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1512.00504\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 1 Dec 2015 22:32:21 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o5 pages\\u00a7r"}']}
{title:'Singla (§72015§r)', author: 'Pradeep Singla', display:{Lore:['[{"text": "arXiv:1611.02915", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lPower Gating Structure for Reversible Programmable Logic Array\\u00a7r\\n\\n\\u00a78\\u00a7oPradeep Singla\\u00a7r\\n\\n\\u00a772015\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n1611.02915\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.14810/ecij.2015.4301\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 17 Oct 2015 04:27:53 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o14 Pages, 9 figures, Electrical and Computer Engineering: International Journal, September 2015\\u00a7r"}']}
