`begin_keywords "1800-2012"
module ecm_holdToEOT ( evh, ev );
output bit evh ;
input wire logic ev ;
endmodule
`end_keywords
/**portGenericDumpBegin evh ev portGenericDumpEnd**/
/**ParamPreferVectorBegin ParamPreferVectorEnd**/
