#ifndef _tps65721__
#define _tps65721__

#define SLAVE_DEVICE_ADDR 0X90
//#define SLAVE_WRITE_ADDR 0X48
//#define SLAVE_READ_ADDR 0X49

//chage status
#define CHGSTATUS_BASE  0X01
#define CHGCONFIG0_BASE 0X02
#define CHGCONFIG1_BASE 0X03
#define CHGCONFIG2_BASE 0X04
#define CHGCONFIG3_BASE 0X05
#define CHGSTATE_BASE 0X06
#define DEFDCDC1_BASE 0X07
#define LDO_CTRL_BASE 0X08
#define CONTROL0_BASE 0X09
#define CONTROL1_BASE 0X0A
#define GPIO_SSC_BASE 0X0B
#define GPIODIR_BASE 0X0C
#define IRMASK0_BASE 0X0D
#define IRMASK1_BASE 0X0E
#define IRMASK2_BASE 0X0F
#define IRO_BASE 0X10
#define IR1_BASE 0X11
#define IR2_BASE 0X12


#endif






