Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Jul 12 21:14:23 2017
| Host         : DESKTOP-8A998EI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file gps_control_sets_placed.rpt
| Design       : gps
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    21 |
| Unused register locations in slices containing registers |    80 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            1 |
| No           | No                    | Yes                    |              51 |           19 |
| No           | Yes                   | No                     |              10 |            4 |
| Yes          | No                    | No                     |              10 |            3 |
| Yes          | No                    | Yes                    |             111 |           52 |
| Yes          | Yes                   | No                     |             120 |           33 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------------------------------------------------------------+------------------+------------------+----------------+
|  Clock Signal  |                                     Enable Signal                                    | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+--------------------------------------------------------------------------------------+------------------+------------------+----------------+
|  clk_200M_BUFG | uart_0/rxbuf_i_1_n_0                                                                 | uart_0/srst      |                1 |              1 |
|  clk_200M_BUFG | uart_0/tx_i_1_n_0                                                                    | uart_0/srst      |                1 |              1 |
|  clk_200M_BUFG |                                                                                      |                  |                1 |              2 |
|  clk_200M_BUFG | SPI_0/spi_cs_n_i_1_n_0                                                               | uart_0/srst      |                1 |              2 |
|  clk_200M_BUFG | SPI_0/spi_clk_i_1_n_0                                                                | uart_0/srst      |                1 |              2 |
|  clk_200M_BUFG | SPI_0/spi_mosi_i_1_n_0                                                               | uart_0/srst      |                1 |              2 |
|  clk_200M_BUFG | key_scan[1]_i_1_n_0                                                                  |                  |                1 |              2 |
|  clk_200M_BUFG | SPI_0/srdata[7]_i_1_n_0                                                              |                  |                2 |              8 |
|  clk_200M_BUFG | SPI_0/stdata_tmp                                                                     | uart_0/srst      |                2 |              8 |
|  clk_200M_BUFG | uart_0/Tstatus[10]_i_1_n_0                                                           | uart_0/srst      |                4 |             11 |
|  clk_200M_BUFG | SPI_0/counter[11]_i_1_n_0                                                            | uart_0/srst      |                9 |             12 |
|  clk_200M_BUFG | SPI_0/state[11]_i_1_n_0                                                              | uart_0/srst      |                5 |             12 |
|  clk_200M_BUFG | uart_0/Rstatus[11]_i_1_n_0                                                           | uart_0/srst      |                4 |             12 |
|  clk_200M_BUFG | uart_0/Rcounter_0                                                                    | uart_0/srst      |                8 |             15 |
|  clk_200M_BUFG | uart_0/Tcounter[14]_i_1_n_0                                                          | uart_0/srst      |                7 |             15 |
|  clk_200M_BUFG | SPI_0/counter2[17]_i_1_n_0                                                           | uart_0/srst      |                8 |             18 |
|  clk_200M_BUFG | fifo_ut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0] | uart_0/srst      |                8 |             30 |
|  clk_200M_BUFG | fifo_ut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0] | uart_0/srst      |                7 |             30 |
|  clk_200M_BUFG | fifo_ur/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0] | uart_0/srst      |                9 |             30 |
|  clk_200M_BUFG | fifo_ur/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0] | uart_0/srst      |                9 |             30 |
|  clk_200M_BUFG |                                                                                      | uart_0/srst      |               23 |             61 |
+----------------+--------------------------------------------------------------------------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     2 |
| 2      |                     5 |
| 8      |                     2 |
| 11     |                     1 |
| 12     |                     3 |
| 15     |                     2 |
| 16+    |                     6 |
+--------+-----------------------+


