'include "alu.v"
module testbench;
reg [3:0] ALUControl;
reg  [31:0] A,B;
wire   [31:0] ALUResult;
wire  zeroSignal;
alu t1 (A,B,zeroSignal,ALUControl ,ALUResult);
initial 
begin 
$monitor ( $time ":,%b,%b,%b ,%b,%b ,ALUControl,A,B,ALUResult,zeroSignal);
#6 ALUControl =0, A=0 ,B=1;
#6 ALUControl =1, A=0 ,B=1;
#6 ALUControl =2, A=0 ,B=1;
#6 ALUControl =6, A=0 ,B=1;
#6 ALUControl =7, A=0 ,B=1;
#6 ALUControl =12, A=0 ,B=1;
end
endmodule
