{
  "Top": "gru",
  "RtlTop": "gru",
  "RtlPrefix": "",
  "RtlSubPrefix": "gru_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xck26",
    "Package": "-sfvc784",
    "Speed": "-2LV-c",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "isForward": {
      "index": "0",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "isForward",
          "name": "isForward",
          "usage": "data",
          "direction": "in"
        }]
    },
    "kernelCols": {
      "index": "1",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "kernelCols",
          "name": "kernelCols",
          "usage": "data",
          "direction": "in"
        }]
    },
    "input": {
      "index": "2",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "input_r",
          "name": "input_r",
          "usage": "data",
          "direction": "in"
        }]
    },
    "kernel": {
      "index": "3",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "kernel",
          "name": "kernel",
          "usage": "data",
          "direction": "in"
        }]
    },
    "bias": {
      "index": "4",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "bias",
          "name": "bias",
          "usage": "data",
          "direction": "in"
        }]
    },
    "recKernel": {
      "index": "5",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "recKernel",
          "name": "recKernel",
          "usage": "data",
          "direction": "in"
        }]
    },
    "recBias": {
      "index": "6",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "recBias",
          "name": "recBias",
          "usage": "data",
          "direction": "in"
        }]
    },
    "output": {
      "index": "7",
      "direction": "out",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "output_r_i",
          "name": "output_r_i",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "output_r_o",
          "name": "output_r_o",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "output_r_o_ap_vld",
          "name": "output_r_o_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "DirectiveTcl": ["set_directive_top gru -name gru"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "gru"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "133 ~ 43474674",
    "Latency": "132"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "gru",
    "Version": "1.0",
    "DisplayName": "Gru",
    "Revision": "2113386367",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_gru_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/source\/axis_bgru.cpp",
      "..\/source\/axis_conv3D.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/gru_dadd_64ns_64ns_64_5_full_dsp_1.vhd",
      "impl\/vhdl\/gru_exp_generic_double_s.vhd",
      "impl\/vhdl\/gru_exp_generic_double_s_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_ardEe.vhd",
      "impl\/vhdl\/gru_exp_generic_double_s_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arrafYi.vhd",
      "impl\/vhdl\/gru_exp_generic_double_s_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arraeOg.vhd",
      "impl\/vhdl\/gru_fadd_32ns_32ns_32_4_full_dsp_1.vhd",
      "impl\/vhdl\/gru_faddfsub_32ns_32ns_32_4_full_dsp_1.vhd",
      "impl\/vhdl\/gru_fcmp_32ns_32ns_1_2_no_dsp_1.vhd",
      "impl\/vhdl\/gru_fdiv_32ns_32ns_32_9_no_dsp_1.vhd",
      "impl\/vhdl\/gru_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/gru_fmul_32ns_32ns_32_3_max_dsp_1.vhd",
      "impl\/vhdl\/gru_fpext_32ns_64_2_no_dsp_1.vhd",
      "impl\/vhdl\/gru_fptrunc_64ns_32_2_no_dsp_1.vhd",
      "impl\/vhdl\/gru_generic_tanh_float_s.vhd",
      "impl\/vhdl\/gru_gru_cell.vhd",
      "impl\/vhdl\/gru_gru_cell_Pipeline_GRU_cell_loop_inner_bias.vhd",
      "impl\/vhdl\/gru_gru_cell_Pipeline_GRU_cell_loop_inner_row.vhd",
      "impl\/vhdl\/gru_gru_cell_Pipeline_GRU_cell_loop_x_bias.vhd",
      "impl\/vhdl\/gru_gru_cell_Pipeline_GRU_cell_loop_x_col.vhd",
      "impl\/vhdl\/gru_gru_Pipeline_GRU_clearstate_loop_row_GRU_clearstate_loop_col.vhd",
      "impl\/vhdl\/gru_gru_Pipeline_GRU_syncstate_loop.vhd",
      "impl\/vhdl\/gru_mac_muladd_13s_12ns_16s_25_4_1.vhd",
      "impl\/vhdl\/gru_mac_muladd_16s_15ns_19s_31_4_1.vhd",
      "impl\/vhdl\/gru_mul_10s_36s_36_1_1.vhd",
      "impl\/vhdl\/gru_mul_13s_71s_71_1_1.vhd",
      "impl\/vhdl\/gru_mul_18ns_18ns_36_1_1.vhd",
      "impl\/vhdl\/gru_mul_25s_35ns_59_1_1.vhd",
      "impl\/vhdl\/gru_mul_32s_32s_32_1_1.vhd",
      "impl\/vhdl\/gru_mul_43ns_36ns_79_1_1.vhd",
      "impl\/vhdl\/gru_mul_49ns_44ns_93_1_1.vhd",
      "impl\/vhdl\/gru_mul_50ns_50ns_100_1_1.vhd",
      "impl\/vhdl\/gru_mux_3_2_32_1_1.vhd",
      "impl\/vhdl\/gru_pow_generic_float_s.vhd",
      "impl\/vhdl\/gru_pow_generic_float_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arrbkb.vhd",
      "impl\/vhdl\/gru_pow_generic_float_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arraycud.vhd",
      "impl\/vhdl\/gru_state_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/gru.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/gru_dadd_64ns_64ns_64_5_full_dsp_1.v",
      "impl\/verilog\/gru_exp_generic_double_s.v",
      "impl\/verilog\/gru_exp_generic_double_s_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_ardEe.dat",
      "impl\/verilog\/gru_exp_generic_double_s_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_ardEe.v",
      "impl\/verilog\/gru_exp_generic_double_s_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arrafYi.dat",
      "impl\/verilog\/gru_exp_generic_double_s_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arrafYi.v",
      "impl\/verilog\/gru_exp_generic_double_s_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arraeOg.dat",
      "impl\/verilog\/gru_exp_generic_double_s_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arraeOg.v",
      "impl\/verilog\/gru_fadd_32ns_32ns_32_4_full_dsp_1.v",
      "impl\/verilog\/gru_faddfsub_32ns_32ns_32_4_full_dsp_1.v",
      "impl\/verilog\/gru_fcmp_32ns_32ns_1_2_no_dsp_1.v",
      "impl\/verilog\/gru_fdiv_32ns_32ns_32_9_no_dsp_1.v",
      "impl\/verilog\/gru_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/gru_fmul_32ns_32ns_32_3_max_dsp_1.v",
      "impl\/verilog\/gru_fpext_32ns_64_2_no_dsp_1.v",
      "impl\/verilog\/gru_fptrunc_64ns_32_2_no_dsp_1.v",
      "impl\/verilog\/gru_generic_tanh_float_s.v",
      "impl\/verilog\/gru_gru_cell.v",
      "impl\/verilog\/gru_gru_cell_Pipeline_GRU_cell_loop_inner_bias.v",
      "impl\/verilog\/gru_gru_cell_Pipeline_GRU_cell_loop_inner_row.v",
      "impl\/verilog\/gru_gru_cell_Pipeline_GRU_cell_loop_x_bias.v",
      "impl\/verilog\/gru_gru_cell_Pipeline_GRU_cell_loop_x_col.v",
      "impl\/verilog\/gru_gru_Pipeline_GRU_clearstate_loop_row_GRU_clearstate_loop_col.v",
      "impl\/verilog\/gru_gru_Pipeline_GRU_syncstate_loop.v",
      "impl\/verilog\/gru_mac_muladd_13s_12ns_16s_25_4_1.v",
      "impl\/verilog\/gru_mac_muladd_16s_15ns_19s_31_4_1.v",
      "impl\/verilog\/gru_mul_10s_36s_36_1_1.v",
      "impl\/verilog\/gru_mul_13s_71s_71_1_1.v",
      "impl\/verilog\/gru_mul_18ns_18ns_36_1_1.v",
      "impl\/verilog\/gru_mul_25s_35ns_59_1_1.v",
      "impl\/verilog\/gru_mul_32s_32s_32_1_1.v",
      "impl\/verilog\/gru_mul_43ns_36ns_79_1_1.v",
      "impl\/verilog\/gru_mul_49ns_44ns_93_1_1.v",
      "impl\/verilog\/gru_mul_50ns_50ns_100_1_1.v",
      "impl\/verilog\/gru_mux_3_2_32_1_1.v",
      "impl\/verilog\/gru_pow_generic_float_s.v",
      "impl\/verilog\/gru_pow_generic_float_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arrbkb.dat",
      "impl\/verilog\/gru_pow_generic_float_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arrbkb.v",
      "impl\/verilog\/gru_pow_generic_float_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arraycud.dat",
      "impl\/verilog\/gru_pow_generic_float_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arraycud.v",
      "impl\/verilog\/gru_state_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/gru_state_RAM_AUTO_1R1W.v",
      "impl\/verilog\/gru.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/gru_dadd_64ns_64ns_64_5_full_dsp_1_ip.tcl",
      "impl\/misc\/gru_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl",
      "impl\/misc\/gru_faddfsub_32ns_32ns_32_4_full_dsp_1_ip.tcl",
      "impl\/misc\/gru_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl",
      "impl\/misc\/gru_fdiv_32ns_32ns_32_9_no_dsp_1_ip.tcl",
      "impl\/misc\/gru_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl",
      "impl\/misc\/gru_fpext_32ns_64_2_no_dsp_1_ip.tcl",
      "impl\/misc\/gru_fptrunc_64ns_32_2_no_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [
      ".debug\/conv2d.protoinst",
      ".debug\/gru.protoinst"
    ]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "gru_dadd_64ns_64ns_64_5_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name gru_dadd_64ns_64ns_64_5_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "gru_fadd_32ns_32ns_32_4_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name gru_fadd_32ns_32ns_32_4_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "gru_faddfsub_32ns_32ns_32_4_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name gru_faddfsub_32ns_32ns_32_4_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "gru_fcmp_32ns_32ns_1_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name gru_fcmp_32ns_32ns_1_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "gru_fdiv_32ns_32ns_32_9_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 7 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name gru_fdiv_32ns_32ns_32_9_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Divide CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "gru_fmul_32ns_32ns_32_3_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 1 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name gru_fmul_32ns_32ns_32_3_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "gru_fpext_32ns_64_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name gru_fpext_32ns_64_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Float_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "gru_fptrunc_64ns_32_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name gru_fptrunc_64ns_32_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Float_to_Float CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "isForward": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"isForward": "DATA"},
      "ports": ["isForward"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "isForward"
        }]
    },
    "kernelCols": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"kernelCols": "DATA"},
      "ports": ["kernelCols"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "kernelCols"
        }]
    },
    "input_r": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"input_r": "DATA"},
      "ports": ["input_r"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "input"
        }]
    },
    "kernel": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"kernel": "DATA"},
      "ports": ["kernel"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "kernel"
        }]
    },
    "bias": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"bias": "DATA"},
      "ports": ["bias"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "bias"
        }]
    },
    "recKernel": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"recKernel": "DATA"},
      "ports": ["recKernel"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "recKernel"
        }]
    },
    "recBias": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"recBias": "DATA"},
      "ports": ["recBias"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "recBias"
        }]
    },
    "output_r_i": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_ovld",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"output_r_i": "DATA"},
      "ports": ["output_r_i"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "output"
        }]
    },
    "output_r_o": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_ovld",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"output_r_o": "DATA"},
      "ports": ["output_r_o"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "output"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "isForward": {
      "dir": "in",
      "width": "32"
    },
    "kernelCols": {
      "dir": "in",
      "width": "32"
    },
    "input_r": {
      "dir": "in",
      "width": "32"
    },
    "kernel": {
      "dir": "in",
      "width": "32"
    },
    "bias": {
      "dir": "in",
      "width": "32"
    },
    "recKernel": {
      "dir": "in",
      "width": "32"
    },
    "recBias": {
      "dir": "in",
      "width": "32"
    },
    "output_r_i": {
      "dir": "in",
      "width": "32"
    },
    "output_r_o": {
      "dir": "out",
      "width": "32"
    },
    "output_r_o_ap_vld": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "gru",
      "Instances": [
        {
          "ModuleName": "gru_Pipeline_GRU_clearstate_loop_row_GRU_clearstate_loop_col",
          "InstanceName": "grp_gru_Pipeline_GRU_clearstate_loop_row_GRU_clearstate_loop_col_fu_174"
        },
        {
          "ModuleName": "gru_cell",
          "InstanceName": "grp_gru_cell_fu_180",
          "Instances": [
            {
              "ModuleName": "gru_cell_Pipeline_GRU_cell_loop_x_col",
              "InstanceName": "grp_gru_cell_Pipeline_GRU_cell_loop_x_col_fu_463"
            },
            {
              "ModuleName": "gru_cell_Pipeline_GRU_cell_loop_x_bias",
              "InstanceName": "grp_gru_cell_Pipeline_GRU_cell_loop_x_bias_fu_472"
            },
            {
              "ModuleName": "gru_cell_Pipeline_GRU_cell_loop_inner_row",
              "InstanceName": "grp_gru_cell_Pipeline_GRU_cell_loop_inner_row_fu_486"
            },
            {
              "ModuleName": "gru_cell_Pipeline_GRU_cell_loop_inner_bias",
              "InstanceName": "grp_gru_cell_Pipeline_GRU_cell_loop_inner_bias_fu_561"
            },
            {
              "ModuleName": "pow_generic_float_s",
              "InstanceName": "grp_pow_generic_float_s_fu_575"
            },
            {
              "ModuleName": "generic_tanh_float_s",
              "InstanceName": "grp_generic_tanh_float_s_fu_584",
              "Instances": [{
                  "ModuleName": "exp_generic_double_s",
                  "InstanceName": "grp_exp_generic_double_s_fu_89"
                }]
            }
          ]
        },
        {
          "ModuleName": "gru_Pipeline_GRU_syncstate_loop",
          "InstanceName": "grp_gru_Pipeline_GRU_syncstate_loop_fu_213"
        }
      ]
    },
    "Info": {
      "gru_Pipeline_GRU_clearstate_loop_row_GRU_clearstate_loop_col": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "gru_cell_Pipeline_GRU_cell_loop_x_col": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "gru_cell_Pipeline_GRU_cell_loop_x_bias": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "gru_cell_Pipeline_GRU_cell_loop_inner_row": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "gru_cell_Pipeline_GRU_cell_loop_inner_bias": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "pow_generic_float_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "exp_generic_double_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "generic_tanh_float_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "gru_cell": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "gru_Pipeline_GRU_syncstate_loop": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "gru": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "gru_Pipeline_GRU_clearstate_loop_row_GRU_clearstate_loop_col": {
        "Latency": {
          "LatencyBest": "130",
          "LatencyAvg": "130",
          "LatencyWorst": "130",
          "PipelineII": "130",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.143"
        },
        "Loops": [{
            "Name": "GRU_clearstate_loop_row_GRU_clearstate_loop_col",
            "TripCount": "128",
            "Latency": "128",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "19",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "155",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "gru_cell_Pipeline_GRU_cell_loop_x_col": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "198",
          "LatencyWorst": "390",
          "PipelineIIMin": "2",
          "PipelineIIMax": "390",
          "PipelineII": "2 ~ 390",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.016"
        },
        "Loops": [{
            "Name": "GRU_cell_loop_x_col",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "388",
            "Latency": "0 ~ 388",
            "PipelineII": "3",
            "PipelineDepth": "8"
          }],
        "Area": {
          "FF": "139",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "384",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "gru_cell_Pipeline_GRU_cell_loop_x_bias": {
        "Latency": {
          "LatencyBest": "14",
          "LatencyAvg": "14",
          "LatencyWorst": "14",
          "PipelineII": "14",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.913"
        },
        "Loops": [{
            "Name": "GRU_cell_loop_x_bias",
            "TripCount": "3",
            "Latency": "12",
            "PipelineII": "4",
            "PipelineDepth": "4"
          }],
        "Area": {
          "DSP": "2",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "~0",
          "FF": "432",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "375",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "gru_cell_Pipeline_GRU_cell_loop_inner_row": {
        "Latency": {
          "LatencyBest": "262",
          "LatencyAvg": "262",
          "LatencyWorst": "262",
          "PipelineII": "262",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.016"
        },
        "Loops": [{
            "Name": "GRU_cell_loop_inner_row",
            "TripCount": "3",
            "Latency": "260",
            "PipelineII": "1",
            "PipelineDepth": "259"
          }],
        "Area": {
          "DSP": "310",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "24",
          "FF": "26916",
          "AVAIL_FF": "234240",
          "UTIL_FF": "11",
          "LUT": "21758",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "18",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "gru_cell_Pipeline_GRU_cell_loop_inner_bias": {
        "Latency": {
          "LatencyBest": "14",
          "LatencyAvg": "14",
          "LatencyWorst": "14",
          "PipelineII": "14",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.913"
        },
        "Loops": [{
            "Name": "GRU_cell_loop_inner_bias",
            "TripCount": "3",
            "Latency": "12",
            "PipelineII": "4",
            "PipelineDepth": "4"
          }],
        "Area": {
          "FF": "205",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "161",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "pow_generic_float_s": {
        "Latency": {
          "LatencyBest": "6",
          "LatencyAvg": "6",
          "LatencyWorst": "6",
          "PipelineII": "1",
          "PipelineDepth": "7",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.012"
        },
        "Area": {
          "BRAM_18K": "1",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "~0",
          "DSP": "6",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "~0",
          "FF": "694",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "2686",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "2",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "exp_generic_double_s": {
        "Latency": {
          "LatencyBest": "7",
          "LatencyAvg": "7",
          "LatencyWorst": "7",
          "PipelineII": "1",
          "PipelineDepth": "8",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.291"
        },
        "Area": {
          "BRAM_18K": "5",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "1",
          "DSP": "24",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "1",
          "FF": "988",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "2847",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "2",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "generic_tanh_float_s": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "21",
          "LatencyWorst": "40",
          "PipelineIIMin": "2",
          "PipelineIIMax": "40",
          "PipelineII": "2 ~ 40",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.291"
        },
        "Area": {
          "BRAM_18K": "5",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "1",
          "DSP": "27",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "2",
          "FF": "2086",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "4648",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "3",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "gru_cell": {
        "Latency": {
          "LatencyBest": "371",
          "LatencyAvg": "978",
          "LatencyWorst": "1573",
          "PipelineIIMin": "371",
          "PipelineIIMax": "1573",
          "PipelineII": "371 ~ 1573",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.291"
        },
        "Loops": [{
            "Name": "GRU_cell_loop_x_row",
            "TripCount": "3",
            "LatencyMin": "15",
            "LatencyMax": "1179",
            "Latency": "15 ~ 1179",
            "PipelineII": "",
            "PipelineDepthMin": "5",
            "PipelineDepthMax": "393",
            "PipelineDepth": "5 ~ 393"
          }],
        "Area": {
          "BRAM_18K": "6",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "2",
          "DSP": "355",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "28",
          "FF": "33899",
          "AVAIL_FF": "234240",
          "UTIL_FF": "14",
          "LUT": "32088",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "27",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "gru_Pipeline_GRU_syncstate_loop": {
        "Latency": {
          "LatencyBest": "66",
          "LatencyAvg": "66",
          "LatencyWorst": "66",
          "PipelineII": "66",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.474"
        },
        "Loops": [{
            "Name": "GRU_syncstate_loop",
            "TripCount": "64",
            "Latency": "64",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "17",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "75",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "gru": {
        "Latency": {
          "LatencyBest": "132",
          "LatencyAvg": "13499768",
          "LatencyWorst": "43474673",
          "PipelineIIMin": "133",
          "PipelineIIMax": "43474674",
          "PipelineII": "133 ~ 43474674",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.291"
        },
        "Loops": [{
            "Name": "GRU_loop_row",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "43474540",
            "Latency": "0 ~ 43474540",
            "PipelineII": "",
            "PipelineDepthMin": "23941",
            "PipelineDepthMax": "100869",
            "PipelineDepth": "23941 ~ 100869",
            "Loops": [{
                "Name": "GRU_loop_col",
                "TripCount": "64",
                "LatencyMin": "23872",
                "LatencyMax": "100800",
                "Latency": "23872 ~ 100800",
                "PipelineII": "",
                "PipelineDepthMin": "373",
                "PipelineDepthMax": "1575",
                "PipelineDepth": "373 ~ 1575"
              }]
          }],
        "Area": {
          "BRAM_18K": "8",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "2",
          "DSP": "358",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "28",
          "FF": "34123",
          "AVAIL_FF": "234240",
          "UTIL_FF": "14",
          "LUT": "32749",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "27",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-01-16 20:07:14 +0000",
    "ToolName": "vitis_hls",
    "ToolVersion": "2023.1.1"
  }
}
