[N
51
6
16 fulladderstructn
7
9 addersubs
13
7 mux2t1n
21
9 mux2t1_5b
46
8 iInstExt
32
23 barrelshifterarithmetic
12
10 ADDR_WIDTH
15
17 ripplecarryaddern
2
8 mux2t1_n
29
6 mux2t1
4
1 N
49
5 mixed
14
12 nbitregister
10
3 rtl
18
3 NIn
36
3 D13
35
3 D14
37
3 D15
34
3 mux
40
9 mux32b3t1
39
10 mem_wb_reg
8
9 structure
45
14 mips_processor
5
9 onescompn
26
6 xorg_n
17
10 behavioral
51
12 OUTPUT_TRACE
48
2 tb
25
5 org_n
27
6 norg_n
11
10 DATA_WIDTH
42
2 D0
22
6 dffgnn
43
2 D6
44
2 D7
33
7 mux16_1
20
9 if_id_reg
41
2 D5
3
10 structural
9
3 mem
19
4 NOut
28
16 barrelshiftersll
38
10 ex_mem_reg
50
9 gCLK_HPER
16
11 shiftleft2n
24
6 andg_n
47
9 iInstAddr
31
4 i_D0
30
4 i_D1
1
130 /home/kosice/Documents/cpre381TermProj-NEWNEWNEW/CPRE381TermProject/swPipeline/cpre381-toolflow-sw/containers/sim_container_0/work
23
9 id_ex_reg
]
[G
1
45
8
1
4
1
0
32
0
0 0
0
0
]
[G
1
9
10
1
11
1
0
32
0
0 0
0
0
]
[G
1
32
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
15
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
2
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
27
8
1
4
1
0
32
0
0 0
0
0
]
[G
1
14
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
16
17
1
19
1
0
28
0
0 0
0
0
]
[G
1
16
17
2
19
1
0
32
0
0 0
0
0
]
[G
1
39
3
1
4
1
0
109
0
0 0
0
0
]
[G
1
5
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
26
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
25
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
20
3
1
4
1
0
128
0
0 0
0
0
]
[G
1
22
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
48
49
1
51
0
0
0
0
8 8
109
115
46
116
114
97
99
101
1
1
1 8 1 1
]
[G
1
7
8
1
4
1
0
32
0
0 0
0
0
]
[G
1
9
10
1
12
1
0
10
0
0 0
0
0
]
[G
1
28
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
38
3
1
4
1
0
110
0
0 0
0
0
]
[G
1
16
17
1
18
1
0
26
0
0 0
0
0
]
[G
1
16
17
2
18
1
0
30
0
0 0
0
0
]
[G
1
24
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
23
3
1
4
1
0
134
0
0 0
0
0
]
[G
1
48
49
1
50
0
0
0
0
8 8
-128
-106
-104
0
0
0
0
0
0
0
]
[G
1
48
49
1
4
1
0
32
0
0 0
0
0
]
[G
1
6
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
13
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
21
3
1
4
1
0
5
0
0 0
0
0
]
[P
1
45
8
46
47
1
0
0
]
[P
1
33
34
35
36
1
0
0
]
[P
1
33
34
37
36
1
0
0
]
[P
1
40
34
41
42
1
0
0
]
[P
1
40
34
43
42
1
0
0
]
[P
1
40
34
44
42
1
0
0
]
[P
1
29
8
30
31
2
0
0
]
