Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Apr 20 00:20:26 2024
| Host         : Anura running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file bram__control_sets_placed.rpt
| Design       : bram_
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    21 |
|    Minimum number of control sets                        |    21 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   105 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    21 |
| >= 0 to < 4        |     9 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     9 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              24 |           19 |
| No           | No                    | Yes                    |              81 |           37 |
| No           | Yes                   | No                     |              31 |           10 |
| Yes          | No                    | No                     |               8 |            2 |
| Yes          | No                    | Yes                    |             142 |           56 |
| Yes          | Yes                   | No                     |              65 |           17 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+-----------------------------+------------------+------------------+----------------+
|    Clock Signal   |        Enable Signal        | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-------------------+-----------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG    | TI/tx_out_i_1_n_0           | reset_IBUF       |                1 |              1 |
|  clk_IBUF_BUFG    | inst1/INTER_DATA[1]_i_1_n_0 | reset_IBUF       |                1 |              1 |
|  clk_IBUF_BUFG    | inst1/INTER_DATA[0]_i_1_n_0 | reset_IBUF       |                1 |              1 |
|  clk_IBUF_BUFG    | inst1/INTER_DATA[2]_i_1_n_0 | reset_IBUF       |                1 |              1 |
|  clk_IBUF_BUFG    | inst1/INTER_DATA[3]_i_1_n_0 | reset_IBUF       |                1 |              1 |
|  clk_IBUF_BUFG    | inst1/INTER_DATA[4]_i_1_n_0 | reset_IBUF       |                1 |              1 |
|  clk_IBUF_BUFG    | inst1/INTER_DATA[5]_i_1_n_0 | reset_IBUF       |                1 |              1 |
|  clk_IBUF_BUFG    | inst1/INTER_DATA[6]_i_1_n_0 | reset_IBUF       |                1 |              1 |
|  clk_IBUF_BUFG    | inst1/INTER_DATA[7]_i_1_n_0 | reset_IBUF       |                1 |              1 |
|  clk_IBUF_BUFG    | inst1/Data[7]_i_1_n_0       |                  |                2 |              8 |
|  clk_IBUF_BUFG    | inst1/E[0]                  | reset_IBUF       |                3 |              8 |
|  clk_IBUF_BUFG    | inst1/is_received_reg_0[0]  | reset_IBUF       |                8 |             10 |
|  clk_IBUF_BUFG    | outpass/flag_reg_n_0        | reset_IBUF       |                5 |             16 |
|  clk_IBUF_BUFG    | inst1/done2_reg[0]          | reset_IBUF       |                8 |             20 |
|  clk_IBUF_BUFG    | inst1/writeA_reg[0]         | reset_IBUF       |                7 |             20 |
|  clk_IBUF_BUFG    |                             |                  |               19 |             24 |
|  writeC_OBUF_BUFG |                             | p_0_in           |               10 |             31 |
|  clk_IBUF_BUFG    | address_A0                  | reset_IBUF       |                9 |             33 |
|  clk_IBUF_BUFG    | inst1/done2_reg_0[0]        | reset_IBUF       |               12 |             42 |
|  clk_IBUF_BUFG    | outpass/temp_index          | reset_IBUF       |               12 |             49 |
|  clk_IBUF_BUFG    |                             | reset_IBUF       |               37 |             81 |
+-------------------+-----------------------------+------------------+------------------+----------------+


