# Reading pref.tcl
# do ProjetoFinal_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/ruiac/Desktop/ISEL/LIC/TicketMachine_HW/ShiftRegister.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:30:57 on May 09,2022
# vcom -reportprogress 300 -93 -work work C:/Users/ruiac/Desktop/ISEL/LIC/TicketMachine_HW/ShiftRegister.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ShiftRegister
# -- Compiling architecture ShiftRegister_logic of ShiftRegister
# End time: 19:30:57 on May 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/ruiac/Desktop/ISEL/LIC/TicketMachine_HW/SerialReceiver.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:30:57 on May 09,2022
# vcom -reportprogress 300 -93 -work work C:/Users/ruiac/Desktop/ISEL/LIC/TicketMachine_HW/SerialReceiver.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SerialReceiver
# -- Compiling architecture Behavioral of SerialReceiver
# End time: 19:30:57 on May 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/ruiac/Desktop/ISEL/LIC/TicketMachine_HW/SerialControl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:30:57 on May 09,2022
# vcom -reportprogress 300 -93 -work work C:/Users/ruiac/Desktop/ISEL/LIC/TicketMachine_HW/SerialControl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity SerialControl
# -- Compiling architecture behavioral of SerialControl
# End time: 19:30:57 on May 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/ruiac/Desktop/ISEL/LIC/TicketMachine_HW/ParityCheck.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:30:57 on May 09,2022
# vcom -reportprogress 300 -93 -work work C:/Users/ruiac/Desktop/ISEL/LIC/TicketMachine_HW/ParityCheck.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ParityCheck
# -- Compiling architecture Behavioral of ParityCheck
# End time: 19:30:57 on May 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/ruiac/Desktop/ISEL/LIC/TicketMachine_HW/FFD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:30:57 on May 09,2022
# vcom -reportprogress 300 -93 -work work C:/Users/ruiac/Desktop/ISEL/LIC/TicketMachine_HW/FFD.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FFD
# -- Compiling architecture Behavioral of FFD
# End time: 19:30:57 on May 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/ruiac/Desktop/ISEL/LIC/TicketMachine_HW/Counter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:30:57 on May 09,2022
# vcom -reportprogress 300 -93 -work work C:/Users/ruiac/Desktop/ISEL/LIC/TicketMachine_HW/Counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Counter
# -- Compiling architecture Counter_LOGIC of Counter
# End time: 19:30:57 on May 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.serialreceiver
# vsim work.serialreceiver 
# Start time: 19:31:05 on May 09,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.serialreceiver(behavioral)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.serialcontrol(behavioral)
# Loading work.counter(counter_logic)
# Loading work.ffd(behavioral)
# Loading work.paritycheck(behavioral)
# Loading work.shiftregister(shiftregister_logic)
add wave -position insertpoint  \
sim:/serialreceiver/DX \
sim:/serialreceiver/MCLK \
sim:/serialreceiver/CLK \
sim:/serialreceiver/NOT_SS \
sim:/serialreceiver/Accept \
sim:/serialreceiver/Reset \
sim:/serialreceiver/DataOut \
sim:/serialreceiver/Dxval \
sim:/serialreceiver/busy \
sim:/serialreceiver/SDX \
sim:/serialreceiver/SCLK \
sim:/serialreceiver/sWr \
sim:/serialreceiver/sInit \
sim:/serialreceiver/sPFlag \
sim:/serialreceiver/sDFlag \
sim:/serialreceiver/sRXerror \
sim:/serialreceiver/sFCount \
sim:/serialreceiver/sReset
add wave -position insertpoint sim:/serialreceiver/serialC/GenerateNextState/*
# ** UI-Msg: (vish-4014) No objects found matching '/serialreceiver/serialC/GenerateNextState/*'.
add wave -position end sim:/serialreceiver/serialC/GenerateNextState/*
# ** UI-Msg: (vish-4014) No objects found matching '/serialreceiver/serialC/GenerateNextState/*'.
add wave -position end sim:/serialreceiver/serialC/GenerateNextState/*
# ** UI-Msg: (vish-4014) No objects found matching '/serialreceiver/serialC/GenerateNextState/*'.
add wave -position insertpoint  \
sim:/serialreceiver/serialC/CurrentState \
sim:/serialreceiver/serialC/NextState
force -freeze sim:/serialreceiver/NOT_SS 1 0
force -freeze sim:/serialreceiver/MCLK 1 0, 0 {50 ps} -r 100
force -freeze sim:/serialreceiver/CLK 0 0
force -freeze sim:/serialreceiver/Accept 0 0
noforce sim:/serialreceiver/Reset
force -freeze sim:/serialreceiver/Reset 0 0
force -freeze sim:/serialreceiver/DX 0 0
force -freeze sim:/serialreceiver/DX 1 0
force -freeze sim:/serialreceiver/DX 1 0
run
force -freeze sim:/serialreceiver/Reset 1 0
run
force -freeze sim:/serialreceiver/Reset 0 0
force -freeze sim:/serialreceiver/CLK 1 0
run
force -freeze sim:/serialreceiver/CLK 0 0
run
force -freeze sim:/serialreceiver/NOT_SS 0 0
force -freeze sim:/serialreceiver/CLK 1 0
run
force -freeze sim:/serialreceiver/CLK 0 0
run
force -freeze sim:/serialreceiver/CLK 1 0
run
add wave -position insertpoint sim:/serialreceiver/ParityCheck0/UFFD0/*
force -freeze sim:/serialreceiver/CLK 0 0
run
force -freeze sim:/serialreceiver/CLK 1 0
run
force -freeze sim:/serialreceiver/CLK 0 0
run
force -freeze sim:/serialreceiver/CLK 1 0
run
force -freeze sim:/serialreceiver/CLK 0 0
run
force -freeze sim:/serialreceiver/CLK 1 0
run
force -freeze sim:/serialreceiver/CLK 0 0
run
force -freeze sim:/serialreceiver/CLK 1 0
run
force -freeze sim:/serialreceiver/CLK 0 0
run
force -freeze sim:/serialreceiver/CLK 1 0
run
force -freeze sim:/serialreceiver/CLK 0 0
run
force -freeze sim:/serialreceiver/CLK 1 0
run
force -freeze sim:/serialreceiver/CLK 0 0
run
force -freeze sim:/serialreceiver/CLK 1 0
run
force -freeze sim:/serialreceiver/CLK 0 0
run
force -freeze sim:/serialreceiver/CLK 1 0
run
force -freeze sim:/serialreceiver/CLK 0 0
run
force -freeze sim:/serialreceiver/CLK 1 0
run
force -freeze sim:/serialreceiver/CLK 0 0
run
force -freeze sim:/serialreceiver/CLK 1 0
run
# End time: 20:00:11 on May 09,2022, Elapsed time: 0:29:06
# Errors: 0, Warnings: 0
