LISTING FOR LOGIC DESCRIPTION FILE: ADDRESS DECODER AND DMAC.pld     Page 1

CUPL(WM): Universal Compiler for Programmable Logic
Version 5.0a Serial# 60008009
Copyright (c) 1983, 1998 Logical Devices, Inc.
Created Wed Nov 02 18:51:56 2022

  1:Name     Address Decoder and DMAC ;
  2:PartNo   U10 ;
  3:Date     01/11/2022 ;
  4:Revision 01 ;
  5:Designer John Wolfe ;
  6:Company  WolfNet Computing ;
  7:Assembly WolfNet-65816-GPC Motherboard ;
  8:Location Glasgow, UK ;
  9:Device   f1504ispplcc84 ;
 10:
 11:/* *************** INPUT PINS *********************/
 12:PIN 83 = CLK                     ; /*                                 */ 
 13:PIN 12 = A0                      ; /*                                 */ 
 14:PIN 15 = A1                      ; /*                                 */ 
 15:PIN 16 = A2                      ; /*                                 */ 
 16:PIN 17 = A3                      ; /*                                 */ 
 17:PIN 18 = A4                      ; /*                                 */ 
 18:PIN 20 = A5                      ; /*                                 */ 
 19:PIN 21 = A6                      ; /*                                 */ 
 20:PIN 22 = A7                      ; /*                                 */ 
 21:PIN 24 = A8                      ; /*                                 */ 
 22:PIN 25 = A9                      ; /*                                 */ 
 23:PIN 27 = A10                     ; /*                                 */ 
 24:PIN 28 = A11                     ; /*                                 */ 
 25:PIN 29 = A12                     ; /*                                 */ 
 26:PIN 30 = A13                     ; /*                                 */ 
 27:PIN 31 = A14                     ; /*                                 */ 
 28:PIN 33 = A15                     ; /*                                 */ 
 29:PIN 34 = A16                     ; /*                                 */ 
 30:PIN 35 = A17                     ; /*                                 */ 
 31:PIN 36 = A18                     ; /*                                 */ 
 32:PIN 37 = A19                     ; /*                                 */ 
 33:PIN 39 = A20                     ; /*                                 */ 
 34:PIN 40 = A21                     ; /*                                 */ 
 35:PIN 41 = A22                     ; /*                                 */ 
 36:PIN 44 = A23                     ; /*                                 */ 
 37:PIN 46 = ValidDataAddress        ; /*                                 */ 
 38:PIN 45 = ValidProgramAddress     ; /*                                 */ 
 39:PIN 48 = Emulation               ; /*                                 */ 
 40:PIN 55 = !UART_IRQ               ; /*                                 */ 
 41:PIN 56 = !65SIB_IRQ              ; /*                                 */ 
 42:PIN 60 = IO_RDY                  ; /*                                 */ 
 43:PIN 65 = !DRQ0                   ; /*                                 */ 
 44:PIN 64 = !DRQ1                   ; /*                                 */ 
 45:PIN 63 = !DRQ2                   ; /*                                 */ 
 46:PIN 61 = !DRQ3                   ; /*                                 */ 
 47:PIN 81 = HALT_IN                 ; /*                                 */ 
 48:PIN 1  = IO_CHK0                 ; /*                                 */
 49:PIN 84 = IO_CHK1                 ; /*                                 */
 50:PIN 2  = RW                      ; /*                                 */
 51:PIN 9  = !RESET_IN               ; /*                                 */
 52:
 53:/* *************** OUTPUT PINS ********************/

LISTING FOR LOGIC DESCRIPTION FILE: ADDRESS DECODER AND DMAC.pld     Page 2

CUPL(WM): Universal Compiler for Programmable Logic
Version 5.0a Serial# 60008009
Copyright (c) 1983, 1998 Logical Devices, Inc.
Created Wed Nov 02 18:51:56 2022

 54:PIN 49 = NOT_PHI2                ; /*                                 */ 
 55:PIN 50 = RESET                   ; /*                                 */ 
 56:PIN 51 = !IOR                    ; /*                                 */ 
 57:PIN 52 = !IOW                    ; /*                                 */ 
 58:PIN 58 = !FLASH0_EN              ; /*                                 */ 
 59:PIN 57 = !FLASH1_EN              ; /*                                 */ 
 60:PIN 70 = !DACK0                  ; /*                                 */ 
 61:PIN 69 = !DACK1                  ; /*                                 */ 
 62:PIN 68 = !DACK2                  ; /*                                 */ 
 63:PIN 67 = !DACK3                  ; /*                                 */ 
 64:PIN 73 = LATCH_EN                ; /*                                 */ 
 65:PIN 74 = TC                      ; /*                                 */ 
 66:PIN 75 = !IRQ                    ; /*                                 */ 
 67:PIN 76 = !READ                   ; /*                                 */ 
 68:PIN 77 = !WRITE                  ; /*                                 */ 
 69:PIN 79 = !SMEMR                  ; /*                                 */ 
 70:PIN 80 = !SMEMW                  ; /*                                 */ 
 71:PIN 4  = !HALT                   ; /*                                 */ 
 72:PIN 6  = 65SIB_CS1               ; /*                                 */ 
 73:PIN 5  = !FLASH2_EN              ; /*                                 */ 
 74:PIN 8  = !UART_EN                ; /*                                 */ 
 75:PIN 10 = !FLASH3_EN              ; /*                                 */ 
 76:PIN 11 = !RAM0_EN                ; /*                                 */ 
 77:PIN 54 = !RAM1_EN                ; /*                                 */
 78:
 79:/* Nodes */
 80:NODE ValidAddress;
 81:NODE IO_UART;
 82:NODE E_RAM0;
 83:NODE E_FLASH0;
 84:NODE N_RAM0;
 85:NODE N_RAM1;
 86:
 87:/* Declarations and Intermediate Variable Definitions */
 88:FIELD ADDRESS = [A23..A4];
 89:
 90:ValidAddress = (ValidDataAddress # ValidProgramAddress);
 91:
 92:/* Variables prefixed with 'IO_' are placed in I/O space and may be used in either mode. */
 93:IO_UART = ADDRESS:['h'800000..80000F];
 94:
 95:/* Variables prefixed with 'E_' are for emulation mode only. */
 96:E_RAM0 = ADDRESS:['h'000000..007FFF];
 97:E_FLASH0 = ADDRESS:['h'00E000..00FFFF];
 98:
 99:/* Variables prefixed with 'N_' are for native mode only. */
100:N_RAM0 = ADDRESS:['h'000000..400000];
101:N_RAM1 = ADDRESS:['h'400000..800000];
102:
103:/* Logic Equations */
104:WRITE = (CLK & !RW);
105:READ = (CLK & RW);
106:
107:NOT_PHI2 = !CLK;

LISTING FOR LOGIC DESCRIPTION FILE: ADDRESS DECODER AND DMAC.pld     Page 3

CUPL(WM): Universal Compiler for Programmable Logic
Version 5.0a Serial# 60008009
Copyright (c) 1983, 1998 Logical Devices, Inc.
Created Wed Nov 02 18:51:56 2022

108:
109:/* I/O devices.*/
110:UART_EN = (IO_UART & !Emulation & ValidAddress);
111:
112:/* RAM devices. */
113:RAM0_EN = (E_RAM0 & Emulation & ValidAddress) # (N_RAM0 & !Emulation & ValidAddress);
114:RAM1_EN = (N_RAM1 & !Emulation & ValidAddress);
115:
116:/* Flash devices. */
117:FLASH0_EN = (E_FLASH0 & Emulation & ValidAddress) # (N_FLASH0 & !Emulation & ValidAddress);
118:FLASH1_EN = (N_FLASH1 & !Emulation & ValidAddress);
119:FLASH2_EN = (N_FLASH2 & !Emulation & ValidAddress);
120:FLASH3_EN = (N_FLASH3 & !Emulation & ValidAddress);
121:
122:
