Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Sat May  1 11:49:32 2021
| Host         : Recurse running 64-bit Arch Linux
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.900        0.000                      0                  166        0.214        0.000                      0                  166        4.500        0.000                       0                   102  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.900        0.000                      0                  166        0.214        0.000                      0                  166        4.500        0.000                       0                   102  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.900ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.214ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.900ns  (required time - arrival time)
  Source:                 i0/current_state2_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i0/current_state2_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.126ns  (logic 2.357ns (45.979%)  route 2.769ns (54.021%))
  Logic Levels:           11  (CARRY4=8 LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.719     5.322    i0/clk_IBUF_BUFG
    SLICE_X4Y85          FDRE                                         r  i0/current_state2_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.456     5.778 r  i0/current_state2_reg[28]/Q
                         net (fo=2, routed)           0.975     6.753    i0/current_state2_reg[28]
    SLICE_X5Y81          LUT4 (Prop_lut4_I3_O)        0.124     6.877 r  i0/AN_OBUF[7]_inst_i_8/O
                         net (fo=1, routed)           0.665     7.542    i0/AN_OBUF[7]_inst_i_8_n_0
    SLICE_X5Y81          LUT4 (Prop_lut4_I2_O)        0.124     7.666 r  i0/AN_OBUF[7]_inst_i_3/O
                         net (fo=11, routed)          1.129     8.795    i0/AN_OBUF[7]_inst_i_3_n_0
    SLICE_X4Y78          LUT5 (Prop_lut5_I0_O)        0.152     8.947 r  i0/current_state2[0]_i_6/O
                         net (fo=1, routed)           0.000     8.947    i0/current_state2[0]_i_6_n_0
    SLICE_X4Y78          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     9.430 r  i0/current_state2_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.430    i0/current_state2_reg[0]_i_2_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.544 r  i0/current_state2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.544    i0/current_state2_reg[4]_i_1_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.658 r  i0/current_state2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.658    i0/current_state2_reg[8]_i_1_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.772 r  i0/current_state2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.772    i0/current_state2_reg[12]_i_1_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.886 r  i0/current_state2_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.886    i0/current_state2_reg[16]_i_1_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.000 r  i0/current_state2_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.000    i0/current_state2_reg[20]_i_1_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.114 r  i0/current_state2_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.114    i0/current_state2_reg[24]_i_1_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.448 r  i0/current_state2_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.448    i0/current_state2_reg[28]_i_1_n_6
    SLICE_X4Y85          FDRE                                         r  i0/current_state2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.598    15.021    i0/clk_IBUF_BUFG
    SLICE_X4Y85          FDRE                                         r  i0/current_state2_reg[29]/C
                         clock pessimism              0.301    15.322    
                         clock uncertainty           -0.035    15.286    
    SLICE_X4Y85          FDRE (Setup_fdre_C_D)        0.062    15.348    i0/current_state2_reg[29]
  -------------------------------------------------------------------
                         required time                         15.348    
                         arrival time                         -10.448    
  -------------------------------------------------------------------
                         slack                                  4.900    

Slack (MET) :             4.925ns  (required time - arrival time)
  Source:                 i0/current_state1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i0/current_state1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.102ns  (logic 2.378ns (46.612%)  route 2.724ns (53.388%))
  Logic Levels:           11  (CARRY4=8 LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.722     5.325    i0/clk_IBUF_BUFG
    SLICE_X5Y89          FDRE                                         r  i0/current_state1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y89          FDRE (Prop_fdre_C_Q)         0.456     5.781 r  i0/current_state1_reg[30]/Q
                         net (fo=2, routed)           0.969     6.750    i0/current_state1_reg[30]
    SLICE_X4Y87          LUT4 (Prop_lut4_I0_O)        0.124     6.874 r  i0/current_state2[0]_i_13/O
                         net (fo=1, routed)           0.585     7.459    i0/current_state2[0]_i_13_n_0
    SLICE_X4Y86          LUT5 (Prop_lut5_I4_O)        0.124     7.583 r  i0/current_state2[0]_i_4/O
                         net (fo=13, routed)          1.170     8.752    i0/current_state2[0]_i_4_n_0
    SLICE_X5Y82          LUT4 (Prop_lut4_I2_O)        0.124     8.876 r  i0/current_state1[0]_i_6/O
                         net (fo=1, routed)           0.000     8.876    i0/current_state1[0]_i_6_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.408 r  i0/current_state1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.408    i0/current_state1_reg[0]_i_1_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.522 r  i0/current_state1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.522    i0/current_state1_reg[4]_i_1_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.636 r  i0/current_state1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.636    i0/current_state1_reg[8]_i_1_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.750 r  i0/current_state1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.750    i0/current_state1_reg[12]_i_1_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.864 r  i0/current_state1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.864    i0/current_state1_reg[16]_i_1_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.978 r  i0/current_state1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.978    i0/current_state1_reg[20]_i_1_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.092 r  i0/current_state1_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.092    i0/current_state1_reg[24]_i_1_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.426 r  i0/current_state1_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.426    i0/current_state1_reg[28]_i_1_n_6
    SLICE_X5Y89          FDRE                                         r  i0/current_state1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.601    15.024    i0/clk_IBUF_BUFG
    SLICE_X5Y89          FDRE                                         r  i0/current_state1_reg[29]/C
                         clock pessimism              0.301    15.325    
                         clock uncertainty           -0.035    15.289    
    SLICE_X5Y89          FDRE (Setup_fdre_C_D)        0.062    15.351    i0/current_state1_reg[29]
  -------------------------------------------------------------------
                         required time                         15.351    
                         arrival time                         -10.426    
  -------------------------------------------------------------------
                         slack                                  4.925    

Slack (MET) :             4.988ns  (required time - arrival time)
  Source:                 i0/current_state2_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i0/current_state2_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.012ns  (logic 2.243ns (44.750%)  route 2.769ns (55.250%))
  Logic Levels:           10  (CARRY4=7 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.719     5.322    i0/clk_IBUF_BUFG
    SLICE_X4Y85          FDRE                                         r  i0/current_state2_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.456     5.778 r  i0/current_state2_reg[28]/Q
                         net (fo=2, routed)           0.975     6.753    i0/current_state2_reg[28]
    SLICE_X5Y81          LUT4 (Prop_lut4_I3_O)        0.124     6.877 r  i0/AN_OBUF[7]_inst_i_8/O
                         net (fo=1, routed)           0.665     7.542    i0/AN_OBUF[7]_inst_i_8_n_0
    SLICE_X5Y81          LUT4 (Prop_lut4_I2_O)        0.124     7.666 r  i0/AN_OBUF[7]_inst_i_3/O
                         net (fo=11, routed)          1.129     8.795    i0/AN_OBUF[7]_inst_i_3_n_0
    SLICE_X4Y78          LUT5 (Prop_lut5_I0_O)        0.152     8.947 r  i0/current_state2[0]_i_6/O
                         net (fo=1, routed)           0.000     8.947    i0/current_state2[0]_i_6_n_0
    SLICE_X4Y78          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     9.430 r  i0/current_state2_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.430    i0/current_state2_reg[0]_i_2_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.544 r  i0/current_state2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.544    i0/current_state2_reg[4]_i_1_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.658 r  i0/current_state2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.658    i0/current_state2_reg[8]_i_1_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.772 r  i0/current_state2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.772    i0/current_state2_reg[12]_i_1_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.886 r  i0/current_state2_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.886    i0/current_state2_reg[16]_i_1_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.000 r  i0/current_state2_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.000    i0/current_state2_reg[20]_i_1_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.334 r  i0/current_state2_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.334    i0/current_state2_reg[24]_i_1_n_6
    SLICE_X4Y84          FDRE                                         r  i0/current_state2_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.597    15.020    i0/clk_IBUF_BUFG
    SLICE_X4Y84          FDRE                                         r  i0/current_state2_reg[25]/C
                         clock pessimism              0.276    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X4Y84          FDRE (Setup_fdre_C_D)        0.062    15.322    i0/current_state2_reg[25]
  -------------------------------------------------------------------
                         required time                         15.322    
                         arrival time                         -10.334    
  -------------------------------------------------------------------
                         slack                                  4.988    

Slack (MET) :             4.995ns  (required time - arrival time)
  Source:                 i0/current_state2_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i0/current_state2_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.031ns  (logic 2.262ns (44.959%)  route 2.769ns (55.041%))
  Logic Levels:           11  (CARRY4=8 LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.719     5.322    i0/clk_IBUF_BUFG
    SLICE_X4Y85          FDRE                                         r  i0/current_state2_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.456     5.778 r  i0/current_state2_reg[28]/Q
                         net (fo=2, routed)           0.975     6.753    i0/current_state2_reg[28]
    SLICE_X5Y81          LUT4 (Prop_lut4_I3_O)        0.124     6.877 r  i0/AN_OBUF[7]_inst_i_8/O
                         net (fo=1, routed)           0.665     7.542    i0/AN_OBUF[7]_inst_i_8_n_0
    SLICE_X5Y81          LUT4 (Prop_lut4_I2_O)        0.124     7.666 r  i0/AN_OBUF[7]_inst_i_3/O
                         net (fo=11, routed)          1.129     8.795    i0/AN_OBUF[7]_inst_i_3_n_0
    SLICE_X4Y78          LUT5 (Prop_lut5_I0_O)        0.152     8.947 r  i0/current_state2[0]_i_6/O
                         net (fo=1, routed)           0.000     8.947    i0/current_state2[0]_i_6_n_0
    SLICE_X4Y78          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     9.430 r  i0/current_state2_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.430    i0/current_state2_reg[0]_i_2_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.544 r  i0/current_state2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.544    i0/current_state2_reg[4]_i_1_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.658 r  i0/current_state2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.658    i0/current_state2_reg[8]_i_1_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.772 r  i0/current_state2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.772    i0/current_state2_reg[12]_i_1_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.886 r  i0/current_state2_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.886    i0/current_state2_reg[16]_i_1_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.000 r  i0/current_state2_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.000    i0/current_state2_reg[20]_i_1_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.114 r  i0/current_state2_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.114    i0/current_state2_reg[24]_i_1_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.353 r  i0/current_state2_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.353    i0/current_state2_reg[28]_i_1_n_5
    SLICE_X4Y85          FDRE                                         r  i0/current_state2_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.598    15.021    i0/clk_IBUF_BUFG
    SLICE_X4Y85          FDRE                                         r  i0/current_state2_reg[30]/C
                         clock pessimism              0.301    15.322    
                         clock uncertainty           -0.035    15.286    
    SLICE_X4Y85          FDRE (Setup_fdre_C_D)        0.062    15.348    i0/current_state2_reg[30]
  -------------------------------------------------------------------
                         required time                         15.348    
                         arrival time                         -10.353    
  -------------------------------------------------------------------
                         slack                                  4.995    

Slack (MET) :             5.009ns  (required time - arrival time)
  Source:                 i0/current_state2_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i0/current_state2_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.991ns  (logic 2.222ns (44.518%)  route 2.769ns (55.482%))
  Logic Levels:           10  (CARRY4=7 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.719     5.322    i0/clk_IBUF_BUFG
    SLICE_X4Y85          FDRE                                         r  i0/current_state2_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.456     5.778 r  i0/current_state2_reg[28]/Q
                         net (fo=2, routed)           0.975     6.753    i0/current_state2_reg[28]
    SLICE_X5Y81          LUT4 (Prop_lut4_I3_O)        0.124     6.877 r  i0/AN_OBUF[7]_inst_i_8/O
                         net (fo=1, routed)           0.665     7.542    i0/AN_OBUF[7]_inst_i_8_n_0
    SLICE_X5Y81          LUT4 (Prop_lut4_I2_O)        0.124     7.666 r  i0/AN_OBUF[7]_inst_i_3/O
                         net (fo=11, routed)          1.129     8.795    i0/AN_OBUF[7]_inst_i_3_n_0
    SLICE_X4Y78          LUT5 (Prop_lut5_I0_O)        0.152     8.947 r  i0/current_state2[0]_i_6/O
                         net (fo=1, routed)           0.000     8.947    i0/current_state2[0]_i_6_n_0
    SLICE_X4Y78          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     9.430 r  i0/current_state2_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.430    i0/current_state2_reg[0]_i_2_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.544 r  i0/current_state2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.544    i0/current_state2_reg[4]_i_1_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.658 r  i0/current_state2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.658    i0/current_state2_reg[8]_i_1_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.772 r  i0/current_state2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.772    i0/current_state2_reg[12]_i_1_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.886 r  i0/current_state2_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.886    i0/current_state2_reg[16]_i_1_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.000 r  i0/current_state2_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.000    i0/current_state2_reg[20]_i_1_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.313 r  i0/current_state2_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.313    i0/current_state2_reg[24]_i_1_n_4
    SLICE_X4Y84          FDRE                                         r  i0/current_state2_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.597    15.020    i0/clk_IBUF_BUFG
    SLICE_X4Y84          FDRE                                         r  i0/current_state2_reg[27]/C
                         clock pessimism              0.276    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X4Y84          FDRE (Setup_fdre_C_D)        0.062    15.322    i0/current_state2_reg[27]
  -------------------------------------------------------------------
                         required time                         15.322    
                         arrival time                         -10.313    
  -------------------------------------------------------------------
                         slack                                  5.009    

Slack (MET) :             5.011ns  (required time - arrival time)
  Source:                 i0/current_state2_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i0/current_state2_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.015ns  (logic 2.246ns (44.783%)  route 2.769ns (55.217%))
  Logic Levels:           11  (CARRY4=8 LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.719     5.322    i0/clk_IBUF_BUFG
    SLICE_X4Y85          FDRE                                         r  i0/current_state2_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.456     5.778 r  i0/current_state2_reg[28]/Q
                         net (fo=2, routed)           0.975     6.753    i0/current_state2_reg[28]
    SLICE_X5Y81          LUT4 (Prop_lut4_I3_O)        0.124     6.877 r  i0/AN_OBUF[7]_inst_i_8/O
                         net (fo=1, routed)           0.665     7.542    i0/AN_OBUF[7]_inst_i_8_n_0
    SLICE_X5Y81          LUT4 (Prop_lut4_I2_O)        0.124     7.666 r  i0/AN_OBUF[7]_inst_i_3/O
                         net (fo=11, routed)          1.129     8.795    i0/AN_OBUF[7]_inst_i_3_n_0
    SLICE_X4Y78          LUT5 (Prop_lut5_I0_O)        0.152     8.947 r  i0/current_state2[0]_i_6/O
                         net (fo=1, routed)           0.000     8.947    i0/current_state2[0]_i_6_n_0
    SLICE_X4Y78          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     9.430 r  i0/current_state2_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.430    i0/current_state2_reg[0]_i_2_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.544 r  i0/current_state2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.544    i0/current_state2_reg[4]_i_1_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.658 r  i0/current_state2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.658    i0/current_state2_reg[8]_i_1_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.772 r  i0/current_state2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.772    i0/current_state2_reg[12]_i_1_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.886 r  i0/current_state2_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.886    i0/current_state2_reg[16]_i_1_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.000 r  i0/current_state2_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.000    i0/current_state2_reg[20]_i_1_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.114 r  i0/current_state2_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.114    i0/current_state2_reg[24]_i_1_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.337 r  i0/current_state2_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.337    i0/current_state2_reg[28]_i_1_n_7
    SLICE_X4Y85          FDRE                                         r  i0/current_state2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.598    15.021    i0/clk_IBUF_BUFG
    SLICE_X4Y85          FDRE                                         r  i0/current_state2_reg[28]/C
                         clock pessimism              0.301    15.322    
                         clock uncertainty           -0.035    15.286    
    SLICE_X4Y85          FDRE (Setup_fdre_C_D)        0.062    15.348    i0/current_state2_reg[28]
  -------------------------------------------------------------------
                         required time                         15.348    
                         arrival time                         -10.337    
  -------------------------------------------------------------------
                         slack                                  5.011    

Slack (MET) :             5.013ns  (required time - arrival time)
  Source:                 i0/current_state1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i0/current_state1_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.988ns  (logic 2.264ns (45.391%)  route 2.724ns (54.609%))
  Logic Levels:           10  (CARRY4=7 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.722     5.325    i0/clk_IBUF_BUFG
    SLICE_X5Y89          FDRE                                         r  i0/current_state1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y89          FDRE (Prop_fdre_C_Q)         0.456     5.781 r  i0/current_state1_reg[30]/Q
                         net (fo=2, routed)           0.969     6.750    i0/current_state1_reg[30]
    SLICE_X4Y87          LUT4 (Prop_lut4_I0_O)        0.124     6.874 r  i0/current_state2[0]_i_13/O
                         net (fo=1, routed)           0.585     7.459    i0/current_state2[0]_i_13_n_0
    SLICE_X4Y86          LUT5 (Prop_lut5_I4_O)        0.124     7.583 r  i0/current_state2[0]_i_4/O
                         net (fo=13, routed)          1.170     8.752    i0/current_state2[0]_i_4_n_0
    SLICE_X5Y82          LUT4 (Prop_lut4_I2_O)        0.124     8.876 r  i0/current_state1[0]_i_6/O
                         net (fo=1, routed)           0.000     8.876    i0/current_state1[0]_i_6_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.408 r  i0/current_state1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.408    i0/current_state1_reg[0]_i_1_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.522 r  i0/current_state1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.522    i0/current_state1_reg[4]_i_1_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.636 r  i0/current_state1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.636    i0/current_state1_reg[8]_i_1_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.750 r  i0/current_state1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.750    i0/current_state1_reg[12]_i_1_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.864 r  i0/current_state1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.864    i0/current_state1_reg[16]_i_1_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.978 r  i0/current_state1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.978    i0/current_state1_reg[20]_i_1_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.312 r  i0/current_state1_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.312    i0/current_state1_reg[24]_i_1_n_6
    SLICE_X5Y88          FDRE                                         r  i0/current_state1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.600    15.023    i0/clk_IBUF_BUFG
    SLICE_X5Y88          FDRE                                         r  i0/current_state1_reg[25]/C
                         clock pessimism              0.276    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X5Y88          FDRE (Setup_fdre_C_D)        0.062    15.325    i0/current_state1_reg[25]
  -------------------------------------------------------------------
                         required time                         15.325    
                         arrival time                         -10.312    
  -------------------------------------------------------------------
                         slack                                  5.013    

Slack (MET) :             5.020ns  (required time - arrival time)
  Source:                 i0/current_state1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i0/current_state1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.007ns  (logic 2.283ns (45.599%)  route 2.724ns (54.401%))
  Logic Levels:           11  (CARRY4=8 LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.722     5.325    i0/clk_IBUF_BUFG
    SLICE_X5Y89          FDRE                                         r  i0/current_state1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y89          FDRE (Prop_fdre_C_Q)         0.456     5.781 r  i0/current_state1_reg[30]/Q
                         net (fo=2, routed)           0.969     6.750    i0/current_state1_reg[30]
    SLICE_X4Y87          LUT4 (Prop_lut4_I0_O)        0.124     6.874 r  i0/current_state2[0]_i_13/O
                         net (fo=1, routed)           0.585     7.459    i0/current_state2[0]_i_13_n_0
    SLICE_X4Y86          LUT5 (Prop_lut5_I4_O)        0.124     7.583 r  i0/current_state2[0]_i_4/O
                         net (fo=13, routed)          1.170     8.752    i0/current_state2[0]_i_4_n_0
    SLICE_X5Y82          LUT4 (Prop_lut4_I2_O)        0.124     8.876 r  i0/current_state1[0]_i_6/O
                         net (fo=1, routed)           0.000     8.876    i0/current_state1[0]_i_6_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.408 r  i0/current_state1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.408    i0/current_state1_reg[0]_i_1_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.522 r  i0/current_state1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.522    i0/current_state1_reg[4]_i_1_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.636 r  i0/current_state1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.636    i0/current_state1_reg[8]_i_1_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.750 r  i0/current_state1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.750    i0/current_state1_reg[12]_i_1_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.864 r  i0/current_state1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.864    i0/current_state1_reg[16]_i_1_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.978 r  i0/current_state1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.978    i0/current_state1_reg[20]_i_1_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.092 r  i0/current_state1_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.092    i0/current_state1_reg[24]_i_1_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.331 r  i0/current_state1_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.331    i0/current_state1_reg[28]_i_1_n_5
    SLICE_X5Y89          FDRE                                         r  i0/current_state1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.601    15.024    i0/clk_IBUF_BUFG
    SLICE_X5Y89          FDRE                                         r  i0/current_state1_reg[30]/C
                         clock pessimism              0.301    15.325    
                         clock uncertainty           -0.035    15.289    
    SLICE_X5Y89          FDRE (Setup_fdre_C_D)        0.062    15.351    i0/current_state1_reg[30]
  -------------------------------------------------------------------
                         required time                         15.351    
                         arrival time                         -10.331    
  -------------------------------------------------------------------
                         slack                                  5.020    

Slack (MET) :             5.034ns  (required time - arrival time)
  Source:                 i0/current_state1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i0/current_state1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.967ns  (logic 2.243ns (45.160%)  route 2.724ns (54.839%))
  Logic Levels:           10  (CARRY4=7 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.722     5.325    i0/clk_IBUF_BUFG
    SLICE_X5Y89          FDRE                                         r  i0/current_state1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y89          FDRE (Prop_fdre_C_Q)         0.456     5.781 r  i0/current_state1_reg[30]/Q
                         net (fo=2, routed)           0.969     6.750    i0/current_state1_reg[30]
    SLICE_X4Y87          LUT4 (Prop_lut4_I0_O)        0.124     6.874 r  i0/current_state2[0]_i_13/O
                         net (fo=1, routed)           0.585     7.459    i0/current_state2[0]_i_13_n_0
    SLICE_X4Y86          LUT5 (Prop_lut5_I4_O)        0.124     7.583 r  i0/current_state2[0]_i_4/O
                         net (fo=13, routed)          1.170     8.752    i0/current_state2[0]_i_4_n_0
    SLICE_X5Y82          LUT4 (Prop_lut4_I2_O)        0.124     8.876 r  i0/current_state1[0]_i_6/O
                         net (fo=1, routed)           0.000     8.876    i0/current_state1[0]_i_6_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.408 r  i0/current_state1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.408    i0/current_state1_reg[0]_i_1_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.522 r  i0/current_state1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.522    i0/current_state1_reg[4]_i_1_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.636 r  i0/current_state1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.636    i0/current_state1_reg[8]_i_1_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.750 r  i0/current_state1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.750    i0/current_state1_reg[12]_i_1_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.864 r  i0/current_state1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.864    i0/current_state1_reg[16]_i_1_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.978 r  i0/current_state1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.978    i0/current_state1_reg[20]_i_1_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.291 r  i0/current_state1_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.291    i0/current_state1_reg[24]_i_1_n_4
    SLICE_X5Y88          FDRE                                         r  i0/current_state1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.600    15.023    i0/clk_IBUF_BUFG
    SLICE_X5Y88          FDRE                                         r  i0/current_state1_reg[27]/C
                         clock pessimism              0.276    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X5Y88          FDRE (Setup_fdre_C_D)        0.062    15.325    i0/current_state1_reg[27]
  -------------------------------------------------------------------
                         required time                         15.325    
                         arrival time                         -10.291    
  -------------------------------------------------------------------
                         slack                                  5.034    

Slack (MET) :             5.036ns  (required time - arrival time)
  Source:                 i0/current_state1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i0/current_state1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.991ns  (logic 2.267ns (45.424%)  route 2.724ns (54.576%))
  Logic Levels:           11  (CARRY4=8 LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.722     5.325    i0/clk_IBUF_BUFG
    SLICE_X5Y89          FDRE                                         r  i0/current_state1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y89          FDRE (Prop_fdre_C_Q)         0.456     5.781 r  i0/current_state1_reg[30]/Q
                         net (fo=2, routed)           0.969     6.750    i0/current_state1_reg[30]
    SLICE_X4Y87          LUT4 (Prop_lut4_I0_O)        0.124     6.874 r  i0/current_state2[0]_i_13/O
                         net (fo=1, routed)           0.585     7.459    i0/current_state2[0]_i_13_n_0
    SLICE_X4Y86          LUT5 (Prop_lut5_I4_O)        0.124     7.583 r  i0/current_state2[0]_i_4/O
                         net (fo=13, routed)          1.170     8.752    i0/current_state2[0]_i_4_n_0
    SLICE_X5Y82          LUT4 (Prop_lut4_I2_O)        0.124     8.876 r  i0/current_state1[0]_i_6/O
                         net (fo=1, routed)           0.000     8.876    i0/current_state1[0]_i_6_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.408 r  i0/current_state1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.408    i0/current_state1_reg[0]_i_1_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.522 r  i0/current_state1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.522    i0/current_state1_reg[4]_i_1_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.636 r  i0/current_state1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.636    i0/current_state1_reg[8]_i_1_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.750 r  i0/current_state1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.750    i0/current_state1_reg[12]_i_1_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.864 r  i0/current_state1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.864    i0/current_state1_reg[16]_i_1_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.978 r  i0/current_state1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.978    i0/current_state1_reg[20]_i_1_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.092 r  i0/current_state1_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.092    i0/current_state1_reg[24]_i_1_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.315 r  i0/current_state1_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.315    i0/current_state1_reg[28]_i_1_n_7
    SLICE_X5Y89          FDRE                                         r  i0/current_state1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.601    15.024    i0/clk_IBUF_BUFG
    SLICE_X5Y89          FDRE                                         r  i0/current_state1_reg[28]/C
                         clock pessimism              0.301    15.325    
                         clock uncertainty           -0.035    15.289    
    SLICE_X5Y89          FDRE (Setup_fdre_C_D)        0.062    15.351    i0/current_state1_reg[28]
  -------------------------------------------------------------------
                         required time                         15.351    
                         arrival time                         -10.315    
  -------------------------------------------------------------------
                         slack                                  5.036    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 active_seg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.257%)  route 0.157ns (45.743%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.593     1.512    clk_IBUF_BUFG
    SLICE_X5Y78          FDRE                                         r  active_seg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  active_seg_reg[0]/Q
                         net (fo=33, routed)          0.157     1.810    L0[2]
    SLICE_X3Y78          LUT6 (Prop_lut6_I4_O)        0.045     1.855 r  data[29]_i_1/O
                         net (fo=1, routed)           0.000     1.855    data[29]_i_1_n_0
    SLICE_X3Y78          FDRE                                         r  data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.865     2.030    clk_IBUF_BUFG
    SLICE_X3Y78          FDRE                                         r  data_reg[29]/C
                         clock pessimism             -0.479     1.550    
    SLICE_X3Y78          FDRE (Hold_fdre_C_D)         0.091     1.641    data_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 i0/current_state1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i0/current_state1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.600     1.519    i0/clk_IBUF_BUFG
    SLICE_X5Y87          FDRE                                         r  i0/current_state1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  i0/current_state1_reg[23]/Q
                         net (fo=2, routed)           0.117     1.778    i0/current_state1_reg[23]
    SLICE_X5Y87          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.886 r  i0/current_state1_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.886    i0/current_state1_reg[20]_i_1_n_4
    SLICE_X5Y87          FDRE                                         r  i0/current_state1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.870     2.035    i0/clk_IBUF_BUFG
    SLICE_X5Y87          FDRE                                         r  i0/current_state1_reg[23]/C
                         clock pessimism             -0.515     1.519    
    SLICE_X5Y87          FDRE (Hold_fdre_C_D)         0.105     1.624    i0/current_state1_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 i0/current_state1_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i0/current_state1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.601     1.520    i0/clk_IBUF_BUFG
    SLICE_X5Y88          FDRE                                         r  i0/current_state1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  i0/current_state1_reg[27]/Q
                         net (fo=2, routed)           0.118     1.779    i0/current_state1_reg[27]
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.887 r  i0/current_state1_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.887    i0/current_state1_reg[24]_i_1_n_4
    SLICE_X5Y88          FDRE                                         r  i0/current_state1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.872     2.037    i0/clk_IBUF_BUFG
    SLICE_X5Y88          FDRE                                         r  i0/current_state1_reg[27]/C
                         clock pessimism             -0.516     1.520    
    SLICE_X5Y88          FDRE (Hold_fdre_C_D)         0.105     1.625    i0/current_state1_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 i0/current_state1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i0/current_state1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.599     1.518    i0/clk_IBUF_BUFG
    SLICE_X5Y85          FDRE                                         r  i0/current_state1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y85          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  i0/current_state1_reg[15]/Q
                         net (fo=2, routed)           0.120     1.780    i0/current_state1_reg[15]
    SLICE_X5Y85          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.888 r  i0/current_state1_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.888    i0/current_state1_reg[12]_i_1_n_4
    SLICE_X5Y85          FDRE                                         r  i0/current_state1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.869     2.034    i0/clk_IBUF_BUFG
    SLICE_X5Y85          FDRE                                         r  i0/current_state1_reg[15]/C
                         clock pessimism             -0.515     1.518    
    SLICE_X5Y85          FDRE (Hold_fdre_C_D)         0.105     1.623    i0/current_state1_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 i0/current_state1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i0/current_state1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.599     1.518    i0/clk_IBUF_BUFG
    SLICE_X5Y86          FDRE                                         r  i0/current_state1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  i0/current_state1_reg[19]/Q
                         net (fo=2, routed)           0.120     1.780    i0/current_state1_reg[19]
    SLICE_X5Y86          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.888 r  i0/current_state1_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.888    i0/current_state1_reg[16]_i_1_n_4
    SLICE_X5Y86          FDRE                                         r  i0/current_state1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.869     2.034    i0/clk_IBUF_BUFG
    SLICE_X5Y86          FDRE                                         r  i0/current_state1_reg[19]/C
                         clock pessimism             -0.515     1.518    
    SLICE_X5Y86          FDRE (Hold_fdre_C_D)         0.105     1.623    i0/current_state1_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 i0/current_state1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i0/current_state1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.598     1.517    i0/clk_IBUF_BUFG
    SLICE_X5Y83          FDRE                                         r  i0/current_state1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  i0/current_state1_reg[7]/Q
                         net (fo=2, routed)           0.120     1.779    i0/current_state1_reg[7]
    SLICE_X5Y83          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.887 r  i0/current_state1_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.887    i0/current_state1_reg[4]_i_1_n_4
    SLICE_X5Y83          FDRE                                         r  i0/current_state1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.867     2.032    i0/clk_IBUF_BUFG
    SLICE_X5Y83          FDRE                                         r  i0/current_state1_reg[7]/C
                         clock pessimism             -0.514     1.517    
    SLICE_X5Y83          FDRE (Hold_fdre_C_D)         0.105     1.622    i0/current_state1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 i0/current_state1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i0/current_state1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.994%)  route 0.115ns (31.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.599     1.518    i0/clk_IBUF_BUFG
    SLICE_X5Y85          FDRE                                         r  i0/current_state1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y85          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  i0/current_state1_reg[12]/Q
                         net (fo=2, routed)           0.115     1.774    i0/current_state1_reg[12]
    SLICE_X5Y85          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.889 r  i0/current_state1_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.889    i0/current_state1_reg[12]_i_1_n_7
    SLICE_X5Y85          FDRE                                         r  i0/current_state1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.869     2.034    i0/clk_IBUF_BUFG
    SLICE_X5Y85          FDRE                                         r  i0/current_state1_reg[12]/C
                         clock pessimism             -0.515     1.518    
    SLICE_X5Y85          FDRE (Hold_fdre_C_D)         0.105     1.623    i0/current_state1_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 i0/current_state1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i0/current_state1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.601     1.520    i0/clk_IBUF_BUFG
    SLICE_X5Y88          FDRE                                         r  i0/current_state1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  i0/current_state1_reg[24]/Q
                         net (fo=2, routed)           0.117     1.779    i0/current_state1_reg[24]
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.894 r  i0/current_state1_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.894    i0/current_state1_reg[24]_i_1_n_7
    SLICE_X5Y88          FDRE                                         r  i0/current_state1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.872     2.037    i0/clk_IBUF_BUFG
    SLICE_X5Y88          FDRE                                         r  i0/current_state1_reg[24]/C
                         clock pessimism             -0.516     1.520    
    SLICE_X5Y88          FDRE (Hold_fdre_C_D)         0.105     1.625    i0/current_state1_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 i0/current_state1_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i0/current_state1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.565%)  route 0.117ns (31.435%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.600     1.519    i0/clk_IBUF_BUFG
    SLICE_X5Y87          FDRE                                         r  i0/current_state1_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  i0/current_state1_reg[20]/Q
                         net (fo=2, routed)           0.117     1.778    i0/current_state1_reg[20]
    SLICE_X5Y87          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.893 r  i0/current_state1_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.893    i0/current_state1_reg[20]_i_1_n_7
    SLICE_X5Y87          FDRE                                         r  i0/current_state1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.870     2.035    i0/clk_IBUF_BUFG
    SLICE_X5Y87          FDRE                                         r  i0/current_state1_reg[20]/C
                         clock pessimism             -0.515     1.519    
    SLICE_X5Y87          FDRE (Hold_fdre_C_D)         0.105     1.624    i0/current_state1_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 i0/current_state1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i0/current_state1_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.599     1.518    i0/clk_IBUF_BUFG
    SLICE_X5Y86          FDRE                                         r  i0/current_state1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  i0/current_state1_reg[18]/Q
                         net (fo=2, routed)           0.122     1.781    i0/current_state1_reg[18]
    SLICE_X5Y86          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.892 r  i0/current_state1_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.892    i0/current_state1_reg[16]_i_1_n_5
    SLICE_X5Y86          FDRE                                         r  i0/current_state1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.869     2.034    i0/clk_IBUF_BUFG
    SLICE_X5Y86          FDRE                                         r  i0/current_state1_reg[18]/C
                         clock pessimism             -0.515     1.518    
    SLICE_X5Y86          FDRE (Hold_fdre_C_D)         0.105     1.623    i0/current_state1_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.269    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y76     BTNL_state_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y76     BTNR_state_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y78     active_seg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y78     active_seg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y78     active_seg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y76     data_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y74     data_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y74     data_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y76     data_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y76     data_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y76     data_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y76     data_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y76     data_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y76     data_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y76     data_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y76     BTNL_state_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y76     BTNR_state_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y74     data_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y74     data_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y84     i0/current_state1_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y84     i0/current_state1_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y83     i0/current_state1_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y83     i0/current_state1_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y83     i0/current_state1_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y83     i0/current_state1_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y84     i0/current_state1_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y84     i0/current_state1_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y83     i0/current_state2_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y83     i0/current_state2_reg[21]/C



