set_property SRC_FILE_INFO {cfile:D:/FPGA/FPGA_project/Buzzer_Generator/Buzzer_Generator.srcs/constrs_1/imports/FPGA_project/MY_Basys-3-Master.xdc rfile:../../../Buzzer_Generator.srcs/constrs_1/imports/FPGA_project/MY_Basys-3-Master.xdc id:1} [current_design]
set_property src_info {type:XDC file:1 line:8 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict { PACKAGE_PIN W5   IOSTANDARD LVCMOS33 } [get_ports { i_clk }]; #IO_L12P_T1_MRCC_34 ,Sch=CLK100MHZ
set_property src_info {type:XDC file:1 line:15 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict { PACKAGE_PIN V16  IOSTANDARD LVCMOS33 } [get_ports { i_reset  }]; #IO_L19P_T3_A10_D26_14      ,Sch=SW1
set_property src_info {type:XDC file:1 line:71 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict { PACKAGE_PIN U18  IOSTANDARD LVCMOS33 } [get_ports { i_BER }]; #IO_L18N_T2_A11_D27_14 ,Sch=BTNC
set_property src_info {type:XDC file:1 line:80 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict { PACKAGE_PIN J1  IOSTANDARD LVCMOS33 } [get_ports { o_clk }]; #IO_L3N_T0_DQS_AD5N_35 ,Sch=JA1
