#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue Jan  8 09:40:01 2019
# Process ID: 19576
# Current directory: H:/Vivado/FPGA_Communicate_Base/lab1_DDS_Design/lab_dds_block_ram/lab_dds/lab_dds.runs/blk_mem_sin_synth_1
# Command line: vivado.exe -log blk_mem_sin.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source blk_mem_sin.tcl
# Log file: H:/Vivado/FPGA_Communicate_Base/lab1_DDS_Design/lab_dds_block_ram/lab_dds/lab_dds.runs/blk_mem_sin_synth_1/blk_mem_sin.vds
# Journal file: H:/Vivado/FPGA_Communicate_Base/lab1_DDS_Design/lab_dds_block_ram/lab_dds/lab_dds.runs/blk_mem_sin_synth_1\vivado.jou
#-----------------------------------------------------------
source blk_mem_sin.tcl -notrace
