verilog xil_defaultlib --include "C:/XVITIS/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../project_pasticcio.gen/sources_1/bd/micro_core_v0/ipshared/d0f7" --include "../../../../project_pasticcio.gen/sources_1/bd/micro_core_v0/ipshared/25b7/hdl/verilog" --include "../../../../project_pasticcio.gen/sources_1/bd/micro_core_v0/ipshared/896c/hdl/verilog" --include "../../../../project_pasticcio.gen/sources_1/bd/micro_core_v0/ipshared/ec67/hdl" \
"../../../bd/micro_core_v0/ip/micro_core_v0_axi_uartlite_0_0/micro_core_v0_axi_uartlite_0_0_sim_netlist.v" \
"../../../bd/micro_core_v0/ip/micro_core_v0_clk_wiz_0_0/micro_core_v0_clk_wiz_0_0_sim_netlist.v" \
"../../../bd/micro_core_v0/ip/micro_core_v0_axi_gpio_0_0/micro_core_v0_axi_gpio_0_0_sim_netlist.v" \
"../../../bd/micro_core_v0/ip/micro_core_v0_xlslice_0_0/sim/micro_core_v0_xlslice_0_0.v" \
"../../../bd/micro_core_v0/ip/micro_core_v0_xlslice_1_0/sim/micro_core_v0_xlslice_1_0.v" \
"../../../bd/micro_core_v0/ip/micro_core_v0_axi_intc_0_0/micro_core_v0_axi_intc_0_0_sim_netlist.v" \
"../../../bd/micro_core_v0/ip/micro_core_v0_axi_emc_0_0/micro_core_v0_axi_emc_0_0_sim_netlist.v" \
"../../../bd/micro_core_v0/ip/micro_core_v0_xlslice_2_0/sim/micro_core_v0_xlslice_2_0.v" \
"../../../bd/micro_core_v0/ip/micro_core_v0_clk_wiz_1_1/micro_core_v0_clk_wiz_1_1_sim_netlist.v" \
"../../../bd/micro_core_v0/ip/micro_core_v0_microblaze_0_6/micro_core_v0_microblaze_0_6_sim_netlist.v" \
"../../../bd/micro_core_v0/ip/micro_core_v0_dlmb_v10_8/micro_core_v0_dlmb_v10_8_sim_netlist.v" \
"../../../bd/micro_core_v0/ip/micro_core_v0_ilmb_v10_8/micro_core_v0_ilmb_v10_8_sim_netlist.v" \
"../../../bd/micro_core_v0/ip/micro_core_v0_dlmb_bram_if_cntlr_8/micro_core_v0_dlmb_bram_if_cntlr_8_sim_netlist.v" \
"../../../bd/micro_core_v0/ip/micro_core_v0_ilmb_bram_if_cntlr_8/micro_core_v0_ilmb_bram_if_cntlr_8_sim_netlist.v" \
"../../../bd/micro_core_v0/ip/micro_core_v0_lmb_bram_8/sim/micro_core_v0_lmb_bram_8.v" \
"../../../bd/micro_core_v0/ip/micro_core_v0_mdm_1_7/micro_core_v0_mdm_1_7_sim_netlist.v" \
"../../../bd/micro_core_v0/ip/micro_core_v0_rst_clk_wiz_1_100M_3/micro_core_v0_rst_clk_wiz_1_100M_3_sim_netlist.v" \
"../../../bd/micro_core_v0/ip/micro_core_v0_axi_smc_0/micro_core_v0_axi_smc_0_sim_netlist.v" \
"../../../bd/micro_core_v0/ip/micro_core_v0_xbar_4/micro_core_v0_xbar_4_sim_netlist.v" \
"../../../bd/micro_core_v0/sim/micro_core_v0.v" \

verilog xil_defaultlib "glbl.v"

nosort
