<stg><name>aes256_encrypt_ecb_Pipeline_ecb1</name>


<trans_list>

<trans id="64" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %k, void @empty_0, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
newFuncRoot:2 %ctx_load_read = read i768 @_ssdm_op_Read.ap_auto.i768, i768 %ctx_load

]]></Node>
<StgValue><ssdm name="ctx_load_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="768" op_1_bw="768">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i768 %ctx_load_read, i768 %p_partset613_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i6 0, i6 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:5 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc:0 %i_9 = load i6 %i

]]></Node>
<StgValue><ssdm name="i_9"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc:2 %icmp_ln139 = icmp_eq  i6 %i_9, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln139"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc:4 %add_ln139 = add i6 %i_9, i6 1

]]></Node>
<StgValue><ssdm name="add_ln139"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:5 %br_ln139 = br i1 %icmp_ln139, void %for.inc.split, void %for.cond5.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="6">
<![CDATA[
for.inc.split:1 %i_cast6 = zext i6 %i_9

]]></Node>
<StgValue><ssdm name="i_cast6"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:3 %k_addr = getelementptr i8 %k, i64 0, i64 %i_cast6

]]></Node>
<StgValue><ssdm name="k_addr"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="5">
<![CDATA[
for.inc.split:4 %k_load = load i5 %k_addr

]]></Node>
<StgValue><ssdm name="k_load"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="5" op_0_bw="6">
<![CDATA[
for.inc.split:5 %trunc_ln140 = trunc i6 %i_9

]]></Node>
<StgValue><ssdm name="trunc_ln140"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:35 %store_ln139 = store i6 %add_ln139, i6 %i

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0">
<![CDATA[
for.cond5.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="768" op_0_bw="768" op_1_bw="0">
<![CDATA[
for.inc.split:0 %p_partset613_out_load = load i768 %p_partset613_out

]]></Node>
<StgValue><ssdm name="p_partset613_out_load"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:2 %specloopname_ln137 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8

]]></Node>
<StgValue><ssdm name="specloopname_ln137"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="5">
<![CDATA[
for.inc.split:4 %k_load = load i5 %k_addr

]]></Node>
<StgValue><ssdm name="k_load"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="10" op_0_bw="10" op_1_bw="2" op_2_bw="5" op_3_bw="3">
<![CDATA[
for.inc.split:6 %zext_ln140_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i2.i5.i3, i2 2, i5 %trunc_ln140, i3 0

]]></Node>
<StgValue><ssdm name="zext_ln140_cast"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="768" op_0_bw="10">
<![CDATA[
for.inc.split:7 %zext_ln140 = zext i10 %zext_ln140_cast

]]></Node>
<StgValue><ssdm name="zext_ln140"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
for.inc.split:8 %shl_ln140 = shl i768 255, i768 %zext_ln140

]]></Node>
<StgValue><ssdm name="shl_ln140"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="768" op_0_bw="8">
<![CDATA[
for.inc.split:9 %zext_ln140_1 = zext i8 %k_load

]]></Node>
<StgValue><ssdm name="zext_ln140_1"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="512" op_0_bw="8">
<![CDATA[
for.inc.split:10 %zext_ln140_2 = zext i8 %k_load

]]></Node>
<StgValue><ssdm name="zext_ln140_2"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
for.inc.split:11 %shl_ln140_1 = shl i768 %zext_ln140_1, i768 %zext_ln140

]]></Node>
<StgValue><ssdm name="shl_ln140_1"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="512" op_0_bw="768">
<![CDATA[
for.inc.split:12 %trunc_ln140_1 = trunc i768 %shl_ln140

]]></Node>
<StgValue><ssdm name="trunc_ln140_1"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
for.inc.split:13 %xor_ln140 = xor i768 %shl_ln140, i768 1552518092300708935148979488462502555256886017116696611139052038026050952686376886330878408828646477950487730697131073206171580044114814391444287275041181139204454976020849905550265285631598444825262999193716468750892846853816057855

]]></Node>
<StgValue><ssdm name="xor_ln140"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
for.inc.split:14 %xor_ln140_2 = xor i512 %trunc_ln140_1, i512 13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095

]]></Node>
<StgValue><ssdm name="xor_ln140_2"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="512" op_0_bw="768">
<![CDATA[
for.inc.split:15 %trunc_ln140_2 = trunc i768 %p_partset613_out_load

]]></Node>
<StgValue><ssdm name="trunc_ln140_2"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
for.inc.split:16 %and_ln140 = and i768 %p_partset613_out_load, i768 %xor_ln140

]]></Node>
<StgValue><ssdm name="and_ln140"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
for.inc.split:17 %and_ln140_2 = and i512 %trunc_ln140_2, i512 %xor_ln140_2

]]></Node>
<StgValue><ssdm name="and_ln140_2"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="512" op_0_bw="768">
<![CDATA[
for.inc.split:18 %trunc_ln140_3 = trunc i768 %shl_ln140_1

]]></Node>
<StgValue><ssdm name="trunc_ln140_3"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
for.inc.split:19 %or_ln140 = or i768 %shl_ln140_1, i768 %and_ln140

]]></Node>
<StgValue><ssdm name="or_ln140"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="5" op_3_bw="3">
<![CDATA[
for.inc.split:20 %zext_ln140_3_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i5.i3, i1 1, i5 %trunc_ln140, i3 0

]]></Node>
<StgValue><ssdm name="zext_ln140_3_cast"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="512" op_0_bw="9">
<![CDATA[
for.inc.split:21 %zext_ln140_3 = zext i9 %zext_ln140_3_cast

]]></Node>
<StgValue><ssdm name="zext_ln140_3"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
for.inc.split:22 %shl_ln140_2 = shl i512 255, i512 %zext_ln140_3

]]></Node>
<StgValue><ssdm name="shl_ln140_2"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="513" op_0_bw="512">
<![CDATA[
for.inc.split:23 %zext_ln140_4 = zext i512 %shl_ln140_2

]]></Node>
<StgValue><ssdm name="zext_ln140_4"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
for.inc.split:24 %shl_ln140_3 = shl i512 %zext_ln140_2, i512 %zext_ln140_3

]]></Node>
<StgValue><ssdm name="shl_ln140_3"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="513" op_0_bw="513" op_1_bw="513">
<![CDATA[
for.inc.split:25 %xor_ln140_1 = xor i513 %zext_ln140_4, i513 26815615859885194199148049996411692254958731641184786755447122887443528060147093953603748596333806855380063716372972101707507765623893139892867298012168191

]]></Node>
<StgValue><ssdm name="xor_ln140_1"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="768" op_0_bw="513">
<![CDATA[
for.inc.split:26 %sext_ln140 = sext i513 %xor_ln140_1

]]></Node>
<StgValue><ssdm name="sext_ln140"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="512" op_0_bw="513">
<![CDATA[
for.inc.split:27 %trunc_ln140_4 = trunc i513 %xor_ln140_1

]]></Node>
<StgValue><ssdm name="trunc_ln140_4"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
for.inc.split:28 %or_ln140_2 = or i512 %trunc_ln140_3, i512 %and_ln140_2

]]></Node>
<StgValue><ssdm name="or_ln140_2"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
for.inc.split:29 %and_ln140_1 = and i768 %or_ln140, i768 %sext_ln140

]]></Node>
<StgValue><ssdm name="and_ln140_1"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
for.inc.split:30 %and_ln140_3 = and i512 %or_ln140_2, i512 %trunc_ln140_4

]]></Node>
<StgValue><ssdm name="and_ln140_3"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
for.inc.split:31 %or_ln140_3 = or i512 %and_ln140_3, i512 %shl_ln140_3

]]></Node>
<StgValue><ssdm name="or_ln140_3"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="256" op_0_bw="256" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:32 %tmp_s = partselect i256 @_ssdm_op_PartSelect.i256.i768.i32.i32, i768 %and_ln140_1, i32 512, i32 767

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="768" op_0_bw="768" op_1_bw="256" op_2_bw="512">
<![CDATA[
for.inc.split:33 %or_ln140_1 = bitconcatenate i768 @_ssdm_op_BitConcatenate.i768.i256.i512, i256 %tmp_s, i512 %or_ln140_3

]]></Node>
<StgValue><ssdm name="or_ln140_1"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="768" op_1_bw="768" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:34 %store_ln139 = store i768 %or_ln140_1, i768 %p_partset613_out

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:36 %br_ln139 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
