# rtl-project-polimi

This project has been realized during the digital logic design course at the Polytechnic University of Milan. The goal of the project is to describe, in VHDL language,
an electronical component able to solve a specific problem. In fact the problem has specific rules that are described in the specifications.
