$date
	Tue Jan 24 23:05:11 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # r $end
$var reg 1 $ reset $end
$var reg 1 % s $end
$scope module sr0 $end
$var wire 1 " clk $end
$var wire 1 # r $end
$var wire 1 $ reset $end
$var wire 1 % s $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1%
1$
0#
0"
x!
$end
#5
0!
1"
#10
0"
0$
#15
1!
1"
#20
0%
0"
#25
1"
#30
0"
#35
1"
#40
1#
0"
#45
0!
1"
#50
0"
#55
1"
#60
1%
0"
#65
z!
1"
#70
0"
#75
1"
#80
0"
#85
1"
#90
0"
#95
1"
#100
0"
