============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Administrator
   Run Date =   Fri Oct 28 19:29:00 2022

   Run on =     WIN-25FR57M34TT
============================================================
RUN-1002 : start command "open_project ov2640_sdram.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file ../../al_ip/softfifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_1.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_2.v
HDL-1007 : analyze verilog file ../../RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in ../../RTL/camera_init.v(74)
HDL-1007 : analyze verilog file ../../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/command.v' in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/control_interface.v' in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/sdr_data_path.v' in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/sdram.v
HDL-1007 : analyze verilog file ../../RTL/Driver.v
HDL-1007 : analyze verilog file ../../RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file ../../RTL/image_process.v
HDL-5007 WARNING: identifier 'post_img_cb' is used before its declaration in ../../RTL/image_process.v(51)
HDL-5007 WARNING: identifier 'post_img_cb' is used before its declaration in ../../RTL/image_process.v(55)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(61)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(62)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(65)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(66)
HDL-5007 WARNING: identifier 'post1_frame_clken' is used before its declaration in ../../RTL/image_process.v(72)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(73)
HDL-5007 WARNING: identifier 'post1_frame_clken' is used before its declaration in ../../RTL/image_process.v(76)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(77)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../RTL/test_camera.v
HDL-1007 : analyze verilog file ../../RTL/Mode_Switch.v
HDL-1007 : analyze verilog file ../../RTL/image_select.v
HDL-1007 : analyze verilog file ../../RTL/Median_Gray.v
HDL-5007 WARNING: identifier 'mid_value' is used before its declaration in ../../RTL/Median_Gray.v(20)
HDL-1007 : analyze verilog file ../../RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(234)
HDL-1007 : analyze verilog file ../../RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file ../../RTL/Sort3.v
HDL-1007 : analyze verilog file ../../RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in ../../RTL/Sobel_Process.v(48)
HDL-5007 WARNING: identifier 'sobel_value' is used before its declaration in ../../RTL/Sobel_Process.v(23)
HDL-1007 : analyze verilog file ../../RTL/Caculate_Sobel.v
HDL-5007 WARNING: identifier 'matrix_frame_vsync_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(110)
HDL-5007 WARNING: identifier 'matrix_frame_href_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(111)
HDL-5007 WARNING: identifier 'matrix_frame_clken_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(112)
HDL-1007 : analyze verilog file ../../RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file ../../RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in ../../RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in ../../RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file ../../RTL/Gesture_detech.v
HDL-1007 : analyze verilog file ../../RTL/seg_4.v
HDL-1007 : undeclared symbol 'data0', assumed default net type 'wire' in ../../RTL/seg_4.v(64)
HDL-1007 : undeclared symbol 'data1', assumed default net type 'wire' in ../../RTL/seg_4.v(65)
HDL-1007 : undeclared symbol 'data2', assumed default net type 'wire' in ../../RTL/seg_4.v(66)
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
RUN-1001 : Project manager successfully analyzed 30 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/ov2640_sdram_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
RUN-1104 : Import SDC file  finished, there are 80 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
SYN-5055 WARNING: The kept net u_pll/clk3_out will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_camera_reader/clk will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_seg_4/data[19] will be merged to another kept net figuredata[19]
SYN-5055 WARNING: The kept net u_seg_4/data[18] will be merged to another kept net figuredata[18]
SYN-5055 WARNING: The kept net u_seg_4/data[17] will be merged to another kept net figuredata[17]
SYN-5055 WARNING: The kept net u_seg_4/data[16] will be merged to another kept net figuredata[16]
SYN-5055 WARNING: The kept net u_seg_4/data[15] will be merged to another kept net figuredata[15]
SYN-5055 WARNING: The kept net u_seg_4/data[14] will be merged to another kept net figuredata[14]
SYN-5055 WARNING: The kept net u_seg_4/data[13] will be merged to another kept net figuredata[13]
SYN-5055 WARNING: The kept net u_seg_4/data[12] will be merged to another kept net figuredata[12]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net Sdram_Control_4Port/CTRL_CLK driven by BUFG (294 clock/control pins, 1 other pins).
SYN-4027 : Net Sdram_Control_4Port/SDRAM_CLK is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net vga_clk_dup_1 is clkc2 of pll u_pll/pll_inst.
SYN-4027 : Net clk_cam is clkc3 of pll u_pll/pll_inst.
SYN-4027 : Net u_camera_init/u_i2c_write/clk is clkc4 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[7]" drives clk pins.
SYN-4024 : Net "u_image_select/mode[3]_syn_26" drives clk pins.
SYN-4024 : Net "u_image_process/wrreq" drives clk pins.
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/CTRL_CLK as clock net
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/SDRAM_CLK as clock net
SYN-4025 : Tag rtl::Net clk_24m_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[7] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/clk as clock net
SYN-4025 : Tag rtl::Net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk as clock net
SYN-4025 : Tag rtl::Net u_image_process/wrreq as clock net
SYN-4025 : Tag rtl::Net u_image_select/mode[3]_syn_26 as clock net
SYN-4025 : Tag rtl::Net vga_clk_dup_1 as clock net
SYN-4026 : Tagged 11 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 32 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[7] to drive 18 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_select/mode[3]_syn_26 to drive 17 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_process/wrreq to drive 16 clock pins.
PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 5836 instances
RUN-0007 : 2445 luts, 1985 seqs, 791 mslices, 443 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 6974 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 4753 nets have 2 pins
RUN-1001 : 1413 nets have [3 - 5] pins
RUN-1001 : 620 nets have [6 - 10] pins
RUN-1001 : 107 nets have [11 - 20] pins
RUN-1001 : 72 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     85      
RUN-1001 :   No   |  No   |  Yes  |    1289     
RUN-1001 :   No   |  Yes  |  No   |     34      
RUN-1001 :   Yes  |  No   |  No   |     66      
RUN-1001 :   Yes  |  No   |  Yes  |     487     
RUN-1001 :   Yes  |  Yes  |  No   |     24      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    58   |  34   |    100     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 193
PHY-3001 : Initial placement ...
PHY-3001 : design contains 5834 instances, 2445 luts, 1985 seqs, 1234 slices, 239 macros(1233 instances: 790 mslices 443 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 1601 pins
PHY-0007 : Cell area utilization is 25%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 27524, tnet num: 6972, tinst num: 5834, tnode num: 34001, tedge num: 45560.
TMR-2508 : Levelizing timing graph completed, there are 291 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.139830s wall, 1.125000s user + 0.000000s system = 1.125000s CPU (98.7%)

RUN-1004 : used memory is 261 MB, reserved memory is 241 MB, peak memory is 261 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 6972 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.277472s wall, 1.265625s user + 0.000000s system = 1.265625s CPU (99.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.66136e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 5834.
PHY-3001 : End clustering;  0.000012s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 25%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.12559e+06, overlap = 44.375
PHY-3002 : Step(2): len = 977009, overlap = 44.625
PHY-3002 : Step(3): len = 579543, overlap = 55.5312
PHY-3002 : Step(4): len = 538071, overlap = 68.3438
PHY-3002 : Step(5): len = 415839, overlap = 79.5625
PHY-3002 : Step(6): len = 377665, overlap = 103.062
PHY-3002 : Step(7): len = 329358, overlap = 119.75
PHY-3002 : Step(8): len = 300649, overlap = 167.219
PHY-3002 : Step(9): len = 250467, overlap = 179.875
PHY-3002 : Step(10): len = 228347, overlap = 189.906
PHY-3002 : Step(11): len = 223281, overlap = 198.562
PHY-3002 : Step(12): len = 199621, overlap = 216.281
PHY-3002 : Step(13): len = 185246, overlap = 235.219
PHY-3002 : Step(14): len = 180786, overlap = 233.125
PHY-3002 : Step(15): len = 165561, overlap = 234.375
PHY-3002 : Step(16): len = 161301, overlap = 237.219
PHY-3002 : Step(17): len = 155374, overlap = 245.219
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.10281e-05
PHY-3002 : Step(18): len = 167132, overlap = 194.031
PHY-3002 : Step(19): len = 174501, overlap = 184.844
PHY-3002 : Step(20): len = 173452, overlap = 148.562
PHY-3002 : Step(21): len = 182973, overlap = 136.312
PHY-3002 : Step(22): len = 191721, overlap = 101.781
PHY-3002 : Step(23): len = 192230, overlap = 101.469
PHY-3002 : Step(24): len = 187210, overlap = 90.8125
PHY-3002 : Step(25): len = 185258, overlap = 90.625
PHY-3002 : Step(26): len = 180364, overlap = 86.4062
PHY-3002 : Step(27): len = 173342, overlap = 90.375
PHY-3002 : Step(28): len = 169095, overlap = 89.8125
PHY-3002 : Step(29): len = 167449, overlap = 79.25
PHY-3002 : Step(30): len = 164160, overlap = 72.375
PHY-3002 : Step(31): len = 161355, overlap = 80.4062
PHY-3002 : Step(32): len = 158062, overlap = 83.25
PHY-3002 : Step(33): len = 153462, overlap = 84.2812
PHY-3002 : Step(34): len = 152786, overlap = 83.625
PHY-3002 : Step(35): len = 149174, overlap = 82.7188
PHY-3002 : Step(36): len = 149015, overlap = 83.5312
PHY-3002 : Step(37): len = 147580, overlap = 82.4688
PHY-3002 : Step(38): len = 146311, overlap = 82.8125
PHY-3002 : Step(39): len = 144053, overlap = 81.4375
PHY-3002 : Step(40): len = 144134, overlap = 76.5938
PHY-3002 : Step(41): len = 142695, overlap = 74.0312
PHY-3002 : Step(42): len = 141895, overlap = 64.625
PHY-3002 : Step(43): len = 141235, overlap = 61.4688
PHY-3002 : Step(44): len = 140045, overlap = 59.7812
PHY-3002 : Step(45): len = 139293, overlap = 51.2812
PHY-3002 : Step(46): len = 137919, overlap = 51.25
PHY-3002 : Step(47): len = 137850, overlap = 49.4375
PHY-3002 : Step(48): len = 135649, overlap = 47.6562
PHY-3002 : Step(49): len = 135374, overlap = 47.2812
PHY-3002 : Step(50): len = 134563, overlap = 50
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.20562e-05
PHY-3002 : Step(51): len = 134505, overlap = 50.75
PHY-3002 : Step(52): len = 134613, overlap = 50.75
PHY-3002 : Step(53): len = 135087, overlap = 50.9062
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.41125e-05
PHY-3002 : Step(54): len = 137782, overlap = 50.5625
PHY-3002 : Step(55): len = 137849, overlap = 50.5938
PHY-3002 : Step(56): len = 139269, overlap = 48.9375
PHY-3002 : Step(57): len = 139417, overlap = 51.125
PHY-3002 : Step(58): len = 142464, overlap = 36.9062
PHY-3002 : Step(59): len = 143957, overlap = 36.625
PHY-3002 : Step(60): len = 147059, overlap = 34.4688
PHY-3002 : Step(61): len = 148877, overlap = 37.0938
PHY-3002 : Step(62): len = 151101, overlap = 35.9375
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 8.8225e-05
PHY-3002 : Step(63): len = 149750, overlap = 29.1875
PHY-3002 : Step(64): len = 149766, overlap = 28.9375
PHY-3002 : Step(65): len = 155932, overlap = 32.1562
PHY-3002 : Step(66): len = 158992, overlap = 34.5
PHY-3002 : Step(67): len = 163144, overlap = 26.4062
PHY-3002 : Step(68): len = 160902, overlap = 30.9062
PHY-3002 : Step(69): len = 159887, overlap = 30.9062
PHY-3002 : Step(70): len = 160573, overlap = 32.5312
PHY-3002 : Step(71): len = 164613, overlap = 31.8125
PHY-3002 : Step(72): len = 166036, overlap = 31.75
PHY-3002 : Step(73): len = 163830, overlap = 33.9375
PHY-3002 : Step(74): len = 163545, overlap = 33.875
PHY-3002 : Step(75): len = 163952, overlap = 33.375
PHY-3002 : Step(76): len = 164108, overlap = 33.3438
PHY-3002 : Step(77): len = 164909, overlap = 28.6562
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000161833
PHY-3002 : Step(78): len = 165514, overlap = 32.8125
PHY-3002 : Step(79): len = 165602, overlap = 32.1875
PHY-3002 : Step(80): len = 165545, overlap = 32.7812
PHY-3002 : Step(81): len = 165633, overlap = 32.2188
PHY-3002 : Step(82): len = 166890, overlap = 29.5312
PHY-3002 : Step(83): len = 166981, overlap = 29.4062
PHY-3002 : Step(84): len = 166918, overlap = 28.9688
PHY-3002 : Step(85): len = 167010, overlap = 28.8125
PHY-3002 : Step(86): len = 168364, overlap = 28.3125
PHY-3002 : Step(87): len = 168871, overlap = 23.6875
PHY-3002 : Step(88): len = 178048, overlap = 25.8125
PHY-3002 : Step(89): len = 184297, overlap = 27.75
PHY-3002 : Step(90): len = 181806, overlap = 24.9375
PHY-3002 : Step(91): len = 180841, overlap = 24.9375
PHY-3002 : Step(92): len = 178628, overlap = 24.9375
PHY-3002 : Step(93): len = 178691, overlap = 27.0625
PHY-3002 : Step(94): len = 178552, overlap = 27.0625
PHY-3002 : Step(95): len = 177638, overlap = 27.0625
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000302557
PHY-3002 : Step(96): len = 178924, overlap = 27.0625
PHY-3002 : Step(97): len = 180418, overlap = 18.0625
PHY-3002 : Step(98): len = 187328, overlap = 26.625
PHY-3002 : Step(99): len = 188462, overlap = 21.8125
PHY-3002 : Step(100): len = 189674, overlap = 21.9375
PHY-3002 : Step(101): len = 191488, overlap = 11.125
PHY-3002 : Step(102): len = 190211, overlap = 29.25
PHY-3002 : Step(103): len = 190263, overlap = 31.4375
PHY-3002 : Step(104): len = 190598, overlap = 15.75
PHY-3002 : Step(105): len = 190662, overlap = 15.75
PHY-3002 : Step(106): len = 190210, overlap = 24.625
PHY-3002 : Step(107): len = 190384, overlap = 24.5
PHY-3002 : Step(108): len = 191832, overlap = 22.5625
PHY-3002 : Step(109): len = 191504, overlap = 27.5625
PHY-3002 : Step(110): len = 190869, overlap = 25.5
PHY-3002 : Step(111): len = 191099, overlap = 32.25
PHY-3002 : Step(112): len = 191043, overlap = 27.75
PHY-3002 : Step(113): len = 190763, overlap = 27.75
PHY-3002 : Step(114): len = 189824, overlap = 23.25
PHY-3002 : Step(115): len = 189216, overlap = 25.5
PHY-3002 : Step(116): len = 189293, overlap = 25.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000605113
PHY-3002 : Step(117): len = 190959, overlap = 18.75
PHY-3002 : Step(118): len = 191057, overlap = 18.75
PHY-3002 : Step(119): len = 190250, overlap = 18.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.020761s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (225.8%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 30%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/6974.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 228992, over cnt = 888(2%), over = 3875, worst = 26
PHY-1001 : End global iterations;  0.402877s wall, 0.656250s user + 0.046875s system = 0.703125s CPU (174.5%)

PHY-1001 : Congestion index: top1 = 52.44, top5 = 37.88, top10 = 31.25, top15 = 27.19.
PHY-3001 : End congestion estimation;  0.510094s wall, 0.765625s user + 0.046875s system = 0.812500s CPU (159.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6972 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.160149s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (97.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.50556e-05
PHY-3002 : Step(120): len = 180464, overlap = 20.7188
PHY-3002 : Step(121): len = 178699, overlap = 18.4688
PHY-3002 : Step(122): len = 168431, overlap = 21.3125
PHY-3002 : Step(123): len = 167769, overlap = 21.9062
PHY-3002 : Step(124): len = 161406, overlap = 24.6875
PHY-3002 : Step(125): len = 161067, overlap = 25.0625
PHY-3002 : Step(126): len = 158460, overlap = 28.3438
PHY-3002 : Step(127): len = 158449, overlap = 28.5312
PHY-3002 : Step(128): len = 157140, overlap = 31.25
PHY-3002 : Step(129): len = 155599, overlap = 32.0938
PHY-3002 : Step(130): len = 155599, overlap = 32.0938
PHY-3002 : Step(131): len = 154056, overlap = 32.8125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.01111e-05
PHY-3002 : Step(132): len = 155656, overlap = 31.6875
PHY-3002 : Step(133): len = 155656, overlap = 31.6875
PHY-3002 : Step(134): len = 155514, overlap = 29.625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.84943e-05
PHY-3002 : Step(135): len = 165220, overlap = 27.8438
PHY-3002 : Step(136): len = 166457, overlap = 26.375
PHY-3002 : Step(137): len = 166917, overlap = 25.125
PHY-3002 : Step(138): len = 167128, overlap = 24.3438
PHY-3002 : Step(139): len = 169476, overlap = 24.2188
PHY-3002 : Step(140): len = 167344, overlap = 23.5625
PHY-3002 : Step(141): len = 167344, overlap = 23.5625
PHY-3002 : Step(142): len = 166562, overlap = 22.875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000116989
PHY-3002 : Step(143): len = 173843, overlap = 20.3438
PHY-3002 : Step(144): len = 175026, overlap = 21
PHY-3002 : Step(145): len = 178483, overlap = 21.9375
PHY-3002 : Step(146): len = 179320, overlap = 22.4062
PHY-3002 : Step(147): len = 181342, overlap = 16.125
PHY-3002 : Step(148): len = 183327, overlap = 13.5312
PHY-3002 : Step(149): len = 186614, overlap = 8.4375
PHY-3002 : Step(150): len = 184639, overlap = 7.9375
PHY-3002 : Step(151): len = 184639, overlap = 7.9375
PHY-3002 : Step(152): len = 182867, overlap = 8.3125
PHY-3002 : Step(153): len = 182638, overlap = 8.0625
PHY-3002 : Step(154): len = 181596, overlap = 8.375
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000233977
PHY-3002 : Step(155): len = 183408, overlap = 8.375
PHY-3002 : Step(156): len = 183849, overlap = 8.375
PHY-3002 : Step(157): len = 185864, overlap = 8.4375
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000467955
PHY-3002 : Step(158): len = 190817, overlap = 5.4375
PHY-3002 : Step(159): len = 196850, overlap = 0.4375
PHY-3002 : Step(160): len = 204637, overlap = 0.1875
PHY-3002 : Step(161): len = 205801, overlap = 0.3125
PHY-3002 : Step(162): len = 204842, overlap = 0.3125
PHY-3002 : Step(163): len = 204593, overlap = 0.3125
PHY-3002 : Step(164): len = 202962, overlap = 0.3125
PHY-3002 : Step(165): len = 201685, overlap = 0.25
PHY-3002 : Step(166): len = 201474, overlap = 0.25
PHY-3002 : Step(167): len = 199807, overlap = 0.25
PHY-3002 : Step(168): len = 200030, overlap = 0.25
PHY-3002 : Step(169): len = 200140, overlap = 0.25
PHY-3002 : Step(170): len = 199631, overlap = 0
PHY-3002 : Step(171): len = 199269, overlap = 0
PHY-3002 : Step(172): len = 199261, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 30%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 99/6974.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 237920, over cnt = 857(2%), over = 3590, worst = 34
PHY-1001 : End global iterations;  0.374339s wall, 0.687500s user + 0.093750s system = 0.781250s CPU (208.7%)

PHY-1001 : Congestion index: top1 = 49.35, top5 = 36.99, top10 = 30.77, top15 = 26.84.
PHY-3001 : End congestion estimation;  0.487462s wall, 0.812500s user + 0.093750s system = 0.906250s CPU (185.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6972 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.201961s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (100.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.16007e-05
PHY-3002 : Step(173): len = 200868, overlap = 63.5
PHY-3002 : Step(174): len = 202360, overlap = 61.4375
PHY-3002 : Step(175): len = 204898, overlap = 45.6875
PHY-3002 : Step(176): len = 205096, overlap = 43.5
PHY-3002 : Step(177): len = 204638, overlap = 39.4375
PHY-3002 : Step(178): len = 200002, overlap = 35.3438
PHY-3002 : Step(179): len = 199520, overlap = 36.5625
PHY-3002 : Step(180): len = 195103, overlap = 38.3125
PHY-3002 : Step(181): len = 194599, overlap = 37.6875
PHY-3002 : Step(182): len = 194616, overlap = 37.625
PHY-3002 : Step(183): len = 194624, overlap = 36.9688
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000163201
PHY-3002 : Step(184): len = 199370, overlap = 35.4688
PHY-3002 : Step(185): len = 201443, overlap = 34.875
PHY-3002 : Step(186): len = 204908, overlap = 32.2812
PHY-3002 : Step(187): len = 205349, overlap = 31.875
PHY-3002 : Step(188): len = 204636, overlap = 30.6562
PHY-3002 : Step(189): len = 204180, overlap = 28.3438
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000326403
PHY-3002 : Step(190): len = 206892, overlap = 26.9375
PHY-3002 : Step(191): len = 207655, overlap = 27.125
PHY-3002 : Step(192): len = 209294, overlap = 24.9062
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 27524, tnet num: 6972, tinst num: 5834, tnode num: 34001, tedge num: 45560.
TMR-2508 : Levelizing timing graph completed, there are 291 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.164262s wall, 1.171875s user + 0.000000s system = 1.171875s CPU (100.7%)

RUN-1004 : used memory is 302 MB, reserved memory is 284 MB, peak memory is 314 MB
OPT-1001 : Total overflow 198.84 peak overflow 2.34
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 346/6974.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 262312, over cnt = 919(2%), over = 2875, worst = 21
PHY-1001 : End global iterations;  0.393391s wall, 0.656250s user + 0.046875s system = 0.703125s CPU (178.7%)

PHY-1001 : Congestion index: top1 = 40.93, top5 = 31.99, top10 = 27.66, top15 = 24.97.
PHY-1001 : End incremental global routing;  0.506316s wall, 0.765625s user + 0.062500s system = 0.828125s CPU (163.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6972 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.173036s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (99.3%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.794801s wall, 1.031250s user + 0.062500s system = 1.093750s CPU (137.6%)

OPT-1001 : Current memory(MB): used = 310, reserve = 292, peak = 314.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5548/6974.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 262312, over cnt = 919(2%), over = 2875, worst = 21
PHY-1002 : len = 272528, over cnt = 595(1%), over = 1535, worst = 13
PHY-1002 : len = 281304, over cnt = 200(0%), over = 464, worst = 12
PHY-1002 : len = 284096, over cnt = 65(0%), over = 131, worst = 6
PHY-1002 : len = 285320, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.415898s wall, 0.515625s user + 0.015625s system = 0.531250s CPU (127.7%)

PHY-1001 : Congestion index: top1 = 34.40, top5 = 28.35, top10 = 25.19, top15 = 23.21.
OPT-1001 : End congestion update;  0.520188s wall, 0.609375s user + 0.015625s system = 0.625000s CPU (120.1%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6972 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.125688s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (99.5%)

OPT-0007 : Start: WNS 4470 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.646014s wall, 0.734375s user + 0.015625s system = 0.750000s CPU (116.1%)

OPT-1001 : Current memory(MB): used = 313, reserve = 296, peak = 314.
OPT-1001 : End physical optimization;  2.657564s wall, 2.984375s user + 0.078125s system = 3.062500s CPU (115.2%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2445 LUT to BLE ...
SYN-4008 : Packed 2445 LUT and 1022 SEQ to BLE.
SYN-4003 : Packing 963 remaining SEQ's ...
SYN-4005 : Packed 557 SEQ with LUT/SLICE
SYN-4006 : 1001 single LUT's are left
SYN-4006 : 406 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 2851/5275 primitive instances ...
PHY-3001 : End packing;  0.264136s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (100.6%)

PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 3036 instances
RUN-1001 : 1432 mslices, 1432 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 6015 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 3752 nets have 2 pins
RUN-1001 : 1435 nets have [3 - 5] pins
RUN-1001 : 644 nets have [6 - 10] pins
RUN-1001 : 103 nets have [11 - 20] pins
RUN-1001 : 72 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
PHY-3001 : design contains 3034 instances, 2864 slices, 239 macros(1233 instances: 790 mslices 443 lslices)
PHY-3001 : Cell area utilization is 35%
PHY-3001 : After packing: Len = 210725, Over = 55.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 35%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2965/6015.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 275888, over cnt = 343(0%), over = 511, worst = 6
PHY-1002 : len = 277768, over cnt = 159(0%), over = 204, worst = 4
PHY-1002 : len = 279344, over cnt = 46(0%), over = 54, worst = 3
PHY-1002 : len = 279928, over cnt = 10(0%), over = 10, worst = 1
PHY-1002 : len = 280048, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.469544s wall, 0.656250s user + 0.046875s system = 0.703125s CPU (149.7%)

PHY-1001 : Congestion index: top1 = 32.82, top5 = 27.37, top10 = 24.33, top15 = 22.35.
PHY-3001 : End congestion estimation;  0.601143s wall, 0.781250s user + 0.046875s system = 0.828125s CPU (137.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 24225, tnet num: 6013, tinst num: 3034, tnode num: 28972, tedge num: 41785.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.259655s wall, 1.234375s user + 0.031250s system = 1.265625s CPU (100.5%)

RUN-1004 : used memory is 318 MB, reserved memory is 302 MB, peak memory is 318 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6013 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.420860s wall, 1.375000s user + 0.046875s system = 1.421875s CPU (100.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.2479e-05
PHY-3002 : Step(193): len = 203553, overlap = 55
PHY-3002 : Step(194): len = 201309, overlap = 55.75
PHY-3002 : Step(195): len = 193686, overlap = 60.75
PHY-3002 : Step(196): len = 190550, overlap = 66.5
PHY-3002 : Step(197): len = 188470, overlap = 67
PHY-3002 : Step(198): len = 186293, overlap = 73.5
PHY-3002 : Step(199): len = 185245, overlap = 80.25
PHY-3002 : Step(200): len = 184727, overlap = 76.25
PHY-3002 : Step(201): len = 184774, overlap = 77.75
PHY-3002 : Step(202): len = 184556, overlap = 76.5
PHY-3002 : Step(203): len = 183509, overlap = 79.75
PHY-3002 : Step(204): len = 183509, overlap = 79.75
PHY-3002 : Step(205): len = 182804, overlap = 78.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.49579e-05
PHY-3002 : Step(206): len = 190889, overlap = 65.25
PHY-3002 : Step(207): len = 193062, overlap = 60.25
PHY-3002 : Step(208): len = 194540, overlap = 56.5
PHY-3002 : Step(209): len = 194935, overlap = 55
PHY-3002 : Step(210): len = 195602, overlap = 54.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000129916
PHY-3002 : Step(211): len = 201546, overlap = 48
PHY-3002 : Step(212): len = 205122, overlap = 41.75
PHY-3002 : Step(213): len = 212839, overlap = 33.25
PHY-3002 : Step(214): len = 211331, overlap = 30
PHY-3002 : Step(215): len = 211012, overlap = 29.25
PHY-3002 : Step(216): len = 209417, overlap = 29.75
PHY-3002 : Step(217): len = 209259, overlap = 29.25
PHY-3002 : Step(218): len = 209456, overlap = 30.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000228302
PHY-3002 : Step(219): len = 216220, overlap = 27
PHY-3002 : Step(220): len = 220306, overlap = 27.25
PHY-3002 : Step(221): len = 223619, overlap = 25.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000456603
PHY-3002 : Step(222): len = 228772, overlap = 24.25
PHY-3002 : Step(223): len = 235261, overlap = 22
PHY-3002 : Step(224): len = 238252, overlap = 22
PHY-3002 : Step(225): len = 239386, overlap = 19.25
PHY-3002 : Step(226): len = 239560, overlap = 17.25
PHY-3002 : Step(227): len = 239450, overlap = 17.75
PHY-3002 : Step(228): len = 239505, overlap = 17.5
PHY-3002 : Step(229): len = 239969, overlap = 17.75
PHY-3002 : Step(230): len = 240808, overlap = 18.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000856532
PHY-3002 : Step(231): len = 244336, overlap = 16.5
PHY-3002 : Step(232): len = 248365, overlap = 14.75
PHY-3002 : Step(233): len = 253774, overlap = 13
PHY-3002 : Step(234): len = 255573, overlap = 15
PHY-3002 : Step(235): len = 256428, overlap = 13
PHY-3002 : Step(236): len = 257431, overlap = 13.75
PHY-3002 : Step(237): len = 258435, overlap = 14.25
PHY-3002 : Step(238): len = 259316, overlap = 14.25
PHY-3002 : Step(239): len = 259826, overlap = 14
PHY-3002 : Step(240): len = 259809, overlap = 13.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.0016937
PHY-3002 : Step(241): len = 262107, overlap = 12.5
PHY-3002 : Step(242): len = 265808, overlap = 10.5
PHY-3002 : Step(243): len = 268967, overlap = 10.75
PHY-3002 : Step(244): len = 272807, overlap = 10
PHY-3002 : Step(245): len = 276533, overlap = 11
PHY-3002 : Step(246): len = 278117, overlap = 10.25
PHY-3002 : Step(247): len = 278720, overlap = 11
PHY-3002 : Step(248): len = 279102, overlap = 11
PHY-3002 : Step(249): len = 279394, overlap = 13
PHY-3002 : Step(250): len = 279720, overlap = 13.25
PHY-3002 : Step(251): len = 279573, overlap = 14.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00325077
PHY-3002 : Step(252): len = 280780, overlap = 14
PHY-3002 : Step(253): len = 282714, overlap = 12.5
PHY-3002 : Step(254): len = 284954, overlap = 11.5
PHY-3002 : Step(255): len = 286882, overlap = 11.5
PHY-3002 : Step(256): len = 288334, overlap = 11.75
PHY-3002 : Step(257): len = 289810, overlap = 12.25
PHY-3002 : Step(258): len = 291197, overlap = 12.25
PHY-3002 : Step(259): len = 291650, overlap = 12.5
PHY-3002 : Step(260): len = 292052, overlap = 13
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00593785
PHY-3002 : Step(261): len = 292543, overlap = 12.75
PHY-3002 : Step(262): len = 293262, overlap = 13.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.881636s wall, 0.703125s user + 1.765625s system = 2.468750s CPU (280.0%)

PHY-3001 : Trial Legalized: Len = 300131
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 34%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 96/6015.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 369272, over cnt = 444(1%), over = 652, worst = 7
PHY-1002 : len = 370816, over cnt = 251(0%), over = 343, worst = 6
PHY-1002 : len = 372960, over cnt = 82(0%), over = 100, worst = 3
PHY-1002 : len = 373184, over cnt = 62(0%), over = 77, worst = 3
PHY-1002 : len = 373816, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.825834s wall, 1.140625s user + 0.109375s system = 1.250000s CPU (151.4%)

PHY-1001 : Congestion index: top1 = 33.56, top5 = 29.05, top10 = 26.25, top15 = 24.36.
PHY-3001 : End congestion estimation;  0.975026s wall, 1.281250s user + 0.109375s system = 1.390625s CPU (142.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6013 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.158709s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (108.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000155328
PHY-3002 : Step(263): len = 276262, overlap = 3
PHY-3002 : Step(264): len = 261769, overlap = 6.25
PHY-3002 : Step(265): len = 257829, overlap = 6.25
PHY-3002 : Step(266): len = 256479, overlap = 5.5
PHY-3002 : Step(267): len = 254649, overlap = 6.5
PHY-3002 : Step(268): len = 253678, overlap = 6.75
PHY-3002 : Step(269): len = 252670, overlap = 6.75
PHY-3002 : Step(270): len = 251981, overlap = 7.75
PHY-3002 : Step(271): len = 251793, overlap = 7.25
PHY-3002 : Step(272): len = 251612, overlap = 6.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008484s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 255526, Over = 0
PHY-3001 : Spreading special nets. 22 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.020414s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (76.5%)

PHY-3001 : 25 instances has been re-located, deltaX = 1, deltaY = 19, maxDist = 1.
PHY-3001 : Final: Len = 255932, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 24225, tnet num: 6013, tinst num: 3034, tnode num: 28972, tedge num: 41785.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.301304s wall, 1.281250s user + 0.015625s system = 1.296875s CPU (99.7%)

RUN-1004 : used memory is 322 MB, reserved memory is 307 MB, peak memory is 329 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1304/6015.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 324096, over cnt = 396(1%), over = 616, worst = 6
PHY-1002 : len = 326040, over cnt = 226(0%), over = 327, worst = 6
PHY-1002 : len = 327928, over cnt = 98(0%), over = 135, worst = 6
PHY-1002 : len = 328600, over cnt = 62(0%), over = 80, worst = 5
PHY-1002 : len = 329472, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.742012s wall, 1.093750s user + 0.140625s system = 1.234375s CPU (166.4%)

PHY-1001 : Congestion index: top1 = 32.35, top5 = 27.62, top10 = 24.82, top15 = 22.98.
PHY-1001 : End incremental global routing;  0.882989s wall, 1.218750s user + 0.140625s system = 1.359375s CPU (154.0%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6013 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.162123s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (96.4%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.164889s wall, 1.500000s user + 0.140625s system = 1.640625s CPU (140.8%)

OPT-1001 : Current memory(MB): used = 324, reserve = 308, peak = 329.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5143/6015.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 329472, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.040170s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (116.7%)

PHY-1001 : Congestion index: top1 = 32.35, top5 = 27.62, top10 = 24.82, top15 = 22.98.
OPT-1001 : End congestion update;  0.159619s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (97.9%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6013 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.114384s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (109.3%)

OPT-0007 : Start: WNS 4295 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.274137s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (102.6%)

OPT-1001 : Current memory(MB): used = 326, reserve = 310, peak = 329.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6013 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.114395s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (95.6%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5143/6015.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 329472, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.041404s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (113.2%)

PHY-1001 : Congestion index: top1 = 32.35, top5 = 27.62, top10 = 24.82, top15 = 22.98.
PHY-1001 : End incremental global routing;  0.161977s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (96.5%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6013 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.154490s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (101.1%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5143/6015.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 329472, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.042369s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (110.6%)

PHY-1001 : Congestion index: top1 = 32.35, top5 = 27.62, top10 = 24.82, top15 = 22.98.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6013 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.121992s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (102.5%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 4295 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 31.965517
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  3.519692s wall, 3.828125s user + 0.171875s system = 4.000000s CPU (113.6%)

RUN-1003 : finish command "place" in  23.035414s wall, 41.046875s user + 12.859375s system = 53.906250s CPU (234.0%)

RUN-1004 : used memory is 298 MB, reserved memory is 280 MB, peak memory is 329 MB
RUN-1002 : start command "export_db ov2640_sdram_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 3036 instances
RUN-1001 : 1432 mslices, 1432 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 6015 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 3752 nets have 2 pins
RUN-1001 : 1435 nets have [3 - 5] pins
RUN-1001 : 644 nets have [6 - 10] pins
RUN-1001 : 103 nets have [11 - 20] pins
RUN-1001 : 72 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 24225, tnet num: 6013, tinst num: 3034, tnode num: 28972, tedge num: 41785.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.250766s wall, 1.250000s user + 0.000000s system = 1.250000s CPU (99.9%)

RUN-1004 : used memory is 315 MB, reserved memory is 297 MB, peak memory is 350 MB
PHY-1001 : 1432 mslices, 1432 lslices, 144 pads, 14 brams, 5 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6013 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 317544, over cnt = 467(1%), over = 738, worst = 6
PHY-1002 : len = 319840, over cnt = 267(0%), over = 374, worst = 5
PHY-1002 : len = 322496, over cnt = 110(0%), over = 142, worst = 5
PHY-1002 : len = 323984, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.725224s wall, 1.187500s user + 0.062500s system = 1.250000s CPU (172.4%)

PHY-1001 : Congestion index: top1 = 32.18, top5 = 27.51, top10 = 24.69, top15 = 22.85.
PHY-1001 : End global routing;  0.854799s wall, 1.328125s user + 0.062500s system = 1.390625s CPU (162.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 350, reserve = 334, peak = 352.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_image_select/mode[3]_syn_28 will be merged with clock u_image_select/mode[3]_syn_26
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : clock net u_image_process/wrreq_syn_2 will be merged with clock u_image_process/wrreq
PHY-1001 : net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 603, reserve = 589, peak = 603.
PHY-1001 : End build detailed router design. 3.944901s wall, 3.796875s user + 0.140625s system = 3.937500s CPU (99.8%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 86168, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 4.190765s wall, 4.171875s user + 0.000000s system = 4.171875s CPU (99.5%)

PHY-1001 : Current memory(MB): used = 636, reserve = 623, peak = 636.
PHY-1001 : End phase 1; 4.197470s wall, 4.187500s user + 0.000000s system = 4.187500s CPU (99.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 22% nets.
PHY-1001 : Routed 26% nets.
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Patch 2288 net; 3.172406s wall, 3.171875s user + 0.000000s system = 3.171875s CPU (100.0%)

PHY-1022 : len = 828848, over cnt = 125(0%), over = 125, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 640, reserve = 627, peak = 640.
PHY-1001 : End initial routed; 12.822939s wall, 20.875000s user + 0.062500s system = 20.937500s CPU (163.3%)

PHY-1001 : Update timing.....
PHY-1001 : 0/4938(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.846     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.574989s wall, 1.578125s user + 0.000000s system = 1.578125s CPU (100.2%)

PHY-1001 : Current memory(MB): used = 647, reserve = 635, peak = 647.
PHY-1001 : End phase 2; 14.398002s wall, 22.453125s user + 0.062500s system = 22.515625s CPU (156.4%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 828848, over cnt = 125(0%), over = 125, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.025387s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (61.5%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 827472, over cnt = 27(0%), over = 27, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.152303s wall, 0.218750s user + 0.046875s system = 0.265625s CPU (174.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 827520, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.067339s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (92.8%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 827544, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.052944s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (118.0%)

PHY-1001 : Update timing.....
PHY-1001 : 0/4938(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.846     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.581152s wall, 1.578125s user + 0.000000s system = 1.578125s CPU (99.8%)

PHY-1001 : Commit to database.....
PHY-1001 : 28 feed throughs used by 25 nets
PHY-1001 : End commit to database; 0.736237s wall, 0.734375s user + 0.000000s system = 0.734375s CPU (99.7%)

PHY-1001 : Current memory(MB): used = 680, reserve = 669, peak = 680.
PHY-1001 : End phase 3; 2.774106s wall, 2.828125s user + 0.046875s system = 2.875000s CPU (103.6%)

PHY-1003 : Routed, final wirelength = 827544
PHY-1001 : Current memory(MB): used = 682, reserve = 670, peak = 682.
PHY-1001 : End export database. 0.023603s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (132.4%)

PHY-1001 : End detail routing;  25.620498s wall, 33.562500s user + 0.265625s system = 33.828125s CPU (132.0%)

RUN-1003 : finish command "route" in  27.972395s wall, 36.390625s user + 0.328125s system = 36.718750s CPU (131.3%)

RUN-1004 : used memory is 647 MB, reserved memory is 637 MB, peak memory is 682 MB
RUN-1002 : start command "report_area -io_info -file ov2640_sdram_phy.area"
RUN-1001 : standard
***Report Model: test_camera Device: EG4S20BG256***

IO Statistics
#IO                        89
  #input                   29
  #output                  59
  #inout                    1

Utilization Statistics
#lut                     5016   out of  19600   25.59%
#reg                     1988   out of  19600   10.14%
#le                      5421
  #lut only              3433   out of   5421   63.33%
  #reg only               405   out of   5421    7.47%
  #lut&reg               1583   out of   5421   29.20%
#dsp                        5   out of     29   17.24%
#bram                      12   out of     64   18.75%
  #bram9k                   0
  #fifo9k                  12
#bram32k                    2   out of     16   12.50%
#pad                       89   out of    188   47.34%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                      11   out of     16   68.75%

Clock Resource Statistics
Index     ClockNet                                                   Type               DriverType         Driver                                        Fanout
#1        u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk    GCLK               io                 cam_pclk_syn_9.di                             877
#2        u_pll/clk0_buf                                             GCLK               pll                u_pll/pll_inst.clkc0                          186
#3        vga_clk_dup_1                                              GCLK               pll                u_pll/pll_inst.clkc2                          43
#4        u_camera_init/u_i2c_write/clk                              GCLK               pll                u_pll/pll_inst.clkc4                          35
#5        u_camera_init/divider2[8]                                  GCLK               lslice             u_camera_init/add2_syn_56.q1                  21
#6        u_camera_init/divider2[7]                                  GCLK               lslice             u_camera_init/add2_syn_56.q0                  17
#7        u_image_select/mode[3]_syn_26                              GCLK               lslice             u_image_process/u_RGBYCbCr/reg7_syn_23.f0     12
#8        u_image_process/wrreq                                      GCLK               lslice             u_camera_init/u_i2c_write/sel6_syn_1618.f0    9
#9        clk_24m_dup_1                                              GCLK               io                 clk_24m_syn_2.di                              8
#10       Sdram_Control_4Port/SDRAM_CLK                              GCLK               pll                u_pll/pll_inst.clkc1                          0
#11       clk_cam                                                    GCLK               pll                u_pll/pll_inst.clkc3                          0


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   Switch[5]       INPUT         P6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[4]       INPUT         M6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[3]       INPUT         T6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[2]       INPUT         T5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[1]       INPUT         R5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[0]       INPUT         T4        LVCMOS25          N/A          PULLUP      NONE    
  cam_data[7]      INPUT        H13        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[6]      INPUT        G16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[5]      INPUT        H16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[4]      INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[3]      INPUT        K15        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[2]      INPUT        K16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[1]      INPUT        J16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[0]      INPUT        H15        LVCMOS33          N/A          PULLUP      NONE    
   cam_href        INPUT        F15        LVCMOS33          N/A          PULLUP      NONE    
   cam_pclk        INPUT        K12        LVCMOS33          N/A          PULLUP      NONE    
   cam_vsync       INPUT        E15        LVCMOS33          N/A          PULLUP      NONE    
    clk_24m        INPUT        K14        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT        G11        LVCMOS33          N/A          PULLUP      NONE    
    Led[15]       OUTPUT        T13        LVCMOS25           8            NONE       NONE    
    Led[14]       OUTPUT        T12        LVCMOS25           8            NONE       NONE    
    Led[13]       OUTPUT        R12        LVCMOS25           8            NONE       NONE    
    Led[12]       OUTPUT         M7        LVCMOS25           8            NONE       NONE    
    Led[11]       OUTPUT         T9        LVCMOS25           8            NONE       NONE    
    Led[10]       OUTPUT         T8        LVCMOS25           8            NONE       NONE    
    Led[9]        OUTPUT         T7        LVCMOS25           8            NONE       NONE    
    Led[8]        OUTPUT         R7        LVCMOS25           8            NONE       NONE    
    Led[7]        OUTPUT         P5        LVCMOS25           8            NONE       NONE    
    Led[6]        OUTPUT         N5        LVCMOS25           8            NONE       NONE    
    Led[5]        OUTPUT         P4        LVCMOS25           8            NONE       NONE    
    Led[4]        OUTPUT         M5        LVCMOS25           8            NONE       NONE    
    Led[3]        OUTPUT         N4        LVCMOS25           8            NONE       NONE    
    Led[2]        OUTPUT         N3        LVCMOS25           8            NONE       NONE    
    Led[1]        OUTPUT         M4        LVCMOS25           8            NONE       NONE    
    Led[0]        OUTPUT         M3        LVCMOS25           8            NONE       NONE    
   cam_pwdn       OUTPUT        F14        LVCMOS33           8            NONE       NONE    
    cam_rst       OUTPUT        F13        LVCMOS33           8            NONE       NONE    
   cam_soic       OUTPUT        D16        LVCMOS33           8           PULLUP      NONE    
   cam_xclk       OUTPUT        J12        LVCMOS33           8            NONE       NONE    
   sm_bit[3]      OUTPUT         F3        LVCMOS25           8            NONE       NONE    
   sm_bit[2]      OUTPUT         C2        LVCMOS25           8            NONE       NONE    
   sm_bit[1]      OUTPUT         C3        LVCMOS25           8            NONE       NONE    
   sm_bit[0]      OUTPUT         B1        LVCMOS25           8            NONE       NONE    
   sm_seg[7]      OUTPUT         A2        LVCMOS25           8            NONE       NONE    
   sm_seg[6]      OUTPUT         B2        LVCMOS25           8            NONE       NONE    
   sm_seg[5]      OUTPUT         D3        LVCMOS25           8            NONE       NONE    
   sm_seg[4]      OUTPUT         F5        LVCMOS25           8            NONE       NONE    
   sm_seg[3]      OUTPUT         E4        LVCMOS25           8            NONE       NONE    
   sm_seg[2]      OUTPUT         F4        LVCMOS25           8            NONE       NONE    
   sm_seg[1]      OUTPUT         B3        LVCMOS25           8            NONE       NONE    
   sm_seg[0]      OUTPUT         E3        LVCMOS25           8            NONE       NONE    
   vga_b[7]       OUTPUT         C1        LVCMOS25           8            NONE       NONE    
   vga_b[6]       OUTPUT         D1        LVCMOS25           8            NONE       NONE    
   vga_b[5]       OUTPUT         E2        LVCMOS25           8            NONE       NONE    
   vga_b[4]       OUTPUT         G3        LVCMOS25           8            NONE       NONE    
   vga_b[3]       OUTPUT         E1        LVCMOS25           8            NONE       NONE    
   vga_b[2]       OUTPUT         F2        LVCMOS25           8            NONE       NONE    
   vga_b[1]       OUTPUT         F1        LVCMOS25           8            NONE       NONE    
   vga_b[0]       OUTPUT         G1        LVCMOS25           8            NONE       NONE    
    vga_clk       OUTPUT         H2        LVCMOS25           8            NONE       NONE    
   vga_g[7]       OUTPUT         H5        LVCMOS25           8            NONE       NONE    
   vga_g[6]       OUTPUT         H1        LVCMOS25           8            NONE       NONE    
   vga_g[5]       OUTPUT         J6        LVCMOS25           8            NONE       NONE    
   vga_g[4]       OUTPUT         H3        LVCMOS25           8            NONE       NONE    
   vga_g[3]       OUTPUT         J1        LVCMOS25           8            NONE       NONE    
   vga_g[2]       OUTPUT         K1        LVCMOS25           8            NONE       NONE    
   vga_g[1]       OUTPUT         K2        LVCMOS25           8            NONE       NONE    
   vga_g[0]       OUTPUT         L1        LVCMOS25           8            NONE       NONE    
   vga_hsync      OUTPUT         J3        LVCMOS25           8            NONE       NONE    
   vga_r[7]       OUTPUT         K6        LVCMOS25           8            NONE       NONE    
   vga_r[6]       OUTPUT         K3        LVCMOS25           8            NONE       NONE    
   vga_r[5]       OUTPUT         K5        LVCMOS25           8            NONE       NONE    
   vga_r[4]       OUTPUT         L4        LVCMOS25           8            NONE       NONE    
   vga_r[3]       OUTPUT         M1        LVCMOS25           8            NONE       NONE    
   vga_r[2]       OUTPUT         M2        LVCMOS25           8            NONE       NONE    
   vga_r[1]       OUTPUT         L3        LVCMOS25           8            NONE       NONE    
   vga_r[0]       OUTPUT         L5        LVCMOS25           8            NONE       NONE    
   vga_vsync      OUTPUT         J4        LVCMOS25           8            NONE       NONE    
   cam_soid        INOUT        D14        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------------------------------------+
|Instance                              |Module                                     |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------------------------------------+
|top                                   |test_camera                                |5421   |3782    |1234    |1988    |14      |5       |
|  Sdram_Control_4Port                 |Sdram_Control_4Port                        |804    |518     |173     |397     |2       |0       |
|    command1                          |command                                    |56     |56      |0       |45      |0       |0       |
|    control1                          |control_interface                          |92     |57      |24      |47      |0       |0       |
|    data_path1                        |sdr_data_path                              |14     |14      |0       |1       |0       |0       |
|    read_fifo1                        |Sdram_RD_FIFO                              |132    |65      |18      |104     |1       |0       |
|      dcfifo_component                |softfifo                                   |132    |65      |18      |104     |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |35     |21      |0       |35      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |38     |19      |0       |38      |0       |0       |
|    sdram1                            |sdram                                      |0      |0       |0       |0       |0       |0       |
|    write_fifo1                       |Sdram_WR_FIFO                              |130    |69      |18      |101     |1       |0       |
|      dcfifo_component                |softfifo                                   |130    |69      |18      |101     |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |39     |23      |0       |39      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |34     |22      |0       |34      |0       |0       |
|  u_Mode_Switch                       |Mode_Switch                                |10     |10      |0       |5       |0       |0       |
|  u_cam_vga_out                       |Driver                                     |112    |66      |44      |27      |0       |0       |
|  u_camera_init                       |camera_init                                |610    |590     |9       |88      |0       |0       |
|    u_i2c_write                       |i2c_module                                 |182    |182     |0       |46      |0       |0       |
|  u_camera_reader                     |camera_reader                              |90     |48      |17      |53      |0       |0       |
|  u_image_process                     |image_process                              |3537   |2316    |981     |1341    |12      |5       |
|    u_Dilation_Detector               |Dilation_Detector                          |179    |119     |45      |83      |2       |0       |
|      u_three_martix_4                |three_martix                               |164    |110     |45      |68      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |4      |4       |0       |2       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |3      |3       |0       |1       |1       |0       |
|    u_Erosion_Detector                |Erosion_Detector                           |164    |104     |45      |74      |2       |0       |
|      u_three_martix_3                |three_martix                               |155    |97      |45      |65      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |4      |4       |0       |2       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |0       |1       |0       |
|    u_Gesture_detech                  |Gesture_detech                             |919    |643     |251     |246     |0       |1       |
|    u_Median_Gray                     |Median_Gray                                |167    |113     |45      |64      |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |10     |2       |0       |10      |0       |0       |
|      u_three_martix                  |three_martix                               |157    |111     |45      |54      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |1       |1       |0       |
|    u_Median_Gray_2                   |Median_Gray                                |749    |472     |235     |278     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |517    |327     |190     |145     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |97     |67      |30      |29      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |92     |62      |30      |30      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |87     |57      |30      |35      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |56     |36      |20      |9       |0       |0       |
|        u_Sort3_5                     |Sort3                                      |70     |40      |30      |14      |0       |0       |
|        u_Sort3_6                     |Sort3                                      |49     |29      |20      |15      |0       |0       |
|        u_Sort3_7                     |Sort3                                      |66     |36      |30      |13      |0       |0       |
|      u_three_martix                  |three_martix                               |232    |145     |45      |133     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |4      |4       |0       |2       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_Median_Gray_3                   |Median_Gray                                |744    |476     |235     |260     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |505    |315     |190     |115     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |86     |56      |30      |28      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |88     |58      |30      |24      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |86     |56      |30      |24      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |56     |36      |20      |8       |0       |0       |
|        u_Sort3_5                     |Sort3                                      |70     |40      |30      |8       |0       |0       |
|        u_Sort3_6                     |Sort3                                      |52     |32      |20      |15      |0       |0       |
|        u_Sort3_7                     |Sort3                                      |67     |37      |30      |8       |0       |0       |
|      u_three_martix                  |three_martix                               |239    |161     |45      |145     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_RGBYCbCr                        |RGBYCbCr                                   |87     |33      |14      |63      |0       |4       |
|    u_Sobel_Process                   |Sobel_Process                              |351    |210     |92      |158     |2       |0       |
|      u_Caculate_Sobel                |Caculate_Sobel                             |150    |101     |47      |49      |0       |0       |
|      u_three_martix_2                |three_martix                               |201    |109     |45      |109     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|  u_image_select                      |image_select                               |76     |76      |0       |41      |0       |0       |
|  u_pll                               |ip_pll                                     |0      |0       |0       |0       |0       |0       |
|  u_seg_4                             |seg_4                                      |162    |138     |10      |29      |0       |0       |
+---------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       3671  
    #2          2       629   
    #3          3       559   
    #4          4       199   
    #5        5-10      661   
    #6        11-50     140   
    #7       51-100      12   
    #8       101-500     1    
    #9        >500       1    
  Average     2.86            

RUN-1002 : start command "export_db ov2640_sdram_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid ov2640_sdram_inst.bid"
RUN-1002 : start command "bitgen -bit ov2640_sdram.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 3034
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 6015, pip num: 57445
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 28
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 3103 valid insts, and 174764 bits set as '1'.
BIT-1004 : the usercode register value: 00000000000100110000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file ov2640_sdram.bit.
RUN-1003 : finish command "bitgen -bit ov2640_sdram.bit" in  5.398380s wall, 68.468750s user + 0.671875s system = 69.140625s CPU (1280.8%)

RUN-1004 : used memory is 643 MB, reserved memory is 638 MB, peak memory is 830 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20221028_192900.log"
