#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Mon Jul  7 04:02:14 2025
# Process ID: 9360
# Current directory: /home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in1000/reduction-in1000-out25
# Command line: vivado -mode batch -source vivado_synth.tcl
# Log file: /home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in1000/reduction-in1000-out25/vivado.log
# Journal file: /home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in1000/reduction-in1000-out25/vivado.jou
# Running On: coder-hftsoi-hls, OS: Linux, CPU Frequency: 3224.946 MHz, CPU Physical cores: 24, Host memory: 540863 MB
#-----------------------------------------------------------
source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "hls_dummy"
## variable backend
## set backend "vitis"
## variable part
## set part "xcu250-figd2104-2L-e"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 27%
## variable version
## set version "1.0.0"
## variable maximum_size
## set maximum_size 4096
# add_files ${project_name}_prj/solution1/syn/verilog
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:21 . Memory (MB): peak = 2408.551 ; gain = 114.992 ; free physical = 356873 ; free virtual = 411576
# synth_design -top ${project_name} -part $part
Command: synth_design -top hls_dummy -part xcu250-figd2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9379
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2823.039 ; gain = 390.621 ; free physical = 355781 ; free virtual = 410734
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hls_dummy' [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in1000/reduction-in1000-out25/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_20_1_25_4' [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in1000/reduction-in1000-out25/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_20_1_25_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_operator_s' [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in1000/reduction-in1000-out25/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_operator_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in1000/reduction-in1000-out25/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_20_1_25_4' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in1000/reduction-in1000-out25/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_20_1_25_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_Block_entry24_proc' [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in1000/reduction-in1000-out25/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry24_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_Block_entry24_proc' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in1000/reduction-in1000-out25/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry24_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w10_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in1000/reduction-in1000-out25/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w10_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in1000/reduction-in1000-out25/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w10_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in1000/reduction-in1000-out25/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w10_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in1000/reduction-in1000-out25/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in1000/reduction-in1000-out25/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w10_d2_S_ShiftReg is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 3195.070 ; gain = 762.652 ; free physical = 355246 ; free virtual = 410342
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 3195.070 ; gain = 762.652 ; free physical = 355072 ; free virtual = 410199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 3203.074 ; gain = 770.656 ; free physical = 355063 ; free virtual = 410202
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 3942.152 ; gain = 1509.734 ; free physical = 354135 ; free virtual = 409489
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    5 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 50    
+---XORs : 
	   2 Input      1 Bit         XORs := 50    
+---Registers : 
	               12 Bit    Registers := 270   
	               10 Bit    Registers := 1370  
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 25    
	                1 Bit    Registers := 81    
+---Muxes : 
	   2 Input   12 Bit        Muxes := 1916  
	   2 Input   10 Bit        Muxes := 1505  
	   2 Input    9 Bit        Muxes := 1494  
	   6 Input    5 Bit        Muxes := 1     
	   3 Input    5 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 26    
	   2 Input    1 Bit        Muxes := 116   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i65_i65_i65_i_i66_i_1_reg_59889_reg[2]' (FDE) to 'agg_tmp_i31_i31_i_i185_i_i186_i_i_1_reg_60149_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i67_i67_i_i68_i_1_reg_59899_reg[2]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i67_i_i68_i_1_reg_59899_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i139_i139_i_i140_i_1_reg_59849_reg[2]' (FDE) to 'agg_tmp_i31_i31_i_i185_i_i186_i_i_1_reg_60149_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i141_i141_i_i142_i_1_reg_59859_reg[2]' (FDE) to 'agg_tmp3_i_i_i141_i141_i141_i_i142_i_1_reg_59859_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i105_i105_i_i106_i_1_reg_59869_reg[2]' (FDE) to 'agg_tmp_i31_i31_i_i185_i_i186_i_i_1_reg_60149_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i107_i107_i_i108_i_1_reg_59879_reg[2]' (FDE) to 'agg_tmp3_i33_i_i107_i107_i107_i_i108_i_1_reg_59879_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i65_i65_i65_i_i66_i_1_reg_59889_reg[3]' (FDE) to 'agg_tmp_i31_i31_i_i185_i_i186_i_i_1_reg_60149_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i67_i67_i_i68_i_1_reg_59899_reg[3]' (FDE) to 'agg_tmp_i31_i31_i_i185_i_i186_i_i_1_reg_60149_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i139_i139_i_i140_i_1_reg_59849_reg[3]' (FDE) to 'agg_tmp_i31_i31_i_i185_i_i186_i_i_1_reg_60149_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i141_i141_i_i142_i_1_reg_59859_reg[3]' (FDE) to 'agg_tmp_i31_i31_i_i185_i_i186_i_i_1_reg_60149_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i105_i105_i_i106_i_1_reg_59869_reg[3]' (FDE) to 'agg_tmp_i31_i_i105_i105_i105_i_i106_i_1_reg_59869_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i107_i107_i_i108_i_1_reg_59879_reg[3]' (FDE) to 'agg_tmp3_i33_i_i107_i107_i107_i_i108_i_1_reg_59879_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i65_i65_i65_i_i66_i_1_reg_59889_reg[4]' (FDE) to 'agg_tmp_i_i65_i65_i65_i65_i_i66_i_1_reg_59889_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i67_i67_i_i68_i_1_reg_59899_reg[4]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i67_i_i68_i_1_reg_59899_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i139_i139_i_i140_i_1_reg_59849_reg[4]' (FDE) to 'agg_tmp_i31_i31_i_i185_i_i186_i_i_1_reg_60149_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i141_i141_i_i142_i_1_reg_59859_reg[4]' (FDE) to 'agg_tmp_i31_i31_i_i185_i_i186_i_i_1_reg_60149_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i105_i105_i_i106_i_1_reg_59869_reg[4]' (FDE) to 'agg_tmp_i31_i31_i_i185_i_i186_i_i_1_reg_60149_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i107_i107_i_i108_i_1_reg_59879_reg[4]' (FDE) to 'agg_tmp_i31_i31_i_i185_i_i186_i_i_1_reg_60149_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i65_i65_i65_i_i66_i_1_reg_59889_reg[5]' (FDE) to 'agg_tmp_i_i65_i65_i65_i65_i_i66_i_1_reg_59889_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i67_i67_i_i68_i_1_reg_59899_reg[5]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i67_i_i68_i_1_reg_59899_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i139_i139_i_i140_i_1_reg_59849_reg[5]' (FDE) to 'agg_tmp_i_i_i139_i139_i139_i_i140_i_1_reg_59849_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i141_i141_i_i142_i_1_reg_59859_reg[5]' (FDE) to 'agg_tmp3_i_i_i141_i141_i141_i_i142_i_1_reg_59859_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i105_i105_i_i106_i_1_reg_59869_reg[5]' (FDE) to 'agg_tmp_i31_i_i105_i105_i105_i_i106_i_1_reg_59869_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i107_i107_i_i108_i_1_reg_59879_reg[5]' (FDE) to 'agg_tmp3_i33_i_i107_i107_i107_i_i108_i_1_reg_59879_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i65_i65_i65_i_i66_i_1_reg_59889_reg[6]' (FDE) to 'agg_tmp_i_i65_i65_i65_i65_i_i66_i_1_reg_59889_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i67_i67_i_i68_i_1_reg_59899_reg[6]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i67_i_i68_i_1_reg_59899_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i139_i139_i_i140_i_1_reg_59849_reg[6]' (FDE) to 'agg_tmp_i_i_i139_i139_i139_i_i140_i_1_reg_59849_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i141_i141_i_i142_i_1_reg_59859_reg[6]' (FDE) to 'agg_tmp3_i_i_i141_i141_i141_i_i142_i_1_reg_59859_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i105_i105_i_i106_i_1_reg_59869_reg[6]' (FDE) to 'agg_tmp_i31_i_i105_i105_i105_i_i106_i_1_reg_59869_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i107_i107_i_i108_i_1_reg_59879_reg[6]' (FDE) to 'agg_tmp3_i33_i_i107_i107_i107_i_i108_i_1_reg_59879_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i65_i65_i65_i_i66_i_1_reg_59889_reg[7]' (FDE) to 'agg_tmp_i_i65_i65_i65_i65_i_i66_i_1_reg_59889_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i67_i67_i_i68_i_1_reg_59899_reg[7]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i67_i_i68_i_1_reg_59899_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i139_i139_i_i140_i_1_reg_59849_reg[7]' (FDE) to 'agg_tmp_i_i_i139_i139_i139_i_i140_i_1_reg_59849_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i141_i141_i_i142_i_1_reg_59859_reg[7]' (FDE) to 'agg_tmp3_i_i_i141_i141_i141_i_i142_i_1_reg_59859_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i105_i105_i_i106_i_1_reg_59869_reg[7]' (FDE) to 'agg_tmp_i31_i_i105_i105_i105_i_i106_i_1_reg_59869_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i107_i107_i_i108_i_1_reg_59879_reg[7]' (FDE) to 'agg_tmp3_i33_i_i107_i107_i107_i_i108_i_1_reg_59879_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i65_i65_i65_i_i66_i_1_reg_59889_reg[8]' (FDE) to 'agg_tmp_i31_i31_i_i185_i_i186_i_i_1_reg_60149_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i67_i67_i_i68_i_1_reg_59899_reg[8]' (FDE) to 'agg_tmp_i31_i31_i_i185_i_i186_i_i_1_reg_60149_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i139_i139_i_i140_i_1_reg_59849_reg[8]' (FDE) to 'agg_tmp_i31_i31_i_i185_i_i186_i_i_1_reg_60149_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i141_i141_i_i142_i_1_reg_59859_reg[8]' (FDE) to 'agg_tmp_i31_i31_i_i185_i_i186_i_i_1_reg_60149_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i105_i105_i_i106_i_1_reg_59869_reg[8]' (FDE) to 'agg_tmp_i31_i31_i_i185_i_i186_i_i_1_reg_60149_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i107_i107_i_i108_i_1_reg_59879_reg[8]' (FDE) to 'agg_tmp_i31_i31_i_i185_i_i186_i_i_1_reg_60149_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i65_i65_i65_i_i66_i_1_reg_59889_reg[10]' (FDE) to 'agg_tmp_i31_i31_i_i185_i_i186_i_i_1_reg_60149_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i67_i67_i_i68_i_1_reg_59899_reg[10]' (FDE) to 'agg_tmp_i31_i31_i_i185_i_i186_i_i_1_reg_60149_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i139_i139_i_i140_i_1_reg_59849_reg[10]' (FDE) to 'agg_tmp_i31_i31_i_i185_i_i186_i_i_1_reg_60149_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i141_i141_i_i142_i_1_reg_59859_reg[10]' (FDE) to 'agg_tmp_i31_i31_i_i185_i_i186_i_i_1_reg_60149_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i105_i105_i_i106_i_1_reg_59869_reg[10]' (FDE) to 'agg_tmp_i31_i31_i_i185_i_i186_i_i_1_reg_60149_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i107_i107_i_i108_i_1_reg_59879_reg[10]' (FDE) to 'agg_tmp_i31_i31_i_i185_i_i186_i_i_1_reg_60149_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i65_i65_i65_i_i66_i_1_reg_59889_reg[11]' (FDE) to 'agg_tmp_i31_i31_i_i185_i_i186_i_i_1_reg_60149_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i67_i67_i_i68_i_1_reg_59899_reg[11]' (FDE) to 'agg_tmp_i31_i31_i_i185_i_i186_i_i_1_reg_60149_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i139_i139_i_i140_i_1_reg_59849_reg[11]' (FDE) to 'agg_tmp_i31_i31_i_i185_i_i186_i_i_1_reg_60149_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i141_i141_i_i142_i_1_reg_59859_reg[11]' (FDE) to 'agg_tmp_i31_i31_i_i185_i_i186_i_i_1_reg_60149_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i105_i105_i_i106_i_1_reg_59869_reg[11]' (FDE) to 'agg_tmp_i31_i31_i_i185_i_i186_i_i_1_reg_60149_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i107_i107_i_i108_i_1_reg_59879_reg[11]' (FDE) to 'agg_tmp_i31_i31_i_i185_i_i186_i_i_1_reg_60149_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i67_i67_i_i68_i_reg_59894_reg[9]' (FDE) to 'agg_tmp_i31_i31_i_i185_i_i186_i_i_1_reg_60149_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i107_i107_i_i108_i_reg_59874_reg[9]' (FDE) to 'agg_tmp_i31_i31_i_i185_i_i186_i_i_1_reg_60149_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i105_i105_i_i106_i_reg_59864_reg[9]' (FDE) to 'agg_tmp_i31_i31_i_i185_i_i186_i_i_1_reg_60149_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i65_i65_i65_i_i66_i_reg_59884_reg[9]' (FDE) to 'agg_tmp_i31_i31_i_i185_i_i186_i_i_1_reg_60149_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i141_i141_i_i142_i_reg_59854_reg[9]' (FDE) to 'agg_tmp_i31_i31_i_i185_i_i186_i_i_1_reg_60149_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i139_i139_i_i140_i_reg_59844_reg[9]' (FDE) to 'agg_tmp_i31_i31_i_i185_i_i186_i_i_1_reg_60149_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i_i575_i575_i_i_reg_58994_reg[9]' (FDE) to 'agg_tmp_i31_i31_i_i185_i_i186_i_i_1_reg_60149_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i_i533_i_i534_i_reg_59644_reg[9]' (FDE) to 'agg_tmp_i31_i31_i_i185_i_i186_i_i_1_reg_60149_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i_i533_i_i534_i_1_reg_59649_reg[2]' (FDE) to 'agg_tmp_i31_i31_i_i185_i_i186_i_i_1_reg_60149_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i_i533_i_i534_i_1_reg_59649_reg[3]' (FDE) to 'agg_tmp_i31_i31_i_i185_i_i186_i_i_1_reg_60149_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i_i533_i_i534_i_1_reg_59649_reg[4]' (FDE) to 'agg_tmp_i_i65_i_i_i533_i_i534_i_1_reg_59649_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i_i533_i_i534_i_1_reg_59649_reg[5]' (FDE) to 'agg_tmp_i31_i31_i_i185_i_i186_i_i_1_reg_60149_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i_i533_i_i534_i_1_reg_59649_reg[6]' (FDE) to 'agg_tmp_i31_i31_i_i185_i_i186_i_i_1_reg_60149_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i_i533_i_i534_i_1_reg_59649_reg[7]' (FDE) to 'agg_tmp_i_i65_i_i_i533_i_i534_i_1_reg_59649_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i_i533_i_i534_i_1_reg_59649_reg[8]' (FDE) to 'agg_tmp_i31_i31_i_i185_i_i186_i_i_1_reg_60149_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i_i533_i_i534_i_1_reg_59649_reg[10]' (FDE) to 'agg_tmp_i31_i31_i_i185_i_i186_i_i_1_reg_60149_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i_i533_i_i534_i_1_reg_59649_reg[11]' (FDE) to 'agg_tmp_i31_i31_i_i185_i_i186_i_i_1_reg_60149_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i_i_i535_i_i536_i_1_reg_59659_reg[2]' (FDE) to 'agg_tmp3_i_i67_i_i_i535_i_i536_i_1_reg_59659_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i_i_i535_i_i536_i_1_reg_59659_reg[3]' (FDE) to 'agg_tmp_i31_i31_i_i185_i_i186_i_i_1_reg_60149_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i_i_i535_i_i536_i_1_reg_59659_reg[4]' (FDE) to 'agg_tmp3_i_i67_i_i_i535_i_i536_i_1_reg_59659_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i_i_i535_i_i536_i_1_reg_59659_reg[5]' (FDE) to 'agg_tmp_i31_i31_i_i185_i_i186_i_i_1_reg_60149_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i_i_i535_i_i536_i_1_reg_59659_reg[6]' (FDE) to 'agg_tmp_i31_i31_i_i185_i_i186_i_i_1_reg_60149_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i_i_i535_i_i536_i_1_reg_59659_reg[7]' (FDE) to 'agg_tmp3_i_i67_i_i_i535_i_i536_i_1_reg_59659_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i_i_i535_i_i536_i_1_reg_59659_reg[8]' (FDE) to 'agg_tmp_i31_i31_i_i185_i_i186_i_i_1_reg_60149_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i_i_i535_i_i536_i_1_reg_59659_reg[10]' (FDE) to 'agg_tmp_i31_i31_i_i185_i_i186_i_i_1_reg_60149_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i_i_i535_i_i536_i_1_reg_59659_reg[11]' (FDE) to 'agg_tmp_i31_i31_i_i185_i_i186_i_i_1_reg_60149_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i_i32_i_i_i_1_reg_60389_reg[2]' (FDE) to 'agg_tmp_i31_i31_i_i185_i_i186_i_i_1_reg_60149_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i34_i_i_i_1_reg_60399_reg[2]' (FDE) to 'agg_tmp3_i33_i33_i33_i_i34_i_i_i_1_reg_60399_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i_i32_i_i_i_1_reg_60389_reg[3]' (FDE) to 'agg_tmp_i31_i31_i31_i_i32_i_i_i_1_reg_60389_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i34_i_i_i_1_reg_60399_reg[3]' (FDE) to 'agg_tmp3_i33_i33_i33_i_i34_i_i_i_1_reg_60399_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i_i32_i_i_i_1_reg_60389_reg[4]' (FDE) to 'agg_tmp_i31_i31_i31_i_i32_i_i_i_1_reg_60389_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i34_i_i_i_1_reg_60399_reg[4]' (FDE) to 'agg_tmp3_i33_i33_i33_i_i34_i_i_i_1_reg_60399_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i_i32_i_i_i_1_reg_60389_reg[5]' (FDE) to 'agg_tmp_i31_i31_i31_i_i32_i_i_i_1_reg_60389_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i34_i_i_i_1_reg_60399_reg[5]' (FDE) to 'agg_tmp3_i33_i33_i33_i_i34_i_i_i_1_reg_60399_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i_i32_i_i_i_1_reg_60389_reg[6]' (FDE) to 'agg_tmp_i31_i31_i_i185_i_i186_i_i_1_reg_60149_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i34_i_i_i_1_reg_60399_reg[6]' (FDE) to 'agg_tmp_i31_i31_i_i185_i_i186_i_i_1_reg_60149_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i_i32_i_i_i_1_reg_60389_reg[7]' (FDE) to 'agg_tmp_i31_i31_i31_i_i32_i_i_i_1_reg_60389_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i34_i_i_i_1_reg_60399_reg[7]' (FDE) to 'agg_tmp3_i33_i33_i33_i_i34_i_i_i_1_reg_60399_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i_i32_i_i_i_1_reg_60389_reg[8]' (FDE) to 'agg_tmp_i31_i31_i31_i_i32_i_i_i_1_reg_60389_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i34_i_i_i_1_reg_60399_reg[8]' (FDE) to 'agg_tmp3_i33_i33_i33_i_i34_i_i_i_1_reg_60399_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i_i32_i_i_i_1_reg_60389_reg[10]' (FDE) to 'agg_tmp_i31_i31_i_i185_i_i186_i_i_1_reg_60149_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i34_i_i_i_1_reg_60399_reg[10]' (FDE) to 'agg_tmp_i31_i31_i_i185_i_i186_i_i_1_reg_60149_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i_i32_i_i_i_1_reg_60389_reg[11]' (FDE) to 'agg_tmp_i31_i31_i_i185_i_i186_i_i_1_reg_60149_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i34_i_i_i_reg_60394_reg[9]' (FDE) to 'agg_tmp_i31_i31_i_i185_i_i186_i_i_1_reg_60149_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i34_i_i_i_1_reg_60399_reg[11]' (FDE) to 'agg_tmp_i31_i31_i_i185_i_i186_i_i_1_reg_60149_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i_i32_i_i_i_reg_60384_reg[9]' (FDE) to 'agg_tmp_i31_i31_i_i185_i_i186_i_i_1_reg_60149_reg[2]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i139_i_i_i454_i_i_reg_60004_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_21614_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i65_i_i_i533_i_i_i_reg_58414_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i627_i627_i_i_reg_60544_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i33_i33_i33_i33_i_i_i_i_reg_58374_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i65_i65_i_i66_i_i_i_reg_60364_reg[9] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i_i_i_i260_i_i_i_reg_60264_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_21650_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i313_i313_i_i_i_reg_60504_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_21626_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i_i_i_i1241_i_i_reg_58654_reg[9] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i65_i65_i_i_i1013_i_i_reg_58764_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i627_i_i628_i_reg_60594_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_21542_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i67_i_i_i_i_i_i_reg_58154_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i311_i_i_i946_i_1_reg_60579_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i_i_i259_i259_i_i_i_1_reg_58539_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i312_i_i_i_reg_60644_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i_i105_i_i106_i_i_i_reg_60344_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i33_i_i_i261_i_i_i_i_reg_58274_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_21554_reg[9] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i_i295_i295_i_i_i_reg_58524_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i33_i_i_i261_i_i262_i_i_reg_60114_reg[9] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:52 ; elapsed = 00:02:42 . Memory (MB): peak = 4081.656 ; gain = 1649.238 ; free physical = 346933 ; free virtual = 407730
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:10 ; elapsed = 00:03:01 . Memory (MB): peak = 4081.656 ; gain = 1649.238 ; free physical = 346899 ; free virtual = 407706
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_20_1_25_4_U0/agg_tmp_i_i65_i_i219_i219_i_i_i_1_reg_58559_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_20_1_25_4_U0/agg_tmp_i31_i31_i_i_i499_i_i_i_1_reg_58439_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_20_1_25_4_U0/agg_tmp_i_i65_i65_i_i_i_i_i_1_reg_58219_reg[8] )
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:15 ; elapsed = 00:03:06 . Memory (MB): peak = 4098.676 ; gain = 1666.258 ; free physical = 346779 ; free virtual = 407587
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:24 ; elapsed = 00:03:16 . Memory (MB): peak = 4104.707 ; gain = 1672.289 ; free physical = 347079 ; free virtual = 407481
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:24 ; elapsed = 00:03:16 . Memory (MB): peak = 4104.707 ; gain = 1672.289 ; free physical = 347079 ; free virtual = 407481
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:26 ; elapsed = 00:03:18 . Memory (MB): peak = 4104.707 ; gain = 1672.289 ; free physical = 347076 ; free virtual = 407477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:26 ; elapsed = 00:03:18 . Memory (MB): peak = 4104.707 ; gain = 1672.289 ; free physical = 347077 ; free virtual = 407478
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:47 ; elapsed = 00:03:39 . Memory (MB): peak = 4104.707 ; gain = 1672.289 ; free physical = 354220 ; free virtual = 413798
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:47 ; elapsed = 00:03:39 . Memory (MB): peak = 4104.707 ; gain = 1672.289 ; free physical = 354220 ; free virtual = 413799
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT1  |    27|
|3     |LUT2  |   816|
|4     |LUT3  |   785|
|5     |LUT4  |  7216|
|6     |LUT5  | 11192|
|7     |LUT6  |  9186|
|8     |MUXF7 |   106|
|9     |FDRE  | 14727|
|10    |FDSE  |    76|
|11    |IBUF  | 10004|
|12    |OBUF  |   278|
+------+------+------+

Report Instance Areas: 
+------+---------------------------------------------------------------------+--------------------------------------------------------------------------+------+
|      |Instance                                                             |Module                                                                    |Cells |
+------+---------------------------------------------------------------------+--------------------------------------------------------------------------+------+
|1     |top                                                                  |                                                                          | 54414|
|2     |  Block_entry24_proc_U0                                              |hls_dummy_Block_entry24_proc                                              |   225|
|3     |  sparse_arr_feat_reduce_out_10_U                                    |hls_dummy_fifo_w10_d2_S                                                   |    36|
|4     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_47                                       |    27|
|5     |  sparse_arr_feat_reduce_out_11_U                                    |hls_dummy_fifo_w10_d2_S_0                                                 |    37|
|6     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_46                                       |    27|
|7     |  sparse_arr_feat_reduce_out_12_U                                    |hls_dummy_fifo_w10_d2_S_1                                                 |    38|
|8     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_45                                       |    27|
|9     |  sparse_arr_feat_reduce_out_13_U                                    |hls_dummy_fifo_w10_d2_S_2                                                 |    38|
|10    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_44                                       |    27|
|11    |  sparse_arr_feat_reduce_out_14_U                                    |hls_dummy_fifo_w10_d2_S_3                                                 |    36|
|12    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_43                                       |    27|
|13    |  sparse_arr_feat_reduce_out_15_U                                    |hls_dummy_fifo_w10_d2_S_4                                                 |    40|
|14    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_42                                       |    27|
|15    |  sparse_arr_feat_reduce_out_16_U                                    |hls_dummy_fifo_w10_d2_S_5                                                 |    36|
|16    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_41                                       |    27|
|17    |  sparse_arr_feat_reduce_out_17_U                                    |hls_dummy_fifo_w10_d2_S_6                                                 |    38|
|18    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_40                                       |    27|
|19    |  sparse_arr_feat_reduce_out_18_U                                    |hls_dummy_fifo_w10_d2_S_7                                                 |    38|
|20    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_39                                       |    27|
|21    |  sparse_arr_feat_reduce_out_19_U                                    |hls_dummy_fifo_w10_d2_S_8                                                 |    36|
|22    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_38                                       |    27|
|23    |  sparse_arr_feat_reduce_out_1_U                                     |hls_dummy_fifo_w10_d2_S_9                                                 |    42|
|24    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_37                                       |    27|
|25    |  sparse_arr_feat_reduce_out_20_U                                    |hls_dummy_fifo_w10_d2_S_10                                                |    38|
|26    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_36                                       |    27|
|27    |  sparse_arr_feat_reduce_out_21_U                                    |hls_dummy_fifo_w10_d2_S_11                                                |    37|
|28    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_35                                       |    27|
|29    |  sparse_arr_feat_reduce_out_22_U                                    |hls_dummy_fifo_w10_d2_S_12                                                |    37|
|30    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_34                                       |    27|
|31    |  sparse_arr_feat_reduce_out_23_U                                    |hls_dummy_fifo_w10_d2_S_13                                                |    37|
|32    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_33                                       |    27|
|33    |  sparse_arr_feat_reduce_out_24_U                                    |hls_dummy_fifo_w10_d2_S_14                                                |    37|
|34    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_32                                       |    27|
|35    |  sparse_arr_feat_reduce_out_2_U                                     |hls_dummy_fifo_w10_d2_S_15                                                |    36|
|36    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_31                                       |    27|
|37    |  sparse_arr_feat_reduce_out_3_U                                     |hls_dummy_fifo_w10_d2_S_16                                                |    37|
|38    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_30                                       |    27|
|39    |  sparse_arr_feat_reduce_out_4_U                                     |hls_dummy_fifo_w10_d2_S_17                                                |    37|
|40    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_29                                       |    27|
|41    |  sparse_arr_feat_reduce_out_5_U                                     |hls_dummy_fifo_w10_d2_S_18                                                |    38|
|42    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_28                                       |    27|
|43    |  sparse_arr_feat_reduce_out_6_U                                     |hls_dummy_fifo_w10_d2_S_19                                                |    37|
|44    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_27                                       |    27|
|45    |  sparse_arr_feat_reduce_out_7_U                                     |hls_dummy_fifo_w10_d2_S_20                                                |    37|
|46    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_26                                       |    27|
|47    |  sparse_arr_feat_reduce_out_8_U                                     |hls_dummy_fifo_w10_d2_S_21                                                |    36|
|48    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_25                                       |    27|
|49    |  sparse_arr_feat_reduce_out_9_U                                     |hls_dummy_fifo_w10_d2_S_22                                                |    37|
|50    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_24                                       |    27|
|51    |  sparse_arr_feat_reduce_out_U                                       |hls_dummy_fifo_w10_d2_S_23                                                |    37|
|52    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg                                          |    27|
|53    |  sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_20_1_25_4_U0 |hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_20_1_25_4 | 42947|
+------+---------------------------------------------------------------------+--------------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:47 ; elapsed = 00:03:39 . Memory (MB): peak = 4104.707 ; gain = 1672.289 ; free physical = 354220 ; free virtual = 413799
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:50 ; elapsed = 00:03:44 . Memory (MB): peak = 4108.617 ; gain = 1676.199 ; free physical = 367680 ; free virtual = 427271
Synthesis Optimization Complete : Time (s): cpu = 00:01:50 ; elapsed = 00:03:44 . Memory (MB): peak = 4108.617 ; gain = 1676.199 ; free physical = 367687 ; free virtual = 427268
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.4 . Memory (MB): peak = 4119.645 ; gain = 0.000 ; free physical = 367921 ; free virtual = 427502
INFO: [Netlist 29-17] Analyzing 10111 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4303.441 ; gain = 0.000 ; free physical = 367838 ; free virtual = 427419
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 10005 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 10004 instances

Synth Design complete | Checksum: d0d66016
INFO: [Common 17-83] Releasing license: Synthesis
158 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:04 ; elapsed = 00:03:59 . Memory (MB): peak = 4303.441 ; gain = 1894.891 ; free physical = 367884 ; free virtual = 427465
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 16886.920; main = 3437.505; forked = 13680.574
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 21988.559; main = 4303.445; forked = 17883.848
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4367.473 ; gain = 64.031 ; free physical = 367787 ; free virtual = 427367

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: e5725a6c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 4439.863 ; gain = 72.391 ; free physical = 367776 ; free virtual = 427357

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 1 inverters resulting in an inversion of 24 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 16305d0b4

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 4624.801 ; gain = 0.000 ; free physical = 367474 ; free virtual = 427055
INFO: [Opt 31-389] Phase Retarget created 2 cells and removed 3 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 15554b742

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 4624.801 ; gain = 0.000 ; free physical = 367468 ; free virtual = 427049
INFO: [Opt 31-389] Phase Constant propagation created 9 cells and removed 16 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1442eae18

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 4624.801 ; gain = 0.000 ; free physical = 367455 ; free virtual = 427046
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: f419f528

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 4624.801 ; gain = 0.000 ; free physical = 367453 ; free virtual = 427043
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 12b8ceaf0

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 4624.801 ; gain = 0.000 ; free physical = 367454 ; free virtual = 427044
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               2  |               3  |                                              0  |
|  Constant propagation         |               9  |              16  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 97cd9a4b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 4624.801 ; gain = 0.000 ; free physical = 367454 ; free virtual = 427045

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 97cd9a4b

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 4624.801 ; gain = 0.000 ; free physical = 367240 ; free virtual = 426831

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 97cd9a4b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4624.801 ; gain = 0.000 ; free physical = 367240 ; free virtual = 426830

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4624.801 ; gain = 0.000 ; free physical = 367240 ; free virtual = 426830
Ending Netlist Obfuscation Task | Checksum: 97cd9a4b

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4624.801 ; gain = 0.000 ; free physical = 367240 ; free virtual = 426830
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 4624.801 ; gain = 321.359 ; free physical = 367240 ; free virtual = 426830
# report_utilization -file vivado_synth.rpt -hierarchical -hierarchical_depth 1
INFO: [Common 17-206] Exiting Vivado at Mon Jul  7 04:07:06 2025...
