{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1497364468586 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1497364468587 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 13 11:34:28 2017 " "Processing started: Tue Jun 13 11:34:28 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1497364468587 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497364468587 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Kmeans_CalcCentroidModule -c Kmeans_CalcCentroidModule " "Command: quartus_map --read_settings_files=on --write_settings_files=off Kmeans_CalcCentroidModule -c Kmeans_CalcCentroidModule" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497364468588 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1497364468892 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1497364468892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_ControlCalcCentroid/Kmeans_ControlCalcCentroid.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_ControlCalcCentroid/Kmeans_ControlCalcCentroid.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Kmeans_ControlCalcCentroid-arch " "Found design unit 1: Kmeans_ControlCalcCentroid-arch" {  } { { "../Kmeans_ControlCalcCentroid/Kmeans_ControlCalcCentroid.vhd" "" { Text "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_ControlCalcCentroid/Kmeans_ControlCalcCentroid.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497364480899 ""} { "Info" "ISGN_ENTITY_NAME" "1 Kmeans_ControlCalcCentroid " "Found entity 1: Kmeans_ControlCalcCentroid" {  } { { "../Kmeans_ControlCalcCentroid/Kmeans_ControlCalcCentroid.vhd" "" { Text "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_ControlCalcCentroid/Kmeans_ControlCalcCentroid.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497364480899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497364480899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SumCentroidValues.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SumCentroidValues.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SumCentroidValues-arch " "Found design unit 1: SumCentroidValues-arch" {  } { { "SumCentroidValues.vhd" "" { Text "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_CalcCentroidModule/SumCentroidValues.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497364480900 ""} { "Info" "ISGN_ENTITY_NAME" "1 SumCentroidValues " "Found entity 1: SumCentroidValues" {  } { { "SumCentroidValues.vhd" "" { Text "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_CalcCentroidModule/SumCentroidValues.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497364480900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497364480900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Kmeans_CalcCentroidModule.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Kmeans_CalcCentroidModule.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Kmeans_CalcCentroidModule " "Found entity 1: Kmeans_CalcCentroidModule" {  } { { "Kmeans_CalcCentroidModule.bdf" "" { Schematic "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_CalcCentroidModule/Kmeans_CalcCentroidModule.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497364480900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497364480900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divider-SYN " "Found design unit 1: divider-SYN" {  } { { "Divider.vhd" "" { Text "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_CalcCentroidModule/Divider.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497364480901 ""} { "Info" "ISGN_ENTITY_NAME" "1 Divider " "Found entity 1: Divider" {  } { { "Divider.vhd" "" { Text "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_CalcCentroidModule/Divider.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497364480901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497364480901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DivValueFinal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DivValueFinal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DivValueFinal-arch " "Found design unit 1: DivValueFinal-arch" {  } { { "DivValueFinal.vhd" "" { Text "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_CalcCentroidModule/DivValueFinal.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497364480902 ""} { "Info" "ISGN_ENTITY_NAME" "1 DivValueFinal " "Found entity 1: DivValueFinal" {  } { { "DivValueFinal.vhd" "" { Text "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_CalcCentroidModule/DivValueFinal.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497364480902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497364480902 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Kmeans_CalcCentroidModule " "Elaborating entity \"Kmeans_CalcCentroidModule\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1497364480969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Kmeans_ControlCalcCentroid Kmeans_ControlCalcCentroid:inst3 " "Elaborating entity \"Kmeans_ControlCalcCentroid\" for hierarchy \"Kmeans_ControlCalcCentroid:inst3\"" {  } { { "Kmeans_CalcCentroidModule.bdf" "inst3" { Schematic "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_CalcCentroidModule/Kmeans_CalcCentroidModule.bdf" { { 160 168 576 432 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497364480982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SumCentroidValues SumCentroidValues:inst " "Elaborating entity \"SumCentroidValues\" for hierarchy \"SumCentroidValues:inst\"" {  } { { "Kmeans_CalcCentroidModule.bdf" "inst" { Schematic "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_CalcCentroidModule/Kmeans_CalcCentroidModule.bdf" { { 104 864 1160 216 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497364481437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DivValueFinal DivValueFinal:inst4 " "Elaborating entity \"DivValueFinal\" for hierarchy \"DivValueFinal:inst4\"" {  } { { "Kmeans_CalcCentroidModule.bdf" "inst4" { Schematic "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_CalcCentroidModule/Kmeans_CalcCentroidModule.bdf" { { 296 1248 1520 376 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497364481438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Divider Divider:inst1 " "Elaborating entity \"Divider\" for hierarchy \"Divider:inst1\"" {  } { { "Kmeans_CalcCentroidModule.bdf" "inst1" { Schematic "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_CalcCentroidModule/Kmeans_CalcCentroidModule.bdf" { { 256 920 1104 352 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497364481450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide Divider:inst1\|lpm_divide:lpm_divide_component " "Elaborating entity \"lpm_divide\" for hierarchy \"Divider:inst1\|lpm_divide:lpm_divide_component\"" {  } { { "Divider.vhd" "lpm_divide_component" { Text "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_CalcCentroidModule/Divider.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497364482005 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Divider:inst1\|lpm_divide:lpm_divide_component " "Elaborated megafunction instantiation \"Divider:inst1\|lpm_divide:lpm_divide_component\"" {  } { { "Divider.vhd" "" { Text "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_CalcCentroidModule/Divider.vhd" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497364482011 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Divider:inst1\|lpm_divide:lpm_divide_component " "Instantiated megafunction \"Divider:inst1\|lpm_divide:lpm_divide_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_drepresentation UNSIGNED " "Parameter \"lpm_drepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497364482011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint LPM_REMAINDERPOSITIVE=TRUE " "Parameter \"lpm_hint\" = \"LPM_REMAINDERPOSITIVE=TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497364482011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_nrepresentation UNSIGNED " "Parameter \"lpm_nrepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497364482011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DIVIDE " "Parameter \"lpm_type\" = \"LPM_DIVIDE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497364482011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthd 32 " "Parameter \"lpm_widthd\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497364482011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthn 32 " "Parameter \"lpm_widthn\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497364482011 ""}  } { { "Divider.vhd" "" { Text "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_CalcCentroidModule/Divider.vhd" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1497364482011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_q6q.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_q6q.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_q6q " "Found entity 1: lpm_divide_q6q" {  } { { "db/lpm_divide_q6q.tdf" "" { Text "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_CalcCentroidModule/db/lpm_divide_q6q.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497364482060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497364482060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide_q6q Divider:inst1\|lpm_divide:lpm_divide_component\|lpm_divide_q6q:auto_generated " "Elaborating entity \"lpm_divide_q6q\" for hierarchy \"Divider:inst1\|lpm_divide:lpm_divide_component\|lpm_divide_q6q:auto_generated\"" {  } { { "lpm_divide.tdf" "auto_generated" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_divide.tdf" 148 9 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497364482060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_CalcCentroidModule/db/sign_div_unsign_9nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497364482067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497364482067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_div_unsign_9nh Divider:inst1\|lpm_divide:lpm_divide_component\|lpm_divide_q6q:auto_generated\|sign_div_unsign_9nh:divider " "Elaborating entity \"sign_div_unsign_9nh\" for hierarchy \"Divider:inst1\|lpm_divide:lpm_divide_component\|lpm_divide_q6q:auto_generated\|sign_div_unsign_9nh:divider\"" {  } { { "db/lpm_divide_q6q.tdf" "divider" { Text "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_CalcCentroidModule/db/lpm_divide_q6q.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497364482067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_0ef.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_0ef.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_0ef " "Found entity 1: alt_u_div_0ef" {  } { { "db/alt_u_div_0ef.tdf" "" { Text "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_CalcCentroidModule/db/alt_u_div_0ef.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497364482154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497364482154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_u_div_0ef Divider:inst1\|lpm_divide:lpm_divide_component\|lpm_divide_q6q:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_0ef:divider " "Elaborating entity \"alt_u_div_0ef\" for hierarchy \"Divider:inst1\|lpm_divide:lpm_divide_component\|lpm_divide_q6q:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_0ef:divider\"" {  } { { "db/sign_div_unsign_9nh.tdf" "divider" { Text "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_CalcCentroidModule/db/sign_div_unsign_9nh.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497364482154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_1tc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_1tc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_1tc " "Found entity 1: add_sub_1tc" {  } { { "db/add_sub_1tc.tdf" "" { Text "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_CalcCentroidModule/db/add_sub_1tc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497364482393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497364482393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_1tc Divider:inst1\|lpm_divide:lpm_divide_component\|lpm_divide_q6q:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_0ef:divider\|add_sub_1tc:add_sub_0 " "Elaborating entity \"add_sub_1tc\" for hierarchy \"Divider:inst1\|lpm_divide:lpm_divide_component\|lpm_divide_q6q:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_0ef:divider\|add_sub_1tc:add_sub_0\"" {  } { { "db/alt_u_div_0ef.tdf" "add_sub_0" { Text "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_CalcCentroidModule/db/alt_u_div_0ef.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497364482394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_2tc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_2tc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_2tc " "Found entity 1: add_sub_2tc" {  } { { "db/add_sub_2tc.tdf" "" { Text "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_CalcCentroidModule/db/add_sub_2tc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497364482443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497364482443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_2tc Divider:inst1\|lpm_divide:lpm_divide_component\|lpm_divide_q6q:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_0ef:divider\|add_sub_2tc:add_sub_1 " "Elaborating entity \"add_sub_2tc\" for hierarchy \"Divider:inst1\|lpm_divide:lpm_divide_component\|lpm_divide_q6q:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_0ef:divider\|add_sub_2tc:add_sub_1\"" {  } { { "db/alt_u_div_0ef.tdf" "add_sub_1" { Text "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_CalcCentroidModule/db/alt_u_div_0ef.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497364482443 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Kmeans_ControlCalcCentroid:inst3\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Kmeans_ControlCalcCentroid:inst3\|Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult0" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1497364485438 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Kmeans_ControlCalcCentroid:inst3\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Kmeans_ControlCalcCentroid:inst3\|Mult1\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult1" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1497364485438 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1497364485438 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Kmeans_ControlCalcCentroid:inst3\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Kmeans_ControlCalcCentroid:inst3\|lpm_mult:Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497364485485 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Kmeans_ControlCalcCentroid:inst3\|lpm_mult:Mult0 " "Instantiated megafunction \"Kmeans_ControlCalcCentroid:inst3\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 3 " "Parameter \"LPM_WIDTHA\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497364485485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 14 " "Parameter \"LPM_WIDTHB\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497364485485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 17 " "Parameter \"LPM_WIDTHP\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497364485485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 17 " "Parameter \"LPM_WIDTHR\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497364485485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497364485485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497364485485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497364485485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497364485485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497364485485 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1497364485485 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Kmeans_ControlCalcCentroid:inst3\|lpm_mult:Mult0\|multcore:mult_core Kmeans_ControlCalcCentroid:inst3\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Kmeans_ControlCalcCentroid:inst3\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"Kmeans_ControlCalcCentroid:inst3\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 324 5 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497364485509 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Kmeans_ControlCalcCentroid:inst3\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder Kmeans_ControlCalcCentroid:inst3\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Kmeans_ControlCalcCentroid:inst3\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"Kmeans_ControlCalcCentroid:inst3\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/multcore.tdf" 283 8 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497364485519 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Kmeans_ControlCalcCentroid:inst3\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] Kmeans_ControlCalcCentroid:inst3\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Kmeans_ControlCalcCentroid:inst3\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"Kmeans_ControlCalcCentroid:inst3\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497364485537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ugh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ugh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ugh " "Found entity 1: add_sub_ugh" {  } { { "db/add_sub_ugh.tdf" "" { Text "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_CalcCentroidModule/db/add_sub_ugh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497364485584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497364485584 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Kmeans_ControlCalcCentroid:inst3\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add Kmeans_ControlCalcCentroid:inst3\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Kmeans_ControlCalcCentroid:inst3\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"Kmeans_ControlCalcCentroid:inst3\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497364485591 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Kmeans_ControlCalcCentroid:inst3\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] Kmeans_ControlCalcCentroid:inst3\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Kmeans_ControlCalcCentroid:inst3\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"Kmeans_ControlCalcCentroid:inst3\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497364485599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_vgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vgh " "Found entity 1: add_sub_vgh" {  } { { "db/add_sub_vgh.tdf" "" { Text "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_CalcCentroidModule/db/add_sub_vgh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497364485646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497364485646 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Kmeans_ControlCalcCentroid:inst3\|lpm_mult:Mult0\|altshift:external_latency_ffs Kmeans_ControlCalcCentroid:inst3\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Kmeans_ControlCalcCentroid:inst3\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"Kmeans_ControlCalcCentroid:inst3\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497364485655 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Kmeans_ControlCalcCentroid:inst3\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"Kmeans_ControlCalcCentroid:inst3\|lpm_mult:Mult1\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497364485677 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Kmeans_ControlCalcCentroid:inst3\|lpm_mult:Mult1 " "Instantiated megafunction \"Kmeans_ControlCalcCentroid:inst3\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 3 " "Parameter \"LPM_WIDTHA\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497364485677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497364485677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 13 " "Parameter \"LPM_WIDTHP\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497364485677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 13 " "Parameter \"LPM_WIDTHR\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497364485677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497364485677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497364485677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497364485677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497364485677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497364485677 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1497364485677 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Kmeans_ControlCalcCentroid:inst3\|lpm_mult:Mult1\|multcore:mult_core Kmeans_ControlCalcCentroid:inst3\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"Kmeans_ControlCalcCentroid:inst3\|lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"Kmeans_ControlCalcCentroid:inst3\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 324 5 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497364485689 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Kmeans_ControlCalcCentroid:inst3\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder Kmeans_ControlCalcCentroid:inst3\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"Kmeans_ControlCalcCentroid:inst3\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"Kmeans_ControlCalcCentroid:inst3\|lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/multcore.tdf" 283 8 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497364485693 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Kmeans_ControlCalcCentroid:inst3\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] Kmeans_ControlCalcCentroid:inst3\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"Kmeans_ControlCalcCentroid:inst3\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"Kmeans_ControlCalcCentroid:inst3\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497364485702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qgh " "Found entity 1: add_sub_qgh" {  } { { "db/add_sub_qgh.tdf" "" { Text "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_CalcCentroidModule/db/add_sub_qgh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497364485749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497364485749 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Kmeans_ControlCalcCentroid:inst3\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add Kmeans_ControlCalcCentroid:inst3\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"Kmeans_ControlCalcCentroid:inst3\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"Kmeans_ControlCalcCentroid:inst3\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497364485756 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Kmeans_ControlCalcCentroid:inst3\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] Kmeans_ControlCalcCentroid:inst3\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"Kmeans_ControlCalcCentroid:inst3\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"Kmeans_ControlCalcCentroid:inst3\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497364485764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_rgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_rgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_rgh " "Found entity 1: add_sub_rgh" {  } { { "db/add_sub_rgh.tdf" "" { Text "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_CalcCentroidModule/db/add_sub_rgh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497364485811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497364485811 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Kmeans_ControlCalcCentroid:inst3\|lpm_mult:Mult1\|altshift:external_latency_ffs Kmeans_ControlCalcCentroid:inst3\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"Kmeans_ControlCalcCentroid:inst3\|lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"Kmeans_ControlCalcCentroid:inst3\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497364485816 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Kmeans_ControlCalcCentroid:inst3\|lpm_mult:Mult0\|multcore:mult_core\|decoder_node\[2\]\[13\] " "Synthesized away node \"Kmeans_ControlCalcCentroid:inst3\|lpm_mult:Mult0\|multcore:mult_core\|decoder_node\[2\]\[13\]\"" {  } { { "multcore.tdf" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/multcore.tdf" 252 21 0 } } { "lpm_mult.tdf" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 324 5 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } } { "Kmeans_CalcCentroidModule.bdf" "" { Schematic "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_CalcCentroidModule/Kmeans_CalcCentroidModule.bdf" { { 160 168 576 432 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1497364485867 "|Kmeans_CalcCentroidModule|Kmeans_ControlCalcCentroid:inst3|lpm_mult:Mult0|multcore:mult_core|decoder_node[2][13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Kmeans_ControlCalcCentroid:inst3\|lpm_mult:Mult0\|multcore:mult_core\|decoder_node\[2\]\[12\] " "Synthesized away node \"Kmeans_ControlCalcCentroid:inst3\|lpm_mult:Mult0\|multcore:mult_core\|decoder_node\[2\]\[12\]\"" {  } { { "multcore.tdf" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/multcore.tdf" 252 21 0 } } { "lpm_mult.tdf" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 324 5 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } } { "Kmeans_CalcCentroidModule.bdf" "" { Schematic "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_CalcCentroidModule/Kmeans_CalcCentroidModule.bdf" { { 160 168 576 432 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1497364485867 "|Kmeans_CalcCentroidModule|Kmeans_ControlCalcCentroid:inst3|lpm_mult:Mult0|multcore:mult_core|decoder_node[2][12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Kmeans_ControlCalcCentroid:inst3\|lpm_mult:Mult0\|multcore:mult_core\|decoder_node\[1\]\[13\] " "Synthesized away node \"Kmeans_ControlCalcCentroid:inst3\|lpm_mult:Mult0\|multcore:mult_core\|decoder_node\[1\]\[13\]\"" {  } { { "multcore.tdf" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/multcore.tdf" 252 21 0 } } { "lpm_mult.tdf" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 324 5 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } } { "Kmeans_CalcCentroidModule.bdf" "" { Schematic "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_CalcCentroidModule/Kmeans_CalcCentroidModule.bdf" { { 160 168 576 432 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1497364485867 "|Kmeans_CalcCentroidModule|Kmeans_ControlCalcCentroid:inst3|lpm_mult:Mult0|multcore:mult_core|decoder_node[1][13]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1497364485867 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1497364485867 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "wr_RamB GND " "Pin \"wr_RamB\" is stuck at GND" {  } { { "Kmeans_CalcCentroidModule.bdf" "" { Schematic "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_CalcCentroidModule/Kmeans_CalcCentroidModule.bdf" { { 360 672 848 376 "wr_RamB" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497364488370 "|Kmeans_CalcCentroidModule|wr_RamB"} { "Warning" "WMLS_MLS_STUCK_PIN" "nex_state\[3\] GND " "Pin \"nex_state\[3\]\" is stuck at GND" {  } { { "Kmeans_CalcCentroidModule.bdf" "" { Schematic "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_CalcCentroidModule/Kmeans_CalcCentroidModule.bdf" { { 184 632 808 200 "nex_state\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497364488370 "|Kmeans_CalcCentroidModule|nex_state[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nex_state\[2\] VCC " "Pin \"nex_state\[2\]\" is stuck at VCC" {  } { { "Kmeans_CalcCentroidModule.bdf" "" { Schematic "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_CalcCentroidModule/Kmeans_CalcCentroidModule.bdf" { { 184 632 808 200 "nex_state\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497364488370 "|Kmeans_CalcCentroidModule|nex_state[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1497364488370 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1497364488609 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1497364494744 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497364494744 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "valueMap\[9\] " "No output dependent on input pin \"valueMap\[9\]\"" {  } { { "Kmeans_CalcCentroidModule.bdf" "" { Schematic "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_CalcCentroidModule/Kmeans_CalcCentroidModule.bdf" { { 360 -96 72 376 "valueMap" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1497364495167 "|Kmeans_CalcCentroidModule|valueMap[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "valueMap\[8\] " "No output dependent on input pin \"valueMap\[8\]\"" {  } { { "Kmeans_CalcCentroidModule.bdf" "" { Schematic "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_CalcCentroidModule/Kmeans_CalcCentroidModule.bdf" { { 360 -96 72 376 "valueMap" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1497364495167 "|Kmeans_CalcCentroidModule|valueMap[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "valueMap\[7\] " "No output dependent on input pin \"valueMap\[7\]\"" {  } { { "Kmeans_CalcCentroidModule.bdf" "" { Schematic "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_CalcCentroidModule/Kmeans_CalcCentroidModule.bdf" { { 360 -96 72 376 "valueMap" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1497364495167 "|Kmeans_CalcCentroidModule|valueMap[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "valueMap\[6\] " "No output dependent on input pin \"valueMap\[6\]\"" {  } { { "Kmeans_CalcCentroidModule.bdf" "" { Schematic "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_CalcCentroidModule/Kmeans_CalcCentroidModule.bdf" { { 360 -96 72 376 "valueMap" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1497364495167 "|Kmeans_CalcCentroidModule|valueMap[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "valueMap\[5\] " "No output dependent on input pin \"valueMap\[5\]\"" {  } { { "Kmeans_CalcCentroidModule.bdf" "" { Schematic "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_CalcCentroidModule/Kmeans_CalcCentroidModule.bdf" { { 360 -96 72 376 "valueMap" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1497364495167 "|Kmeans_CalcCentroidModule|valueMap[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "valueMap\[4\] " "No output dependent on input pin \"valueMap\[4\]\"" {  } { { "Kmeans_CalcCentroidModule.bdf" "" { Schematic "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_CalcCentroidModule/Kmeans_CalcCentroidModule.bdf" { { 360 -96 72 376 "valueMap" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1497364495167 "|Kmeans_CalcCentroidModule|valueMap[4]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1497364495167 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5075 " "Implemented 5075 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "119 " "Implemented 119 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1497364495167 ""} { "Info" "ICUT_CUT_TM_OPINS" "102 " "Implemented 102 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1497364495167 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4854 " "Implemented 4854 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1497364495167 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1497364495167 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1158 " "Peak virtual memory: 1158 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1497364495187 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 13 11:34:55 2017 " "Processing ended: Tue Jun 13 11:34:55 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1497364495187 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1497364495187 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:48 " "Total CPU time (on all processors): 00:00:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1497364495187 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1497364495187 ""}
