

================================================================
== Vitis HLS Report for 'cshake256_simple_absorb_clone_Pipeline_VITIS_LOOP_365_5'
================================================================
* Date:           Tue May 20 14:38:35 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.566 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       20|       20|  0.200 us|  0.200 us|   18|   18|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_365_5  |       18|       18|         3|          1|          1|    17|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     92|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     45|    -|
|Register         |        -|    -|      89|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      89|    137|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |i_278_fu_183_p2       |         +|   0|  0|  13|           5|           1|
    |icmp_ln365_fu_177_p2  |      icmp|   0|  0|  13|           5|           5|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    |xor_ln366_fu_249_p2   |       xor|   0|  0|  64|          64|          64|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  92|          75|          72|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|    5|         10|
    |i_248_fu_48              |   9|          2|    5|         10|
    |s_we0_local              |   9|          2|    8|         16|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   20|         40|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_248_fu_48                       |   5|   0|    5|          0|
    |i_reg_262                         |   5|   0|    5|          0|
    |s_addr_reg_272                    |   5|   0|    5|          0|
    |s_addr_reg_272_pp0_iter1_reg      |   5|   0|    5|          0|
    |s_load_reg_318                    |  64|   0|   64|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  89|   0|   89|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+---------------------------------------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |                      Source Object                      |    C Type    |
+---------------+-----+-----+------------+---------------------------------------------------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|  cshake256_simple_absorb.clone_Pipeline_VITIS_LOOP_365_5|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|  cshake256_simple_absorb.clone_Pipeline_VITIS_LOOP_365_5|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|  cshake256_simple_absorb.clone_Pipeline_VITIS_LOOP_365_5|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|  cshake256_simple_absorb.clone_Pipeline_VITIS_LOOP_365_5|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|  cshake256_simple_absorb.clone_Pipeline_VITIS_LOOP_365_5|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|  cshake256_simple_absorb.clone_Pipeline_VITIS_LOOP_365_5|  return value|
|t_address0     |  out|    6|   ap_memory|                                                        t|         array|
|t_ce0          |  out|    1|   ap_memory|                                                        t|         array|
|t_q0           |   in|    8|   ap_memory|                                                        t|         array|
|t_address1     |  out|    6|   ap_memory|                                                        t|         array|
|t_ce1          |  out|    1|   ap_memory|                                                        t|         array|
|t_q1           |   in|    8|   ap_memory|                                                        t|         array|
|t_60_address0  |  out|    6|   ap_memory|                                                     t_60|         array|
|t_60_ce0       |  out|    1|   ap_memory|                                                     t_60|         array|
|t_60_q0        |   in|    8|   ap_memory|                                                     t_60|         array|
|t_60_address1  |  out|    6|   ap_memory|                                                     t_60|         array|
|t_60_ce1       |  out|    1|   ap_memory|                                                     t_60|         array|
|t_60_q1        |   in|    8|   ap_memory|                                                     t_60|         array|
|t_61_address0  |  out|    6|   ap_memory|                                                     t_61|         array|
|t_61_ce0       |  out|    1|   ap_memory|                                                     t_61|         array|
|t_61_q0        |   in|    8|   ap_memory|                                                     t_61|         array|
|t_61_address1  |  out|    6|   ap_memory|                                                     t_61|         array|
|t_61_ce1       |  out|    1|   ap_memory|                                                     t_61|         array|
|t_61_q1        |   in|    8|   ap_memory|                                                     t_61|         array|
|t_62_address0  |  out|    6|   ap_memory|                                                     t_62|         array|
|t_62_ce0       |  out|    1|   ap_memory|                                                     t_62|         array|
|t_62_q0        |   in|    8|   ap_memory|                                                     t_62|         array|
|t_62_address1  |  out|    6|   ap_memory|                                                     t_62|         array|
|t_62_ce1       |  out|    1|   ap_memory|                                                     t_62|         array|
|t_62_q1        |   in|    8|   ap_memory|                                                     t_62|         array|
|s_address0     |  out|    5|   ap_memory|                                                        s|         array|
|s_ce0          |  out|    1|   ap_memory|                                                        s|         array|
|s_we0          |  out|    8|   ap_memory|                                                        s|         array|
|s_d0           |  out|   64|   ap_memory|                                                        s|         array|
|s_address1     |  out|    5|   ap_memory|                                                        s|         array|
|s_ce1          |  out|    1|   ap_memory|                                                        s|         array|
|s_q1           |   in|   64|   ap_memory|                                                        s|         array|
+---------------+-----+-----+------------+---------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.95>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i_248 = alloca i32 1" [src/sha3/fips202.c:346->src/sha3/fips202.c:545]   --->   Operation 6 'alloca' 'i_248' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i64 %s"   --->   Operation 7 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.58ns)   --->   "%store_ln346 = store i5 0, i5 %i_248" [src/sha3/fips202.c:346->src/sha3/fips202.c:545]   --->   Operation 8 'store' 'store_ln346' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc36.i"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = load i5 %i_248" [src/sha3/fips202.c:365->src/sha3/fips202.c:545]   --->   Operation 10 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.78ns)   --->   "%icmp_ln365 = icmp_eq  i5 %i, i5 17" [src/sha3/fips202.c:365->src/sha3/fips202.c:545]   --->   Operation 11 'icmp' 'icmp_ln365' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (1.78ns)   --->   "%i_278 = add i5 %i, i5 1" [src/sha3/fips202.c:365->src/sha3/fips202.c:545]   --->   Operation 12 'add' 'i_278' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln365 = br i1 %icmp_ln365, void %for.inc36.i.split, void %keccak_absorb.exit.exitStub" [src/sha3/fips202.c:365->src/sha3/fips202.c:545]   --->   Operation 13 'br' 'br_ln365' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i5 %i" [src/sha3/fips202.c:27->src/sha3/fips202.c:366->src/sha3/fips202.c:545]   --->   Operation 14 'zext' 'zext_ln27' <Predicate = (!icmp_ln365)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%s_addr = getelementptr i64 %s, i32 0, i32 %zext_ln27" [src/sha3/fips202.c:366->src/sha3/fips202.c:545]   --->   Operation 15 'getelementptr' 's_addr' <Predicate = (!icmp_ln365)> <Delay = 0.00>
ST_1 : Operation 16 [2/2] (3.25ns)   --->   "%s_load = load i5 %s_addr" [src/sha3/fips202.c:366->src/sha3/fips202.c:545]   --->   Operation 16 'load' 's_load' <Predicate = (!icmp_ln365)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln346 = store i5 %i_278, i5 %i_248" [src/sha3/fips202.c:346->src/sha3/fips202.c:545]   --->   Operation 17 'store' 'store_ln346' <Predicate = (!icmp_ln365)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %i, i1 0" [src/sha3/fips202.c:27->src/sha3/fips202.c:366->src/sha3/fips202.c:545]   --->   Operation 18 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln27_1 = zext i6 %shl_ln" [src/sha3/fips202.c:27->src/sha3/fips202.c:366->src/sha3/fips202.c:545]   --->   Operation 19 'zext' 'zext_ln27_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%t_addr = getelementptr i8 %t, i32 0, i32 %zext_ln27_1" [src/sha3/fips202.c:27->src/sha3/fips202.c:366->src/sha3/fips202.c:545]   --->   Operation 20 'getelementptr' 't_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [2/2] (2.32ns)   --->   "%t_load = load i6 %t_addr" [src/sha3/fips202.c:27->src/sha3/fips202.c:366->src/sha3/fips202.c:545]   --->   Operation 21 'load' 't_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 50> <RAM>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%t_60_addr = getelementptr i8 %t_60, i32 0, i32 %zext_ln27_1" [src/sha3/fips202.c:27->src/sha3/fips202.c:366->src/sha3/fips202.c:545]   --->   Operation 22 'getelementptr' 't_60_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [2/2] (2.32ns)   --->   "%t_60_load = load i6 %t_60_addr" [src/sha3/fips202.c:27->src/sha3/fips202.c:366->src/sha3/fips202.c:545]   --->   Operation 23 'load' 't_60_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 50> <RAM>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%t_61_addr = getelementptr i8 %t_61, i32 0, i32 %zext_ln27_1" [src/sha3/fips202.c:27->src/sha3/fips202.c:366->src/sha3/fips202.c:545]   --->   Operation 24 'getelementptr' 't_61_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [2/2] (2.32ns)   --->   "%t_61_load = load i6 %t_61_addr" [src/sha3/fips202.c:27->src/sha3/fips202.c:366->src/sha3/fips202.c:545]   --->   Operation 25 'load' 't_61_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 50> <RAM>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%t_62_addr = getelementptr i8 %t_62, i32 0, i32 %zext_ln27_1" [src/sha3/fips202.c:27->src/sha3/fips202.c:366->src/sha3/fips202.c:545]   --->   Operation 26 'getelementptr' 't_62_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [2/2] (2.32ns)   --->   "%t_62_load = load i6 %t_62_addr" [src/sha3/fips202.c:27->src/sha3/fips202.c:366->src/sha3/fips202.c:545]   --->   Operation 27 'load' 't_62_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 50> <RAM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%or_ln27 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %i, i1 1" [src/sha3/fips202.c:27->src/sha3/fips202.c:366->src/sha3/fips202.c:545]   --->   Operation 28 'bitconcatenate' 'or_ln27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln27_2 = zext i6 %or_ln27" [src/sha3/fips202.c:27->src/sha3/fips202.c:366->src/sha3/fips202.c:545]   --->   Operation 29 'zext' 'zext_ln27_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%t_addr_1 = getelementptr i8 %t, i32 0, i32 %zext_ln27_2" [src/sha3/fips202.c:27->src/sha3/fips202.c:366->src/sha3/fips202.c:545]   --->   Operation 30 'getelementptr' 't_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [2/2] (2.32ns)   --->   "%t_load_1 = load i6 %t_addr_1" [src/sha3/fips202.c:27->src/sha3/fips202.c:366->src/sha3/fips202.c:545]   --->   Operation 31 'load' 't_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 50> <RAM>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%t_60_addr_1 = getelementptr i8 %t_60, i32 0, i32 %zext_ln27_2" [src/sha3/fips202.c:27->src/sha3/fips202.c:366->src/sha3/fips202.c:545]   --->   Operation 32 'getelementptr' 't_60_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [2/2] (2.32ns)   --->   "%t_60_load_1 = load i6 %t_60_addr_1" [src/sha3/fips202.c:27->src/sha3/fips202.c:366->src/sha3/fips202.c:545]   --->   Operation 33 'load' 't_60_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 50> <RAM>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%t_61_addr_1 = getelementptr i8 %t_61, i32 0, i32 %zext_ln27_2" [src/sha3/fips202.c:27->src/sha3/fips202.c:366->src/sha3/fips202.c:545]   --->   Operation 34 'getelementptr' 't_61_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [2/2] (2.32ns)   --->   "%t_61_load_1 = load i6 %t_61_addr_1" [src/sha3/fips202.c:27->src/sha3/fips202.c:366->src/sha3/fips202.c:545]   --->   Operation 35 'load' 't_61_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 50> <RAM>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%t_62_addr_1 = getelementptr i8 %t_62, i32 0, i32 %zext_ln27_2" [src/sha3/fips202.c:27->src/sha3/fips202.c:366->src/sha3/fips202.c:545]   --->   Operation 36 'getelementptr' 't_62_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [2/2] (2.32ns)   --->   "%t_62_load_1 = load i6 %t_62_addr_1" [src/sha3/fips202.c:27->src/sha3/fips202.c:366->src/sha3/fips202.c:545]   --->   Operation 37 'load' 't_62_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 50> <RAM>
ST_2 : Operation 38 [1/2] ( I:3.25ns O:3.25ns )   --->   "%s_load = load i5 %s_addr" [src/sha3/fips202.c:366->src/sha3/fips202.c:545]   --->   Operation 38 'load' 's_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_2 : Operation 54 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 54 'ret' 'ret_ln0' <Predicate = (icmp_ln365)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 6.56>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%specpipeline_ln346 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44" [src/sha3/fips202.c:346->src/sha3/fips202.c:545]   --->   Operation 39 'specpipeline' 'specpipeline_ln346' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%speclooptripcount_ln346 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17" [src/sha3/fips202.c:346->src/sha3/fips202.c:545]   --->   Operation 40 'speclooptripcount' 'speclooptripcount_ln346' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln365 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25" [src/sha3/fips202.c:365->src/sha3/fips202.c:545]   --->   Operation 41 'specloopname' 'specloopname_ln365' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/2] ( I:2.32ns O:2.32ns )   --->   "%t_load = load i6 %t_addr" [src/sha3/fips202.c:27->src/sha3/fips202.c:366->src/sha3/fips202.c:545]   --->   Operation 42 'load' 't_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 50> <RAM>
ST_3 : Operation 43 [1/2] ( I:2.32ns O:2.32ns )   --->   "%t_60_load = load i6 %t_60_addr" [src/sha3/fips202.c:27->src/sha3/fips202.c:366->src/sha3/fips202.c:545]   --->   Operation 43 'load' 't_60_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 50> <RAM>
ST_3 : Operation 44 [1/2] ( I:2.32ns O:2.32ns )   --->   "%t_61_load = load i6 %t_61_addr" [src/sha3/fips202.c:27->src/sha3/fips202.c:366->src/sha3/fips202.c:545]   --->   Operation 44 'load' 't_61_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 50> <RAM>
ST_3 : Operation 45 [1/2] ( I:2.32ns O:2.32ns )   --->   "%t_62_load = load i6 %t_62_addr" [src/sha3/fips202.c:27->src/sha3/fips202.c:366->src/sha3/fips202.c:545]   --->   Operation 45 'load' 't_62_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 50> <RAM>
ST_3 : Operation 46 [1/2] ( I:2.32ns O:2.32ns )   --->   "%t_load_1 = load i6 %t_addr_1" [src/sha3/fips202.c:27->src/sha3/fips202.c:366->src/sha3/fips202.c:545]   --->   Operation 46 'load' 't_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 50> <RAM>
ST_3 : Operation 47 [1/2] ( I:2.32ns O:2.32ns )   --->   "%t_60_load_1 = load i6 %t_60_addr_1" [src/sha3/fips202.c:27->src/sha3/fips202.c:366->src/sha3/fips202.c:545]   --->   Operation 47 'load' 't_60_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 50> <RAM>
ST_3 : Operation 48 [1/2] ( I:2.32ns O:2.32ns )   --->   "%t_61_load_1 = load i6 %t_61_addr_1" [src/sha3/fips202.c:27->src/sha3/fips202.c:366->src/sha3/fips202.c:545]   --->   Operation 48 'load' 't_61_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 50> <RAM>
ST_3 : Operation 49 [1/2] ( I:2.32ns O:2.32ns )   --->   "%t_62_load_1 = load i6 %t_62_addr_1" [src/sha3/fips202.c:27->src/sha3/fips202.c:366->src/sha3/fips202.c:545]   --->   Operation 49 'load' 't_62_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 50> <RAM>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%or_ln366_6 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i8.i8.i8.i8.i8.i8.i8.i8, i8 %t_62_load_1, i8 %t_61_load_1, i8 %t_60_load_1, i8 %t_load_1, i8 %t_62_load, i8 %t_61_load, i8 %t_60_load, i8 %t_load" [src/sha3/fips202.c:366->src/sha3/fips202.c:545]   --->   Operation 50 'bitconcatenate' 'or_ln366_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.99ns)   --->   "%xor_ln366 = xor i64 %s_load, i64 %or_ln366_6" [src/sha3/fips202.c:366->src/sha3/fips202.c:545]   --->   Operation 51 'xor' 'xor_ln366' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln366 = store void @_ssdm_op_Write.bram.i64, i5 %s_addr, i64 %xor_ln366, i8 255" [src/sha3/fips202.c:366->src/sha3/fips202.c:545]   --->   Operation 52 'store' 'store_ln366' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln365 = br void %for.inc36.i" [src/sha3/fips202.c:365->src/sha3/fips202.c:545]   --->   Operation 53 'br' 'br_ln365' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ t]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ t_60]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ t_61]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ t_62]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ s]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_248                      (alloca                ) [ 0100]
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 0000]
store_ln346                (store                 ) [ 0000]
br_ln0                     (br                    ) [ 0000]
i                          (load                  ) [ 0110]
icmp_ln365                 (icmp                  ) [ 0110]
i_278                      (add                   ) [ 0000]
br_ln365                   (br                    ) [ 0000]
zext_ln27                  (zext                  ) [ 0000]
s_addr                     (getelementptr         ) [ 0111]
store_ln346                (store                 ) [ 0000]
shl_ln                     (bitconcatenate        ) [ 0000]
zext_ln27_1                (zext                  ) [ 0000]
t_addr                     (getelementptr         ) [ 0101]
t_60_addr                  (getelementptr         ) [ 0101]
t_61_addr                  (getelementptr         ) [ 0101]
t_62_addr                  (getelementptr         ) [ 0101]
or_ln27                    (bitconcatenate        ) [ 0000]
zext_ln27_2                (zext                  ) [ 0000]
t_addr_1                   (getelementptr         ) [ 0101]
t_60_addr_1                (getelementptr         ) [ 0101]
t_61_addr_1                (getelementptr         ) [ 0101]
t_62_addr_1                (getelementptr         ) [ 0101]
s_load                     (load                  ) [ 0101]
specpipeline_ln346         (specpipeline          ) [ 0000]
speclooptripcount_ln346    (speclooptripcount     ) [ 0000]
specloopname_ln365         (specloopname          ) [ 0000]
t_load                     (load                  ) [ 0000]
t_60_load                  (load                  ) [ 0000]
t_61_load                  (load                  ) [ 0000]
t_62_load                  (load                  ) [ 0000]
t_load_1                   (load                  ) [ 0000]
t_60_load_1                (load                  ) [ 0000]
t_61_load_1                (load                  ) [ 0000]
t_62_load_1                (load                  ) [ 0000]
or_ln366_6                 (bitconcatenate        ) [ 0000]
xor_ln366                  (xor                   ) [ 0000]
store_ln366                (store                 ) [ 0000]
br_ln365                   (br                    ) [ 0000]
ret_ln0                    (ret                   ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="t">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="t_60">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t_60"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="t_61">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t_61"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="t_62">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t_62"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="s">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_44"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i8.i8.i8.i8.i8.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.bram.i64"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="i_248_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_248/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="s_addr_gep_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="64" slack="0"/>
<pin id="54" dir="0" index="1" bw="1" slack="0"/>
<pin id="55" dir="0" index="2" bw="5" slack="0"/>
<pin id="56" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="s_addr/1 "/>
</bind>
</comp>

<comp id="59" class="1004" name="grp_access_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="5" slack="2"/>
<pin id="61" dir="0" index="1" bw="64" slack="0"/>
<pin id="62" dir="0" index="2" bw="0" slack="0"/>
<pin id="64" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="65" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="66" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="63" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="67" dir="1" index="7" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="s_load/1 store_ln366/3 "/>
</bind>
</comp>

<comp id="69" class="1004" name="t_addr_gep_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="8" slack="0"/>
<pin id="71" dir="0" index="1" bw="1" slack="0"/>
<pin id="72" dir="0" index="2" bw="6" slack="0"/>
<pin id="73" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr/2 "/>
</bind>
</comp>

<comp id="76" class="1004" name="grp_access_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="6" slack="0"/>
<pin id="78" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="79" dir="0" index="2" bw="0" slack="0"/>
<pin id="81" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="82" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="83" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="80" dir="1" index="3" bw="8" slack="0"/>
<pin id="84" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_load/2 t_load_1/2 "/>
</bind>
</comp>

<comp id="86" class="1004" name="t_60_addr_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="8" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="6" slack="0"/>
<pin id="90" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_60_addr/2 "/>
</bind>
</comp>

<comp id="93" class="1004" name="grp_access_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="6" slack="0"/>
<pin id="95" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="96" dir="0" index="2" bw="0" slack="0"/>
<pin id="98" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="99" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="100" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="3" bw="8" slack="0"/>
<pin id="101" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_60_load/2 t_60_load_1/2 "/>
</bind>
</comp>

<comp id="103" class="1004" name="t_61_addr_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="8" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="6" slack="0"/>
<pin id="107" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_61_addr/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_access_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="6" slack="0"/>
<pin id="112" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="113" dir="0" index="2" bw="0" slack="0"/>
<pin id="115" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="116" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="117" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="114" dir="1" index="3" bw="8" slack="0"/>
<pin id="118" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_61_load/2 t_61_load_1/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="t_62_addr_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="8" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="6" slack="0"/>
<pin id="124" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_62_addr/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="grp_access_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="6" slack="0"/>
<pin id="129" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="130" dir="0" index="2" bw="0" slack="0"/>
<pin id="132" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="133" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="134" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="3" bw="8" slack="0"/>
<pin id="135" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_62_load/2 t_62_load_1/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="t_addr_1_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="8" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="6" slack="0"/>
<pin id="141" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr_1/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="t_60_addr_1_gep_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="8" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="0" index="2" bw="6" slack="0"/>
<pin id="149" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_60_addr_1/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="t_61_addr_1_gep_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="8" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="0" index="2" bw="6" slack="0"/>
<pin id="157" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_61_addr_1/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="t_62_addr_1_gep_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="8" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="6" slack="0"/>
<pin id="165" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_62_addr_1/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="store_ln346_store_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="0"/>
<pin id="171" dir="0" index="1" bw="5" slack="0"/>
<pin id="172" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln346/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="i_load_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="5" slack="0"/>
<pin id="176" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="icmp_ln365_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="5" slack="0"/>
<pin id="179" dir="0" index="1" bw="5" slack="0"/>
<pin id="180" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln365/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="i_278_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="5" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_278/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="zext_ln27_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="5" slack="0"/>
<pin id="191" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="store_ln346_store_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="5" slack="0"/>
<pin id="196" dir="0" index="1" bw="5" slack="0"/>
<pin id="197" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln346/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="shl_ln_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="6" slack="0"/>
<pin id="201" dir="0" index="1" bw="5" slack="1"/>
<pin id="202" dir="0" index="2" bw="1" slack="0"/>
<pin id="203" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="zext_ln27_1_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="6" slack="0"/>
<pin id="208" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_1/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="or_ln27_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="6" slack="0"/>
<pin id="216" dir="0" index="1" bw="5" slack="1"/>
<pin id="217" dir="0" index="2" bw="1" slack="0"/>
<pin id="218" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln27/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="zext_ln27_2_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="6" slack="0"/>
<pin id="223" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_2/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="or_ln366_6_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="64" slack="0"/>
<pin id="231" dir="0" index="1" bw="8" slack="0"/>
<pin id="232" dir="0" index="2" bw="8" slack="0"/>
<pin id="233" dir="0" index="3" bw="8" slack="0"/>
<pin id="234" dir="0" index="4" bw="8" slack="0"/>
<pin id="235" dir="0" index="5" bw="8" slack="0"/>
<pin id="236" dir="0" index="6" bw="8" slack="0"/>
<pin id="237" dir="0" index="7" bw="8" slack="0"/>
<pin id="238" dir="0" index="8" bw="8" slack="0"/>
<pin id="239" dir="1" index="9" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln366_6/3 "/>
</bind>
</comp>

<comp id="249" class="1004" name="xor_ln366_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="64" slack="1"/>
<pin id="251" dir="0" index="1" bw="64" slack="0"/>
<pin id="252" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln366/3 "/>
</bind>
</comp>

<comp id="255" class="1005" name="i_248_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="5" slack="0"/>
<pin id="257" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_248 "/>
</bind>
</comp>

<comp id="262" class="1005" name="i_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="5" slack="1"/>
<pin id="264" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="268" class="1005" name="icmp_ln365_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="1"/>
<pin id="270" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln365 "/>
</bind>
</comp>

<comp id="272" class="1005" name="s_addr_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="5" slack="1"/>
<pin id="274" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="s_addr "/>
</bind>
</comp>

<comp id="278" class="1005" name="t_addr_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="6" slack="1"/>
<pin id="280" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="t_addr "/>
</bind>
</comp>

<comp id="283" class="1005" name="t_60_addr_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="6" slack="1"/>
<pin id="285" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="t_60_addr "/>
</bind>
</comp>

<comp id="288" class="1005" name="t_61_addr_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="6" slack="1"/>
<pin id="290" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="t_61_addr "/>
</bind>
</comp>

<comp id="293" class="1005" name="t_62_addr_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="6" slack="1"/>
<pin id="295" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="t_62_addr "/>
</bind>
</comp>

<comp id="298" class="1005" name="t_addr_1_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="6" slack="1"/>
<pin id="300" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="t_addr_1 "/>
</bind>
</comp>

<comp id="303" class="1005" name="t_60_addr_1_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="6" slack="1"/>
<pin id="305" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="t_60_addr_1 "/>
</bind>
</comp>

<comp id="308" class="1005" name="t_61_addr_1_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="6" slack="1"/>
<pin id="310" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="t_61_addr_1 "/>
</bind>
</comp>

<comp id="313" class="1005" name="t_62_addr_1_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="6" slack="1"/>
<pin id="315" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="t_62_addr_1 "/>
</bind>
</comp>

<comp id="318" class="1005" name="s_load_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="64" slack="1"/>
<pin id="320" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="s_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="10" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="57"><net_src comp="8" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="20" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="68"><net_src comp="52" pin="3"/><net_sink comp="59" pin=2"/></net>

<net id="74"><net_src comp="0" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="75"><net_src comp="20" pin="0"/><net_sink comp="69" pin=1"/></net>

<net id="85"><net_src comp="69" pin="3"/><net_sink comp="76" pin=2"/></net>

<net id="91"><net_src comp="2" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="20" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="102"><net_src comp="86" pin="3"/><net_sink comp="93" pin=2"/></net>

<net id="108"><net_src comp="4" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="20" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="119"><net_src comp="103" pin="3"/><net_sink comp="110" pin=2"/></net>

<net id="125"><net_src comp="6" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="20" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="136"><net_src comp="120" pin="3"/><net_sink comp="127" pin=2"/></net>

<net id="142"><net_src comp="0" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="20" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="144"><net_src comp="137" pin="3"/><net_sink comp="76" pin=0"/></net>

<net id="150"><net_src comp="2" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="20" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="152"><net_src comp="145" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="158"><net_src comp="4" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="20" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="160"><net_src comp="153" pin="3"/><net_sink comp="110" pin=0"/></net>

<net id="166"><net_src comp="6" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="20" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="168"><net_src comp="161" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="173"><net_src comp="14" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="181"><net_src comp="174" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="16" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="187"><net_src comp="174" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="18" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="192"><net_src comp="174" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="52" pin=2"/></net>

<net id="198"><net_src comp="183" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="204"><net_src comp="22" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="24" pin="0"/><net_sink comp="199" pin=2"/></net>

<net id="209"><net_src comp="199" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="69" pin=2"/></net>

<net id="211"><net_src comp="206" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="212"><net_src comp="206" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="213"><net_src comp="206" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="219"><net_src comp="22" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="26" pin="0"/><net_sink comp="214" pin=2"/></net>

<net id="224"><net_src comp="214" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="226"><net_src comp="221" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="227"><net_src comp="221" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="228"><net_src comp="221" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="240"><net_src comp="42" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="241"><net_src comp="127" pin="3"/><net_sink comp="229" pin=1"/></net>

<net id="242"><net_src comp="110" pin="3"/><net_sink comp="229" pin=2"/></net>

<net id="243"><net_src comp="93" pin="3"/><net_sink comp="229" pin=3"/></net>

<net id="244"><net_src comp="76" pin="3"/><net_sink comp="229" pin=4"/></net>

<net id="245"><net_src comp="127" pin="7"/><net_sink comp="229" pin=5"/></net>

<net id="246"><net_src comp="110" pin="7"/><net_sink comp="229" pin=6"/></net>

<net id="247"><net_src comp="93" pin="7"/><net_sink comp="229" pin=7"/></net>

<net id="248"><net_src comp="76" pin="7"/><net_sink comp="229" pin=8"/></net>

<net id="253"><net_src comp="229" pin="9"/><net_sink comp="249" pin=1"/></net>

<net id="254"><net_src comp="249" pin="2"/><net_sink comp="59" pin=1"/></net>

<net id="258"><net_src comp="48" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="260"><net_src comp="255" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="261"><net_src comp="255" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="265"><net_src comp="174" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="267"><net_src comp="262" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="271"><net_src comp="177" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="275"><net_src comp="52" pin="3"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="59" pin=2"/></net>

<net id="277"><net_src comp="272" pin="1"/><net_sink comp="59" pin=0"/></net>

<net id="281"><net_src comp="69" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="286"><net_src comp="86" pin="3"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="291"><net_src comp="103" pin="3"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="296"><net_src comp="120" pin="3"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="301"><net_src comp="137" pin="3"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="306"><net_src comp="145" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="311"><net_src comp="153" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="316"><net_src comp="161" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="321"><net_src comp="59" pin="7"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="249" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: s | {3 }
 - Input state : 
	Port: cshake256_simple_absorb.clone_Pipeline_VITIS_LOOP_365_5 : t | {2 3 }
	Port: cshake256_simple_absorb.clone_Pipeline_VITIS_LOOP_365_5 : t_60 | {2 3 }
	Port: cshake256_simple_absorb.clone_Pipeline_VITIS_LOOP_365_5 : t_61 | {2 3 }
	Port: cshake256_simple_absorb.clone_Pipeline_VITIS_LOOP_365_5 : t_62 | {2 3 }
	Port: cshake256_simple_absorb.clone_Pipeline_VITIS_LOOP_365_5 : s | {1 2 }
  - Chain level:
	State 1
		store_ln346 : 1
		i : 1
		icmp_ln365 : 2
		i_278 : 2
		br_ln365 : 3
		zext_ln27 : 2
		s_addr : 3
		s_load : 4
		store_ln346 : 3
	State 2
		zext_ln27_1 : 1
		t_addr : 2
		t_load : 3
		t_60_addr : 2
		t_60_load : 3
		t_61_addr : 2
		t_61_load : 3
		t_62_addr : 2
		t_62_load : 3
		zext_ln27_2 : 1
		t_addr_1 : 2
		t_load_1 : 3
		t_60_addr_1 : 2
		t_60_load_1 : 3
		t_61_addr_1 : 2
		t_61_load_1 : 3
		t_62_addr_1 : 2
		t_62_load_1 : 3
	State 3
		or_ln366_6 : 1
		xor_ln366 : 2
		store_ln366 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|
| Operation|   Functional Unit  |    FF   |   LUT   |
|----------|--------------------|---------|---------|
|    xor   |  xor_ln366_fu_249  |    0    |    64   |
|----------|--------------------|---------|---------|
|   icmp   |  icmp_ln365_fu_177 |    0    |    13   |
|----------|--------------------|---------|---------|
|    add   |    i_278_fu_183    |    0    |    13   |
|----------|--------------------|---------|---------|
|          |  zext_ln27_fu_189  |    0    |    0    |
|   zext   | zext_ln27_1_fu_206 |    0    |    0    |
|          | zext_ln27_2_fu_221 |    0    |    0    |
|----------|--------------------|---------|---------|
|          |    shl_ln_fu_199   |    0    |    0    |
|bitconcatenate|   or_ln27_fu_214   |    0    |    0    |
|          |  or_ln366_6_fu_229 |    0    |    0    |
|----------|--------------------|---------|---------|
|   Total  |                    |    0    |    90   |
|----------|--------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|   i_248_reg_255   |    5   |
|     i_reg_262     |    5   |
| icmp_ln365_reg_268|    1   |
|   s_addr_reg_272  |    5   |
|   s_load_reg_318  |   64   |
|t_60_addr_1_reg_303|    6   |
| t_60_addr_reg_283 |    6   |
|t_61_addr_1_reg_308|    6   |
| t_61_addr_reg_288 |    6   |
|t_62_addr_1_reg_313|    6   |
| t_62_addr_reg_293 |    6   |
|  t_addr_1_reg_298 |    6   |
|   t_addr_reg_278  |    6   |
+-------------------+--------+
|       Total       |   128  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
|  grp_access_fu_59 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
|  grp_access_fu_76 |  p0  |   2  |   6  |   12   ||    0    ||    9    |
|  grp_access_fu_76 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
|  grp_access_fu_93 |  p0  |   2  |   6  |   12   ||    0    ||    9    |
|  grp_access_fu_93 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
| grp_access_fu_110 |  p0  |   2  |   6  |   12   ||    0    ||    9    |
| grp_access_fu_110 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
| grp_access_fu_127 |  p0  |   2  |   6  |   12   ||    0    ||    9    |
| grp_access_fu_127 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   48   ||  14.292 ||    0    ||    81   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   90   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   14   |    0   |   81   |
|  Register |    -   |   128  |    -   |
+-----------+--------+--------+--------+
|   Total   |   14   |   128  |   171  |
+-----------+--------+--------+--------+
