{"Source Block": ["hdl/projects/fmcomms2/kc705/system_top.v@218:228@HdlIdDef", "\n  wire            tdd_enable_s;\n  wire            gpio_enable;\n  wire            gpio_txnrx;\n  wire            enable_s;\n  wire            txnrx_s;\n\n  // default logic\n\n  assign ddr3_1_p = 2'b11;\n  assign ddr3_1_n = 3'b000;\n"], "Clone Blocks": [["hdl/projects/fmcomms2/kc705/system_top.v@216:226", "  wire            spi_mosi;\n  wire            spi_miso;\n\n  wire            tdd_enable_s;\n  wire            gpio_enable;\n  wire            gpio_txnrx;\n  wire            enable_s;\n  wire            txnrx_s;\n\n  // default logic\n\n"], ["hdl/projects/fmcomms2/zc702/system_top.v@192:202", "  wire            spi_udc_sclk;\n  wire            spi_udc_data;\n\n  wire            tdd_enable_s;\n  wire            gpio_enable;\n  wire            gpio_txnrx;\n  wire            enable_s;\n  wire            txnrx_s;\n\n  // internal logic\n\n"], ["hdl/projects/fmcomms2/vc707/system_top.v@208:218", "  wire            spi_miso;\n\n  wire            tdd_enable_s;\n  wire            gpio_enable;\n  wire            gpio_txnrx;\n  wire            enable_s;\n  wire            txnrx_s;\n\n  // default logic\n\n  assign fan_pwm = 1'b1;\n"], ["hdl/projects/fmcomms2/vc707/system_top.v@209:219", "\n  wire            tdd_enable_s;\n  wire            gpio_enable;\n  wire            gpio_txnrx;\n  wire            enable_s;\n  wire            txnrx_s;\n\n  // default logic\n\n  assign fan_pwm = 1'b1;\n  assign iic_rstn = 1'b1;\n"], ["hdl/projects/fmcomms2/zed/system_top.v@213:223", "  wire    [ 1:0]  iic_mux_sda_o_s;\n  wire            iic_mux_sda_t_s;\n\n  wire            tdd_enable_s;\n  wire            gpio_enable;\n  wire            gpio_txnrx;\n  wire            enable_s;\n  wire            txnrx_s;\n\n  // internal logic\n\n"], ["hdl/projects/fmcomms2/kc705/system_top.v@217:227", "  wire            spi_miso;\n\n  wire            tdd_enable_s;\n  wire            gpio_enable;\n  wire            gpio_txnrx;\n  wire            enable_s;\n  wire            txnrx_s;\n\n  // default logic\n\n  assign ddr3_1_p = 2'b11;\n"], ["hdl/projects/fmcomms2/vc707/system_top.v@207:217", "  wire            spi_mosi;\n  wire            spi_miso;\n\n  wire            tdd_enable_s;\n  wire            gpio_enable;\n  wire            gpio_txnrx;\n  wire            enable_s;\n  wire            txnrx_s;\n\n  // default logic\n\n"]], "Diff Content": {"Delete": [[223, "  wire            txnrx_s;\n"]], "Add": [[223, "  wire            tdd_sync_t;\n"], [223, "  wire            tdd_sync_o;\n"], [223, "  wire            tdd_sync_i;\n"]]}}