# compile vhdl design source files
vhdl xil_defaultlib  "../../../bit_say_signal.srcs/sources_1/new/bit_say_signal.vhd"
