version 3
C:/Xilinx/Shukri_Kursova_143610/top.vf
top
VERILOG
VERILOG
Test Bench.xwv
Clocked
-
-
1000000000
ns
GSR:false
PRLD:false
100000000
CLOCK_LIST_BEGIN
Clk
100000000
100000000
15000000
15000000
0
RISING
CLOCK_LIST_END
SIGNAL_LIST_BEGIN
D
Clk
FilterClk
Clk
LIGHT
Clk
Load
Clk
RESET
Clk
SIGNAL_LIST_END
SIGNALS_NOT_ON_DISPLAY
LIGHT_DIFF
SIGNALS_NOT_ON_DISPLAY_END
MARKER_LIST_BEGIN
MARKER_LIST_END
MEASURE_LIST_BEGIN
MEASURE_LIST_END
SIGNAL_ORDER_BEGIN
Clk
FilterClk
Load
RESET
D
LIGHT
SIGNAL_ORDER_END
-X-X-X-

