{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1771126712196 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1771126712197 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 14 19:38:32 2026 " "Processing started: Sat Feb 14 19:38:32 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1771126712197 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771126712197 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DP1 -c DP1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off DP1 -c DP1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771126712197 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1771126712274 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1771126712274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SourceCode/RCAN.vhd 3 1 " "Found 3 design units, including 1 entities, in source file SourceCode/RCAN.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RCAN-Baseline " "Found design unit 1: RCAN-Baseline" {  } { { "SourceCode/RCAN.vhd" "" { Text "/home/kanez/Useful/Spring 2026/ENSC 350/DP1/SourceCode/RCAN.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771126716051 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 RCAN-FastRipple " "Found design unit 2: RCAN-FastRipple" {  } { { "SourceCode/RCAN.vhd" "" { Text "/home/kanez/Useful/Spring 2026/ENSC 350/DP1/SourceCode/RCAN.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771126716051 ""} { "Info" "ISGN_ENTITY_NAME" "1 RCAN " "Found entity 1: RCAN" {  } { { "SourceCode/RCAN.vhd" "" { Text "/home/kanez/Useful/Spring 2026/ENSC 350/DP1/SourceCode/RCAN.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771126716051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771126716051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SourceCode/CSAN.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SourceCode/CSAN.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CSAN-LogicFuncCSAN " "Found design unit 1: CSAN-LogicFuncCSAN" {  } { { "SourceCode/CSAN.vhd" "" { Text "/home/kanez/Useful/Spring 2026/ENSC 350/DP1/SourceCode/CSAN.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771126716051 ""} { "Info" "ISGN_ENTITY_NAME" "1 CSAN " "Found entity 1: CSAN" {  } { { "SourceCode/CSAN.vhd" "" { Text "/home/kanez/Useful/Spring 2026/ENSC 350/DP1/SourceCode/CSAN.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771126716051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771126716051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SourceCode/Mux2cNb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SourceCode/Mux2cNb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux2cNb-LogicFuncMux2cNb " "Found design unit 1: Mux2cNb-LogicFuncMux2cNb" {  } { { "SourceCode/Mux2cNb.vhd" "" { Text "/home/kanez/Useful/Spring 2026/ENSC 350/DP1/SourceCode/Mux2cNb.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771126716051 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux2cNb " "Found entity 1: Mux2cNb" {  } { { "SourceCode/Mux2cNb.vhd" "" { Text "/home/kanez/Useful/Spring 2026/ENSC 350/DP1/SourceCode/Mux2cNb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771126716051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771126716051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SourceCode/Mux2c1b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SourceCode/Mux2c1b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux2c1b-LogicFunc " "Found design unit 1: Mux2c1b-LogicFunc" {  } { { "SourceCode/Mux2c1b.vhd" "" { Text "/home/kanez/Useful/Spring 2026/ENSC 350/DP1/SourceCode/Mux2c1b.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771126716052 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux2c1b " "Found entity 1: Mux2c1b" {  } { { "SourceCode/Mux2c1b.vhd" "" { Text "/home/kanez/Useful/Spring 2026/ENSC 350/DP1/SourceCode/Mux2c1b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771126716052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771126716052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SourceCode/FullAddr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SourceCode/FullAddr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FullAddr-behavioural " "Found design unit 1: FullAddr-behavioural" {  } { { "SourceCode/FullAddr.vhd" "" { Text "/home/kanez/Useful/Spring 2026/ENSC 350/DP1/SourceCode/FullAddr.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771126716052 ""} { "Info" "ISGN_ENTITY_NAME" "1 FullAddr " "Found entity 1: FullAddr" {  } { { "SourceCode/FullAddr.vhd" "" { Text "/home/kanez/Useful/Spring 2026/ENSC 350/DP1/SourceCode/FullAddr.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771126716052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771126716052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SourceCode/FA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SourceCode/FA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FA-LogicFuncFA " "Found design unit 1: FA-LogicFuncFA" {  } { { "SourceCode/FA.vhd" "" { Text "/home/kanez/Useful/Spring 2026/ENSC 350/DP1/SourceCode/FA.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771126716052 ""} { "Info" "ISGN_ENTITY_NAME" "1 FA " "Found entity 1: FA" {  } { { "SourceCode/FA.vhd" "" { Text "/home/kanez/Useful/Spring 2026/ENSC 350/DP1/SourceCode/FA.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771126716052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771126716052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SourceCode/Utils.vhd 2 0 " "Found 2 design units, including 0 entities, in source file SourceCode/Utils.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Utils " "Found design unit 1: Utils" {  } { { "SourceCode/Utils.vhd" "" { Text "/home/kanez/Useful/Spring 2026/ENSC 350/DP1/SourceCode/Utils.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771126716052 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Utils-body " "Found design unit 2: Utils-body" {  } { { "SourceCode/Utils.vhd" "" { Text "/home/kanez/Useful/Spring 2026/ENSC 350/DP1/SourceCode/Utils.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771126716052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771126716052 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CSAN " "Elaborating entity \"CSAN\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1771126716072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "CSAN CSAN:\\gen:left_half_upper A:logicfunccsan " "Elaborating entity \"CSAN\" using architecture \"A:logicfunccsan\" for hierarchy \"CSAN:\\gen:left_half_upper\"" {  } { { "SourceCode/CSAN.vhd" "\\gen:left_half_upper" { Text "/home/kanez/Useful/Spring 2026/ENSC 350/DP1/SourceCode/CSAN.vhd" 25 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771126716077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "CSAN CSAN:\\gen:left_half_upper\|CSAN:\\gen:left_half_upper A:logicfunccsan " "Elaborating entity \"CSAN\" using architecture \"A:logicfunccsan\" for hierarchy \"CSAN:\\gen:left_half_upper\|CSAN:\\gen:left_half_upper\"" {  } { { "SourceCode/CSAN.vhd" "\\gen:left_half_upper" { Text "/home/kanez/Useful/Spring 2026/ENSC 350/DP1/SourceCode/CSAN.vhd" 25 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771126716080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "CSAN CSAN:\\gen:left_half_upper\|CSAN:\\gen:left_half_upper\|CSAN:\\gen:left_half_upper A:logicfunccsan " "Elaborating entity \"CSAN\" using architecture \"A:logicfunccsan\" for hierarchy \"CSAN:\\gen:left_half_upper\|CSAN:\\gen:left_half_upper\|CSAN:\\gen:left_half_upper\"" {  } { { "SourceCode/CSAN.vhd" "\\gen:left_half_upper" { Text "/home/kanez/Useful/Spring 2026/ENSC 350/DP1/SourceCode/CSAN.vhd" 25 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771126716082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "CSAN CSAN:\\gen:left_half_upper\|CSAN:\\gen:left_half_upper\|CSAN:\\gen:left_half_upper\|CSAN:\\gen:left_half_upper A:logicfunccsan " "Elaborating entity \"CSAN\" using architecture \"A:logicfunccsan\" for hierarchy \"CSAN:\\gen:left_half_upper\|CSAN:\\gen:left_half_upper\|CSAN:\\gen:left_half_upper\|CSAN:\\gen:left_half_upper\"" {  } { { "SourceCode/CSAN.vhd" "\\gen:left_half_upper" { Text "/home/kanez/Useful/Spring 2026/ENSC 350/DP1/SourceCode/CSAN.vhd" 25 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771126716084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "CSAN CSAN:\\gen:left_half_upper\|CSAN:\\gen:left_half_upper\|CSAN:\\gen:left_half_upper\|CSAN:\\gen:left_half_upper\|CSAN:\\gen:left_half_upper A:logicfunccsan " "Elaborating entity \"CSAN\" using architecture \"A:logicfunccsan\" for hierarchy \"CSAN:\\gen:left_half_upper\|CSAN:\\gen:left_half_upper\|CSAN:\\gen:left_half_upper\|CSAN:\\gen:left_half_upper\|CSAN:\\gen:left_half_upper\"" {  } { { "SourceCode/CSAN.vhd" "\\gen:left_half_upper" { Text "/home/kanez/Useful/Spring 2026/ENSC 350/DP1/SourceCode/CSAN.vhd" 25 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771126716085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "CSAN CSAN:\\gen:left_half_upper\|CSAN:\\gen:left_half_upper\|CSAN:\\gen:left_half_upper\|CSAN:\\gen:left_half_upper\|CSAN:\\gen:left_half_upper\|CSAN:\\gen:left_half_upper A:logicfunccsan " "Elaborating entity \"CSAN\" using architecture \"A:logicfunccsan\" for hierarchy \"CSAN:\\gen:left_half_upper\|CSAN:\\gen:left_half_upper\|CSAN:\\gen:left_half_upper\|CSAN:\\gen:left_half_upper\|CSAN:\\gen:left_half_upper\|CSAN:\\gen:left_half_upper\"" {  } { { "SourceCode/CSAN.vhd" "\\gen:left_half_upper" { Text "/home/kanez/Useful/Spring 2026/ENSC 350/DP1/SourceCode/CSAN.vhd" 25 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771126716087 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "MuxResult CSAN.vhd(20) " "VHDL Signal Declaration warning at CSAN.vhd(20): used implicit default value for signal \"MuxResult\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "SourceCode/CSAN.vhd" "" { Text "/home/kanez/Useful/Spring 2026/ENSC 350/DP1/SourceCode/CSAN.vhd" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1771126716087 "|CSAN|CSAN:gen:left_half_upper|CSAN:gen:left_half_upper|CSAN:gen:left_half_upper|CSAN:gen:left_half_upper|CSAN:gen:left_half_upper|CSAN:gen:left_half_upper"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "Ovfl CSAN.vhd(64) " "Can't resolve multiple constant drivers for net \"Ovfl\" at CSAN.vhd(64)" {  } { { "SourceCode/CSAN.vhd" "" { Text "/home/kanez/Useful/Spring 2026/ENSC 350/DP1/SourceCode/CSAN.vhd" 64 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1771126716087 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "CSAN.vhd(72) " "Constant driver at CSAN.vhd(72)" {  } { { "SourceCode/CSAN.vhd" "" { Text "/home/kanez/Useful/Spring 2026/ENSC 350/DP1/SourceCode/CSAN.vhd" 72 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771126716087 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "CSAN:\\gen:left_half_upper\|CSAN:\\gen:left_half_upper\|CSAN:\\gen:left_half_upper\|CSAN:\\gen:left_half_upper\|CSAN:\\gen:left_half_upper\|CSAN:\\gen:left_half_upper " "Can't elaborate user hierarchy \"CSAN:\\gen:left_half_upper\|CSAN:\\gen:left_half_upper\|CSAN:\\gen:left_half_upper\|CSAN:\\gen:left_half_upper\|CSAN:\\gen:left_half_upper\|CSAN:\\gen:left_half_upper\"" {  } { { "SourceCode/CSAN.vhd" "\\gen:left_half_upper" { Text "/home/kanez/Useful/Spring 2026/ENSC 350/DP1/SourceCode/CSAN.vhd" 25 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771126716087 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "413 " "Peak virtual memory: 413 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1771126716126 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Feb 14 19:38:36 2026 " "Processing ended: Sat Feb 14 19:38:36 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1771126716126 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1771126716126 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1771126716126 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1771126716126 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1771126716196 ""}
