/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [3:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [8:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [19:0] celloutsig_0_19z;
  wire [18:0] celloutsig_0_1z;
  wire [21:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [40:0] celloutsig_0_24z;
  wire [6:0] celloutsig_0_25z;
  wire [2:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  reg [5:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [14:0] celloutsig_0_31z;
  wire [8:0] celloutsig_0_32z;
  wire [4:0] celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire [5:0] celloutsig_0_3z;
  wire [6:0] celloutsig_0_40z;
  wire celloutsig_0_46z;
  wire celloutsig_0_4z;
  wire [4:0] celloutsig_0_57z;
  wire celloutsig_0_5z;
  wire [5:0] celloutsig_0_66z;
  wire [12:0] celloutsig_0_67z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [23:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [18:0] celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [20:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [12:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  reg [4:0] celloutsig_1_8z;
  wire [13:0] celloutsig_1_9z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_39z = ~(celloutsig_0_38z[4] & celloutsig_0_16z);
  assign celloutsig_0_7z = ~(celloutsig_0_4z | celloutsig_0_3z[2]);
  assign celloutsig_1_13z = ~(celloutsig_1_0z[17] | celloutsig_1_3z);
  assign celloutsig_0_9z = ~(celloutsig_0_0z | in_data[94]);
  assign celloutsig_1_7z = ~celloutsig_1_1z[4];
  assign celloutsig_1_11z = ~celloutsig_1_5z;
  assign celloutsig_1_6z = ~((celloutsig_1_4z | celloutsig_1_4z) & celloutsig_1_4z);
  assign celloutsig_1_19z = ~((celloutsig_1_8z[4] | celloutsig_1_7z) & celloutsig_1_16z[15]);
  assign celloutsig_1_4z = ~((celloutsig_1_3z | celloutsig_1_2z) & (celloutsig_1_2z | celloutsig_1_0z[16]));
  assign celloutsig_0_12z = celloutsig_0_10z | celloutsig_0_6z;
  assign celloutsig_0_28z = celloutsig_0_6z | celloutsig_0_27z;
  always_ff @(negedge clkin_data[160], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _00_ <= 4'h0;
    else _00_ <= { in_data[15:14], celloutsig_0_7z, celloutsig_0_4z };
  assign celloutsig_0_3z = { celloutsig_0_1z[5:1], celloutsig_0_0z } / { 1'h1, in_data[77:73] };
  assign celloutsig_0_19z = { celloutsig_0_0z, celloutsig_0_1z } / { 1'h1, in_data[84:66] };
  assign celloutsig_1_5z = celloutsig_1_1z[11:3] == { in_data[171:167], celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_0_10z = celloutsig_0_3z[3:1] == celloutsig_0_2z[5:3];
  assign celloutsig_0_30z = celloutsig_0_2z[3:1] == celloutsig_0_26z;
  assign celloutsig_0_46z = { celloutsig_0_24z[37:28], celloutsig_0_18z, celloutsig_0_29z, celloutsig_0_14z, celloutsig_0_22z, celloutsig_0_28z, celloutsig_0_6z } >= { celloutsig_0_24z[26:12], celloutsig_0_10z };
  assign celloutsig_0_22z = celloutsig_0_1z[13:5] >= { celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_3z };
  assign celloutsig_0_29z = { celloutsig_0_19z[10:6], celloutsig_0_17z } >= { celloutsig_0_3z[5:1], celloutsig_0_10z };
  assign celloutsig_0_0z = in_data[51:49] > in_data[53:51];
  assign celloutsig_0_18z = ! _00_;
  assign celloutsig_0_4z = { celloutsig_0_1z[14:11], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_0z } || { celloutsig_0_1z[11:5], celloutsig_0_3z };
  assign celloutsig_0_14z = celloutsig_0_3z || { in_data[88:84], celloutsig_0_7z };
  assign celloutsig_0_16z = { celloutsig_0_5z, celloutsig_0_15z } || { celloutsig_0_15z, celloutsig_0_6z };
  assign celloutsig_0_17z = { celloutsig_0_1z[4:3], celloutsig_0_14z, celloutsig_0_9z, celloutsig_0_5z } || { celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_13z };
  assign celloutsig_0_27z = celloutsig_0_20z[11:6] || celloutsig_0_25z[5:0];
  assign celloutsig_0_67z = { in_data[84:77], celloutsig_0_9z, celloutsig_0_22z, celloutsig_0_22z, celloutsig_0_28z, celloutsig_0_46z } % { 1'h1, celloutsig_0_32z[6:0], celloutsig_0_57z };
  assign celloutsig_1_0z = in_data[139:121] % { 1'h1, in_data[139:122] };
  assign celloutsig_0_8z = { celloutsig_0_2z[4:3], celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_0z } % { 1'h1, in_data[44:31], celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_4z };
  assign celloutsig_0_20z = { celloutsig_0_1z[14:0], celloutsig_0_3z, celloutsig_0_18z } % { 1'h1, in_data[76:68], celloutsig_0_17z, celloutsig_0_10z, celloutsig_0_14z, celloutsig_0_15z };
  assign celloutsig_0_32z = { celloutsig_0_31z[8:1], celloutsig_0_18z } % { 1'h1, celloutsig_0_19z[14:8], celloutsig_0_29z };
  assign celloutsig_0_38z = celloutsig_0_31z[8:4] % { 1'h1, celloutsig_0_26z, celloutsig_0_12z };
  assign celloutsig_0_26z = _00_[2:0] % { 1'h1, _00_[2:1] };
  assign celloutsig_0_1z = - { in_data[67:50], celloutsig_0_0z };
  assign celloutsig_0_21z = { in_data[27:21], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_14z, celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_15z } !== { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_19z, celloutsig_0_5z, celloutsig_0_16z };
  assign celloutsig_1_1z = celloutsig_1_0z[15:3] | in_data[141:129];
  assign celloutsig_1_10z = { celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_7z } | celloutsig_1_0z[2:0];
  assign celloutsig_0_24z = { celloutsig_0_0z, celloutsig_0_23z, celloutsig_0_21z, celloutsig_0_1z, celloutsig_0_23z, celloutsig_0_23z, celloutsig_0_21z, celloutsig_0_3z, _00_, celloutsig_0_3z } | { celloutsig_0_8z[9:4], celloutsig_0_2z, celloutsig_0_18z, celloutsig_0_20z, celloutsig_0_14z, _00_, celloutsig_0_22z };
  assign celloutsig_1_3z = & in_data[149:134];
  assign celloutsig_1_15z = | { celloutsig_1_0z[18:14], celloutsig_1_13z, celloutsig_1_13z };
  assign celloutsig_0_6z = celloutsig_0_0z & celloutsig_0_2z[5];
  assign celloutsig_1_2z = celloutsig_1_1z[6] & celloutsig_1_1z[10];
  assign celloutsig_1_14z = celloutsig_1_4z & celloutsig_1_10z[1];
  assign celloutsig_1_18z = celloutsig_1_4z & celloutsig_1_3z;
  assign celloutsig_0_23z = | { celloutsig_0_18z, celloutsig_0_2z[4:2] };
  assign celloutsig_0_13z = ~^ { celloutsig_0_8z[13:1], celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_9z };
  assign celloutsig_0_5z = ^ celloutsig_0_1z[6:4];
  assign celloutsig_0_57z = { celloutsig_0_40z[1], celloutsig_0_10z, celloutsig_0_22z, celloutsig_0_28z, celloutsig_0_21z } <<< celloutsig_0_15z[7:3];
  assign celloutsig_0_31z = { celloutsig_0_1z[15:7], celloutsig_0_12z, celloutsig_0_17z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_27z } - { celloutsig_0_19z[10:0], _00_ };
  assign celloutsig_0_40z = { celloutsig_0_1z[18:14], celloutsig_0_27z, celloutsig_0_39z } ~^ { celloutsig_0_3z, celloutsig_0_4z };
  assign celloutsig_1_9z = { in_data[104:103], celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_8z } ~^ { in_data[109:103], celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_2z };
  assign celloutsig_0_15z = { celloutsig_0_8z[23:17], celloutsig_0_14z, celloutsig_0_9z } ~^ celloutsig_0_8z[8:0];
  assign celloutsig_0_25z = { celloutsig_0_0z, _00_, celloutsig_0_12z, celloutsig_0_10z } ~^ celloutsig_0_8z[23:17];
  assign celloutsig_0_66z = { in_data[2:0], celloutsig_0_28z, celloutsig_0_30z, celloutsig_0_13z } ^ { celloutsig_0_57z[4:1], celloutsig_0_39z, celloutsig_0_23z };
  assign celloutsig_1_16z = { celloutsig_1_15z, celloutsig_1_13z, celloutsig_1_6z, celloutsig_1_15z, celloutsig_1_14z, celloutsig_1_9z, celloutsig_1_2z, celloutsig_1_7z } ^ { celloutsig_1_3z, celloutsig_1_11z, celloutsig_1_0z };
  always_latch
    if (!clkin_data[128]) celloutsig_1_8z = 5'h00;
    else if (!clkin_data[64]) celloutsig_1_8z = celloutsig_1_1z[10:6];
  always_latch
    if (!clkin_data[96]) celloutsig_0_2z = 6'h00;
    else if (!clkin_data[32]) celloutsig_0_2z = in_data[11:6];
  assign { out_data[128], out_data[96], out_data[37:32], out_data[12:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_66z, celloutsig_0_67z };
endmodule
