// Seed: 2746458202
module module_0 (
    input supply0 id_0,
    output supply0 id_1,
    input wire id_2,
    output wire id_3
);
  always disable id_5;
  assign id_3 = 1;
endmodule
module module_1 (
    input  wire  id_0,
    inout  wand  id_1,
    input  wand  id_2,
    output logic id_3
);
  always @(posedge 1) begin
    id_3 <= 1;
  end
  module_0(
      id_2, id_1, id_0, id_1
  );
endmodule
module module_2 (
    output tri1  id_0,
    input  uwire id_1,
    input  wire  id_2
);
  supply1 id_4 = 1'b0;
  module_0(
      id_2, id_0, id_1, id_0
  );
  wire id_5;
  wire id_6;
  assign id_0 = 1 > 1;
endmodule
