Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Dec  3 14:47:46 2021
| Host         : archHome running 64-bit Arch Linux
| Command      : report_timing_summary -max_paths 10 -file hweval_adder_timing_summary_routed.rpt -pb hweval_adder_timing_summary_routed.pb -rpx hweval_adder_timing_summary_routed.rpx -warn_on_violation
| Design       : hweval_adder
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.142        0.000                      0                 6180        0.040        0.000                      0                 6180        4.500        0.000                       0                  4113  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
clk_gen  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_gen             1.142        0.000                      0                 6180        0.040        0.000                      0                 6180        4.500        0.000                       0                  4113  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_gen
  To Clock:  clk_gen

Setup :            0  Failing Endpoints,  Worst Slack        1.142ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.142ns  (required time - arrival time)
  Source:                 subtract_reg_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/genblk1[8].adder_i/S1_reg[82]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_gen rise@10.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        8.899ns  (logic 4.530ns (50.903%)  route 4.369ns (49.097%))
  Logic Levels:           22  (CARRY4=21 LUT3=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.411ns = ( 15.411 - 10.000 ) 
    Source Clock Delay      (SCD):    5.905ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.564     1.564 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     4.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.187 r  clk_IBUF_BUFG_inst/O
                         net (fo=4112, routed)        1.718     5.905    clk_IBUF_BUFG
    SLICE_X87Y87         FDRE                                         r  subtract_reg_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y87         FDRE (Prop_fdre_C_Q)         0.456     6.361 r  subtract_reg_rep__3/Q
                         net (fo=84, routed)          3.723    10.084    dut/genblk1[8].adder_i/subtract_reg_rep__3
    SLICE_X87Y60         LUT3 (Prop_lut3_I2_O)        0.124    10.208 r  dut/genblk1[8].adder_i/S0[7]_i_4__7/O
                         net (fo=1, routed)           0.000    10.208    dut/genblk1[8].adder_i/S0[7]_i_4__7_n_0
    SLICE_X87Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.758 r  dut/genblk1[8].adder_i/S0_reg[7]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    10.758    dut/genblk1[8].adder_i/S0_reg[7]_i_1__7_n_0
    SLICE_X87Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.872 r  dut/genblk1[8].adder_i/S0_reg[11]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    10.872    dut/genblk1[8].adder_i/S0_reg[11]_i_1__7_n_0
    SLICE_X87Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    11.128 r  dut/genblk1[8].adder_i/S0_reg[15]_i_1__7/O[2]
                         net (fo=2, routed)           0.637    11.765    dut/genblk1[8].adder_i/S0_reg[15]_i_1__7_n_5
    SLICE_X86Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.835    12.600 r  dut/genblk1[8].adder_i/S1_reg[16]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    12.600    dut/genblk1[8].adder_i/S1_reg[16]_i_1__7_n_0
    SLICE_X86Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.717 r  dut/genblk1[8].adder_i/S1_reg[20]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    12.717    dut/genblk1[8].adder_i/S1_reg[20]_i_1__7_n_0
    SLICE_X86Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.834 r  dut/genblk1[8].adder_i/S1_reg[24]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    12.834    dut/genblk1[8].adder_i/S1_reg[24]_i_1__7_n_0
    SLICE_X86Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.951 r  dut/genblk1[8].adder_i/S1_reg[28]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    12.951    dut/genblk1[8].adder_i/S1_reg[28]_i_1__7_n_0
    SLICE_X86Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.068 r  dut/genblk1[8].adder_i/S1_reg[32]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    13.068    dut/genblk1[8].adder_i/S1_reg[32]_i_1__7_n_0
    SLICE_X86Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.185 r  dut/genblk1[8].adder_i/S1_reg[36]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    13.185    dut/genblk1[8].adder_i/S1_reg[36]_i_1__7_n_0
    SLICE_X86Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.302 r  dut/genblk1[8].adder_i/S1_reg[40]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    13.302    dut/genblk1[8].adder_i/S1_reg[40]_i_1__7_n_0
    SLICE_X86Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.419 r  dut/genblk1[8].adder_i/S1_reg[44]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    13.419    dut/genblk1[8].adder_i/S1_reg[44]_i_1__7_n_0
    SLICE_X86Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.536 r  dut/genblk1[8].adder_i/S1_reg[48]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    13.536    dut/genblk1[8].adder_i/S1_reg[48]_i_1__7_n_0
    SLICE_X86Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.653 r  dut/genblk1[8].adder_i/S1_reg[52]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    13.653    dut/genblk1[8].adder_i/S1_reg[52]_i_1__7_n_0
    SLICE_X86Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.770 r  dut/genblk1[8].adder_i/S1_reg[56]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    13.770    dut/genblk1[8].adder_i/S1_reg[56]_i_1__7_n_0
    SLICE_X86Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.887 r  dut/genblk1[8].adder_i/S1_reg[60]_i_1__7/CO[3]
                         net (fo=1, routed)           0.009    13.896    dut/genblk1[8].adder_i/S1_reg[60]_i_1__7_n_0
    SLICE_X86Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.013 r  dut/genblk1[8].adder_i/S1_reg[64]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    14.013    dut/genblk1[8].adder_i/S1_reg[64]_i_1__7_n_0
    SLICE_X86Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.130 r  dut/genblk1[8].adder_i/S1_reg[68]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    14.130    dut/genblk1[8].adder_i/S1_reg[68]_i_1__7_n_0
    SLICE_X86Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.247 r  dut/genblk1[8].adder_i/S1_reg[72]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    14.247    dut/genblk1[8].adder_i/S1_reg[72]_i_1__7_n_0
    SLICE_X86Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.364 r  dut/genblk1[8].adder_i/S1_reg[76]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    14.364    dut/genblk1[8].adder_i/S1_reg[76]_i_1__7_n_0
    SLICE_X86Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.481 r  dut/genblk1[8].adder_i/S1_reg[80]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    14.481    dut/genblk1[8].adder_i/S1_reg[80]_i_1__7_n_0
    SLICE_X86Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.804 r  dut/genblk1[8].adder_i/S1_reg[83]_i_1__7/O[1]
                         net (fo=1, routed)           0.000    14.804    dut/genblk1[8].adder_i/S1_reg[83]_i_1__7_n_6
    SLICE_X86Y80         FDRE                                         r  dut/genblk1[8].adder_i/S1_reg[82]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)   10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.492    11.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.785    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.876 r  clk_IBUF_BUFG_inst/O
                         net (fo=4112, routed)        1.535    15.411    dut/genblk1[8].adder_i/clk_IBUF_BUFG
    SLICE_X86Y80         FDRE                                         r  dut/genblk1[8].adder_i/S1_reg[82]/C
                         clock pessimism              0.462    15.873    
                         clock uncertainty           -0.035    15.837    
    SLICE_X86Y80         FDRE (Setup_fdre_C_D)        0.109    15.946    dut/genblk1[8].adder_i/S1_reg[82]
  -------------------------------------------------------------------
                         required time                         15.946    
                         arrival time                         -14.804    
  -------------------------------------------------------------------
                         slack                                  1.142    

Slack (MET) :             1.150ns  (required time - arrival time)
  Source:                 subtract_reg_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/genblk1[8].adder_i/C1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_gen rise@10.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        8.891ns  (logic 4.522ns (50.859%)  route 4.369ns (49.141%))
  Logic Levels:           22  (CARRY4=21 LUT3=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.411ns = ( 15.411 - 10.000 ) 
    Source Clock Delay      (SCD):    5.905ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.564     1.564 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     4.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.187 r  clk_IBUF_BUFG_inst/O
                         net (fo=4112, routed)        1.718     5.905    clk_IBUF_BUFG
    SLICE_X87Y87         FDRE                                         r  subtract_reg_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y87         FDRE (Prop_fdre_C_Q)         0.456     6.361 r  subtract_reg_rep__3/Q
                         net (fo=84, routed)          3.723    10.084    dut/genblk1[8].adder_i/subtract_reg_rep__3
    SLICE_X87Y60         LUT3 (Prop_lut3_I2_O)        0.124    10.208 r  dut/genblk1[8].adder_i/S0[7]_i_4__7/O
                         net (fo=1, routed)           0.000    10.208    dut/genblk1[8].adder_i/S0[7]_i_4__7_n_0
    SLICE_X87Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.758 r  dut/genblk1[8].adder_i/S0_reg[7]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    10.758    dut/genblk1[8].adder_i/S0_reg[7]_i_1__7_n_0
    SLICE_X87Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.872 r  dut/genblk1[8].adder_i/S0_reg[11]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    10.872    dut/genblk1[8].adder_i/S0_reg[11]_i_1__7_n_0
    SLICE_X87Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    11.128 r  dut/genblk1[8].adder_i/S0_reg[15]_i_1__7/O[2]
                         net (fo=2, routed)           0.637    11.765    dut/genblk1[8].adder_i/S0_reg[15]_i_1__7_n_5
    SLICE_X86Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.835    12.600 r  dut/genblk1[8].adder_i/S1_reg[16]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    12.600    dut/genblk1[8].adder_i/S1_reg[16]_i_1__7_n_0
    SLICE_X86Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.717 r  dut/genblk1[8].adder_i/S1_reg[20]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    12.717    dut/genblk1[8].adder_i/S1_reg[20]_i_1__7_n_0
    SLICE_X86Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.834 r  dut/genblk1[8].adder_i/S1_reg[24]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    12.834    dut/genblk1[8].adder_i/S1_reg[24]_i_1__7_n_0
    SLICE_X86Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.951 r  dut/genblk1[8].adder_i/S1_reg[28]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    12.951    dut/genblk1[8].adder_i/S1_reg[28]_i_1__7_n_0
    SLICE_X86Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.068 r  dut/genblk1[8].adder_i/S1_reg[32]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    13.068    dut/genblk1[8].adder_i/S1_reg[32]_i_1__7_n_0
    SLICE_X86Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.185 r  dut/genblk1[8].adder_i/S1_reg[36]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    13.185    dut/genblk1[8].adder_i/S1_reg[36]_i_1__7_n_0
    SLICE_X86Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.302 r  dut/genblk1[8].adder_i/S1_reg[40]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    13.302    dut/genblk1[8].adder_i/S1_reg[40]_i_1__7_n_0
    SLICE_X86Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.419 r  dut/genblk1[8].adder_i/S1_reg[44]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    13.419    dut/genblk1[8].adder_i/S1_reg[44]_i_1__7_n_0
    SLICE_X86Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.536 r  dut/genblk1[8].adder_i/S1_reg[48]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    13.536    dut/genblk1[8].adder_i/S1_reg[48]_i_1__7_n_0
    SLICE_X86Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.653 r  dut/genblk1[8].adder_i/S1_reg[52]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    13.653    dut/genblk1[8].adder_i/S1_reg[52]_i_1__7_n_0
    SLICE_X86Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.770 r  dut/genblk1[8].adder_i/S1_reg[56]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    13.770    dut/genblk1[8].adder_i/S1_reg[56]_i_1__7_n_0
    SLICE_X86Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.887 r  dut/genblk1[8].adder_i/S1_reg[60]_i_1__7/CO[3]
                         net (fo=1, routed)           0.009    13.896    dut/genblk1[8].adder_i/S1_reg[60]_i_1__7_n_0
    SLICE_X86Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.013 r  dut/genblk1[8].adder_i/S1_reg[64]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    14.013    dut/genblk1[8].adder_i/S1_reg[64]_i_1__7_n_0
    SLICE_X86Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.130 r  dut/genblk1[8].adder_i/S1_reg[68]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    14.130    dut/genblk1[8].adder_i/S1_reg[68]_i_1__7_n_0
    SLICE_X86Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.247 r  dut/genblk1[8].adder_i/S1_reg[72]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    14.247    dut/genblk1[8].adder_i/S1_reg[72]_i_1__7_n_0
    SLICE_X86Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.364 r  dut/genblk1[8].adder_i/S1_reg[76]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    14.364    dut/genblk1[8].adder_i/S1_reg[76]_i_1__7_n_0
    SLICE_X86Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.481 r  dut/genblk1[8].adder_i/S1_reg[80]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    14.481    dut/genblk1[8].adder_i/S1_reg[80]_i_1__7_n_0
    SLICE_X86Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.796 r  dut/genblk1[8].adder_i/S1_reg[83]_i_1__7/O[3]
                         net (fo=1, routed)           0.000    14.796    dut/genblk1[8].adder_i/S1_reg[83]_i_1__7_n_4
    SLICE_X86Y80         FDRE                                         r  dut/genblk1[8].adder_i/C1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)   10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.492    11.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.785    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.876 r  clk_IBUF_BUFG_inst/O
                         net (fo=4112, routed)        1.535    15.411    dut/genblk1[8].adder_i/clk_IBUF_BUFG
    SLICE_X86Y80         FDRE                                         r  dut/genblk1[8].adder_i/C1_reg/C
                         clock pessimism              0.462    15.873    
                         clock uncertainty           -0.035    15.837    
    SLICE_X86Y80         FDRE (Setup_fdre_C_D)        0.109    15.946    dut/genblk1[8].adder_i/C1_reg
  -------------------------------------------------------------------
                         required time                         15.946    
                         arrival time                         -14.796    
  -------------------------------------------------------------------
                         slack                                  1.150    

Slack (MET) :             1.174ns  (required time - arrival time)
  Source:                 subtract_reg_rep__8/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/genblk1[1].adder_i/S1_reg[82]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_gen rise@10.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        8.928ns  (logic 4.548ns (50.941%)  route 4.380ns (49.059%))
  Logic Levels:           24  (CARRY4=23 LUT3=1)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.557ns = ( 15.557 - 10.000 ) 
    Source Clock Delay      (SCD):    5.907ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.564     1.564 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     4.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.187 r  clk_IBUF_BUFG_inst/O
                         net (fo=4112, routed)        1.720     5.907    clk_IBUF_BUFG
    SLICE_X88Y89         FDRE                                         r  subtract_reg_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y89         FDRE (Prop_fdre_C_Q)         0.419     6.326 r  subtract_reg_rep__8/Q
                         net (fo=126, routed)         3.773    10.099    dut/genblk1[1].adder_i/subtract_reg_rep__8
    SLICE_X111Y70        LUT3 (Prop_lut3_I2_O)        0.296    10.395 r  dut/genblk1[1].adder_i/S0[3]_i_3__0/O
                         net (fo=1, routed)           0.000    10.395    dut/genblk1[1].adder_i/S0[3]_i_3__0_n_0
    SLICE_X111Y70        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.793 r  dut/genblk1[1].adder_i/S0_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.793    dut/genblk1[1].adder_i/S0_reg[3]_i_1__0_n_0
    SLICE_X111Y71        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.907 r  dut/genblk1[1].adder_i/S0_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.907    dut/genblk1[1].adder_i/S0_reg[7]_i_1__0_n_0
    SLICE_X111Y72        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.021 r  dut/genblk1[1].adder_i/S0_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.021    dut/genblk1[1].adder_i/S0_reg[11]_i_1__0_n_0
    SLICE_X111Y73        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.135 r  dut/genblk1[1].adder_i/S0_reg[15]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.135    dut/genblk1[1].adder_i/S0_reg[15]_i_1__0_n_0
    SLICE_X111Y74        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.249 r  dut/genblk1[1].adder_i/S0_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.009    11.258    dut/genblk1[1].adder_i/S0_reg[19]_i_1__0_n_0
    SLICE_X111Y75        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.372 r  dut/genblk1[1].adder_i/S0_reg[23]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.372    dut/genblk1[1].adder_i/S0_reg[23]_i_1__0_n_0
    SLICE_X111Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.486 r  dut/genblk1[1].adder_i/S0_reg[27]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.486    dut/genblk1[1].adder_i/S0_reg[27]_i_1__0_n_0
    SLICE_X111Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.600 r  dut/genblk1[1].adder_i/S0_reg[31]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.600    dut/genblk1[1].adder_i/S0_reg[31]_i_1__0_n_0
    SLICE_X111Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.714 r  dut/genblk1[1].adder_i/S0_reg[35]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.714    dut/genblk1[1].adder_i/S0_reg[35]_i_1__0_n_0
    SLICE_X111Y79        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    11.949 r  dut/genblk1[1].adder_i/S0_reg[39]_i_1__0/O[0]
                         net (fo=2, routed)           0.598    12.547    dut/genblk1[1].adder_i/S0_reg[39]_i_1__0_n_7
    SLICE_X109Y78        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.700    13.247 r  dut/genblk1[1].adder_i/S1_reg[36]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.247    dut/genblk1[1].adder_i/S1_reg[36]_i_1__0_n_0
    SLICE_X109Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.361 r  dut/genblk1[1].adder_i/S1_reg[40]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.361    dut/genblk1[1].adder_i/S1_reg[40]_i_1__0_n_0
    SLICE_X109Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.475 r  dut/genblk1[1].adder_i/S1_reg[44]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.475    dut/genblk1[1].adder_i/S1_reg[44]_i_1__0_n_0
    SLICE_X109Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.589 r  dut/genblk1[1].adder_i/S1_reg[48]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.589    dut/genblk1[1].adder_i/S1_reg[48]_i_1__0_n_0
    SLICE_X109Y82        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.703 r  dut/genblk1[1].adder_i/S1_reg[52]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.703    dut/genblk1[1].adder_i/S1_reg[52]_i_1__0_n_0
    SLICE_X109Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.817 r  dut/genblk1[1].adder_i/S1_reg[56]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.817    dut/genblk1[1].adder_i/S1_reg[56]_i_1__0_n_0
    SLICE_X109Y84        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.931 r  dut/genblk1[1].adder_i/S1_reg[60]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.931    dut/genblk1[1].adder_i/S1_reg[60]_i_1__0_n_0
    SLICE_X109Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.045 r  dut/genblk1[1].adder_i/S1_reg[64]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.045    dut/genblk1[1].adder_i/S1_reg[64]_i_1__0_n_0
    SLICE_X109Y86        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.159 r  dut/genblk1[1].adder_i/S1_reg[68]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.159    dut/genblk1[1].adder_i/S1_reg[68]_i_1__0_n_0
    SLICE_X109Y87        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.273 r  dut/genblk1[1].adder_i/S1_reg[72]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.273    dut/genblk1[1].adder_i/S1_reg[72]_i_1__0_n_0
    SLICE_X109Y88        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.387 r  dut/genblk1[1].adder_i/S1_reg[76]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.387    dut/genblk1[1].adder_i/S1_reg[76]_i_1__0_n_0
    SLICE_X109Y89        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.501 r  dut/genblk1[1].adder_i/S1_reg[80]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.501    dut/genblk1[1].adder_i/S1_reg[80]_i_1__0_n_0
    SLICE_X109Y90        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.835 r  dut/genblk1[1].adder_i/S1_reg[83]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    14.835    dut/genblk1[1].adder_i/S1_reg[83]_i_1__0_n_6
    SLICE_X109Y90        FDRE                                         r  dut/genblk1[1].adder_i/S1_reg[82]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)   10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.492    11.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.785    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.876 r  clk_IBUF_BUFG_inst/O
                         net (fo=4112, routed)        1.681    15.557    dut/genblk1[1].adder_i/clk_IBUF_BUFG
    SLICE_X109Y90        FDRE                                         r  dut/genblk1[1].adder_i/S1_reg[82]/C
                         clock pessimism              0.425    15.982    
                         clock uncertainty           -0.035    15.946    
    SLICE_X109Y90        FDRE (Setup_fdre_C_D)        0.062    16.008    dut/genblk1[1].adder_i/S1_reg[82]
  -------------------------------------------------------------------
                         required time                         16.008    
                         arrival time                         -14.835    
  -------------------------------------------------------------------
                         slack                                  1.174    

Slack (MET) :             1.195ns  (required time - arrival time)
  Source:                 subtract_reg_rep__8/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/genblk1[1].adder_i/C1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_gen rise@10.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        8.907ns  (logic 4.527ns (50.825%)  route 4.380ns (49.175%))
  Logic Levels:           24  (CARRY4=23 LUT3=1)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.557ns = ( 15.557 - 10.000 ) 
    Source Clock Delay      (SCD):    5.907ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.564     1.564 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     4.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.187 r  clk_IBUF_BUFG_inst/O
                         net (fo=4112, routed)        1.720     5.907    clk_IBUF_BUFG
    SLICE_X88Y89         FDRE                                         r  subtract_reg_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y89         FDRE (Prop_fdre_C_Q)         0.419     6.326 r  subtract_reg_rep__8/Q
                         net (fo=126, routed)         3.773    10.099    dut/genblk1[1].adder_i/subtract_reg_rep__8
    SLICE_X111Y70        LUT3 (Prop_lut3_I2_O)        0.296    10.395 r  dut/genblk1[1].adder_i/S0[3]_i_3__0/O
                         net (fo=1, routed)           0.000    10.395    dut/genblk1[1].adder_i/S0[3]_i_3__0_n_0
    SLICE_X111Y70        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.793 r  dut/genblk1[1].adder_i/S0_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.793    dut/genblk1[1].adder_i/S0_reg[3]_i_1__0_n_0
    SLICE_X111Y71        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.907 r  dut/genblk1[1].adder_i/S0_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.907    dut/genblk1[1].adder_i/S0_reg[7]_i_1__0_n_0
    SLICE_X111Y72        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.021 r  dut/genblk1[1].adder_i/S0_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.021    dut/genblk1[1].adder_i/S0_reg[11]_i_1__0_n_0
    SLICE_X111Y73        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.135 r  dut/genblk1[1].adder_i/S0_reg[15]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.135    dut/genblk1[1].adder_i/S0_reg[15]_i_1__0_n_0
    SLICE_X111Y74        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.249 r  dut/genblk1[1].adder_i/S0_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.009    11.258    dut/genblk1[1].adder_i/S0_reg[19]_i_1__0_n_0
    SLICE_X111Y75        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.372 r  dut/genblk1[1].adder_i/S0_reg[23]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.372    dut/genblk1[1].adder_i/S0_reg[23]_i_1__0_n_0
    SLICE_X111Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.486 r  dut/genblk1[1].adder_i/S0_reg[27]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.486    dut/genblk1[1].adder_i/S0_reg[27]_i_1__0_n_0
    SLICE_X111Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.600 r  dut/genblk1[1].adder_i/S0_reg[31]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.600    dut/genblk1[1].adder_i/S0_reg[31]_i_1__0_n_0
    SLICE_X111Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.714 r  dut/genblk1[1].adder_i/S0_reg[35]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.714    dut/genblk1[1].adder_i/S0_reg[35]_i_1__0_n_0
    SLICE_X111Y79        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    11.949 r  dut/genblk1[1].adder_i/S0_reg[39]_i_1__0/O[0]
                         net (fo=2, routed)           0.598    12.547    dut/genblk1[1].adder_i/S0_reg[39]_i_1__0_n_7
    SLICE_X109Y78        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.700    13.247 r  dut/genblk1[1].adder_i/S1_reg[36]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.247    dut/genblk1[1].adder_i/S1_reg[36]_i_1__0_n_0
    SLICE_X109Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.361 r  dut/genblk1[1].adder_i/S1_reg[40]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.361    dut/genblk1[1].adder_i/S1_reg[40]_i_1__0_n_0
    SLICE_X109Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.475 r  dut/genblk1[1].adder_i/S1_reg[44]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.475    dut/genblk1[1].adder_i/S1_reg[44]_i_1__0_n_0
    SLICE_X109Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.589 r  dut/genblk1[1].adder_i/S1_reg[48]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.589    dut/genblk1[1].adder_i/S1_reg[48]_i_1__0_n_0
    SLICE_X109Y82        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.703 r  dut/genblk1[1].adder_i/S1_reg[52]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.703    dut/genblk1[1].adder_i/S1_reg[52]_i_1__0_n_0
    SLICE_X109Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.817 r  dut/genblk1[1].adder_i/S1_reg[56]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.817    dut/genblk1[1].adder_i/S1_reg[56]_i_1__0_n_0
    SLICE_X109Y84        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.931 r  dut/genblk1[1].adder_i/S1_reg[60]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.931    dut/genblk1[1].adder_i/S1_reg[60]_i_1__0_n_0
    SLICE_X109Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.045 r  dut/genblk1[1].adder_i/S1_reg[64]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.045    dut/genblk1[1].adder_i/S1_reg[64]_i_1__0_n_0
    SLICE_X109Y86        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.159 r  dut/genblk1[1].adder_i/S1_reg[68]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.159    dut/genblk1[1].adder_i/S1_reg[68]_i_1__0_n_0
    SLICE_X109Y87        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.273 r  dut/genblk1[1].adder_i/S1_reg[72]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.273    dut/genblk1[1].adder_i/S1_reg[72]_i_1__0_n_0
    SLICE_X109Y88        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.387 r  dut/genblk1[1].adder_i/S1_reg[76]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.387    dut/genblk1[1].adder_i/S1_reg[76]_i_1__0_n_0
    SLICE_X109Y89        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.501 r  dut/genblk1[1].adder_i/S1_reg[80]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.501    dut/genblk1[1].adder_i/S1_reg[80]_i_1__0_n_0
    SLICE_X109Y90        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.814 r  dut/genblk1[1].adder_i/S1_reg[83]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    14.814    dut/genblk1[1].adder_i/S1_reg[83]_i_1__0_n_4
    SLICE_X109Y90        FDRE                                         r  dut/genblk1[1].adder_i/C1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)   10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.492    11.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.785    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.876 r  clk_IBUF_BUFG_inst/O
                         net (fo=4112, routed)        1.681    15.557    dut/genblk1[1].adder_i/clk_IBUF_BUFG
    SLICE_X109Y90        FDRE                                         r  dut/genblk1[1].adder_i/C1_reg/C
                         clock pessimism              0.425    15.982    
                         clock uncertainty           -0.035    15.946    
    SLICE_X109Y90        FDRE (Setup_fdre_C_D)        0.062    16.008    dut/genblk1[1].adder_i/C1_reg
  -------------------------------------------------------------------
                         required time                         16.008    
                         arrival time                         -14.814    
  -------------------------------------------------------------------
                         slack                                  1.195    

Slack (MET) :             1.226ns  (required time - arrival time)
  Source:                 subtract_reg_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/genblk1[8].adder_i/S1_reg[83]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_gen rise@10.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        8.815ns  (logic 4.446ns (50.436%)  route 4.369ns (49.564%))
  Logic Levels:           22  (CARRY4=21 LUT3=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.411ns = ( 15.411 - 10.000 ) 
    Source Clock Delay      (SCD):    5.905ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.564     1.564 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     4.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.187 r  clk_IBUF_BUFG_inst/O
                         net (fo=4112, routed)        1.718     5.905    clk_IBUF_BUFG
    SLICE_X87Y87         FDRE                                         r  subtract_reg_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y87         FDRE (Prop_fdre_C_Q)         0.456     6.361 r  subtract_reg_rep__3/Q
                         net (fo=84, routed)          3.723    10.084    dut/genblk1[8].adder_i/subtract_reg_rep__3
    SLICE_X87Y60         LUT3 (Prop_lut3_I2_O)        0.124    10.208 r  dut/genblk1[8].adder_i/S0[7]_i_4__7/O
                         net (fo=1, routed)           0.000    10.208    dut/genblk1[8].adder_i/S0[7]_i_4__7_n_0
    SLICE_X87Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.758 r  dut/genblk1[8].adder_i/S0_reg[7]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    10.758    dut/genblk1[8].adder_i/S0_reg[7]_i_1__7_n_0
    SLICE_X87Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.872 r  dut/genblk1[8].adder_i/S0_reg[11]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    10.872    dut/genblk1[8].adder_i/S0_reg[11]_i_1__7_n_0
    SLICE_X87Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    11.128 r  dut/genblk1[8].adder_i/S0_reg[15]_i_1__7/O[2]
                         net (fo=2, routed)           0.637    11.765    dut/genblk1[8].adder_i/S0_reg[15]_i_1__7_n_5
    SLICE_X86Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.835    12.600 r  dut/genblk1[8].adder_i/S1_reg[16]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    12.600    dut/genblk1[8].adder_i/S1_reg[16]_i_1__7_n_0
    SLICE_X86Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.717 r  dut/genblk1[8].adder_i/S1_reg[20]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    12.717    dut/genblk1[8].adder_i/S1_reg[20]_i_1__7_n_0
    SLICE_X86Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.834 r  dut/genblk1[8].adder_i/S1_reg[24]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    12.834    dut/genblk1[8].adder_i/S1_reg[24]_i_1__7_n_0
    SLICE_X86Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.951 r  dut/genblk1[8].adder_i/S1_reg[28]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    12.951    dut/genblk1[8].adder_i/S1_reg[28]_i_1__7_n_0
    SLICE_X86Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.068 r  dut/genblk1[8].adder_i/S1_reg[32]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    13.068    dut/genblk1[8].adder_i/S1_reg[32]_i_1__7_n_0
    SLICE_X86Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.185 r  dut/genblk1[8].adder_i/S1_reg[36]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    13.185    dut/genblk1[8].adder_i/S1_reg[36]_i_1__7_n_0
    SLICE_X86Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.302 r  dut/genblk1[8].adder_i/S1_reg[40]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    13.302    dut/genblk1[8].adder_i/S1_reg[40]_i_1__7_n_0
    SLICE_X86Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.419 r  dut/genblk1[8].adder_i/S1_reg[44]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    13.419    dut/genblk1[8].adder_i/S1_reg[44]_i_1__7_n_0
    SLICE_X86Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.536 r  dut/genblk1[8].adder_i/S1_reg[48]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    13.536    dut/genblk1[8].adder_i/S1_reg[48]_i_1__7_n_0
    SLICE_X86Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.653 r  dut/genblk1[8].adder_i/S1_reg[52]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    13.653    dut/genblk1[8].adder_i/S1_reg[52]_i_1__7_n_0
    SLICE_X86Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.770 r  dut/genblk1[8].adder_i/S1_reg[56]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    13.770    dut/genblk1[8].adder_i/S1_reg[56]_i_1__7_n_0
    SLICE_X86Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.887 r  dut/genblk1[8].adder_i/S1_reg[60]_i_1__7/CO[3]
                         net (fo=1, routed)           0.009    13.896    dut/genblk1[8].adder_i/S1_reg[60]_i_1__7_n_0
    SLICE_X86Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.013 r  dut/genblk1[8].adder_i/S1_reg[64]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    14.013    dut/genblk1[8].adder_i/S1_reg[64]_i_1__7_n_0
    SLICE_X86Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.130 r  dut/genblk1[8].adder_i/S1_reg[68]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    14.130    dut/genblk1[8].adder_i/S1_reg[68]_i_1__7_n_0
    SLICE_X86Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.247 r  dut/genblk1[8].adder_i/S1_reg[72]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    14.247    dut/genblk1[8].adder_i/S1_reg[72]_i_1__7_n_0
    SLICE_X86Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.364 r  dut/genblk1[8].adder_i/S1_reg[76]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    14.364    dut/genblk1[8].adder_i/S1_reg[76]_i_1__7_n_0
    SLICE_X86Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.481 r  dut/genblk1[8].adder_i/S1_reg[80]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    14.481    dut/genblk1[8].adder_i/S1_reg[80]_i_1__7_n_0
    SLICE_X86Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.720 r  dut/genblk1[8].adder_i/S1_reg[83]_i_1__7/O[2]
                         net (fo=1, routed)           0.000    14.720    dut/genblk1[8].adder_i/S1_reg[83]_i_1__7_n_5
    SLICE_X86Y80         FDRE                                         r  dut/genblk1[8].adder_i/S1_reg[83]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)   10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.492    11.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.785    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.876 r  clk_IBUF_BUFG_inst/O
                         net (fo=4112, routed)        1.535    15.411    dut/genblk1[8].adder_i/clk_IBUF_BUFG
    SLICE_X86Y80         FDRE                                         r  dut/genblk1[8].adder_i/S1_reg[83]/C
                         clock pessimism              0.462    15.873    
                         clock uncertainty           -0.035    15.837    
    SLICE_X86Y80         FDRE (Setup_fdre_C_D)        0.109    15.946    dut/genblk1[8].adder_i/S1_reg[83]
  -------------------------------------------------------------------
                         required time                         15.946    
                         arrival time                         -14.720    
  -------------------------------------------------------------------
                         slack                                  1.226    

Slack (MET) :             1.246ns  (required time - arrival time)
  Source:                 subtract_reg_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/genblk1[8].adder_i/S1_reg[81]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_gen rise@10.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        8.795ns  (logic 4.426ns (50.323%)  route 4.369ns (49.677%))
  Logic Levels:           22  (CARRY4=21 LUT3=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.411ns = ( 15.411 - 10.000 ) 
    Source Clock Delay      (SCD):    5.905ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.564     1.564 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     4.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.187 r  clk_IBUF_BUFG_inst/O
                         net (fo=4112, routed)        1.718     5.905    clk_IBUF_BUFG
    SLICE_X87Y87         FDRE                                         r  subtract_reg_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y87         FDRE (Prop_fdre_C_Q)         0.456     6.361 r  subtract_reg_rep__3/Q
                         net (fo=84, routed)          3.723    10.084    dut/genblk1[8].adder_i/subtract_reg_rep__3
    SLICE_X87Y60         LUT3 (Prop_lut3_I2_O)        0.124    10.208 r  dut/genblk1[8].adder_i/S0[7]_i_4__7/O
                         net (fo=1, routed)           0.000    10.208    dut/genblk1[8].adder_i/S0[7]_i_4__7_n_0
    SLICE_X87Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.758 r  dut/genblk1[8].adder_i/S0_reg[7]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    10.758    dut/genblk1[8].adder_i/S0_reg[7]_i_1__7_n_0
    SLICE_X87Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.872 r  dut/genblk1[8].adder_i/S0_reg[11]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    10.872    dut/genblk1[8].adder_i/S0_reg[11]_i_1__7_n_0
    SLICE_X87Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    11.128 r  dut/genblk1[8].adder_i/S0_reg[15]_i_1__7/O[2]
                         net (fo=2, routed)           0.637    11.765    dut/genblk1[8].adder_i/S0_reg[15]_i_1__7_n_5
    SLICE_X86Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.835    12.600 r  dut/genblk1[8].adder_i/S1_reg[16]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    12.600    dut/genblk1[8].adder_i/S1_reg[16]_i_1__7_n_0
    SLICE_X86Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.717 r  dut/genblk1[8].adder_i/S1_reg[20]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    12.717    dut/genblk1[8].adder_i/S1_reg[20]_i_1__7_n_0
    SLICE_X86Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.834 r  dut/genblk1[8].adder_i/S1_reg[24]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    12.834    dut/genblk1[8].adder_i/S1_reg[24]_i_1__7_n_0
    SLICE_X86Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.951 r  dut/genblk1[8].adder_i/S1_reg[28]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    12.951    dut/genblk1[8].adder_i/S1_reg[28]_i_1__7_n_0
    SLICE_X86Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.068 r  dut/genblk1[8].adder_i/S1_reg[32]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    13.068    dut/genblk1[8].adder_i/S1_reg[32]_i_1__7_n_0
    SLICE_X86Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.185 r  dut/genblk1[8].adder_i/S1_reg[36]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    13.185    dut/genblk1[8].adder_i/S1_reg[36]_i_1__7_n_0
    SLICE_X86Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.302 r  dut/genblk1[8].adder_i/S1_reg[40]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    13.302    dut/genblk1[8].adder_i/S1_reg[40]_i_1__7_n_0
    SLICE_X86Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.419 r  dut/genblk1[8].adder_i/S1_reg[44]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    13.419    dut/genblk1[8].adder_i/S1_reg[44]_i_1__7_n_0
    SLICE_X86Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.536 r  dut/genblk1[8].adder_i/S1_reg[48]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    13.536    dut/genblk1[8].adder_i/S1_reg[48]_i_1__7_n_0
    SLICE_X86Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.653 r  dut/genblk1[8].adder_i/S1_reg[52]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    13.653    dut/genblk1[8].adder_i/S1_reg[52]_i_1__7_n_0
    SLICE_X86Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.770 r  dut/genblk1[8].adder_i/S1_reg[56]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    13.770    dut/genblk1[8].adder_i/S1_reg[56]_i_1__7_n_0
    SLICE_X86Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.887 r  dut/genblk1[8].adder_i/S1_reg[60]_i_1__7/CO[3]
                         net (fo=1, routed)           0.009    13.896    dut/genblk1[8].adder_i/S1_reg[60]_i_1__7_n_0
    SLICE_X86Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.013 r  dut/genblk1[8].adder_i/S1_reg[64]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    14.013    dut/genblk1[8].adder_i/S1_reg[64]_i_1__7_n_0
    SLICE_X86Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.130 r  dut/genblk1[8].adder_i/S1_reg[68]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    14.130    dut/genblk1[8].adder_i/S1_reg[68]_i_1__7_n_0
    SLICE_X86Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.247 r  dut/genblk1[8].adder_i/S1_reg[72]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    14.247    dut/genblk1[8].adder_i/S1_reg[72]_i_1__7_n_0
    SLICE_X86Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.364 r  dut/genblk1[8].adder_i/S1_reg[76]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    14.364    dut/genblk1[8].adder_i/S1_reg[76]_i_1__7_n_0
    SLICE_X86Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.481 r  dut/genblk1[8].adder_i/S1_reg[80]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    14.481    dut/genblk1[8].adder_i/S1_reg[80]_i_1__7_n_0
    SLICE_X86Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.700 r  dut/genblk1[8].adder_i/S1_reg[83]_i_1__7/O[0]
                         net (fo=1, routed)           0.000    14.700    dut/genblk1[8].adder_i/S1_reg[83]_i_1__7_n_7
    SLICE_X86Y80         FDRE                                         r  dut/genblk1[8].adder_i/S1_reg[81]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)   10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.492    11.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.785    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.876 r  clk_IBUF_BUFG_inst/O
                         net (fo=4112, routed)        1.535    15.411    dut/genblk1[8].adder_i/clk_IBUF_BUFG
    SLICE_X86Y80         FDRE                                         r  dut/genblk1[8].adder_i/S1_reg[81]/C
                         clock pessimism              0.462    15.873    
                         clock uncertainty           -0.035    15.837    
    SLICE_X86Y80         FDRE (Setup_fdre_C_D)        0.109    15.946    dut/genblk1[8].adder_i/S1_reg[81]
  -------------------------------------------------------------------
                         required time                         15.946    
                         arrival time                         -14.700    
  -------------------------------------------------------------------
                         slack                                  1.246    

Slack (MET) :             1.259ns  (required time - arrival time)
  Source:                 subtract_reg_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/genblk1[8].adder_i/S1_reg[78]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_gen rise@10.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        8.782ns  (logic 4.413ns (50.249%)  route 4.369ns (49.751%))
  Logic Levels:           21  (CARRY4=20 LUT3=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.411ns = ( 15.411 - 10.000 ) 
    Source Clock Delay      (SCD):    5.905ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.564     1.564 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     4.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.187 r  clk_IBUF_BUFG_inst/O
                         net (fo=4112, routed)        1.718     5.905    clk_IBUF_BUFG
    SLICE_X87Y87         FDRE                                         r  subtract_reg_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y87         FDRE (Prop_fdre_C_Q)         0.456     6.361 r  subtract_reg_rep__3/Q
                         net (fo=84, routed)          3.723    10.084    dut/genblk1[8].adder_i/subtract_reg_rep__3
    SLICE_X87Y60         LUT3 (Prop_lut3_I2_O)        0.124    10.208 r  dut/genblk1[8].adder_i/S0[7]_i_4__7/O
                         net (fo=1, routed)           0.000    10.208    dut/genblk1[8].adder_i/S0[7]_i_4__7_n_0
    SLICE_X87Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.758 r  dut/genblk1[8].adder_i/S0_reg[7]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    10.758    dut/genblk1[8].adder_i/S0_reg[7]_i_1__7_n_0
    SLICE_X87Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.872 r  dut/genblk1[8].adder_i/S0_reg[11]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    10.872    dut/genblk1[8].adder_i/S0_reg[11]_i_1__7_n_0
    SLICE_X87Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    11.128 r  dut/genblk1[8].adder_i/S0_reg[15]_i_1__7/O[2]
                         net (fo=2, routed)           0.637    11.765    dut/genblk1[8].adder_i/S0_reg[15]_i_1__7_n_5
    SLICE_X86Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.835    12.600 r  dut/genblk1[8].adder_i/S1_reg[16]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    12.600    dut/genblk1[8].adder_i/S1_reg[16]_i_1__7_n_0
    SLICE_X86Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.717 r  dut/genblk1[8].adder_i/S1_reg[20]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    12.717    dut/genblk1[8].adder_i/S1_reg[20]_i_1__7_n_0
    SLICE_X86Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.834 r  dut/genblk1[8].adder_i/S1_reg[24]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    12.834    dut/genblk1[8].adder_i/S1_reg[24]_i_1__7_n_0
    SLICE_X86Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.951 r  dut/genblk1[8].adder_i/S1_reg[28]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    12.951    dut/genblk1[8].adder_i/S1_reg[28]_i_1__7_n_0
    SLICE_X86Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.068 r  dut/genblk1[8].adder_i/S1_reg[32]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    13.068    dut/genblk1[8].adder_i/S1_reg[32]_i_1__7_n_0
    SLICE_X86Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.185 r  dut/genblk1[8].adder_i/S1_reg[36]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    13.185    dut/genblk1[8].adder_i/S1_reg[36]_i_1__7_n_0
    SLICE_X86Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.302 r  dut/genblk1[8].adder_i/S1_reg[40]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    13.302    dut/genblk1[8].adder_i/S1_reg[40]_i_1__7_n_0
    SLICE_X86Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.419 r  dut/genblk1[8].adder_i/S1_reg[44]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    13.419    dut/genblk1[8].adder_i/S1_reg[44]_i_1__7_n_0
    SLICE_X86Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.536 r  dut/genblk1[8].adder_i/S1_reg[48]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    13.536    dut/genblk1[8].adder_i/S1_reg[48]_i_1__7_n_0
    SLICE_X86Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.653 r  dut/genblk1[8].adder_i/S1_reg[52]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    13.653    dut/genblk1[8].adder_i/S1_reg[52]_i_1__7_n_0
    SLICE_X86Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.770 r  dut/genblk1[8].adder_i/S1_reg[56]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    13.770    dut/genblk1[8].adder_i/S1_reg[56]_i_1__7_n_0
    SLICE_X86Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.887 r  dut/genblk1[8].adder_i/S1_reg[60]_i_1__7/CO[3]
                         net (fo=1, routed)           0.009    13.896    dut/genblk1[8].adder_i/S1_reg[60]_i_1__7_n_0
    SLICE_X86Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.013 r  dut/genblk1[8].adder_i/S1_reg[64]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    14.013    dut/genblk1[8].adder_i/S1_reg[64]_i_1__7_n_0
    SLICE_X86Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.130 r  dut/genblk1[8].adder_i/S1_reg[68]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    14.130    dut/genblk1[8].adder_i/S1_reg[68]_i_1__7_n_0
    SLICE_X86Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.247 r  dut/genblk1[8].adder_i/S1_reg[72]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    14.247    dut/genblk1[8].adder_i/S1_reg[72]_i_1__7_n_0
    SLICE_X86Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.364 r  dut/genblk1[8].adder_i/S1_reg[76]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    14.364    dut/genblk1[8].adder_i/S1_reg[76]_i_1__7_n_0
    SLICE_X86Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.687 r  dut/genblk1[8].adder_i/S1_reg[80]_i_1__7/O[1]
                         net (fo=1, routed)           0.000    14.687    dut/genblk1[8].adder_i/S1_reg[80]_i_1__7_n_6
    SLICE_X86Y79         FDRE                                         r  dut/genblk1[8].adder_i/S1_reg[78]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)   10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.492    11.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.785    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.876 r  clk_IBUF_BUFG_inst/O
                         net (fo=4112, routed)        1.535    15.411    dut/genblk1[8].adder_i/clk_IBUF_BUFG
    SLICE_X86Y79         FDRE                                         r  dut/genblk1[8].adder_i/S1_reg[78]/C
                         clock pessimism              0.462    15.873    
                         clock uncertainty           -0.035    15.837    
    SLICE_X86Y79         FDRE (Setup_fdre_C_D)        0.109    15.946    dut/genblk1[8].adder_i/S1_reg[78]
  -------------------------------------------------------------------
                         required time                         15.946    
                         arrival time                         -14.687    
  -------------------------------------------------------------------
                         slack                                  1.259    

Slack (MET) :             1.267ns  (required time - arrival time)
  Source:                 subtract_reg_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/genblk1[8].adder_i/S1_reg[80]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_gen rise@10.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        8.774ns  (logic 4.405ns (50.204%)  route 4.369ns (49.796%))
  Logic Levels:           21  (CARRY4=20 LUT3=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.411ns = ( 15.411 - 10.000 ) 
    Source Clock Delay      (SCD):    5.905ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.564     1.564 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     4.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.187 r  clk_IBUF_BUFG_inst/O
                         net (fo=4112, routed)        1.718     5.905    clk_IBUF_BUFG
    SLICE_X87Y87         FDRE                                         r  subtract_reg_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y87         FDRE (Prop_fdre_C_Q)         0.456     6.361 r  subtract_reg_rep__3/Q
                         net (fo=84, routed)          3.723    10.084    dut/genblk1[8].adder_i/subtract_reg_rep__3
    SLICE_X87Y60         LUT3 (Prop_lut3_I2_O)        0.124    10.208 r  dut/genblk1[8].adder_i/S0[7]_i_4__7/O
                         net (fo=1, routed)           0.000    10.208    dut/genblk1[8].adder_i/S0[7]_i_4__7_n_0
    SLICE_X87Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.758 r  dut/genblk1[8].adder_i/S0_reg[7]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    10.758    dut/genblk1[8].adder_i/S0_reg[7]_i_1__7_n_0
    SLICE_X87Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.872 r  dut/genblk1[8].adder_i/S0_reg[11]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    10.872    dut/genblk1[8].adder_i/S0_reg[11]_i_1__7_n_0
    SLICE_X87Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    11.128 r  dut/genblk1[8].adder_i/S0_reg[15]_i_1__7/O[2]
                         net (fo=2, routed)           0.637    11.765    dut/genblk1[8].adder_i/S0_reg[15]_i_1__7_n_5
    SLICE_X86Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.835    12.600 r  dut/genblk1[8].adder_i/S1_reg[16]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    12.600    dut/genblk1[8].adder_i/S1_reg[16]_i_1__7_n_0
    SLICE_X86Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.717 r  dut/genblk1[8].adder_i/S1_reg[20]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    12.717    dut/genblk1[8].adder_i/S1_reg[20]_i_1__7_n_0
    SLICE_X86Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.834 r  dut/genblk1[8].adder_i/S1_reg[24]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    12.834    dut/genblk1[8].adder_i/S1_reg[24]_i_1__7_n_0
    SLICE_X86Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.951 r  dut/genblk1[8].adder_i/S1_reg[28]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    12.951    dut/genblk1[8].adder_i/S1_reg[28]_i_1__7_n_0
    SLICE_X86Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.068 r  dut/genblk1[8].adder_i/S1_reg[32]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    13.068    dut/genblk1[8].adder_i/S1_reg[32]_i_1__7_n_0
    SLICE_X86Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.185 r  dut/genblk1[8].adder_i/S1_reg[36]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    13.185    dut/genblk1[8].adder_i/S1_reg[36]_i_1__7_n_0
    SLICE_X86Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.302 r  dut/genblk1[8].adder_i/S1_reg[40]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    13.302    dut/genblk1[8].adder_i/S1_reg[40]_i_1__7_n_0
    SLICE_X86Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.419 r  dut/genblk1[8].adder_i/S1_reg[44]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    13.419    dut/genblk1[8].adder_i/S1_reg[44]_i_1__7_n_0
    SLICE_X86Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.536 r  dut/genblk1[8].adder_i/S1_reg[48]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    13.536    dut/genblk1[8].adder_i/S1_reg[48]_i_1__7_n_0
    SLICE_X86Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.653 r  dut/genblk1[8].adder_i/S1_reg[52]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    13.653    dut/genblk1[8].adder_i/S1_reg[52]_i_1__7_n_0
    SLICE_X86Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.770 r  dut/genblk1[8].adder_i/S1_reg[56]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    13.770    dut/genblk1[8].adder_i/S1_reg[56]_i_1__7_n_0
    SLICE_X86Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.887 r  dut/genblk1[8].adder_i/S1_reg[60]_i_1__7/CO[3]
                         net (fo=1, routed)           0.009    13.896    dut/genblk1[8].adder_i/S1_reg[60]_i_1__7_n_0
    SLICE_X86Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.013 r  dut/genblk1[8].adder_i/S1_reg[64]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    14.013    dut/genblk1[8].adder_i/S1_reg[64]_i_1__7_n_0
    SLICE_X86Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.130 r  dut/genblk1[8].adder_i/S1_reg[68]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    14.130    dut/genblk1[8].adder_i/S1_reg[68]_i_1__7_n_0
    SLICE_X86Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.247 r  dut/genblk1[8].adder_i/S1_reg[72]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    14.247    dut/genblk1[8].adder_i/S1_reg[72]_i_1__7_n_0
    SLICE_X86Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.364 r  dut/genblk1[8].adder_i/S1_reg[76]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000    14.364    dut/genblk1[8].adder_i/S1_reg[76]_i_1__7_n_0
    SLICE_X86Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.679 r  dut/genblk1[8].adder_i/S1_reg[80]_i_1__7/O[3]
                         net (fo=1, routed)           0.000    14.679    dut/genblk1[8].adder_i/S1_reg[80]_i_1__7_n_4
    SLICE_X86Y79         FDRE                                         r  dut/genblk1[8].adder_i/S1_reg[80]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)   10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.492    11.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.785    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.876 r  clk_IBUF_BUFG_inst/O
                         net (fo=4112, routed)        1.535    15.411    dut/genblk1[8].adder_i/clk_IBUF_BUFG
    SLICE_X86Y79         FDRE                                         r  dut/genblk1[8].adder_i/S1_reg[80]/C
                         clock pessimism              0.462    15.873    
                         clock uncertainty           -0.035    15.837    
    SLICE_X86Y79         FDRE (Setup_fdre_C_D)        0.109    15.946    dut/genblk1[8].adder_i/S1_reg[80]
  -------------------------------------------------------------------
                         required time                         15.946    
                         arrival time                         -14.679    
  -------------------------------------------------------------------
                         slack                                  1.267    

Slack (MET) :             1.269ns  (required time - arrival time)
  Source:                 subtract_reg_rep__8/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/genblk1[1].adder_i/S1_reg[83]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_gen rise@10.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        8.833ns  (logic 4.453ns (50.413%)  route 4.380ns (49.587%))
  Logic Levels:           24  (CARRY4=23 LUT3=1)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.557ns = ( 15.557 - 10.000 ) 
    Source Clock Delay      (SCD):    5.907ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.564     1.564 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     4.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.187 r  clk_IBUF_BUFG_inst/O
                         net (fo=4112, routed)        1.720     5.907    clk_IBUF_BUFG
    SLICE_X88Y89         FDRE                                         r  subtract_reg_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y89         FDRE (Prop_fdre_C_Q)         0.419     6.326 r  subtract_reg_rep__8/Q
                         net (fo=126, routed)         3.773    10.099    dut/genblk1[1].adder_i/subtract_reg_rep__8
    SLICE_X111Y70        LUT3 (Prop_lut3_I2_O)        0.296    10.395 r  dut/genblk1[1].adder_i/S0[3]_i_3__0/O
                         net (fo=1, routed)           0.000    10.395    dut/genblk1[1].adder_i/S0[3]_i_3__0_n_0
    SLICE_X111Y70        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.793 r  dut/genblk1[1].adder_i/S0_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.793    dut/genblk1[1].adder_i/S0_reg[3]_i_1__0_n_0
    SLICE_X111Y71        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.907 r  dut/genblk1[1].adder_i/S0_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.907    dut/genblk1[1].adder_i/S0_reg[7]_i_1__0_n_0
    SLICE_X111Y72        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.021 r  dut/genblk1[1].adder_i/S0_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.021    dut/genblk1[1].adder_i/S0_reg[11]_i_1__0_n_0
    SLICE_X111Y73        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.135 r  dut/genblk1[1].adder_i/S0_reg[15]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.135    dut/genblk1[1].adder_i/S0_reg[15]_i_1__0_n_0
    SLICE_X111Y74        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.249 r  dut/genblk1[1].adder_i/S0_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.009    11.258    dut/genblk1[1].adder_i/S0_reg[19]_i_1__0_n_0
    SLICE_X111Y75        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.372 r  dut/genblk1[1].adder_i/S0_reg[23]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.372    dut/genblk1[1].adder_i/S0_reg[23]_i_1__0_n_0
    SLICE_X111Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.486 r  dut/genblk1[1].adder_i/S0_reg[27]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.486    dut/genblk1[1].adder_i/S0_reg[27]_i_1__0_n_0
    SLICE_X111Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.600 r  dut/genblk1[1].adder_i/S0_reg[31]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.600    dut/genblk1[1].adder_i/S0_reg[31]_i_1__0_n_0
    SLICE_X111Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.714 r  dut/genblk1[1].adder_i/S0_reg[35]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.714    dut/genblk1[1].adder_i/S0_reg[35]_i_1__0_n_0
    SLICE_X111Y79        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    11.949 r  dut/genblk1[1].adder_i/S0_reg[39]_i_1__0/O[0]
                         net (fo=2, routed)           0.598    12.547    dut/genblk1[1].adder_i/S0_reg[39]_i_1__0_n_7
    SLICE_X109Y78        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.700    13.247 r  dut/genblk1[1].adder_i/S1_reg[36]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.247    dut/genblk1[1].adder_i/S1_reg[36]_i_1__0_n_0
    SLICE_X109Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.361 r  dut/genblk1[1].adder_i/S1_reg[40]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.361    dut/genblk1[1].adder_i/S1_reg[40]_i_1__0_n_0
    SLICE_X109Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.475 r  dut/genblk1[1].adder_i/S1_reg[44]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.475    dut/genblk1[1].adder_i/S1_reg[44]_i_1__0_n_0
    SLICE_X109Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.589 r  dut/genblk1[1].adder_i/S1_reg[48]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.589    dut/genblk1[1].adder_i/S1_reg[48]_i_1__0_n_0
    SLICE_X109Y82        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.703 r  dut/genblk1[1].adder_i/S1_reg[52]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.703    dut/genblk1[1].adder_i/S1_reg[52]_i_1__0_n_0
    SLICE_X109Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.817 r  dut/genblk1[1].adder_i/S1_reg[56]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.817    dut/genblk1[1].adder_i/S1_reg[56]_i_1__0_n_0
    SLICE_X109Y84        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.931 r  dut/genblk1[1].adder_i/S1_reg[60]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.931    dut/genblk1[1].adder_i/S1_reg[60]_i_1__0_n_0
    SLICE_X109Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.045 r  dut/genblk1[1].adder_i/S1_reg[64]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.045    dut/genblk1[1].adder_i/S1_reg[64]_i_1__0_n_0
    SLICE_X109Y86        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.159 r  dut/genblk1[1].adder_i/S1_reg[68]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.159    dut/genblk1[1].adder_i/S1_reg[68]_i_1__0_n_0
    SLICE_X109Y87        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.273 r  dut/genblk1[1].adder_i/S1_reg[72]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.273    dut/genblk1[1].adder_i/S1_reg[72]_i_1__0_n_0
    SLICE_X109Y88        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.387 r  dut/genblk1[1].adder_i/S1_reg[76]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.387    dut/genblk1[1].adder_i/S1_reg[76]_i_1__0_n_0
    SLICE_X109Y89        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.501 r  dut/genblk1[1].adder_i/S1_reg[80]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.501    dut/genblk1[1].adder_i/S1_reg[80]_i_1__0_n_0
    SLICE_X109Y90        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.740 r  dut/genblk1[1].adder_i/S1_reg[83]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    14.740    dut/genblk1[1].adder_i/S1_reg[83]_i_1__0_n_5
    SLICE_X109Y90        FDRE                                         r  dut/genblk1[1].adder_i/S1_reg[83]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)   10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.492    11.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.785    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.876 r  clk_IBUF_BUFG_inst/O
                         net (fo=4112, routed)        1.681    15.557    dut/genblk1[1].adder_i/clk_IBUF_BUFG
    SLICE_X109Y90        FDRE                                         r  dut/genblk1[1].adder_i/S1_reg[83]/C
                         clock pessimism              0.425    15.982    
                         clock uncertainty           -0.035    15.946    
    SLICE_X109Y90        FDRE (Setup_fdre_C_D)        0.062    16.008    dut/genblk1[1].adder_i/S1_reg[83]
  -------------------------------------------------------------------
                         required time                         16.008    
                         arrival time                         -14.740    
  -------------------------------------------------------------------
                         slack                                  1.269    

Slack (MET) :             1.285ns  (required time - arrival time)
  Source:                 subtract_reg_rep__8/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/genblk1[1].adder_i/S1_reg[81]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_gen rise@10.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        8.817ns  (logic 4.437ns (50.323%)  route 4.380ns (49.677%))
  Logic Levels:           24  (CARRY4=23 LUT3=1)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.557ns = ( 15.557 - 10.000 ) 
    Source Clock Delay      (SCD):    5.907ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.564     1.564 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     4.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.187 r  clk_IBUF_BUFG_inst/O
                         net (fo=4112, routed)        1.720     5.907    clk_IBUF_BUFG
    SLICE_X88Y89         FDRE                                         r  subtract_reg_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y89         FDRE (Prop_fdre_C_Q)         0.419     6.326 r  subtract_reg_rep__8/Q
                         net (fo=126, routed)         3.773    10.099    dut/genblk1[1].adder_i/subtract_reg_rep__8
    SLICE_X111Y70        LUT3 (Prop_lut3_I2_O)        0.296    10.395 r  dut/genblk1[1].adder_i/S0[3]_i_3__0/O
                         net (fo=1, routed)           0.000    10.395    dut/genblk1[1].adder_i/S0[3]_i_3__0_n_0
    SLICE_X111Y70        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.793 r  dut/genblk1[1].adder_i/S0_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.793    dut/genblk1[1].adder_i/S0_reg[3]_i_1__0_n_0
    SLICE_X111Y71        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.907 r  dut/genblk1[1].adder_i/S0_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.907    dut/genblk1[1].adder_i/S0_reg[7]_i_1__0_n_0
    SLICE_X111Y72        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.021 r  dut/genblk1[1].adder_i/S0_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.021    dut/genblk1[1].adder_i/S0_reg[11]_i_1__0_n_0
    SLICE_X111Y73        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.135 r  dut/genblk1[1].adder_i/S0_reg[15]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.135    dut/genblk1[1].adder_i/S0_reg[15]_i_1__0_n_0
    SLICE_X111Y74        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.249 r  dut/genblk1[1].adder_i/S0_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.009    11.258    dut/genblk1[1].adder_i/S0_reg[19]_i_1__0_n_0
    SLICE_X111Y75        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.372 r  dut/genblk1[1].adder_i/S0_reg[23]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.372    dut/genblk1[1].adder_i/S0_reg[23]_i_1__0_n_0
    SLICE_X111Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.486 r  dut/genblk1[1].adder_i/S0_reg[27]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.486    dut/genblk1[1].adder_i/S0_reg[27]_i_1__0_n_0
    SLICE_X111Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.600 r  dut/genblk1[1].adder_i/S0_reg[31]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.600    dut/genblk1[1].adder_i/S0_reg[31]_i_1__0_n_0
    SLICE_X111Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.714 r  dut/genblk1[1].adder_i/S0_reg[35]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.714    dut/genblk1[1].adder_i/S0_reg[35]_i_1__0_n_0
    SLICE_X111Y79        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    11.949 r  dut/genblk1[1].adder_i/S0_reg[39]_i_1__0/O[0]
                         net (fo=2, routed)           0.598    12.547    dut/genblk1[1].adder_i/S0_reg[39]_i_1__0_n_7
    SLICE_X109Y78        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.700    13.247 r  dut/genblk1[1].adder_i/S1_reg[36]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.247    dut/genblk1[1].adder_i/S1_reg[36]_i_1__0_n_0
    SLICE_X109Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.361 r  dut/genblk1[1].adder_i/S1_reg[40]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.361    dut/genblk1[1].adder_i/S1_reg[40]_i_1__0_n_0
    SLICE_X109Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.475 r  dut/genblk1[1].adder_i/S1_reg[44]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.475    dut/genblk1[1].adder_i/S1_reg[44]_i_1__0_n_0
    SLICE_X109Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.589 r  dut/genblk1[1].adder_i/S1_reg[48]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.589    dut/genblk1[1].adder_i/S1_reg[48]_i_1__0_n_0
    SLICE_X109Y82        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.703 r  dut/genblk1[1].adder_i/S1_reg[52]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.703    dut/genblk1[1].adder_i/S1_reg[52]_i_1__0_n_0
    SLICE_X109Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.817 r  dut/genblk1[1].adder_i/S1_reg[56]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.817    dut/genblk1[1].adder_i/S1_reg[56]_i_1__0_n_0
    SLICE_X109Y84        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.931 r  dut/genblk1[1].adder_i/S1_reg[60]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.931    dut/genblk1[1].adder_i/S1_reg[60]_i_1__0_n_0
    SLICE_X109Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.045 r  dut/genblk1[1].adder_i/S1_reg[64]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.045    dut/genblk1[1].adder_i/S1_reg[64]_i_1__0_n_0
    SLICE_X109Y86        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.159 r  dut/genblk1[1].adder_i/S1_reg[68]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.159    dut/genblk1[1].adder_i/S1_reg[68]_i_1__0_n_0
    SLICE_X109Y87        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.273 r  dut/genblk1[1].adder_i/S1_reg[72]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.273    dut/genblk1[1].adder_i/S1_reg[72]_i_1__0_n_0
    SLICE_X109Y88        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.387 r  dut/genblk1[1].adder_i/S1_reg[76]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.387    dut/genblk1[1].adder_i/S1_reg[76]_i_1__0_n_0
    SLICE_X109Y89        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.501 r  dut/genblk1[1].adder_i/S1_reg[80]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.501    dut/genblk1[1].adder_i/S1_reg[80]_i_1__0_n_0
    SLICE_X109Y90        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    14.724 r  dut/genblk1[1].adder_i/S1_reg[83]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    14.724    dut/genblk1[1].adder_i/S1_reg[83]_i_1__0_n_7
    SLICE_X109Y90        FDRE                                         r  dut/genblk1[1].adder_i/S1_reg[81]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)   10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.492    11.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.785    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.876 r  clk_IBUF_BUFG_inst/O
                         net (fo=4112, routed)        1.681    15.557    dut/genblk1[1].adder_i/clk_IBUF_BUFG
    SLICE_X109Y90        FDRE                                         r  dut/genblk1[1].adder_i/S1_reg[81]/C
                         clock pessimism              0.425    15.982    
                         clock uncertainty           -0.035    15.946    
    SLICE_X109Y90        FDRE (Setup_fdre_C_D)        0.062    16.008    dut/genblk1[1].adder_i/S1_reg[81]
  -------------------------------------------------------------------
                         required time                         16.008    
                         arrival time                         -14.724    
  -------------------------------------------------------------------
                         slack                                  1.285    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 in_a_reg[498]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/genblk1[5].adder_i/S0_reg[80]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.336ns (64.636%)  route 0.184ns (35.364%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.331     0.331 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.172    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=4112, routed)        0.608     1.806    clk_IBUF_BUFG
    SLICE_X94Y99         FDRE                                         r  in_a_reg[498]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y99         FDRE (Prop_fdre_C_Q)         0.164     1.970 r  in_a_reg[498]/Q
                         net (fo=2, routed)           0.183     2.153    dut/genblk1[5].adder_i/in_a2_out[78]
    SLICE_X92Y99         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.119     2.272 r  dut/genblk1[5].adder_i/S0_reg[79]_i_1__4/CO[3]
                         net (fo=1, routed)           0.001     2.273    dut/genblk1[5].adder_i/S0_reg[79]_i_1__4_n_0
    SLICE_X92Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.326 r  dut/genblk1[5].adder_i/S0_reg[83]_i_1__4/O[0]
                         net (fo=2, routed)           0.000     2.326    dut/genblk1[5].adder_i/S0_reg[83]_i_1__4_n_7
    SLICE_X92Y100        FDRE                                         r  dut/genblk1[5].adder_i/S0_reg[80]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.519     0.519 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.426    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.455 r  clk_IBUF_BUFG_inst/O
                         net (fo=4112, routed)        0.963     2.418    dut/genblk1[5].adder_i/clk_IBUF_BUFG
    SLICE_X92Y100        FDRE                                         r  dut/genblk1[5].adder_i/S0_reg[80]/C
                         clock pessimism             -0.262     2.156    
    SLICE_X92Y100        FDRE (Hold_fdre_C_D)         0.130     2.286    dut/genblk1[5].adder_i/S0_reg[80]
  -------------------------------------------------------------------
                         required time                         -2.286    
                         arrival time                           2.326    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 in_a_reg[416]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/genblk1[4].adder_i/C0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.406ns (78.570%)  route 0.111ns (21.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.331     0.331 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.172    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=4112, routed)        0.609     1.807    clk_IBUF_BUFG
    SLICE_X100Y99        FDRE                                         r  in_a_reg[416]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y99        FDRE (Prop_fdre_C_Q)         0.164     1.971 r  in_a_reg[416]/Q
                         net (fo=2, routed)           0.110     2.081    dut/genblk1[4].adder_i/in_a2_out[80]
    SLICE_X98Y99         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.169     2.250 r  dut/genblk1[4].adder_i/S0_reg[83]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001     2.251    dut/genblk1[4].adder_i/S0_reg[83]_i_1__3_n_0
    SLICE_X98Y100        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.073     2.324 r  dut/genblk1[4].adder_i/C0_reg_i_1__3/CO[0]
                         net (fo=2, routed)           0.000     2.324    dut/genblk1[4].adder_i/p_0_in
    SLICE_X98Y100        FDRE                                         r  dut/genblk1[4].adder_i/C0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.519     0.519 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.426    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.455 r  clk_IBUF_BUFG_inst/O
                         net (fo=4112, routed)        0.965     2.420    dut/genblk1[4].adder_i/clk_IBUF_BUFG
    SLICE_X98Y100        FDRE                                         r  dut/genblk1[4].adder_i/C0_reg/C
                         clock pessimism             -0.262     2.158    
    SLICE_X98Y100        FDRE (Hold_fdre_C_D)         0.120     2.278    dut/genblk1[4].adder_i/C0_reg
  -------------------------------------------------------------------
                         required time                         -2.278    
                         arrival time                           2.324    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 in_a_reg[498]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/genblk1[5].adder_i/S0_reg[82]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.349ns (65.499%)  route 0.184ns (34.501%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.331     0.331 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.172    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=4112, routed)        0.608     1.806    clk_IBUF_BUFG
    SLICE_X94Y99         FDRE                                         r  in_a_reg[498]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y99         FDRE (Prop_fdre_C_Q)         0.164     1.970 r  in_a_reg[498]/Q
                         net (fo=2, routed)           0.183     2.153    dut/genblk1[5].adder_i/in_a2_out[78]
    SLICE_X92Y99         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.119     2.272 r  dut/genblk1[5].adder_i/S0_reg[79]_i_1__4/CO[3]
                         net (fo=1, routed)           0.001     2.273    dut/genblk1[5].adder_i/S0_reg[79]_i_1__4_n_0
    SLICE_X92Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.339 r  dut/genblk1[5].adder_i/S0_reg[83]_i_1__4/O[2]
                         net (fo=2, routed)           0.000     2.339    dut/genblk1[5].adder_i/S0_reg[83]_i_1__4_n_5
    SLICE_X92Y100        FDRE                                         r  dut/genblk1[5].adder_i/S0_reg[82]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.519     0.519 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.426    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.455 r  clk_IBUF_BUFG_inst/O
                         net (fo=4112, routed)        0.963     2.418    dut/genblk1[5].adder_i/clk_IBUF_BUFG
    SLICE_X92Y100        FDRE                                         r  dut/genblk1[5].adder_i/S0_reg[82]/C
                         clock pessimism             -0.262     2.156    
    SLICE_X92Y100        FDRE (Hold_fdre_C_D)         0.130     2.286    dut/genblk1[5].adder_i/S0_reg[82]
  -------------------------------------------------------------------
                         required time                         -2.286    
                         arrival time                           2.339    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 in_a_reg[498]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/genblk1[5].adder_i/S0_reg[81]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.372ns (66.926%)  route 0.184ns (33.074%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.331     0.331 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.172    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=4112, routed)        0.608     1.806    clk_IBUF_BUFG
    SLICE_X94Y99         FDRE                                         r  in_a_reg[498]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y99         FDRE (Prop_fdre_C_Q)         0.164     1.970 r  in_a_reg[498]/Q
                         net (fo=2, routed)           0.183     2.153    dut/genblk1[5].adder_i/in_a2_out[78]
    SLICE_X92Y99         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.119     2.272 r  dut/genblk1[5].adder_i/S0_reg[79]_i_1__4/CO[3]
                         net (fo=1, routed)           0.001     2.273    dut/genblk1[5].adder_i/S0_reg[79]_i_1__4_n_0
    SLICE_X92Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.362 r  dut/genblk1[5].adder_i/S0_reg[83]_i_1__4/O[1]
                         net (fo=2, routed)           0.000     2.362    dut/genblk1[5].adder_i/S0_reg[83]_i_1__4_n_6
    SLICE_X92Y100        FDRE                                         r  dut/genblk1[5].adder_i/S0_reg[81]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.519     0.519 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.426    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.455 r  clk_IBUF_BUFG_inst/O
                         net (fo=4112, routed)        0.963     2.418    dut/genblk1[5].adder_i/clk_IBUF_BUFG
    SLICE_X92Y100        FDRE                                         r  dut/genblk1[5].adder_i/S0_reg[81]/C
                         clock pessimism             -0.262     2.156    
    SLICE_X92Y100        FDRE (Hold_fdre_C_D)         0.130     2.286    dut/genblk1[5].adder_i/S0_reg[81]
  -------------------------------------------------------------------
                         required time                         -2.286    
                         arrival time                           2.362    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 in_a_reg[498]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/genblk1[5].adder_i/S0_reg[83]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.374ns (67.045%)  route 0.184ns (32.955%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.331     0.331 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.172    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=4112, routed)        0.608     1.806    clk_IBUF_BUFG
    SLICE_X94Y99         FDRE                                         r  in_a_reg[498]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y99         FDRE (Prop_fdre_C_Q)         0.164     1.970 r  in_a_reg[498]/Q
                         net (fo=2, routed)           0.183     2.153    dut/genblk1[5].adder_i/in_a2_out[78]
    SLICE_X92Y99         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.119     2.272 r  dut/genblk1[5].adder_i/S0_reg[79]_i_1__4/CO[3]
                         net (fo=1, routed)           0.001     2.273    dut/genblk1[5].adder_i/S0_reg[79]_i_1__4_n_0
    SLICE_X92Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.364 r  dut/genblk1[5].adder_i/S0_reg[83]_i_1__4/O[3]
                         net (fo=2, routed)           0.000     2.364    dut/genblk1[5].adder_i/S0_reg[83]_i_1__4_n_4
    SLICE_X92Y100        FDRE                                         r  dut/genblk1[5].adder_i/S0_reg[83]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.519     0.519 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.426    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.455 r  clk_IBUF_BUFG_inst/O
                         net (fo=4112, routed)        0.963     2.418    dut/genblk1[5].adder_i/clk_IBUF_BUFG
    SLICE_X92Y100        FDRE                                         r  dut/genblk1[5].adder_i/S0_reg[83]/C
                         clock pessimism             -0.262     2.156    
    SLICE_X92Y100        FDRE (Hold_fdre_C_D)         0.130     2.286    dut/genblk1[5].adder_i/S0_reg[83]
  -------------------------------------------------------------------
                         required time                         -2.286    
                         arrival time                           2.364    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 in_a_reg[498]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/genblk1[5].adder_i/C0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.396ns (68.295%)  route 0.184ns (31.705%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.331     0.331 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.172    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=4112, routed)        0.608     1.806    clk_IBUF_BUFG
    SLICE_X94Y99         FDRE                                         r  in_a_reg[498]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y99         FDRE (Prop_fdre_C_Q)         0.164     1.970 r  in_a_reg[498]/Q
                         net (fo=2, routed)           0.183     2.153    dut/genblk1[5].adder_i/in_a2_out[78]
    SLICE_X92Y99         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.119     2.272 r  dut/genblk1[5].adder_i/S0_reg[79]_i_1__4/CO[3]
                         net (fo=1, routed)           0.001     2.273    dut/genblk1[5].adder_i/S0_reg[79]_i_1__4_n_0
    SLICE_X92Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.313 r  dut/genblk1[5].adder_i/S0_reg[83]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     2.313    dut/genblk1[5].adder_i/S0_reg[83]_i_1__4_n_0
    SLICE_X92Y101        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.073     2.386 r  dut/genblk1[5].adder_i/C0_reg_i_1__4/CO[0]
                         net (fo=2, routed)           0.000     2.386    dut/genblk1[5].adder_i/p_0_in
    SLICE_X92Y101        FDRE                                         r  dut/genblk1[5].adder_i/C0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.519     0.519 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.426    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.455 r  clk_IBUF_BUFG_inst/O
                         net (fo=4112, routed)        0.963     2.418    dut/genblk1[5].adder_i/clk_IBUF_BUFG
    SLICE_X92Y101        FDRE                                         r  dut/genblk1[5].adder_i/C0_reg/C
                         clock pessimism             -0.262     2.156    
    SLICE_X92Y101        FDRE (Hold_fdre_C_D)         0.120     2.276    dut/genblk1[5].adder_i/C0_reg
  -------------------------------------------------------------------
                         required time                         -2.276    
                         arrival time                           2.386    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 dut/genblk1[5].adder_i/S1_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            in_b_reg[474]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.186ns (74.636%)  route 0.063ns (25.364%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.332ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.331     0.331 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.172    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=4112, routed)        0.607     1.805    dut/genblk1[5].adder_i/clk_IBUF_BUFG
    SLICE_X95Y93         FDRE                                         r  dut/genblk1[5].adder_i/S1_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y93         FDRE (Prop_fdre_C_Q)         0.141     1.946 r  dut/genblk1[5].adder_i/S1_reg[54]/Q
                         net (fo=2, routed)           0.063     2.009    dut/genblk1[4].adder_i/Q[54]
    SLICE_X94Y93         LUT5 (Prop_lut5_I3_O)        0.045     2.054 r  dut/genblk1[4].adder_i/in_b[474]_i_1/O
                         net (fo=1, routed)           0.000     2.054    dut_n_552
    SLICE_X94Y93         FDRE                                         r  in_b_reg[474]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.519     0.519 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.426    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.455 r  clk_IBUF_BUFG_inst/O
                         net (fo=4112, routed)        0.877     2.332    clk_IBUF_BUFG
    SLICE_X94Y93         FDRE                                         r  in_b_reg[474]/C
                         clock pessimism             -0.514     1.818    
    SLICE_X94Y93         FDRE (Hold_fdre_C_D)         0.121     1.939    in_b_reg[474]
  -------------------------------------------------------------------
                         required time                         -1.939    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 dut/genblk1[5].adder_i/S1_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            in_b_reg[478]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.186ns (74.636%)  route 0.063ns (25.364%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.332ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.331     0.331 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.172    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=4112, routed)        0.607     1.805    dut/genblk1[5].adder_i/clk_IBUF_BUFG
    SLICE_X95Y94         FDRE                                         r  dut/genblk1[5].adder_i/S1_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y94         FDRE (Prop_fdre_C_Q)         0.141     1.946 r  dut/genblk1[5].adder_i/S1_reg[58]/Q
                         net (fo=2, routed)           0.063     2.009    dut/genblk1[4].adder_i/Q[58]
    SLICE_X94Y94         LUT5 (Prop_lut5_I3_O)        0.045     2.054 r  dut/genblk1[4].adder_i/in_b[478]_i_1/O
                         net (fo=1, routed)           0.000     2.054    dut_n_548
    SLICE_X94Y94         FDRE                                         r  in_b_reg[478]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.519     0.519 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.426    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.455 r  clk_IBUF_BUFG_inst/O
                         net (fo=4112, routed)        0.877     2.332    clk_IBUF_BUFG
    SLICE_X94Y94         FDRE                                         r  in_b_reg[478]/C
                         clock pessimism             -0.514     1.818    
    SLICE_X94Y94         FDRE (Hold_fdre_C_D)         0.121     1.939    in_b_reg[478]
  -------------------------------------------------------------------
                         required time                         -1.939    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 dut/genblk1[5].adder_i/S1_reg[78]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            in_b_reg[498]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.186ns (74.636%)  route 0.063ns (25.364%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.333ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.331     0.331 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.172    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=4112, routed)        0.608     1.806    dut/genblk1[5].adder_i/clk_IBUF_BUFG
    SLICE_X95Y99         FDRE                                         r  dut/genblk1[5].adder_i/S1_reg[78]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y99         FDRE (Prop_fdre_C_Q)         0.141     1.947 r  dut/genblk1[5].adder_i/S1_reg[78]/Q
                         net (fo=2, routed)           0.063     2.010    dut/genblk1[4].adder_i/Q[78]
    SLICE_X94Y99         LUT5 (Prop_lut5_I3_O)        0.045     2.055 r  dut/genblk1[4].adder_i/in_b[498]_i_1/O
                         net (fo=1, routed)           0.000     2.055    dut_n_528
    SLICE_X94Y99         FDRE                                         r  in_b_reg[498]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.519     0.519 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.426    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.455 r  clk_IBUF_BUFG_inst/O
                         net (fo=4112, routed)        0.878     2.333    clk_IBUF_BUFG
    SLICE_X94Y99         FDRE                                         r  in_b_reg[498]/C
                         clock pessimism             -0.514     1.819    
    SLICE_X94Y99         FDRE (Hold_fdre_C_D)         0.121     1.940    in_b_reg[498]
  -------------------------------------------------------------------
                         required time                         -1.940    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 dut/genblk1[7].adder_i/S1_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            in_b_reg[646]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.186ns (74.636%)  route 0.063ns (25.364%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.306ns
    Source Clock Delay      (SCD):    1.780ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.331     0.331 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.172    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=4112, routed)        0.582     1.780    dut/genblk1[7].adder_i/clk_IBUF_BUFG
    SLICE_X83Y91         FDRE                                         r  dut/genblk1[7].adder_i/S1_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y91         FDRE (Prop_fdre_C_Q)         0.141     1.921 r  dut/genblk1[7].adder_i/S1_reg[58]/Q
                         net (fo=2, routed)           0.063     1.984    dut/genblk1[6].adder_i/Q[58]
    SLICE_X82Y91         LUT5 (Prop_lut5_I3_O)        0.045     2.029 r  dut/genblk1[6].adder_i/in_b[646]_i_1/O
                         net (fo=1, routed)           0.000     2.029    dut_n_380
    SLICE_X82Y91         FDRE                                         r  in_b_reg[646]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.519     0.519 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.426    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.455 r  clk_IBUF_BUFG_inst/O
                         net (fo=4112, routed)        0.851     2.306    clk_IBUF_BUFG
    SLICE_X82Y91         FDRE                                         r  in_b_reg[646]/C
                         clock pessimism             -0.513     1.793    
    SLICE_X82Y91         FDRE (Hold_fdre_C_D)         0.121     1.914    in_b_reg[646]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.115    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_gen
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X108Y99   FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X108Y99   FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X110Y96   dut/adder_0/C0_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X108Y95   dut/adder_0/C1_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X81Y78    dut/genblk1[10].adder_i/S1_reg[71]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X81Y78    dut/genblk1[10].adder_i/S1_reg[72]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X81Y79    dut/genblk1[10].adder_i/S1_reg[73]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X81Y79    dut/genblk1[10].adder_i/S1_reg[74]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X81Y79    dut/genblk1[10].adder_i/S1_reg[75]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X109Y81   dut/genblk1[1].adder_i/S1_reg[45]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X109Y81   dut/genblk1[1].adder_i/S1_reg[46]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X109Y81   dut/genblk1[1].adder_i/S1_reg[47]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X109Y81   dut/genblk1[1].adder_i/S1_reg[48]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y97    dut/genblk1[7].adder_i/S0_reg[80]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X97Y74    dut/genblk1[9].adder_i/S0_reg[56]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X97Y74    dut/genblk1[9].adder_i/S0_reg[57]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X97Y74    dut/genblk1[9].adder_i/S0_reg[58]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X97Y74    dut/genblk1[9].adder_i/S0_reg[59]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X97Y75    dut/genblk1[9].adder_i/S0_reg[60]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X81Y62    dut/genblk1[10].adder_i/S1_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X104Y88   dut/genblk1[2].adder_i/S1_reg[77]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X104Y88   dut/genblk1[2].adder_i/S1_reg[78]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X104Y88   dut/genblk1[2].adder_i/S1_reg[79]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X102Y68   dut/genblk1[3].adder_i/S1_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X102Y76   dut/genblk1[3].adder_i/S1_reg[33]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X102Y76   dut/genblk1[3].adder_i/S1_reg[34]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X102Y76   dut/genblk1[3].adder_i/S1_reg[35]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X102Y76   dut/genblk1[3].adder_i/S1_reg[36]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X99Y92    dut/genblk1[4].adder_i/S1_reg[53]/C



