-- Copyright (C) 2017  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition"

-- DATE "11/09/2020 22:50:54"

-- 
-- Device: Altera 10M50DAF484C6GES Package FBGA484
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY FIFTYFIVENM;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE FIFTYFIVENM.FIFTYFIVENM_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	top_level IS
    PORT (
	altera_reserved_tms : IN std_logic := '0';
	altera_reserved_tck : IN std_logic := '0';
	altera_reserved_tdi : IN std_logic := '0';
	altera_reserved_tdo : OUT std_logic;
	clk50MHz : IN std_logic;
	rst : IN std_logic;
	switch : IN std_logic_vector(9 DOWNTO 0);
	button : IN std_logic_vector(1 DOWNTO 0);
	led0 : OUT std_logic_vector(6 DOWNTO 0);
	led0_dp : OUT std_logic;
	led1 : OUT std_logic_vector(6 DOWNTO 0);
	led1_dp : OUT std_logic;
	led2 : OUT std_logic_vector(6 DOWNTO 0);
	led2_dp : OUT std_logic;
	led3 : OUT std_logic_vector(6 DOWNTO 0);
	led3_dp : OUT std_logic;
	led4 : OUT std_logic_vector(6 DOWNTO 0);
	led4_dp : OUT std_logic;
	led5 : OUT std_logic_vector(6 DOWNTO 0);
	led5_dp : OUT std_logic
	);
END top_level;

-- Design Ports Information
-- rst	=>  Location: PIN_M4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- switch[2]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- switch[3]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- switch[4]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- switch[5]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- switch[6]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- switch[7]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- switch[8]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- switch[9]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- button[0]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- button[1]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- led0[0]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- led0[1]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- led0[2]	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- led0[3]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- led0[4]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- led0[5]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- led0[6]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- led0_dp	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- led1[0]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- led1[1]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- led1[2]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- led1[3]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- led1[4]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- led1[5]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- led1[6]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- led1_dp	=>  Location: PIN_A16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- led2[0]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- led2[1]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- led2[2]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- led2[3]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- led2[4]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- led2[5]	=>  Location: PIN_A20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- led2[6]	=>  Location: PIN_B20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- led2_dp	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- led3[0]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- led3[1]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- led3[2]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- led3[3]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- led3[4]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- led3[5]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- led3[6]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- led3_dp	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- led4[0]	=>  Location: PIN_F20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- led4[1]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- led4[2]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- led4[3]	=>  Location: PIN_J18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- led4[4]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- led4[5]	=>  Location: PIN_E20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- led4[6]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- led4_dp	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- led5[0]	=>  Location: PIN_N20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- led5[1]	=>  Location: PIN_N19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- led5[2]	=>  Location: PIN_M20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- led5[3]	=>  Location: PIN_N18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- led5[4]	=>  Location: PIN_L18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- led5[5]	=>  Location: PIN_K20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- led5[6]	=>  Location: PIN_J20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- led5_dp	=>  Location: PIN_L19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- clk50MHz	=>  Location: PIN_N14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- switch[0]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- switch[1]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- altera_reserved_tms	=>  Location: PIN_H2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
-- altera_reserved_tck	=>  Location: PIN_G2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
-- altera_reserved_tdi	=>  Location: PIN_L4,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
-- altera_reserved_tdo	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF top_level IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_altera_reserved_tms : std_logic;
SIGNAL ww_altera_reserved_tck : std_logic;
SIGNAL ww_altera_reserved_tdi : std_logic;
SIGNAL ww_altera_reserved_tdo : std_logic;
SIGNAL ww_clk50MHz : std_logic;
SIGNAL ww_rst : std_logic;
SIGNAL ww_switch : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_button : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_led0 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_led0_dp : std_logic;
SIGNAL ww_led1 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_led1_dp : std_logic;
SIGNAL ww_led2 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_led2_dp : std_logic;
SIGNAL ww_led3 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_led3_dp : std_logic;
SIGNAL ww_led4 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_led4_dp : std_logic;
SIGNAL ww_led5 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_led5_dp : std_logic;
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \U_SIMON_top|U_CONTL|state.state3~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \U_SIMON_top|U_CONTL|WideOr6~0clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \clk50MHz~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~10_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~11_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~20_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~21_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~29_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][7]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~30_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~9_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~10_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~18_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~19_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~28_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~29_combout\ : std_logic;
SIGNAL \auto_hub|~GND~combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout\ : std_logic;
SIGNAL \rst~input_o\ : std_logic;
SIGNAL \switch[2]~input_o\ : std_logic;
SIGNAL \switch[3]~input_o\ : std_logic;
SIGNAL \switch[4]~input_o\ : std_logic;
SIGNAL \switch[5]~input_o\ : std_logic;
SIGNAL \switch[6]~input_o\ : std_logic;
SIGNAL \switch[7]~input_o\ : std_logic;
SIGNAL \switch[8]~input_o\ : std_logic;
SIGNAL \switch[9]~input_o\ : std_logic;
SIGNAL \button[0]~input_o\ : std_logic;
SIGNAL \button[1]~input_o\ : std_logic;
SIGNAL \~QUARTUS_CREATED_GND~I_combout\ : std_logic;
SIGNAL \~QUARTUS_CREATED_UNVM~~busy\ : std_logic;
SIGNAL \~ALTERA_CONFIG_SEL~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_CONFIG_SEL~~padout\ : std_logic;
SIGNAL \~ALTERA_nCONFIG~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_nCONFIG~~padout\ : std_logic;
SIGNAL \~ALTERA_nSTATUS~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_nSTATUS~~padout\ : std_logic;
SIGNAL \~ALTERA_CONF_DONE~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_CONF_DONE~~padout\ : std_logic;
SIGNAL \~QUARTUS_CREATED_ADC1~~eoc\ : std_logic;
SIGNAL \~QUARTUS_CREATED_ADC2~~eoc\ : std_logic;
SIGNAL \clk50MHz~input_o\ : std_logic;
SIGNAL \clk50MHz~inputclkctrl_outclk\ : std_logic;
SIGNAL \U_SIMON_top|U_inaddr_gen|temp[4]~5_combout\ : std_logic;
SIGNAL \switch[0]~input_o\ : std_logic;
SIGNAL \U_SIMON_top|U_CONTL|Add0~0_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_CONTL|Selector1~0_combout\ : std_logic;
SIGNAL \switch[1]~input_o\ : std_logic;
SIGNAL \U_SIMON_top|U_CONTL|Selector2~0_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_CONTL|state.state0~q\ : std_logic;
SIGNAL \U_SIMON_top|U_CONTL|Selector3~0_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_CONTL|state.state1~q\ : std_logic;
SIGNAL \U_SIMON_top|U_CONTL|WideOr6~0_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_CONTL|WideOr6~0clkctrl_outclk\ : std_logic;
SIGNAL \U_SIMON_top|U_CONTL|Add0~1\ : std_logic;
SIGNAL \U_SIMON_top|U_CONTL|Add0~2_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_CONTL|Selector14~0_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_CONTL|Add0~3\ : std_logic;
SIGNAL \U_SIMON_top|U_CONTL|Add0~4_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_CONTL|Selector15~0_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_CONTL|Equal0~0_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_CONTL|Selector10~0_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_CONTL|state.statec~q\ : std_logic;
SIGNAL \U_SIMON_top|U_CONTL|state.state2~feeder_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_CONTL|state.state2~q\ : std_logic;
SIGNAL \U_SIMON_top|U_CONTL|next_state~8_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_CONTL|state.state3~q\ : std_logic;
SIGNAL \U_SIMON_top|U_CONTL|Add0~5\ : std_logic;
SIGNAL \U_SIMON_top|U_CONTL|Add0~6_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_CONTL|Selector16~0_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_CONTL|Add0~7\ : std_logic;
SIGNAL \U_SIMON_top|U_CONTL|Add0~8_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_CONTL|Selector17~0_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_CONTL|Selector7~0_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_CONTL|state.stated~q\ : std_logic;
SIGNAL \U_SIMON_top|U_CONTL|state.state4~feeder_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_CONTL|state.state4~q\ : std_logic;
SIGNAL \U_SIMON_top|U_inaddr_gen|temp[4]~6\ : std_logic;
SIGNAL \U_SIMON_top|U_inaddr_gen|temp[3]~7_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_inaddr_gen|temp[3]~8\ : std_logic;
SIGNAL \U_SIMON_top|U_inaddr_gen|temp[2]~9_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_inaddr_gen|temp[2]~10\ : std_logic;
SIGNAL \U_SIMON_top|U_inaddr_gen|temp[1]~11_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_inaddr_gen|temp[1]~12\ : std_logic;
SIGNAL \U_SIMON_top|U_inaddr_gen|temp[0]~13_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_CONTL|state.state5~0_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_CONTL|state.state5~1_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_CONTL|state.state5~2_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_CONTL|state.state5~q\ : std_logic;
SIGNAL \altera_reserved_tms~input_o\ : std_logic;
SIGNAL \altera_reserved_tck~input_o\ : std_logic;
SIGNAL \altera_reserved_tdi~input_o\ : std_logic;
SIGNAL \altera_internal_jtag~TCKUTAP\ : std_logic;
SIGNAL \altera_internal_jtag~TCKUTAPclkctrl_outclk\ : std_logic;
SIGNAL \altera_internal_jtag~TMSUTAP\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout\ : std_logic;
SIGNAL \altera_internal_jtag~TDIUTAP\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~13_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~5_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~6\ : std_logic;
SIGNAL \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~10_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~11\ : std_logic;
SIGNAL \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~12_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~13\ : std_logic;
SIGNAL \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~14_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~15\ : std_logic;
SIGNAL \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~16_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~10_combout\ : std_logic;
SIGNAL \~QIC_CREATED_GND~I_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~9_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~11_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~12_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~13_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~8_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~9_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~10_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~0_combout\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~16_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~11_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~14_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~12_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~12_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~13_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~14_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~12_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~16_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~9_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~10_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~15_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~17_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q\ : std_logic;
SIGNAL \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~14_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~16_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~13_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~15_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ : std_logic;
SIGNAL \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|process_1~0_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~0_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~1\ : std_logic;
SIGNAL \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~3\ : std_logic;
SIGNAL \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~5\ : std_logic;
SIGNAL \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~7\ : std_logic;
SIGNAL \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~9\ : std_logic;
SIGNAL \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~10_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~6_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~7_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~8_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~9_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~6\ : std_logic;
SIGNAL \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~10_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~11\ : std_logic;
SIGNAL \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~12_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~13\ : std_logic;
SIGNAL \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~14_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~15\ : std_logic;
SIGNAL \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~16_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~16_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~18_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~q\ : std_logic;
SIGNAL \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~17_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~25_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~21_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~22_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~26_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~23_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]~q\ : std_logic;
SIGNAL \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~8_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~26_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][4]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~27_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]~q\ : std_logic;
SIGNAL \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~24_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~25_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~22_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~23_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~20_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~21_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~18_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~19_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~11_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~8_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\ : std_logic;
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q\ : std_logic;
SIGNAL \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~20_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~22_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~13_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~17_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~24_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~25_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~23_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~24_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]~q\ : std_logic;
SIGNAL \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|process_1~0_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~0_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~1\ : std_logic;
SIGNAL \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~3\ : std_logic;
SIGNAL \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~5\ : std_logic;
SIGNAL \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~7\ : std_logic;
SIGNAL \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~9\ : std_logic;
SIGNAL \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~10_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~6_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~8_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~7_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~9_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~8_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~15_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q\ : std_logic;
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ : std_logic;
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|process_1~0_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[6]~0_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~7_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|Add1~1\ : std_logic;
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|Add1~3\ : std_logic;
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~6_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|Equal1~2_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|Add1~5\ : std_logic;
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|Add1~7\ : std_logic;
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|Add1~9\ : std_logic;
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|Add1~10_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~2_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|Add1~11\ : std_logic;
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|Add1~12_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[6]~5_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~combout\ : std_logic;
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~0_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~1_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~0_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~15_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~19_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~16_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~8\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~10\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~12\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~14\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~15_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_tdo_mux~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~10_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~21\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[5]~22_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~24_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~15\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~17\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~19\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~17_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~18_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~20_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~19_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~17_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~19_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~q\ : std_logic;
SIGNAL \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]~1_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]~2_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~33_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout\ : std_logic;
SIGNAL \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~7_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~8_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~2_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~5_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~6_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~0_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~1_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~3_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~4_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]~2_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout\ : std_logic;
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~9_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|no_name_gen~0_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~10_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~6_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~11_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~7_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~8_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~4_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~5_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~2_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~9_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~10_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~7_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~8_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~11_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q\ : std_logic;
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~59_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[58]~1_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[58]~2_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~48_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~39_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~40_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~44_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~43_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~47_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~33_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~34_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~49_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~55_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~38_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~42_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~41_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~54_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~52_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~50_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~51_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~64_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~56_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~60_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~57_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~58_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~63_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~61_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~62_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~65_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~46_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~53_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~45_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~36_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~35_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~37_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~9_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q\ : std_logic;
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout\ : std_logic;
SIGNAL \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~6_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~7_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~4_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~5_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~9_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~8_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~2_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~3_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]~2_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q\ : std_logic;
SIGNAL \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_CONTL|Selector13~0_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_CONTL|state.state3~clkctrl_outclk\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|Mux0~2_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|Mux15~4_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|Mux15~5_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|temp~3_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|temp~2_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|temp~0_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[8]~8_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[6]~2_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|temp~1_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|temp~4_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|temp~5_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|temp~1_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|temp~3_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|temp~6_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|rotright1[0]~0_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|temp~1_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|Mux15~2_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[4]~20_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|temp~12_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|temp~9_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|rotright1[5]~5_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[4]~33_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|temp~8_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|temp~10_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|Mux15~3_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|Mux15~6_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[4]~31_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[4]~49_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[4]~26_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[8]~32_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[4]~24_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[6]~3_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[4]~25_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[4]~27_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[13]~11_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[13]~2_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|rotright1[7]~3_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|temp~6_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|rotright1[9]~1_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|temp~11_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|temp~7_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[5]~19_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[8]~23_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|temp~6_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[13]~14_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[5]~17_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[5]~18_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[5]~20_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[14]~21_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[8]~17_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[8]~16_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[8]~15_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[8]~18_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[15]~22_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[7]~26_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[8]~7_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[7]~25_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[15]~10_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[11]~3_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[7]~2_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[7]~27_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[13]~1_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[5]~23_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[3]~28_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[5]~22_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[5]~24_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[5]~26_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[5]~13_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[5]~25_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[5]~27_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[9]~10_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[13]~3_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[13]~4_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[9]~9_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[9]~11_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[9]~29_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[9]~30_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[6]~12_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[6]~53_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[10]~28_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[6]~28_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[12]~15_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[6]~29_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[9]~31_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[14]~8_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|rotright1[2]~4_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[2]~30_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|temp~0_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[6]~25_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[6]~34_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[11]~24_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[14]~12_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[14]~21_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[14]~22_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[6]~21_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[14]~9_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[14]~10_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[15]~12_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[13]~0_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[3]~9_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[6]~17_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[2]~26_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[6]~18_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[6]~16_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[6]~19_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[14]~6_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[14]~11_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[14]~1_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[14]~21_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[14]~22_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[14]~20_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|rotright1[13]~2_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[14]~23_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[14]~24_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[14]~10_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[11]~18_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[14]~11_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[14]~12_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[14]~13_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[2]~19_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[10]~19_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[10]~20_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|rotright1[6]~6_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|rotright1[6]~7_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|rotright1[7]~5_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|rotright1[7]~6_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[14]~63_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[8]~6_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[9]~7_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[15]~3_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[15]~4_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[15]~5_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|temp~2_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[13]~6_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[2]~4_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[9]~1_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[9]~2_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|rotright1[5]~0_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|rotright1[5]~1_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[11]~4_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[11]~5_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|rotright1[7]~0_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|rotright1[7]~1_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[2]~5_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[15]~2_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[8]~15_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[8]~16_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[14]~16_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[8]~14_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[8]~17_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|temp~0_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|temp~1_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[14]~14_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|Mux1~0_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[4]~13_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[10]~29_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[10]~30_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[6]~11_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[14]~20_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[14]~21_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|Mux1~1_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|rotright1[3]~8_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[12]~40_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[3]~29_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[12]~41_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[12]~39_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[12]~17_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[12]~38_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[12]~42_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[4]~8_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[12]~59_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[11]~48_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[8]~39_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[2]~43_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[11]~7_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[3]~13_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[3]~38_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[2]~44_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[13]~36_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[12]~6_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[4]~34_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[3]~5_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|temp~3_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[11]~32_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[4]~35_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[3]~25_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[4]~36_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[4]~37_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[12]~7_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[12]~17_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[13]~24_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[3]~9_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[8]~32_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[13]~23_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[13]~25_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[12]~28_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|rotright1[1]~4_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[10]~7_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[5]~8_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[5]~9_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|rotright1[1]~5_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[12]~29_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[12]~30_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|temp~2_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|temp~3_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[13]~14_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[7]~27_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[7]~26_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[7]~28_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|rotright1[3]~9_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[11]~26_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|rotright1[2]~2_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[6]~6_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[6]~7_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|rotright1[2]~3_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[12]~33_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[12]~34_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[12]~35_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[12]~36_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[12]~37_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[11]~27_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[12]~31_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[12]~46_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[5]~44_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[2]~37_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[12]~45_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[12]~47_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|Mux3~0_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|Mux3~1_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[6]~39_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|temp~4_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[12]~40_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|rotright1[11]~6_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[12]~51_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|Mux3~2_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|Mux3~3_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|Mux3~4_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|Mux3~5_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|Mux3~6_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[11]~22_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[11]~37_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[11]~38_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[6]~0_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|rotright1[3]~4_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[11]~0_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[11]~38_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[11]~41_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[11]~42_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|Mux4~2_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|Mux4~3_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|Mux4~4_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|Mux4~5_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|Mux4~6_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[3]~35_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[11]~34_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[11]~49_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[11]~50_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|rotright1[7]~7_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[11]~45_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[11]~46_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|Mux4~0_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[4]~54_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[4]~53_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[7]~33_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[10]~34_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[13]~15_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[13]~16_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[4]~55_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[11]~21_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[2]~37_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[11]~22_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[11]~23_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[2]~56_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[2]~57_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[7]~20_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[11]~24_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[5]~51_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[5]~52_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[15]~10_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[10]~8_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[14]~31_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[14]~32_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[11]~18_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[6]~41_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|temp~7_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[6]~40_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[6]~42_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[6]~43_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[11]~19_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[11]~25_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[11]~32_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[11]~33_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|temp~4_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[9]~8_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[9]~9_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|temp~5_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[11]~34_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[11]~35_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[11]~36_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|Mux4~1_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|U_MUX_y|Mux4~0_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_CONTL|Selector11~0_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|U_MUX_y|Mux12~0_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[9]~47_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|Mux6~2_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[9]~40_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[9]~41_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[9]~40_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[9]~44_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|Mux6~3_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|Mux6~4_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|Mux6~5_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|Mux6~6_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[9]~51_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[9]~52_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[9]~60_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[9]~53_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[9]~62_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|Mux6~0_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[10]~23_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[10]~24_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[13]~30_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[13]~31_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[8]~43_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[7]~46_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[9]~44_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[10]~47_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[10]~48_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[10]~41_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[10]~42_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[10]~43_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[9]~45_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[9]~46_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|temp~9_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|temp~10_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[9]~31_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[2]~61_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[2]~63_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[2]~64_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[3]~18_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[15]~11_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[3]~46_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[9]~33_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[9]~45_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[9]~34_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[9]~35_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[13]~36_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|temp~6_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|temp~7_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|temp~8_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[9]~32_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[9]~36_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|Mux6~1_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|temp~1_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|temp~0_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|temp~6_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|temp~7_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|temp~8_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[7]~49_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[7]~43_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[7]~44_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[15]~10_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[15]~8_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[15]~11_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|rotright1[5]~2_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[15]~9_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[15]~12_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[7]~42_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[7]~45_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[7]~15_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[7]~14_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|temp~2_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[7]~16_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|rotright1[7]~8_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|rotright1[7]~9_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|rotright1[6]~10_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|temp~5_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|rotright1[6]~11_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|rotright1[6]~12_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[7]~13_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[7]~14_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[14]~8_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[7]~15_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|Mux8~0_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|Mux8~1_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[7]~43_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[7]~44_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|Mux8~2_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|Mux8~3_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|Mux8~4_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|Mux8~5_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|Mux8~6_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|Mux8~7_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[6]~50_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[6]~45_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|Mux9~2_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|Mux9~3_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|Mux9~4_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|Mux9~5_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|Mux9~6_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[13]~32_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[15]~33_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[13]~28_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[10]~21_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[4]~30_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[4]~31_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[10]~22_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[13]~29_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[13]~33_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[6]~46_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[6]~47_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[6]~50_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[6]~49_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[6]~51_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|temp~3_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|temp~4_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[14]~65_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|temp~5_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[15]~3_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[15]~4_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[8]~19_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[15]~5_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[15]~6_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[6]~48_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[6]~52_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|rotright1[5]~15_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|rotright1[5]~13_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|rotright1[5]~24_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|rotright1[5]~14_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|rotright1[5]~16_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|rotright1[5]~17_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|Mux9~0_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|Mux9~1_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[8]~42_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[1]~21_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[8]~43_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[8]~49_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[8]~48_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[8]~50_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[1]~19_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[1]~20_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[1]~22_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[2]~56_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[2]~57_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[2]~39_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[2]~58_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[10]~49_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[10]~50_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[13]~36_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[13]~37_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[13]~35_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[13]~38_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[10]~44_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[10]~45_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[3]~12_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[2]~16_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[2]~17_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[2]~18_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[3]~54_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[3]~54_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[3]~10_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[3]~55_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[3]~55_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[2]~60_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[2]~61_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[2]~59_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[2]~50_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[2]~51_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[2]~52_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[2]~53_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[2]~62_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|Mux13~0_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|Mux13~1_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|U_MUX_y|Mux5~0_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[8]~47_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[8]~48_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[8]~49_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|Mux7~0_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[8]~39_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[10]~26_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[3]~59_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[3]~58_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[3]~60_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[10]~27_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[8]~38_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[8]~40_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[6]~37_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[8]~41_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[7]~47_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[8]~54_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[8]~55_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[8]~56_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|Mux7~1_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|U_MUX_y|Mux7~0_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|U_REG_rounding|round_out[24]~7_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|Mux7~4_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|Mux7~5_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[8]~48_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|Mux7~2_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|Mux7~3_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|Mux7~6_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|U_REG_regx|output[8]~feeder_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|U_REG_rounding|round_out[26]~5_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|temp~4_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[10]~28_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[10]~29_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[10]~30_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[10]~12_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[10]~13_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[10]~38_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[10]~39_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[10]~40_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[10]~41_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[10]~42_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|Mux5~0_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|Mux5~1_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|Mux5~4_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|Mux5~5_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[10]~52_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|Mux5~2_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|Mux5~3_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|Mux5~6_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|U_REG_regx|output[10]~feeder_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|U_MUX_y|Mux13~0_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|U_REG_rounding|round_out[18]~13_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[2]~52_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|rotright1[4]~8_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|rotright1[6]~7_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[2]~48_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|Mux13~2_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|Mux13~3_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|Mux13~4_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|Mux13~5_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|Mux13~6_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|U_REG_regx|output[2]~feeder_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|U_MUX_y|Mux11~0_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|U_REG_rounding|round_out[20]~11_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|Mux11~4_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|Mux11~5_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|Mux11~2_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[4]~53_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|Mux11~3_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|Mux11~6_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|rotright1[4]~18_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|rotright1[4]~19_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|rotright1[4]~20_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|rotright1[3]~22_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[10]~39_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|rotright1[3]~21_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|rotright1[3]~23_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|Mux11~0_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[13]~18_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[4]~9_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[5]~54_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[5]~53_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[5]~55_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[4]~10_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[4]~11_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[3]~13_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[3]~14_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[3]~15_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|Mux11~1_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|U_REG_regx|output[4]~feeder_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|U_MUX_y|Mux9~0_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|Mux10~0_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[5]~56_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[5]~51_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[5]~52_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[5]~57_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[5]~58_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|Mux10~1_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|Mux10~2_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[5]~46_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|Mux10~3_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|Mux10~4_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|Mux10~5_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|Mux10~6_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[13]~50_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|Mux2~2_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|Mux2~3_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|Mux2~4_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|Mux2~5_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|Mux2~6_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|U_MUX_y|Mux2~0_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|U_REG_rounding|round_out[29]~2_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[13]~17_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[13]~19_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[13]~20_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[11]~12_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[12]~13_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[12]~14_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[12]~15_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[13]~16_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|Mux2~0_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|Mux2~1_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|U_REG_regx|output[13]~feeder_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|U_MUX_y|Mux10~0_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|U_REG_rounding|round_out[21]~10_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|U_REG_regx|output[5]~feeder_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|U_REG_rounding|round_out[22]~9_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|U_REG_regx|output[6]~feeder_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|U_MUX_y|Mux8~0_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|Mux0~0_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[15]~2_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[15]~4_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[15]~5_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[15]~7_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|temp~0_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|temp~1_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|temp~2_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[15]~3_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[15]~4_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[15]~5_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[15]~6_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|Mux0~1_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[15]~27_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|key_out[15]~8_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[15]~23_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|Mux0~3_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|Mux0~4_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|Mux0~5_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|Mux0~6_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|Mux0~7_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|U_MUX_y|Mux0~0_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|U_REG_rounding|round_out[31]~0_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|U_REG_regx|output[15]~feeder_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|U_REG_rounding|round_out[23]~8_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|U_REG_regx|output[7]~feeder_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|U_MUX_y|Mux6~0_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|U_REG_rounding|round_out[25]~6_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|U_REG_regx|output[9]~feeder_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|U_MUX_y|Mux14~0_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|U_REG_rounding|round_out[17]~14_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|Mux14~4_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|Mux14~5_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|temp~5_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|temp~0_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|Mux14~2_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|temp~8_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|Mux14~3_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|Mux14~6_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[0]~23_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[0]~24_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[0]~25_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|temp~0_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|Mux14~0_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|rotright1[9]~10_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|rotright1[9]~11_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|temp~9_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|rotright1[8]~12_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|temp~10_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|temp~7_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|temp~6_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|temp~8_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|temp~11_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|Mux14~1_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|U_REG_regx|output[1]~feeder_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|U_REG_rounding|round_out[19]~12_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[3]~56_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[3]~57_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[3]~58_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[3]~57_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[3]~58_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[3]~59_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|Mux12~0_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|Mux12~1_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[3]~51_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|Mux12~2_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[3]~47_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|Mux12~3_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|Mux12~4_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|Mux12~5_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|Mux12~6_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|U_REG_regx|output[3]~feeder_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|U_REG_rounding|round_out[27]~4_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|U_REG_regx|output[11]~feeder_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|U_MUX_y|Mux3~0_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|U_REG_rounding|round_out[28]~3_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|U_REG_regx|output[12]~feeder_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|U_MUX_y|Mux1~0_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|U_REG_rounding|round_out[30]~1_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|Mux1~4_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|Mux1~5_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[14]~35_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|Mux1~2_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|Mux1~3_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|Mux1~6_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|U_REG_regx|output[14]~feeder_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|U_REG_rounding|round_out[16]~15_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|temp~12_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|temp~13_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|temp~14_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|Mux15~0_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|temp~2_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|temp~1_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|temp~3_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|temp~4_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|Mux15~1_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|U_REG_regx|output[0]~feeder_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_SIMON|U_MUX_y|Mux15~0_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~33_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~1_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~2_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~27_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][5]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~28_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]~q\ : std_logic;
SIGNAL \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~11_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~16_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~12_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~15_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~14_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q\ : std_logic;
SIGNAL \altera_internal_jtag~TDO\ : std_logic;
SIGNAL \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \U_SIMON_top|U_SIMON|U_REG_regx|output\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \U_SIMON_top|U_inaddr_gen|temp\ : std_logic_vector(0 TO 4);
SIGNAL \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_b\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \U_SIMON_top|U_CONTL|round_count\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \U_SIMON_top|U_SIMON|U_REG_regy|output\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \U_SIMON_top|U_CONTL|round\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|key_out\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ : std_logic_vector(30 DOWNTO 0);
SIGNAL \U_SIMON_top|U_SIMON|U_REG_rounding|round_out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2\ : std_logic_vector(30 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\ : std_logic_vector(30 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[3][3]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[3][0]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][3]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][0]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][3]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\ : std_logic;
SIGNAL \ALT_INV_altera_internal_jtag~TMSUTAP\ : std_logic;
SIGNAL \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\ : std_logic;
SIGNAL \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\ : std_logic;
SIGNAL \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\ : std_logic;
SIGNAL \ALT_INV_switch[0]~input_o\ : std_logic;

BEGIN

ww_altera_reserved_tms <= altera_reserved_tms;
ww_altera_reserved_tck <= altera_reserved_tck;
ww_altera_reserved_tdi <= altera_reserved_tdi;
altera_reserved_tdo <= ww_altera_reserved_tdo;
ww_clk50MHz <= clk50MHz;
ww_rst <= rst;
ww_switch <= switch;
ww_button <= button;
led0 <= ww_led0;
led0_dp <= ww_led0_dp;
led1 <= ww_led1;
led1_dp <= ww_led1_dp;
led2 <= ww_led2;
led2_dp <= ww_led2_dp;
led3 <= ww_led3;
led3_dp <= ww_led3_dp;
led4 <= ww_led4;
led4_dp <= ww_led4_dp;
led5 <= ww_led5;
led5_dp <= ww_led5_dp;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAIN_bus\ <= (vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc);

\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAIN_bus\ <= (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(62) & 
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(60) & \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(48) & 
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(44) & \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(41) & 
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(40) & \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(39) & 
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(29) & \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(25) & 
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(24) & \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(22) & 
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(18) & \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(12) & 
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(11) & \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(10) & 
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(9) & \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(2) & 
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(1));

\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(1) <= \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus\(0);
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(2) <= \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus\(1);
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(9) <= \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus\(2);
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(10) <= \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus\(3);
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(11) <= \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus\(4);
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(12) <= \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus\(5);
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(18) <= \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus\(6);
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(22) <= \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus\(7);
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(24) <= \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus\(8);
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(25) <= \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus\(9);
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(29) <= \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus\(10);
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(39) <= \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus\(11);
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(40) <= \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus\(12);
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(41) <= \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus\(13);
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(44) <= \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus\(14);
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(48) <= \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus\(15);
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(60) <= \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus\(16);
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(62) <= \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus\(17);

\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_b\(1) <= \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus\(0);
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_b\(2) <= \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus\(1);
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_b\(9) <= \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus\(2);
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_b\(10) <= \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus\(3);
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_b\(11) <= \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus\(4);
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_b\(12) <= \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus\(5);
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_b\(18) <= \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus\(6);
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_b\(22) <= \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus\(7);
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_b\(24) <= \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus\(8);
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_b\(25) <= \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus\(9);
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_b\(29) <= \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus\(10);
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_b\(39) <= \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus\(11);
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_b\(40) <= \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus\(12);
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_b\(41) <= \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus\(13);
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_b\(44) <= \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus\(14);
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_b\(48) <= \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus\(15);
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_b\(60) <= \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus\(16);
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_b\(62) <= \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus\(17);

\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAIN_bus\ <= (vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc);

\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAIN_bus\ <= (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(55) & 
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(47) & \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(46) & 
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(38) & \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(36) & 
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(35) & \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(34) & 
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(33) & \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(20) & 
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(19) & \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(17) & 
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(16) & \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(7) & 
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(6) & \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(5) & 
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(4) & \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(3) & 
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(0));

\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(0) <= \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(0);
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(3) <= \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(1);
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(4) <= \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(2);
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(5) <= \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(3);
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(6) <= \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(4);
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(7) <= \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(5);
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(16) <= \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(6);
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(17) <= \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(7);
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(19) <= \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(8);
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(20) <= \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(9);
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(33) <= \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(10);
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(34) <= \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(11);
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(35) <= \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(12);
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(36) <= \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(13);
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(38) <= \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(14);
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(46) <= \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(15);
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(47) <= \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(16);
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(55) <= \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(17);

\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_b\(0) <= \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(0);
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_b\(3) <= \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(1);
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_b\(4) <= \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(2);
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_b\(5) <= \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(3);
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_b\(6) <= \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(4);
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_b\(7) <= \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(5);
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_b\(16) <= \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(6);
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_b\(17) <= \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(7);
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_b\(19) <= \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(8);
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_b\(20) <= \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(9);
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_b\(33) <= \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(10);
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_b\(34) <= \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(11);
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_b\(35) <= \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(12);
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_b\(36) <= \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(13);
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_b\(38) <= \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(14);
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_b\(46) <= \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(15);
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_b\(47) <= \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(16);
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_b\(55) <= \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(17);

\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAIN_bus\ <= (vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc);

\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAIN_bus\ <= (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(57) & 
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(56) & \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(54) & 
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(53) & \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(52) & 
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(45) & \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(43) & 
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(37) & \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(32) & 
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(31) & \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(30) & 
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(28) & \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(27) & 
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(26) & \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(23) & 
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(21) & \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(15) & 
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(8));

\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(8) <= \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus\(0);
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(15) <= \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus\(1);
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(21) <= \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus\(2);
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(23) <= \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus\(3);
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(26) <= \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus\(4);
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(27) <= \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus\(5);
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(28) <= \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus\(6);
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(30) <= \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus\(7);
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(31) <= \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus\(8);
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(32) <= \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus\(9);
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(37) <= \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus\(10);
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(43) <= \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus\(11);
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(45) <= \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus\(12);
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(52) <= \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus\(13);
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(53) <= \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus\(14);
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(54) <= \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus\(15);
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(56) <= \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus\(16);
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(57) <= \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus\(17);

\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_b\(8) <= \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus\(0);
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_b\(15) <= \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus\(1);
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_b\(21) <= \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus\(2);
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_b\(23) <= \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus\(3);
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_b\(26) <= \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus\(4);
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_b\(27) <= \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus\(5);
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_b\(28) <= \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus\(6);
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_b\(30) <= \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus\(7);
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_b\(31) <= \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus\(8);
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_b\(32) <= \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus\(9);
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_b\(37) <= \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus\(10);
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_b\(43) <= \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus\(11);
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_b\(45) <= \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus\(12);
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_b\(52) <= \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus\(13);
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_b\(53) <= \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus\(14);
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_b\(54) <= \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus\(15);
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_b\(56) <= \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus\(16);
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_b\(57) <= \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus\(17);

\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc);

\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(63) & 
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(61) & \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(59) & 
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(58) & \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(51) & 
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(50) & \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(49) & 
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(42) & \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(14) & 
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(13));

\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(13) <= \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus\(0);
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(14) <= \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus\(1);
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(42) <= \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus\(2);
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(49) <= \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus\(3);
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(50) <= \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus\(4);
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(51) <= \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus\(5);
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(58) <= \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus\(6);
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(59) <= \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus\(7);
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(61) <= \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus\(8);
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(63) <= \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus\(9);

\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_b\(13) <= \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus\(0);
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_b\(14) <= \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus\(1);
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_b\(42) <= \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus\(2);
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_b\(49) <= \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus\(3);
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_b\(50) <= \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus\(4);
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_b\(51) <= \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus\(5);
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_b\(58) <= \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus\(6);
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_b\(59) <= \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus\(7);
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_b\(61) <= \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus\(8);
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_b\(63) <= \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus\(9);

\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\
& \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAIN_bus\ <= (\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(31) & 
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(30) & \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(29) & 
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(28) & \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(27) & 
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(26) & \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(25) & 
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(24) & \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(23) & 
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(22) & \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(21) & 
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(20) & \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(19) & 
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(18) & \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(17) & 
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(16) & \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(15) & 
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(14));

\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTAADDR_bus\ <= (\U_SIMON_top|U_inaddr_gen|temp\(0) & \U_SIMON_top|U_inaddr_gen|temp\(1) & \U_SIMON_top|U_inaddr_gen|temp\(2) & 
\U_SIMON_top|U_inaddr_gen|temp\(3) & \U_SIMON_top|U_inaddr_gen|temp\(4));

\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBADDR_bus\ <= (\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & 
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|q_a\(14) <= \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus\(0);
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|q_a\(15) <= \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus\(1);
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|q_a\(16) <= \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus\(2);
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|q_a\(17) <= \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus\(3);
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|q_a\(18) <= \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus\(4);
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|q_a\(19) <= \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus\(5);
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|q_a\(20) <= \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus\(6);
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|q_a\(21) <= \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus\(7);
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|q_a\(22) <= \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus\(8);
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|q_a\(23) <= \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus\(9);
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|q_a\(24) <= \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus\(10);
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|q_a\(25) <= \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus\(11);
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|q_a\(26) <= \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus\(12);
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|q_a\(27) <= \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus\(13);
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|q_a\(28) <= \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus\(14);
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|q_a\(29) <= \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus\(15);
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|q_a\(30) <= \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus\(16);
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|q_a\(31) <= \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus\(17);

\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|q_b\(14) <= \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus\(0);
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|q_b\(15) <= \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus\(1);
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|q_b\(16) <= \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus\(2);
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|q_b\(17) <= \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus\(3);
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|q_b\(18) <= \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus\(4);
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|q_b\(19) <= \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus\(5);
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|q_b\(20) <= \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus\(6);
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|q_b\(21) <= \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus\(7);
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|q_b\(22) <= \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus\(8);
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|q_b\(23) <= \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus\(9);
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|q_b\(24) <= \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus\(10);
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|q_b\(25) <= \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus\(11);
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|q_b\(26) <= \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus\(12);
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|q_b\(27) <= \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus\(13);
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|q_b\(28) <= \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus\(14);
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|q_b\(29) <= \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus\(15);
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|q_b\(30) <= \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus\(16);
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|q_b\(31) <= \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus\(17);

\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAIN_bus\ <= (gnd & gnd & gnd & gnd & \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(13) & 
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(12) & \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(11) & 
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(10) & \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(9) & 
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(8) & \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(7) & 
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(6) & \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(5) & 
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(4) & \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(3) & 
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(2) & \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(1) & 
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(0));

\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTAADDR_bus\ <= (\U_SIMON_top|U_inaddr_gen|temp\(0) & \U_SIMON_top|U_inaddr_gen|temp\(1) & \U_SIMON_top|U_inaddr_gen|temp\(2) & \U_SIMON_top|U_inaddr_gen|temp\(3)
& \U_SIMON_top|U_inaddr_gen|temp\(4));

\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBADDR_bus\ <= (\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & 
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|q_a\(0) <= \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(0);
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|q_a\(1) <= \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(1);
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|q_a\(2) <= \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(2);
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|q_a\(3) <= \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(3);
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|q_a\(4) <= \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(4);
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|q_a\(5) <= \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(5);
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|q_a\(6) <= \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(6);
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|q_a\(7) <= \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(7);
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|q_a\(8) <= \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(8);
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|q_a\(9) <= \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(9);
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|q_a\(10) <= \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(10);
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|q_a\(11) <= \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(11);
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|q_a\(12) <= \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(12);
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|q_a\(13) <= \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(13);

\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|q_b\(0) <= \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(0);
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|q_b\(1) <= \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(1);
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|q_b\(2) <= \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(2);
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|q_b\(3) <= \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(3);
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|q_b\(4) <= \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(4);
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|q_b\(5) <= \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(5);
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|q_b\(6) <= \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(6);
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|q_b\(7) <= \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(7);
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|q_b\(8) <= \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(8);
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|q_b\(9) <= \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(9);
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|q_b\(10) <= \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(10);
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|q_b\(11) <= \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(11);
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|q_b\(12) <= \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(12);
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|q_b\(13) <= \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(13);

\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAIN_bus\ <= (\U_SIMON_top|U_SIMON|U_REG_regx|output\(1) & \U_SIMON_top|U_SIMON|U_REG_regx|output\(0) & \U_SIMON_top|U_SIMON|U_REG_regy|output\(15) & 
\U_SIMON_top|U_SIMON|U_REG_regy|output\(14) & \U_SIMON_top|U_SIMON|U_REG_regy|output\(13) & \U_SIMON_top|U_SIMON|U_REG_regy|output\(12) & \U_SIMON_top|U_SIMON|U_REG_regy|output\(11) & \U_SIMON_top|U_SIMON|U_REG_regy|output\(10) & 
\U_SIMON_top|U_SIMON|U_REG_regy|output\(9) & \U_SIMON_top|U_SIMON|U_REG_regy|output\(8) & \U_SIMON_top|U_SIMON|U_REG_regy|output\(7) & \U_SIMON_top|U_SIMON|U_REG_regy|output\(6) & \U_SIMON_top|U_SIMON|U_REG_regy|output\(5) & 
\U_SIMON_top|U_SIMON|U_REG_regy|output\(4) & \U_SIMON_top|U_SIMON|U_REG_regy|output\(3) & \U_SIMON_top|U_SIMON|U_REG_regy|output\(2) & \U_SIMON_top|U_SIMON|U_REG_regy|output\(1) & \U_SIMON_top|U_SIMON|U_REG_regy|output\(0));

\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAIN_bus\ <= (\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(17) & 
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(16) & \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(15) & 
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(14) & \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(13) & 
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(12) & \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(11) & 
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(10) & \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(9) & 
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(8) & \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(7) & 
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(6) & \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(5) & 
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(4) & \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(3) & 
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(2) & \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(1) & 
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(0));

\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTAADDR_bus\ <= (\U_SIMON_top|U_inaddr_gen|temp\(0) & \U_SIMON_top|U_inaddr_gen|temp\(1) & \U_SIMON_top|U_inaddr_gen|temp\(2) & 
\U_SIMON_top|U_inaddr_gen|temp\(3) & \U_SIMON_top|U_inaddr_gen|temp\(4));

\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBADDR_bus\ <= (\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & 
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|q_a\(0) <= \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(0);
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|q_a\(1) <= \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(1);
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|q_a\(2) <= \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(2);
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|q_a\(3) <= \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(3);
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|q_a\(4) <= \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(4);
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|q_a\(5) <= \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(5);
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|q_a\(6) <= \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(6);
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|q_a\(7) <= \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(7);
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|q_a\(8) <= \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(8);
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|q_a\(9) <= \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(9);
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|q_a\(10) <= \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(10);
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|q_a\(11) <= \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(11);
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|q_a\(12) <= \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(12);
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|q_a\(13) <= \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(13);
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|q_a\(14) <= \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(14);
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|q_a\(15) <= \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(15);
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|q_a\(16) <= \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(16);
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|q_a\(17) <= \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(17);

\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|q_b\(0) <= \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(0);
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|q_b\(1) <= \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(1);
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|q_b\(2) <= \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(2);
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|q_b\(3) <= \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(3);
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|q_b\(4) <= \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(4);
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|q_b\(5) <= \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(5);
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|q_b\(6) <= \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(6);
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|q_b\(7) <= \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(7);
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|q_b\(8) <= \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(8);
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|q_b\(9) <= \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(9);
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|q_b\(10) <= \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(10);
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|q_b\(11) <= \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(11);
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|q_b\(12) <= \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(12);
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|q_b\(13) <= \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(13);
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|q_b\(14) <= \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(14);
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|q_b\(15) <= \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(15);
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|q_b\(16) <= \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(16);
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|q_b\(17) <= \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(17);

\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & \U_SIMON_top|U_SIMON|U_REG_regx|output\(15) & \U_SIMON_top|U_SIMON|U_REG_regx|output\(14) & 
\U_SIMON_top|U_SIMON|U_REG_regx|output\(13) & \U_SIMON_top|U_SIMON|U_REG_regx|output\(12) & \U_SIMON_top|U_SIMON|U_REG_regx|output\(11) & \U_SIMON_top|U_SIMON|U_REG_regx|output\(10) & \U_SIMON_top|U_SIMON|U_REG_regx|output\(9) & 
\U_SIMON_top|U_SIMON|U_REG_regx|output\(8) & \U_SIMON_top|U_SIMON|U_REG_regx|output\(7) & \U_SIMON_top|U_SIMON|U_REG_regx|output\(6) & \U_SIMON_top|U_SIMON|U_REG_regx|output\(5) & \U_SIMON_top|U_SIMON|U_REG_regx|output\(4) & 
\U_SIMON_top|U_SIMON|U_REG_regx|output\(3) & \U_SIMON_top|U_SIMON|U_REG_regx|output\(2));

\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAIN_bus\ <= (gnd & gnd & gnd & gnd & \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(31) & 
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(30) & \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(29) & 
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(28) & \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(27) & 
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(26) & \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(25) & 
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(24) & \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(23) & 
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(22) & \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(21) & 
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(20) & \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(19) & 
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(18));

\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTAADDR_bus\ <= (\U_SIMON_top|U_inaddr_gen|temp\(0) & \U_SIMON_top|U_inaddr_gen|temp\(1) & \U_SIMON_top|U_inaddr_gen|temp\(2) & 
\U_SIMON_top|U_inaddr_gen|temp\(3) & \U_SIMON_top|U_inaddr_gen|temp\(4));

\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBADDR_bus\ <= (\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & 
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|q_a\(18) <= \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus\(0);
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|q_a\(19) <= \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus\(1);
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|q_a\(20) <= \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus\(2);
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|q_a\(21) <= \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus\(3);
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|q_a\(22) <= \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus\(4);
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|q_a\(23) <= \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus\(5);
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|q_a\(24) <= \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus\(6);
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|q_a\(25) <= \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus\(7);
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|q_a\(26) <= \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus\(8);
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|q_a\(27) <= \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus\(9);
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|q_a\(28) <= \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus\(10);
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|q_a\(29) <= \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus\(11);
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|q_a\(30) <= \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus\(12);
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|q_a\(31) <= \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus\(13);

\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|q_b\(18) <= \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus\(0);
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|q_b\(19) <= \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus\(1);
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|q_b\(20) <= \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus\(2);
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|q_b\(21) <= \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus\(3);
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|q_b\(22) <= \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus\(4);
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|q_b\(23) <= \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus\(5);
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|q_b\(24) <= \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus\(6);
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|q_b\(25) <= \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus\(7);
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|q_b\(26) <= \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus\(8);
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|q_b\(27) <= \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus\(9);
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|q_b\(28) <= \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus\(10);
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|q_b\(29) <= \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus\(11);
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|q_b\(30) <= \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus\(12);
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|q_b\(31) <= \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus\(13);

\~QUARTUS_CREATED_ADC1~_CHSEL_bus\ <= (\~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\);

\~QUARTUS_CREATED_ADC2~_CHSEL_bus\ <= (\~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\);

\U_SIMON_top|U_CONTL|state.state3~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \U_SIMON_top|U_CONTL|state.state3~q\);

\U_SIMON_top|U_CONTL|WideOr6~0clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \U_SIMON_top|U_CONTL|WideOr6~0_combout\);

\altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \altera_internal_jtag~TCKUTAP\);

\clk50MHz~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \clk50MHz~input_o\);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[3][3]~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[3][0]~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][3]~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][0]~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][3]~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q\;
\ALT_INV_altera_internal_jtag~TMSUTAP\ <= NOT \altera_internal_jtag~TMSUTAP\;
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\ <= NOT \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout\;
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\ <= NOT \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout\;
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\ <= NOT \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout\;
\ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\ <= NOT \altera_internal_jtag~TCKUTAPclkctrl_outclk\;
\ALT_INV_switch[0]~input_o\ <= NOT \switch[0]~input_o\;

-- Location: FF_X47_Y39_N5
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~10_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q\);

-- Location: FF_X47_Y39_N23
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~11_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\);

-- Location: FF_X46_Y41_N5
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~20_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]~q\);

-- Location: FF_X46_Y41_N31
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~21_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]~q\);

-- Location: FF_X51_Y41_N13
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~29_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]~q\);

-- Location: FF_X51_Y41_N23
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~30_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]~q\);

-- Location: FF_X46_Y39_N3
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~9_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]~q\);

-- Location: LCCOMB_X47_Y39_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~10\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~10_combout\);

-- Location: FF_X46_Y39_N13
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~10_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]~q\);

-- Location: LCCOMB_X47_Y39_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~11\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(7),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~11_combout\);

-- Location: FF_X46_Y41_N29
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~18_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]~q\);

-- Location: LCCOMB_X46_Y41_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~20\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~20_combout\);

-- Location: FF_X46_Y41_N15
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~19_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]~q\);

-- Location: LCCOMB_X46_Y41_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~21\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(7),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~21_combout\);

-- Location: FF_X51_Y41_N29
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~28_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6]~q\);

-- Location: LCCOMB_X51_Y41_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~29\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~29_combout\);

-- Location: FF_X51_Y41_N15
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~29_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][7]~q\);

-- Location: LCCOMB_X51_Y41_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~30\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][7]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(7),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~30_combout\);

-- Location: LCCOMB_X46_Y39_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~9\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~9_combout\);

-- Location: LCCOMB_X46_Y39_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~10\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(7),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~10_combout\);

-- Location: LCCOMB_X46_Y41_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~18\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~18_combout\);

-- Location: LCCOMB_X46_Y41_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~19\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(7),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~19_combout\);

-- Location: LCCOMB_X51_Y41_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~28\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~28_combout\);

-- Location: LCCOMB_X51_Y41_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~29\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(7),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~29_combout\);

-- Location: LCCOMB_X47_Y50_N24
\~QUARTUS_CREATED_GND~I\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \~QUARTUS_CREATED_GND~I_combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~QUARTUS_CREATED_GND~I_combout\);

-- Location: IOOBUF_X74_Y54_N23
\led0[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_led0(0));

-- Location: IOOBUF_X74_Y54_N16
\led0[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U_SIMON_top|U_CONTL|state.state5~q\,
	devoe => ww_devoe,
	o => ww_led0(1));

-- Location: IOOBUF_X74_Y54_N2
\led0[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U_SIMON_top|U_CONTL|state.state5~q\,
	devoe => ww_devoe,
	o => ww_led0(2));

-- Location: IOOBUF_X62_Y54_N30
\led0[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U_SIMON_top|U_CONTL|state.state5~q\,
	devoe => ww_devoe,
	o => ww_led0(3));

-- Location: IOOBUF_X60_Y54_N2
\led0[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_led0(4));

-- Location: IOOBUF_X74_Y54_N9
\led0[5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_led0(5));

-- Location: IOOBUF_X58_Y54_N16
\led0[6]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U_SIMON_top|U_CONTL|state.state5~q\,
	devoe => ww_devoe,
	o => ww_led0(6));

-- Location: IOOBUF_X66_Y54_N16
\led0_dp~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_led0_dp);

-- Location: IOOBUF_X69_Y54_N30
\led1[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_led1(0));

-- Location: IOOBUF_X66_Y54_N30
\led1[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U_SIMON_top|U_CONTL|state.state4~q\,
	devoe => ww_devoe,
	o => ww_led1(1));

-- Location: IOOBUF_X64_Y54_N2
\led1[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U_SIMON_top|U_CONTL|state.state4~q\,
	devoe => ww_devoe,
	o => ww_led1(2));

-- Location: IOOBUF_X60_Y54_N9
\led1[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U_SIMON_top|U_CONTL|state.state4~q\,
	devoe => ww_devoe,
	o => ww_led1(3));

-- Location: IOOBUF_X78_Y49_N2
\led1[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_led1(4));

-- Location: IOOBUF_X78_Y49_N9
\led1[5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_led1(5));

-- Location: IOOBUF_X69_Y54_N23
\led1[6]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U_SIMON_top|U_CONTL|state.state4~q\,
	devoe => ww_devoe,
	o => ww_led1(6));

-- Location: IOOBUF_X60_Y54_N16
\led1_dp~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_led1_dp);

-- Location: IOOBUF_X78_Y43_N9
\led2[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_led2(0));

-- Location: IOOBUF_X78_Y35_N2
\led2[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_led2(1));

-- Location: IOOBUF_X78_Y43_N2
\led2[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_led2(2));

-- Location: IOOBUF_X78_Y44_N2
\led2[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_led2(3));

-- Location: IOOBUF_X69_Y54_N16
\led2[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_led2(4));

-- Location: IOOBUF_X66_Y54_N2
\led2[5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_led2(5));

-- Location: IOOBUF_X78_Y44_N9
\led2[6]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_led2(6));

-- Location: IOOBUF_X66_Y54_N9
\led2_dp~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_led2_dp);

-- Location: IOOBUF_X78_Y43_N16
\led3[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_led3(0));

-- Location: IOOBUF_X78_Y41_N2
\led3[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_led3(1));

-- Location: IOOBUF_X78_Y41_N9
\led3[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_led3(2));

-- Location: IOOBUF_X69_Y54_N9
\led3[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_led3(3));

-- Location: IOOBUF_X78_Y33_N2
\led3[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_led3(4));

-- Location: IOOBUF_X78_Y33_N9
\led3[5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_led3(5));

-- Location: IOOBUF_X78_Y35_N23
\led3[6]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_led3(6));

-- Location: IOOBUF_X78_Y35_N9
\led3_dp~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_led3_dp);

-- Location: IOOBUF_X78_Y35_N16
\led4[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_led4(0));

-- Location: IOOBUF_X78_Y40_N9
\led4[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_led4(1));

-- Location: IOOBUF_X78_Y45_N23
\led4[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_led4(2));

-- Location: IOOBUF_X78_Y42_N16
\led4[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_led4(3));

-- Location: IOOBUF_X78_Y40_N23
\led4[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_led4(4));

-- Location: IOOBUF_X78_Y40_N2
\led4[5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_led4(5));

-- Location: IOOBUF_X78_Y40_N16
\led4[6]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_led4(6));

-- Location: IOOBUF_X78_Y43_N23
\led4_dp~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_led4_dp);

-- Location: IOOBUF_X78_Y34_N2
\led5[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_led5(0));

-- Location: IOOBUF_X78_Y34_N16
\led5[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_led5(1));

-- Location: IOOBUF_X78_Y34_N9
\led5[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_led5(2));

-- Location: IOOBUF_X78_Y34_N24
\led5[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_led5(3));

-- Location: IOOBUF_X78_Y37_N16
\led5[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_led5(4));

-- Location: IOOBUF_X78_Y42_N2
\led5[5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_led5(5));

-- Location: IOOBUF_X78_Y45_N9
\led5[6]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_led5(6));

-- Location: IOOBUF_X78_Y37_N9
\led5_dp~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_led5_dp);

-- Location: IOOBUF_X0_Y28_N23
\altera_reserved_tdo~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \altera_internal_jtag~TDO\,
	devoe => ww_devoe,
	o => ww_altera_reserved_tdo);

-- Location: IOIBUF_X78_Y29_N22
\clk50MHz~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clk50MHz,
	o => \clk50MHz~input_o\);

-- Location: CLKCTRL_G9
\clk50MHz~inputclkctrl\ : fiftyfivenm_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clk50MHz~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clk50MHz~inputclkctrl_outclk\);

-- Location: LCCOMB_X57_Y41_N10
\U_SIMON_top|U_inaddr_gen|temp[4]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_inaddr_gen|temp[4]~5_combout\ = \U_SIMON_top|U_inaddr_gen|temp\(4) $ (VCC)
-- \U_SIMON_top|U_inaddr_gen|temp[4]~6\ = CARRY(\U_SIMON_top|U_inaddr_gen|temp\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_SIMON_top|U_inaddr_gen|temp\(4),
	datad => VCC,
	combout => \U_SIMON_top|U_inaddr_gen|temp[4]~5_combout\,
	cout => \U_SIMON_top|U_inaddr_gen|temp[4]~6\);

-- Location: IOIBUF_X51_Y54_N29
\switch[0]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_switch(0),
	o => \switch[0]~input_o\);

-- Location: LCCOMB_X51_Y33_N2
\U_SIMON_top|U_CONTL|Add0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_CONTL|Add0~0_combout\ = \U_SIMON_top|U_CONTL|round\(0) $ (VCC)
-- \U_SIMON_top|U_CONTL|Add0~1\ = CARRY(\U_SIMON_top|U_CONTL|round\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_SIMON_top|U_CONTL|round\(0),
	datad => VCC,
	combout => \U_SIMON_top|U_CONTL|Add0~0_combout\,
	cout => \U_SIMON_top|U_CONTL|Add0~1\);

-- Location: LCCOMB_X51_Y33_N24
\U_SIMON_top|U_CONTL|Selector1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_CONTL|Selector1~0_combout\ = (\U_SIMON_top|U_CONTL|state.state3~q\ & (\U_SIMON_top|U_CONTL|Add0~0_combout\ & ((\U_SIMON_top|U_CONTL|round\(4)) # (!\U_SIMON_top|U_CONTL|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_CONTL|state.state3~q\,
	datab => \U_SIMON_top|U_CONTL|Equal0~0_combout\,
	datac => \U_SIMON_top|U_CONTL|round\(4),
	datad => \U_SIMON_top|U_CONTL|Add0~0_combout\,
	combout => \U_SIMON_top|U_CONTL|Selector1~0_combout\);

-- Location: IOIBUF_X51_Y54_N22
\switch[1]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_switch(1),
	o => \switch[1]~input_o\);

-- Location: LCCOMB_X57_Y41_N28
\U_SIMON_top|U_CONTL|Selector2~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_CONTL|Selector2~0_combout\ = (\U_SIMON_top|U_CONTL|state.state5~1_combout\) # ((!\U_SIMON_top|U_CONTL|state.state4~q\ & ((\switch[1]~input_o\) # (\U_SIMON_top|U_CONTL|state.state0~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch[1]~input_o\,
	datab => \U_SIMON_top|U_CONTL|state.state4~q\,
	datac => \U_SIMON_top|U_CONTL|state.state0~q\,
	datad => \U_SIMON_top|U_CONTL|state.state5~1_combout\,
	combout => \U_SIMON_top|U_CONTL|Selector2~0_combout\);

-- Location: FF_X57_Y41_N29
\U_SIMON_top|U_CONTL|state.state0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk50MHz~inputclkctrl_outclk\,
	d => \U_SIMON_top|U_CONTL|Selector2~0_combout\,
	clrn => \ALT_INV_switch[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_CONTL|state.state0~q\);

-- Location: LCCOMB_X57_Y41_N0
\U_SIMON_top|U_CONTL|Selector3~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_CONTL|Selector3~0_combout\ = (\switch[1]~input_o\ & !\U_SIMON_top|U_CONTL|state.state0~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch[1]~input_o\,
	datad => \U_SIMON_top|U_CONTL|state.state0~q\,
	combout => \U_SIMON_top|U_CONTL|Selector3~0_combout\);

-- Location: FF_X57_Y41_N1
\U_SIMON_top|U_CONTL|state.state1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk50MHz~inputclkctrl_outclk\,
	d => \U_SIMON_top|U_CONTL|Selector3~0_combout\,
	clrn => \ALT_INV_switch[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_CONTL|state.state1~q\);

-- Location: LCCOMB_X54_Y41_N8
\U_SIMON_top|U_CONTL|WideOr6~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_CONTL|WideOr6~0_combout\ = (\U_SIMON_top|U_CONTL|state.state1~q\) # (\U_SIMON_top|U_CONTL|state.state3~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_SIMON_top|U_CONTL|state.state1~q\,
	datad => \U_SIMON_top|U_CONTL|state.state3~q\,
	combout => \U_SIMON_top|U_CONTL|WideOr6~0_combout\);

-- Location: CLKCTRL_G12
\U_SIMON_top|U_CONTL|WideOr6~0clkctrl\ : fiftyfivenm_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \U_SIMON_top|U_CONTL|WideOr6~0clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \U_SIMON_top|U_CONTL|WideOr6~0clkctrl_outclk\);

-- Location: LCCOMB_X51_Y33_N20
\U_SIMON_top|U_CONTL|round[0]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_CONTL|round\(0) = (GLOBAL(\U_SIMON_top|U_CONTL|WideOr6~0clkctrl_outclk\) & (\U_SIMON_top|U_CONTL|Selector1~0_combout\)) # (!GLOBAL(\U_SIMON_top|U_CONTL|WideOr6~0clkctrl_outclk\) & ((\U_SIMON_top|U_CONTL|round\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_SIMON_top|U_CONTL|Selector1~0_combout\,
	datac => \U_SIMON_top|U_CONTL|WideOr6~0clkctrl_outclk\,
	datad => \U_SIMON_top|U_CONTL|round\(0),
	combout => \U_SIMON_top|U_CONTL|round\(0));

-- Location: LCCOMB_X51_Y33_N4
\U_SIMON_top|U_CONTL|Add0~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_CONTL|Add0~2_combout\ = (\U_SIMON_top|U_CONTL|round\(1) & (!\U_SIMON_top|U_CONTL|Add0~1\)) # (!\U_SIMON_top|U_CONTL|round\(1) & ((\U_SIMON_top|U_CONTL|Add0~1\) # (GND)))
-- \U_SIMON_top|U_CONTL|Add0~3\ = CARRY((!\U_SIMON_top|U_CONTL|Add0~1\) # (!\U_SIMON_top|U_CONTL|round\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_CONTL|round\(1),
	datad => VCC,
	cin => \U_SIMON_top|U_CONTL|Add0~1\,
	combout => \U_SIMON_top|U_CONTL|Add0~2_combout\,
	cout => \U_SIMON_top|U_CONTL|Add0~3\);

-- Location: LCCOMB_X51_Y33_N26
\U_SIMON_top|U_CONTL|Selector14~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_CONTL|Selector14~0_combout\ = (\U_SIMON_top|U_CONTL|Add0~2_combout\ & \U_SIMON_top|U_CONTL|state.state3~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_SIMON_top|U_CONTL|Add0~2_combout\,
	datad => \U_SIMON_top|U_CONTL|state.state3~q\,
	combout => \U_SIMON_top|U_CONTL|Selector14~0_combout\);

-- Location: LCCOMB_X51_Y33_N22
\U_SIMON_top|U_CONTL|round[1]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_CONTL|round\(1) = (GLOBAL(\U_SIMON_top|U_CONTL|WideOr6~0clkctrl_outclk\) & (\U_SIMON_top|U_CONTL|Selector14~0_combout\)) # (!GLOBAL(\U_SIMON_top|U_CONTL|WideOr6~0clkctrl_outclk\) & ((\U_SIMON_top|U_CONTL|round\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_CONTL|Selector14~0_combout\,
	datab => \U_SIMON_top|U_CONTL|WideOr6~0clkctrl_outclk\,
	datac => \U_SIMON_top|U_CONTL|round\(1),
	combout => \U_SIMON_top|U_CONTL|round\(1));

-- Location: LCCOMB_X51_Y33_N6
\U_SIMON_top|U_CONTL|Add0~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_CONTL|Add0~4_combout\ = (\U_SIMON_top|U_CONTL|round\(2) & (\U_SIMON_top|U_CONTL|Add0~3\ $ (GND))) # (!\U_SIMON_top|U_CONTL|round\(2) & (!\U_SIMON_top|U_CONTL|Add0~3\ & VCC))
-- \U_SIMON_top|U_CONTL|Add0~5\ = CARRY((\U_SIMON_top|U_CONTL|round\(2) & !\U_SIMON_top|U_CONTL|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U_SIMON_top|U_CONTL|round\(2),
	datad => VCC,
	cin => \U_SIMON_top|U_CONTL|Add0~3\,
	combout => \U_SIMON_top|U_CONTL|Add0~4_combout\,
	cout => \U_SIMON_top|U_CONTL|Add0~5\);

-- Location: LCCOMB_X51_Y33_N12
\U_SIMON_top|U_CONTL|Selector15~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_CONTL|Selector15~0_combout\ = (\U_SIMON_top|U_CONTL|state.state3~q\ & (\U_SIMON_top|U_CONTL|Add0~4_combout\ & ((\U_SIMON_top|U_CONTL|round\(4)) # (!\U_SIMON_top|U_CONTL|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_CONTL|state.state3~q\,
	datab => \U_SIMON_top|U_CONTL|Equal0~0_combout\,
	datac => \U_SIMON_top|U_CONTL|Add0~4_combout\,
	datad => \U_SIMON_top|U_CONTL|round\(4),
	combout => \U_SIMON_top|U_CONTL|Selector15~0_combout\);

-- Location: LCCOMB_X51_Y33_N0
\U_SIMON_top|U_CONTL|round[2]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_CONTL|round\(2) = (GLOBAL(\U_SIMON_top|U_CONTL|WideOr6~0clkctrl_outclk\) & (\U_SIMON_top|U_CONTL|Selector15~0_combout\)) # (!GLOBAL(\U_SIMON_top|U_CONTL|WideOr6~0clkctrl_outclk\) & ((\U_SIMON_top|U_CONTL|round\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_CONTL|Selector15~0_combout\,
	datac => \U_SIMON_top|U_CONTL|WideOr6~0clkctrl_outclk\,
	datad => \U_SIMON_top|U_CONTL|round\(2),
	combout => \U_SIMON_top|U_CONTL|round\(2));

-- Location: LCCOMB_X51_Y33_N16
\U_SIMON_top|U_CONTL|Equal0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_CONTL|Equal0~0_combout\ = (!\U_SIMON_top|U_CONTL|round\(0) & (\U_SIMON_top|U_CONTL|round\(2) & (!\U_SIMON_top|U_CONTL|round\(1) & \U_SIMON_top|U_CONTL|round\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_CONTL|round\(0),
	datab => \U_SIMON_top|U_CONTL|round\(2),
	datac => \U_SIMON_top|U_CONTL|round\(1),
	datad => \U_SIMON_top|U_CONTL|round\(3),
	combout => \U_SIMON_top|U_CONTL|Equal0~0_combout\);

-- Location: LCCOMB_X54_Y41_N12
\U_SIMON_top|U_CONTL|Selector10~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_CONTL|Selector10~0_combout\ = (\U_SIMON_top|U_CONTL|state.state3~q\ & ((\U_SIMON_top|U_CONTL|round\(4)) # (!\U_SIMON_top|U_CONTL|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_SIMON_top|U_CONTL|round\(4),
	datac => \U_SIMON_top|U_CONTL|Equal0~0_combout\,
	datad => \U_SIMON_top|U_CONTL|state.state3~q\,
	combout => \U_SIMON_top|U_CONTL|Selector10~0_combout\);

-- Location: FF_X54_Y41_N13
\U_SIMON_top|U_CONTL|state.statec\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk50MHz~inputclkctrl_outclk\,
	d => \U_SIMON_top|U_CONTL|Selector10~0_combout\,
	clrn => \ALT_INV_switch[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_CONTL|state.statec~q\);

-- Location: LCCOMB_X54_Y41_N6
\U_SIMON_top|U_CONTL|state.state2~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_CONTL|state.state2~feeder_combout\ = \U_SIMON_top|U_CONTL|state.state1~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_SIMON_top|U_CONTL|state.state1~q\,
	combout => \U_SIMON_top|U_CONTL|state.state2~feeder_combout\);

-- Location: FF_X54_Y41_N7
\U_SIMON_top|U_CONTL|state.state2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk50MHz~inputclkctrl_outclk\,
	d => \U_SIMON_top|U_CONTL|state.state2~feeder_combout\,
	clrn => \ALT_INV_switch[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_CONTL|state.state2~q\);

-- Location: LCCOMB_X54_Y41_N0
\U_SIMON_top|U_CONTL|next_state~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_CONTL|next_state~8_combout\ = (\U_SIMON_top|U_CONTL|state.statec~q\) # (\U_SIMON_top|U_CONTL|state.state2~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_CONTL|state.statec~q\,
	datad => \U_SIMON_top|U_CONTL|state.state2~q\,
	combout => \U_SIMON_top|U_CONTL|next_state~8_combout\);

-- Location: FF_X54_Y41_N1
\U_SIMON_top|U_CONTL|state.state3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk50MHz~inputclkctrl_outclk\,
	d => \U_SIMON_top|U_CONTL|next_state~8_combout\,
	clrn => \ALT_INV_switch[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_CONTL|state.state3~q\);

-- Location: LCCOMB_X51_Y33_N8
\U_SIMON_top|U_CONTL|Add0~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_CONTL|Add0~6_combout\ = (\U_SIMON_top|U_CONTL|round\(3) & (!\U_SIMON_top|U_CONTL|Add0~5\)) # (!\U_SIMON_top|U_CONTL|round\(3) & ((\U_SIMON_top|U_CONTL|Add0~5\) # (GND)))
-- \U_SIMON_top|U_CONTL|Add0~7\ = CARRY((!\U_SIMON_top|U_CONTL|Add0~5\) # (!\U_SIMON_top|U_CONTL|round\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U_SIMON_top|U_CONTL|round\(3),
	datad => VCC,
	cin => \U_SIMON_top|U_CONTL|Add0~5\,
	combout => \U_SIMON_top|U_CONTL|Add0~6_combout\,
	cout => \U_SIMON_top|U_CONTL|Add0~7\);

-- Location: LCCOMB_X51_Y33_N14
\U_SIMON_top|U_CONTL|Selector16~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_CONTL|Selector16~0_combout\ = (\U_SIMON_top|U_CONTL|state.state3~q\ & (\U_SIMON_top|U_CONTL|Add0~6_combout\ & ((\U_SIMON_top|U_CONTL|round\(4)) # (!\U_SIMON_top|U_CONTL|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_CONTL|state.state3~q\,
	datab => \U_SIMON_top|U_CONTL|round\(4),
	datac => \U_SIMON_top|U_CONTL|Add0~6_combout\,
	datad => \U_SIMON_top|U_CONTL|Equal0~0_combout\,
	combout => \U_SIMON_top|U_CONTL|Selector16~0_combout\);

-- Location: LCCOMB_X51_Y33_N18
\U_SIMON_top|U_CONTL|round[3]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_CONTL|round\(3) = (GLOBAL(\U_SIMON_top|U_CONTL|WideOr6~0clkctrl_outclk\) & (\U_SIMON_top|U_CONTL|Selector16~0_combout\)) # (!GLOBAL(\U_SIMON_top|U_CONTL|WideOr6~0clkctrl_outclk\) & ((\U_SIMON_top|U_CONTL|round\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_SIMON_top|U_CONTL|Selector16~0_combout\,
	datac => \U_SIMON_top|U_CONTL|WideOr6~0clkctrl_outclk\,
	datad => \U_SIMON_top|U_CONTL|round\(3),
	combout => \U_SIMON_top|U_CONTL|round\(3));

-- Location: LCCOMB_X51_Y33_N10
\U_SIMON_top|U_CONTL|Add0~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_CONTL|Add0~8_combout\ = \U_SIMON_top|U_CONTL|Add0~7\ $ (!\U_SIMON_top|U_CONTL|round\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \U_SIMON_top|U_CONTL|round\(4),
	cin => \U_SIMON_top|U_CONTL|Add0~7\,
	combout => \U_SIMON_top|U_CONTL|Add0~8_combout\);

-- Location: LCCOMB_X54_Y41_N14
\U_SIMON_top|U_CONTL|Selector17~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_CONTL|Selector17~0_combout\ = (\U_SIMON_top|U_CONTL|Add0~8_combout\ & \U_SIMON_top|U_CONTL|state.state3~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_CONTL|Add0~8_combout\,
	datad => \U_SIMON_top|U_CONTL|state.state3~q\,
	combout => \U_SIMON_top|U_CONTL|Selector17~0_combout\);

-- Location: LCCOMB_X54_Y41_N20
\U_SIMON_top|U_CONTL|round[4]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_CONTL|round\(4) = (GLOBAL(\U_SIMON_top|U_CONTL|WideOr6~0clkctrl_outclk\) & (\U_SIMON_top|U_CONTL|Selector17~0_combout\)) # (!GLOBAL(\U_SIMON_top|U_CONTL|WideOr6~0clkctrl_outclk\) & ((\U_SIMON_top|U_CONTL|round\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_SIMON_top|U_CONTL|Selector17~0_combout\,
	datac => \U_SIMON_top|U_CONTL|WideOr6~0clkctrl_outclk\,
	datad => \U_SIMON_top|U_CONTL|round\(4),
	combout => \U_SIMON_top|U_CONTL|round\(4));

-- Location: LCCOMB_X54_Y41_N28
\U_SIMON_top|U_CONTL|Selector7~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_CONTL|Selector7~0_combout\ = (!\U_SIMON_top|U_CONTL|round\(4) & (\U_SIMON_top|U_CONTL|Equal0~0_combout\ & \U_SIMON_top|U_CONTL|state.state3~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_SIMON_top|U_CONTL|round\(4),
	datac => \U_SIMON_top|U_CONTL|Equal0~0_combout\,
	datad => \U_SIMON_top|U_CONTL|state.state3~q\,
	combout => \U_SIMON_top|U_CONTL|Selector7~0_combout\);

-- Location: FF_X54_Y41_N29
\U_SIMON_top|U_CONTL|state.stated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk50MHz~inputclkctrl_outclk\,
	d => \U_SIMON_top|U_CONTL|Selector7~0_combout\,
	clrn => \ALT_INV_switch[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_CONTL|state.stated~q\);

-- Location: LCCOMB_X57_Y41_N26
\U_SIMON_top|U_CONTL|state.state4~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_CONTL|state.state4~feeder_combout\ = \U_SIMON_top|U_CONTL|state.stated~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_SIMON_top|U_CONTL|state.stated~q\,
	combout => \U_SIMON_top|U_CONTL|state.state4~feeder_combout\);

-- Location: FF_X57_Y41_N27
\U_SIMON_top|U_CONTL|state.state4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk50MHz~inputclkctrl_outclk\,
	d => \U_SIMON_top|U_CONTL|state.state4~feeder_combout\,
	clrn => \ALT_INV_switch[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_CONTL|state.state4~q\);

-- Location: FF_X57_Y41_N11
\U_SIMON_top|U_inaddr_gen|temp[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk50MHz~inputclkctrl_outclk\,
	d => \U_SIMON_top|U_inaddr_gen|temp[4]~5_combout\,
	clrn => \ALT_INV_switch[0]~input_o\,
	ena => \U_SIMON_top|U_CONTL|state.state4~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_inaddr_gen|temp\(4));

-- Location: LCCOMB_X57_Y41_N12
\U_SIMON_top|U_inaddr_gen|temp[3]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_inaddr_gen|temp[3]~7_combout\ = (\U_SIMON_top|U_inaddr_gen|temp\(3) & (!\U_SIMON_top|U_inaddr_gen|temp[4]~6\)) # (!\U_SIMON_top|U_inaddr_gen|temp\(3) & ((\U_SIMON_top|U_inaddr_gen|temp[4]~6\) # (GND)))
-- \U_SIMON_top|U_inaddr_gen|temp[3]~8\ = CARRY((!\U_SIMON_top|U_inaddr_gen|temp[4]~6\) # (!\U_SIMON_top|U_inaddr_gen|temp\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_inaddr_gen|temp\(3),
	datad => VCC,
	cin => \U_SIMON_top|U_inaddr_gen|temp[4]~6\,
	combout => \U_SIMON_top|U_inaddr_gen|temp[3]~7_combout\,
	cout => \U_SIMON_top|U_inaddr_gen|temp[3]~8\);

-- Location: FF_X57_Y41_N13
\U_SIMON_top|U_inaddr_gen|temp[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk50MHz~inputclkctrl_outclk\,
	d => \U_SIMON_top|U_inaddr_gen|temp[3]~7_combout\,
	clrn => \ALT_INV_switch[0]~input_o\,
	ena => \U_SIMON_top|U_CONTL|state.state4~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_inaddr_gen|temp\(3));

-- Location: LCCOMB_X57_Y41_N14
\U_SIMON_top|U_inaddr_gen|temp[2]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_inaddr_gen|temp[2]~9_combout\ = (\U_SIMON_top|U_inaddr_gen|temp\(2) & (\U_SIMON_top|U_inaddr_gen|temp[3]~8\ $ (GND))) # (!\U_SIMON_top|U_inaddr_gen|temp\(2) & (!\U_SIMON_top|U_inaddr_gen|temp[3]~8\ & VCC))
-- \U_SIMON_top|U_inaddr_gen|temp[2]~10\ = CARRY((\U_SIMON_top|U_inaddr_gen|temp\(2) & !\U_SIMON_top|U_inaddr_gen|temp[3]~8\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U_SIMON_top|U_inaddr_gen|temp\(2),
	datad => VCC,
	cin => \U_SIMON_top|U_inaddr_gen|temp[3]~8\,
	combout => \U_SIMON_top|U_inaddr_gen|temp[2]~9_combout\,
	cout => \U_SIMON_top|U_inaddr_gen|temp[2]~10\);

-- Location: FF_X57_Y41_N15
\U_SIMON_top|U_inaddr_gen|temp[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk50MHz~inputclkctrl_outclk\,
	d => \U_SIMON_top|U_inaddr_gen|temp[2]~9_combout\,
	clrn => \ALT_INV_switch[0]~input_o\,
	ena => \U_SIMON_top|U_CONTL|state.state4~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_inaddr_gen|temp\(2));

-- Location: LCCOMB_X57_Y41_N16
\U_SIMON_top|U_inaddr_gen|temp[1]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_inaddr_gen|temp[1]~11_combout\ = (\U_SIMON_top|U_inaddr_gen|temp\(1) & (!\U_SIMON_top|U_inaddr_gen|temp[2]~10\)) # (!\U_SIMON_top|U_inaddr_gen|temp\(1) & ((\U_SIMON_top|U_inaddr_gen|temp[2]~10\) # (GND)))
-- \U_SIMON_top|U_inaddr_gen|temp[1]~12\ = CARRY((!\U_SIMON_top|U_inaddr_gen|temp[2]~10\) # (!\U_SIMON_top|U_inaddr_gen|temp\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U_SIMON_top|U_inaddr_gen|temp\(1),
	datad => VCC,
	cin => \U_SIMON_top|U_inaddr_gen|temp[2]~10\,
	combout => \U_SIMON_top|U_inaddr_gen|temp[1]~11_combout\,
	cout => \U_SIMON_top|U_inaddr_gen|temp[1]~12\);

-- Location: FF_X57_Y41_N17
\U_SIMON_top|U_inaddr_gen|temp[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk50MHz~inputclkctrl_outclk\,
	d => \U_SIMON_top|U_inaddr_gen|temp[1]~11_combout\,
	clrn => \ALT_INV_switch[0]~input_o\,
	ena => \U_SIMON_top|U_CONTL|state.state4~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_inaddr_gen|temp\(1));

-- Location: LCCOMB_X57_Y41_N18
\U_SIMON_top|U_inaddr_gen|temp[0]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_inaddr_gen|temp[0]~13_combout\ = \U_SIMON_top|U_inaddr_gen|temp[1]~12\ $ (!\U_SIMON_top|U_inaddr_gen|temp\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \U_SIMON_top|U_inaddr_gen|temp\(0),
	cin => \U_SIMON_top|U_inaddr_gen|temp[1]~12\,
	combout => \U_SIMON_top|U_inaddr_gen|temp[0]~13_combout\);

-- Location: FF_X57_Y41_N19
\U_SIMON_top|U_inaddr_gen|temp[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk50MHz~inputclkctrl_outclk\,
	d => \U_SIMON_top|U_inaddr_gen|temp[0]~13_combout\,
	clrn => \ALT_INV_switch[0]~input_o\,
	ena => \U_SIMON_top|U_CONTL|state.state4~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_inaddr_gen|temp\(0));

-- Location: LCCOMB_X57_Y41_N4
\U_SIMON_top|U_CONTL|state.state5~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_CONTL|state.state5~0_combout\ = (\U_SIMON_top|U_inaddr_gen|temp\(3) & (\U_SIMON_top|U_inaddr_gen|temp\(4) & (\U_SIMON_top|U_inaddr_gen|temp\(2) & \U_SIMON_top|U_CONTL|state.state4~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_inaddr_gen|temp\(3),
	datab => \U_SIMON_top|U_inaddr_gen|temp\(4),
	datac => \U_SIMON_top|U_inaddr_gen|temp\(2),
	datad => \U_SIMON_top|U_CONTL|state.state4~q\,
	combout => \U_SIMON_top|U_CONTL|state.state5~0_combout\);

-- Location: LCCOMB_X57_Y41_N6
\U_SIMON_top|U_CONTL|state.state5~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_CONTL|state.state5~1_combout\ = (\U_SIMON_top|U_inaddr_gen|temp\(0) & (\U_SIMON_top|U_CONTL|state.state5~0_combout\ & \U_SIMON_top|U_inaddr_gen|temp\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_SIMON_top|U_inaddr_gen|temp\(0),
	datac => \U_SIMON_top|U_CONTL|state.state5~0_combout\,
	datad => \U_SIMON_top|U_inaddr_gen|temp\(1),
	combout => \U_SIMON_top|U_CONTL|state.state5~1_combout\);

-- Location: LCCOMB_X57_Y41_N8
\U_SIMON_top|U_CONTL|state.state5~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_CONTL|state.state5~2_combout\ = (\U_SIMON_top|U_CONTL|state.state5~1_combout\) # ((\U_SIMON_top|U_CONTL|state.state5~q\ & !\U_SIMON_top|U_CONTL|state.state4~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_CONTL|state.state5~1_combout\,
	datac => \U_SIMON_top|U_CONTL|state.state5~q\,
	datad => \U_SIMON_top|U_CONTL|state.state4~q\,
	combout => \U_SIMON_top|U_CONTL|state.state5~2_combout\);

-- Location: FF_X57_Y41_N9
\U_SIMON_top|U_CONTL|state.state5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk50MHz~inputclkctrl_outclk\,
	d => \U_SIMON_top|U_CONTL|state.state5~2_combout\,
	clrn => \ALT_INV_switch[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_CONTL|state.state5~q\);

-- Location: IOIBUF_X0_Y29_N15
\altera_reserved_tms~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tms,
	o => \altera_reserved_tms~input_o\);

-- Location: IOIBUF_X0_Y29_N22
\altera_reserved_tck~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tck,
	o => \altera_reserved_tck~input_o\);

-- Location: IOIBUF_X0_Y28_N15
\altera_reserved_tdi~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tdi,
	o => \altera_reserved_tdi~input_o\);

-- Location: JTAG_X43_Y40_N0
altera_internal_jtag : fiftyfivenm_jtag
PORT MAP (
	tms => \altera_reserved_tms~input_o\,
	tck => \altera_reserved_tck~input_o\,
	tdi => \altera_reserved_tdi~input_o\,
	tdouser => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q\,
	tdo => \altera_internal_jtag~TDO\,
	tmsutap => \altera_internal_jtag~TMSUTAP\,
	tckutap => \altera_internal_jtag~TCKUTAP\,
	tdiutap => \altera_internal_jtag~TDIUTAP\);

-- Location: CLKCTRL_G13
\altera_internal_jtag~TCKUTAPclkctrl\ : fiftyfivenm_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\);

-- Location: LCCOMB_X45_Y40_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(7),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(5),
	datac => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout\);

-- Location: LCCOMB_X45_Y40_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]~feeder_combout\);

-- Location: FF_X45_Y40_N17
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8));

-- Location: LCCOMB_X47_Y40_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout\);

-- Location: FF_X47_Y40_N11
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(9));

-- Location: LCCOMB_X45_Y41_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(9),
	datad => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout\);

-- Location: FF_X45_Y41_N13
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(10));

-- Location: LCCOMB_X45_Y41_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(14),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(10),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout\);

-- Location: FF_X45_Y41_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11));

-- Location: LCCOMB_X45_Y41_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(10),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout\);

-- Location: FF_X45_Y41_N7
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(12));

-- Location: LCCOMB_X45_Y41_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(13),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(12),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout\);

-- Location: FF_X45_Y41_N11
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(13));

-- Location: LCCOMB_X45_Y41_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(13),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout\);

-- Location: FF_X45_Y41_N25
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(14));

-- Location: LCCOMB_X45_Y41_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(14),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(12),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout\);

-- Location: LCCOMB_X45_Y41_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder_combout\);

-- Location: FF_X45_Y41_N27
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(15));

-- Location: LCCOMB_X44_Y40_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout\);

-- Location: FF_X44_Y40_N13
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(0));

-- Location: LCCOMB_X44_Y40_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout\);

-- Location: FF_X44_Y40_N11
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout\,
	sclr => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(1));

-- Location: LCCOMB_X44_Y40_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout\);

-- Location: FF_X44_Y40_N25
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout\,
	sclr => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(2));

-- Location: LCCOMB_X47_Y40_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(2),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(9),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	datad => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout\);

-- Location: FF_X47_Y40_N21
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0));

-- Location: LCCOMB_X47_Y40_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(15),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout\);

-- Location: FF_X47_Y40_N17
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(1));

-- Location: LCCOMB_X47_Y40_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(15),
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout\);

-- Location: FF_X47_Y40_N7
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(2));

-- Location: LCCOMB_X47_Y40_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout\);

-- Location: FF_X47_Y40_N1
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3));

-- Location: LCCOMB_X45_Y40_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout\);

-- Location: FF_X45_Y40_N29
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(5));

-- Location: LCCOMB_X45_Y40_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(6),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(5),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout\);

-- Location: FF_X45_Y40_N11
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(6));

-- Location: LCCOMB_X45_Y40_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(6),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout\);

-- Location: FF_X45_Y40_N31
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(7));

-- Location: LCCOMB_X45_Y40_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(7),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout\);

-- Location: FF_X45_Y40_N25
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4));

-- Location: LCCOMB_X46_Y37_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder_combout\);

-- Location: FF_X46_Y37_N29
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(9));

-- Location: FF_X46_Y37_N23
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(9),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(8));

-- Location: LCCOMB_X46_Y37_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(8),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder_combout\);

-- Location: FF_X46_Y37_N17
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(7));

-- Location: LCCOMB_X46_Y37_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(7),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout\);

-- Location: FF_X46_Y37_N27
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(6));

-- Location: LCCOMB_X46_Y37_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(6),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(9),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(8),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(7),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout\);

-- Location: FF_X46_Y37_N31
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(6),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(5));

-- Location: LCCOMB_X46_Y37_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(5),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder_combout\);

-- Location: FF_X46_Y37_N25
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(4));

-- Location: LCCOMB_X46_Y37_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout\);

-- Location: FF_X46_Y37_N13
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(3));

-- Location: LCCOMB_X46_Y37_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout\);

-- Location: FF_X46_Y37_N19
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(2));

-- Location: LCCOMB_X46_Y37_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout\);

-- Location: FF_X46_Y37_N21
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(1));

-- Location: LCCOMB_X46_Y37_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout\);

-- Location: FF_X46_Y37_N15
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(0));

-- Location: LCCOMB_X46_Y37_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(2),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(5),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout\);

-- Location: LCCOMB_X46_Y37_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout\);

-- Location: FF_X46_Y37_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\);

-- Location: LCCOMB_X45_Y38_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~13\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~13_combout\);

-- Location: LCCOMB_X51_Y40_N12
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~5\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0),
	datad => VCC,
	combout => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~5_combout\,
	cout => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~6\);

-- Location: LCCOMB_X51_Y40_N14
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~10\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1),
	datad => VCC,
	cin => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~6\,
	combout => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~10_combout\,
	cout => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~11\);

-- Location: LCCOMB_X51_Y40_N16
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~12\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2),
	datad => VCC,
	cin => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~11\,
	combout => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~12_combout\,
	cout => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~13\);

-- Location: LCCOMB_X51_Y40_N18
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~14\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3),
	datad => VCC,
	cin => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~13\,
	combout => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~14_combout\,
	cout => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~15\);

-- Location: LCCOMB_X51_Y40_N20
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~16\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4),
	cin => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~15\,
	combout => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~16_combout\);

-- Location: LCCOMB_X52_Y41_N30
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3),
	combout => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout\);

-- Location: LCCOMB_X52_Y41_N26
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1),
	combout => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout\);

-- Location: LCCOMB_X46_Y38_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~10\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(9),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~10_combout\);

-- Location: LCCOMB_X47_Y38_N12
\~QIC_CREATED_GND~I\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \~QIC_CREATED_GND~I_combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~QIC_CREATED_GND~I_combout\);

-- Location: LCCOMB_X47_Y38_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~9\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \~QIC_CREATED_GND~I_combout\,
	datac => \~QIC_CREATED_GND~I_combout\,
	datad => \~QIC_CREATED_GND~I_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~9_combout\);

-- Location: LCCOMB_X47_Y38_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~11\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~10_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~9_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~11_combout\);

-- Location: LCCOMB_X45_Y40_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(5),
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(7),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout\);

-- Location: LCCOMB_X45_Y40_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~feeder_combout\);

-- Location: FF_X45_Y40_N15
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q\);

-- Location: LCCOMB_X46_Y40_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6_combout\);

-- Location: LCCOMB_X47_Y38_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~12\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~12_combout\);

-- Location: LCCOMB_X47_Y38_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~13\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~12_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(8),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(9),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~13_combout\);

-- Location: FF_X47_Y38_N21
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~13_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(8));

-- Location: LCCOMB_X46_Y40_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~8\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(9),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(8),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~8_combout\);

-- Location: LCCOMB_X46_Y40_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~9\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~8_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~9_combout\);

-- Location: FF_X46_Y40_N27
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~9_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(2));

-- Location: LCCOMB_X47_Y38_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout\);

-- Location: FF_X47_Y38_N1
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q\);

-- Location: FF_X47_Y38_N3
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~11_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(9));

-- Location: LCCOMB_X45_Y38_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(9),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(8),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout\);

-- Location: LCCOMB_X45_Y38_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~10\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~10_combout\);

-- Location: FF_X45_Y38_N23
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~10_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(0));

-- Location: LCCOMB_X46_Y39_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(9),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~0_combout\);

-- Location: LCCOMB_X50_Y40_N16
\~GND\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: LCCOMB_X47_Y39_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(8),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~1_combout\);

-- Location: LCCOMB_X44_Y39_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~1_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~2_combout\);

-- Location: LCCOMB_X44_Y39_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~16\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(4),
	datab => \~GND~combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~2_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~16_combout\);

-- Location: LCCOMB_X49_Y39_N16
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~5\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0),
	datad => VCC,
	combout => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~5_combout\,
	cout => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~6\);

-- Location: LCCOMB_X46_Y41_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~11\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~11_combout\);

-- Location: LCCOMB_X45_Y40_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout\);

-- Location: LCCOMB_X47_Y38_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~14\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(9),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(8),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~14_combout\);

-- Location: LCCOMB_X45_Y40_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1_combout\);

-- Location: LCCOMB_X46_Y40_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~12\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~14_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~12_combout\);

-- Location: FF_X46_Y41_N1
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~11_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q\);

-- Location: LCCOMB_X46_Y41_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~12\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~12_combout\);

-- Location: LCCOMB_X46_Y40_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(8),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(9),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~2_combout\);

-- Location: LCCOMB_X46_Y40_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~2_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~3_combout\);

-- Location: LCCOMB_X45_Y40_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout\);

-- Location: LCCOMB_X46_Y40_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~13\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(9),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~13_combout\);

-- Location: LCCOMB_X46_Y40_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~14\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~3_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(8),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~13_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~14_combout\);

-- Location: FF_X46_Y41_N3
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~12_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\);

-- Location: LCCOMB_X47_Y40_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout\);

-- Location: LCCOMB_X47_Y40_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~12\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(9),
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(8),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~12_combout\);

-- Location: LCCOMB_X47_Y40_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~16\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~12_combout\,
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~16_combout\);

-- Location: LCCOMB_X46_Y37_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout\);

-- Location: FF_X46_Y37_N11
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\);

-- Location: LCCOMB_X47_Y40_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~9\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(15),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~9_combout\);

-- Location: LCCOMB_X47_Y40_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~10\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~9_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(15),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~10_combout\);

-- Location: FF_X47_Y40_N5
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~16_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3));

-- Location: LCCOMB_X46_Y41_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~15\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~15_combout\);

-- Location: FF_X46_Y41_N7
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~15_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]~q\);

-- Location: LCCOMB_X47_Y39_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~17\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~17_combout\);

-- Location: FF_X47_Y39_N1
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~17_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q\);

-- Location: LCCOMB_X49_Y39_N0
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q\,
	combout => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\);

-- Location: LCCOMB_X46_Y41_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~14\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~14_combout\);

-- Location: FF_X46_Y41_N13
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~14_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]~q\);

-- Location: LCCOMB_X46_Y41_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~16\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~16_combout\);

-- Location: FF_X46_Y41_N23
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~16_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q\);

-- Location: LCCOMB_X46_Y41_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~13\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~13_combout\);

-- Location: FF_X46_Y41_N19
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~13_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~q\);

-- Location: LCCOMB_X46_Y41_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~15\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~15_combout\);

-- Location: FF_X46_Y41_N21
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~15_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\);

-- Location: LCCOMB_X45_Y42_N10
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|process_1~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	combout => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|process_1~0_combout\);

-- Location: LCCOMB_X45_Y42_N26
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3),
	datad => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|process_1~0_combout\,
	combout => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~0_combout\);

-- Location: LCCOMB_X49_Y40_N6
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(0),
	datad => VCC,
	combout => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout\,
	cout => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~1\);

-- Location: LCCOMB_X49_Y40_N26
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~0_combout\,
	datab => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout\,
	datac => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(0),
	datad => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout\,
	combout => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout\);

-- Location: FF_X49_Y40_N27
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][3]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(0));

-- Location: LCCOMB_X49_Y40_N8
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(1),
	datad => VCC,
	cin => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~1\,
	combout => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout\,
	cout => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~3\);

-- Location: LCCOMB_X49_Y40_N0
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~0_combout\,
	datab => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout\,
	datac => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(1),
	datad => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout\,
	combout => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout\);

-- Location: FF_X49_Y40_N1
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][3]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(1));

-- Location: LCCOMB_X49_Y40_N18
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|Equal1~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout\,
	datac => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(0),
	datad => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(1),
	combout => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout\);

-- Location: LCCOMB_X49_Y40_N10
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(2),
	datad => VCC,
	cin => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~3\,
	combout => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout\,
	cout => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~5\);

-- Location: LCCOMB_X49_Y40_N20
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~0_combout\,
	datab => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout\,
	datac => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(2),
	datad => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout\,
	combout => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout\);

-- Location: FF_X49_Y40_N21
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][3]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(2));

-- Location: LCCOMB_X49_Y40_N12
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~6\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(3),
	datad => VCC,
	cin => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~5\,
	combout => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout\,
	cout => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~7\);

-- Location: LCCOMB_X49_Y40_N2
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~0_combout\,
	datab => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout\,
	datac => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(3),
	datad => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout\,
	combout => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout\);

-- Location: FF_X49_Y40_N3
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][3]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(3));

-- Location: LCCOMB_X49_Y40_N14
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~8\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(4),
	datad => VCC,
	cin => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~7\,
	combout => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout\,
	cout => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~9\);

-- Location: LCCOMB_X49_Y40_N28
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~0_combout\,
	datab => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout\,
	datac => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(4),
	datad => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout\,
	combout => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout\);

-- Location: FF_X49_Y40_N29
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][3]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(4));

-- Location: LCCOMB_X49_Y40_N16
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~10\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(5),
	cin => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~9\,
	combout => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~10_combout\);

-- Location: LCCOMB_X49_Y40_N30
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~6\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~0_combout\,
	datab => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout\,
	datac => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(5),
	datad => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~10_combout\,
	combout => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~6_combout\);

-- Location: FF_X49_Y40_N31
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~6_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][3]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(5));

-- Location: LCCOMB_X49_Y40_N24
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|Equal1~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(2),
	datab => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(3),
	datac => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(5),
	datad => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(4),
	combout => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout\);

-- Location: LCCOMB_X45_Y42_N6
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~7\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q\,
	combout => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~7_combout\);

-- Location: LCCOMB_X49_Y39_N10
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~8\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(1),
	datac => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	combout => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~8_combout\);

-- Location: LCCOMB_X49_Y39_N12
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~9\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout\,
	datab => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datac => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~7_combout\,
	datad => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~8_combout\,
	combout => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~9_combout\);

-- Location: FF_X49_Y39_N17
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~5_combout\,
	asdata => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][0]~q\,
	sload => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	ena => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

-- Location: LCCOMB_X49_Y39_N18
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~10\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1),
	datad => VCC,
	cin => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~6\,
	combout => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~10_combout\,
	cout => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~11\);

-- Location: FF_X49_Y39_N19
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~10_combout\,
	asdata => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][0]~q\,
	sload => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	ena => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1));

-- Location: LCCOMB_X49_Y39_N20
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~12\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2),
	datad => VCC,
	cin => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~11\,
	combout => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~12_combout\,
	cout => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~13\);

-- Location: LCCOMB_X49_Y39_N22
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~14\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3),
	datad => VCC,
	cin => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~13\,
	combout => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~14_combout\,
	cout => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~15\);

-- Location: LCCOMB_X49_Y39_N24
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~16\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4),
	cin => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~15\,
	combout => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~16_combout\);

-- Location: FF_X49_Y39_N25
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~16_combout\,
	asdata => \altera_internal_jtag~TDIUTAP\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][0]~q\,
	sload => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	ena => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4));

-- Location: FF_X49_Y39_N23
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~14_combout\,
	asdata => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][0]~q\,
	sload => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	ena => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3));

-- Location: FF_X49_Y39_N21
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~12_combout\,
	asdata => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][0]~q\,
	sload => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	ena => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2));

-- Location: LCCOMB_X44_Y41_N12
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2),
	combout => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout\);

-- Location: LCCOMB_X46_Y41_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~16\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~16_combout\);

-- Location: FF_X46_Y41_N17
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~16_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]~q\);

-- Location: LCCOMB_X46_Y41_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~18\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~18_combout\);

-- Location: FF_X46_Y41_N25
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~18_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~q\);

-- Location: LCCOMB_X46_Y41_N8
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~q\,
	combout => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout\);

-- Location: FF_X44_Y41_N13
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout\,
	clrn => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(2));

-- Location: LCCOMB_X52_Y41_N4
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2),
	combout => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout\);

-- Location: FF_X52_Y41_N5
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout\,
	clrn => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(2));

-- Location: LCCOMB_X46_Y39_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~17\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~16_combout\,
	datac => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(2),
	datad => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~17_combout\);

-- Location: LCCOMB_X46_Y39_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5_combout\);

-- Location: LCCOMB_X46_Y39_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~6\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~6_combout\);

-- Location: FF_X46_Y39_N5
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~17_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(3));

-- Location: LCCOMB_X51_Y41_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~25\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~25_combout\);

-- Location: LCCOMB_X46_Y40_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~21\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(9),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(8),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~21_combout\);

-- Location: LCCOMB_X46_Y40_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~22\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~21_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~22_combout\);

-- Location: FF_X51_Y41_N31
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~25_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3]~q\);

-- Location: LCCOMB_X51_Y41_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~26\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~26_combout\);

-- Location: LCCOMB_X46_Y40_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~23\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~3_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(8),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~13_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~23_combout\);

-- Location: FF_X51_Y41_N7
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~26_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]~q\);

-- Location: FF_X52_Y41_N27
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout\,
	clrn => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(1));

-- Location: LCCOMB_X44_Y41_N18
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1),
	combout => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout\);

-- Location: FF_X44_Y41_N19
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout\,
	clrn => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(1));

-- Location: LCCOMB_X44_Y39_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~2_combout\,
	datab => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7_combout\);

-- Location: LCCOMB_X44_Y39_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~8\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(1),
	datab => \~GND~combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~2_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~8_combout\);

-- Location: FF_X44_Y39_N27
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~8_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2));

-- Location: LCCOMB_X45_Y38_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout\);

-- Location: LCCOMB_X45_Y38_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~1_combout\);

-- Location: LCCOMB_X45_Y38_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~5\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~1_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~5_combout\);

-- Location: LCCOMB_X46_Y40_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~4_combout\);

-- Location: LCCOMB_X46_Y40_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~7\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~5_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~4_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~7_combout\);

-- Location: FF_X46_Y40_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~7_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1));

-- Location: LCCOMB_X51_Y41_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~26\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~26_combout\);

-- Location: FF_X51_Y41_N25
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~26_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][4]~q\);

-- Location: LCCOMB_X51_Y41_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~27\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][4]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~27_combout\);

-- Location: FF_X51_Y41_N17
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~27_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]~q\);

-- Location: LCCOMB_X51_Y40_N26
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~q\,
	combout => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout\);

-- Location: FF_X52_Y41_N31
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout\,
	clrn => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(3));

-- Location: LCCOMB_X51_Y39_N24
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4),
	combout => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout\);

-- Location: FF_X51_Y39_N25
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout\,
	clrn => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(4));

-- Location: LCCOMB_X44_Y39_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~24\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(8),
	datab => \~GND~combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~2_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~24_combout\);

-- Location: LCCOMB_X44_Y39_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~25\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~0_combout\,
	datab => \~GND~combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~24_combout\,
	datad => \~GND~combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~25_combout\);

-- Location: FF_X44_Y39_N21
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~25_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(7));

-- Location: LCCOMB_X44_Y39_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~22\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(7),
	datab => \~GND~combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~2_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~22_combout\);

-- Location: LCCOMB_X44_Y39_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~23\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~22_combout\,
	datab => \~GND~combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~2_combout\,
	datad => \~GND~combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~23_combout\);

-- Location: FF_X44_Y39_N11
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~23_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6));

-- Location: LCCOMB_X44_Y39_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~20\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	datab => \~GND~combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~2_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~20_combout\);

-- Location: LCCOMB_X44_Y41_N24
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4),
	combout => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout\);

-- Location: FF_X44_Y41_N25
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout\,
	clrn => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(4));

-- Location: LCCOMB_X44_Y39_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~21\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~20_combout\,
	datac => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~21_combout\);

-- Location: FF_X44_Y39_N1
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~21_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5));

-- Location: LCCOMB_X44_Y41_N6
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3),
	combout => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout\);

-- Location: FF_X44_Y41_N7
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout\,
	clrn => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(3));

-- Location: LCCOMB_X44_Y39_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~18\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~2_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5),
	datac => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~18_combout\);

-- Location: LCCOMB_X44_Y39_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~19\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(3),
	datab => \~GND~combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~2_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~18_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~19_combout\);

-- Location: FF_X44_Y39_N7
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~19_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(4));

-- Location: LCCOMB_X46_Y39_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~7\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~7_combout\);

-- Location: LCCOMB_X46_Y40_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~11\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(9),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(8),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~11_combout\);

-- Location: LCCOMB_X46_Y40_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~11_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout\);

-- Location: FF_X46_Y39_N15
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~7_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]~q\);

-- Location: LCCOMB_X47_Y39_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~8\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~8_combout\);

-- Location: LCCOMB_X46_Y40_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~3_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~11_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4_combout\);

-- Location: FF_X47_Y39_N25
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~8_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q\);

-- Location: LCCOMB_X46_Y39_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~0_combout\);

-- Location: FF_X46_Y39_N21
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~0_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q\);

-- Location: LCCOMB_X47_Y39_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~0_combout\);

-- Location: FF_X47_Y39_N17
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~0_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\);

-- Location: LCCOMB_X49_Y35_N0
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q\,
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	combout => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout\);

-- Location: FF_X49_Y35_N1
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q\);

-- Location: LCCOMB_X49_Y39_N8
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~q\,
	datac => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q\,
	combout => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout\);

-- Location: FF_X49_Y39_N9
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q\);

-- Location: LCCOMB_X44_Y39_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~2_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	datad => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14_combout\);

-- Location: LCCOMB_X51_Y40_N30
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]~q\,
	datac => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q\,
	combout => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout\);

-- Location: FF_X51_Y40_N31
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q\);

-- Location: LCCOMB_X44_Y39_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~2_combout\,
	datad => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15_combout\);

-- Location: FF_X44_Y39_N5
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0));

-- Location: LCCOMB_X51_Y41_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~20\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~20_combout\);

-- Location: FF_X51_Y41_N1
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~20_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~q\);

-- Location: LCCOMB_X51_Y41_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~22\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~22_combout\);

-- Location: FF_X51_Y41_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~22_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~q\);

-- Location: LCCOMB_X47_Y40_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~13\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(8),
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~13_combout\);

-- Location: LCCOMB_X47_Y40_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~17\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~13_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~13_combout\,
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~17_combout\);

-- Location: FF_X47_Y40_N23
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~17_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2\(3));

-- Location: LCCOMB_X51_Y40_N28
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2\(3),
	combout => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\);

-- Location: LCCOMB_X50_Y43_N14
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(0),
	datad => VCC,
	combout => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout\,
	cout => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~1\);

-- Location: LCCOMB_X51_Y41_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~24\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~24_combout\);

-- Location: FF_X51_Y41_N5
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~24_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2]~q\);

-- Location: LCCOMB_X51_Y41_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~25\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~25_combout\);

-- Location: FF_X51_Y41_N21
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~25_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]~q\);

-- Location: LCCOMB_X51_Y41_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~23\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~23_combout\);

-- Location: FF_X51_Y41_N11
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~23_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]~q\);

-- Location: LCCOMB_X51_Y41_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~24\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~24_combout\);

-- Location: FF_X51_Y41_N3
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~24_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]~q\);

-- Location: LCCOMB_X50_Y41_N10
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|process_1~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]~q\,
	combout => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|process_1~0_combout\);

-- Location: LCCOMB_X50_Y41_N0
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2\(3),
	datad => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|process_1~0_combout\,
	combout => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~0_combout\);

-- Location: LCCOMB_X50_Y43_N26
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout\,
	datab => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout\,
	datac => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(0),
	datad => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~0_combout\,
	combout => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout\);

-- Location: FF_X50_Y43_N27
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[3][3]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(0));

-- Location: LCCOMB_X50_Y43_N16
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(1),
	datad => VCC,
	cin => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~1\,
	combout => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout\,
	cout => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~3\);

-- Location: LCCOMB_X50_Y43_N8
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout\,
	datab => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~0_combout\,
	datac => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(1),
	datad => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout\,
	combout => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout\);

-- Location: FF_X50_Y43_N9
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[3][3]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(1));

-- Location: LCCOMB_X50_Y43_N10
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|Equal1~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(0),
	datac => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout\,
	datad => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(1),
	combout => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout\);

-- Location: LCCOMB_X50_Y43_N18
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(2),
	datad => VCC,
	cin => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~3\,
	combout => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout\,
	cout => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~5\);

-- Location: LCCOMB_X50_Y43_N0
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout\,
	datab => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~0_combout\,
	datac => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(2),
	datad => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout\,
	combout => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout\);

-- Location: FF_X50_Y43_N1
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[3][3]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(2));

-- Location: LCCOMB_X50_Y43_N20
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~6\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(3),
	datad => VCC,
	cin => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~5\,
	combout => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout\,
	cout => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~7\);

-- Location: LCCOMB_X50_Y43_N6
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout\,
	datab => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~0_combout\,
	datac => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(3),
	datad => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout\,
	combout => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout\);

-- Location: FF_X50_Y43_N7
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[3][3]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(3));

-- Location: LCCOMB_X50_Y43_N22
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~8\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(4),
	datad => VCC,
	cin => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~7\,
	combout => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout\,
	cout => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~9\);

-- Location: LCCOMB_X50_Y43_N28
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout\,
	datab => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~0_combout\,
	datac => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(4),
	datad => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout\,
	combout => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout\);

-- Location: FF_X50_Y43_N29
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[3][3]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(4));

-- Location: LCCOMB_X50_Y43_N24
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~10\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(5),
	cin => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~9\,
	combout => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~10_combout\);

-- Location: LCCOMB_X50_Y43_N2
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~6\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout\,
	datab => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~0_combout\,
	datac => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(5),
	datad => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|Add1~10_combout\,
	combout => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~6_combout\);

-- Location: FF_X50_Y43_N3
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~6_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[3][3]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(5));

-- Location: LCCOMB_X50_Y43_N4
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|Equal1~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(3),
	datab => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(5),
	datac => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(2),
	datad => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(4),
	combout => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout\);

-- Location: LCCOMB_X51_Y40_N24
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~8\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(1),
	datac => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]~q\,
	combout => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~8_combout\);

-- Location: LCCOMB_X51_Y40_N4
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~7\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2\(3),
	combout => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~7_combout\);

-- Location: LCCOMB_X51_Y40_N22
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~9\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout\,
	datab => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~8_combout\,
	datac => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~7_combout\,
	datad => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	combout => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~9_combout\);

-- Location: FF_X51_Y40_N21
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~16_combout\,
	asdata => \altera_internal_jtag~TDIUTAP\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[3][0]~q\,
	sload => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	ena => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4));

-- Location: FF_X51_Y40_N19
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~14_combout\,
	asdata => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[3][0]~q\,
	sload => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	ena => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3));

-- Location: FF_X51_Y40_N17
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~12_combout\,
	asdata => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[3][0]~q\,
	sload => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	ena => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2));

-- Location: FF_X51_Y40_N15
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~10_combout\,
	asdata => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[3][0]~q\,
	sload => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	ena => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1));

-- Location: FF_X51_Y40_N13
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~5_combout\,
	asdata => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[3][0]~q\,
	sload => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	ena => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

-- Location: LCCOMB_X52_Y41_N24
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0),
	combout => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout\);

-- Location: FF_X52_Y41_N25
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout\,
	clrn => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(0));

-- Location: LCCOMB_X46_Y39_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6_combout\);

-- Location: FF_X46_Y39_N19
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]~q\);

-- Location: LCCOMB_X47_Y39_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~7\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~7_combout\);

-- Location: FF_X47_Y39_N15
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~7_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q\);

-- Location: LCCOMB_X47_Y40_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~8\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(9),
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(8),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~8_combout\);

-- Location: LCCOMB_X47_Y40_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~15\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~8_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~15_combout\);

-- Location: FF_X47_Y40_N19
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~15_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3));

-- Location: LCCOMB_X46_Y39_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5_combout\);

-- Location: FF_X46_Y39_N25
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]~q\);

-- Location: LCCOMB_X47_Y39_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~6\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~6_combout\);

-- Location: FF_X47_Y39_N13
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~6_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q\);

-- Location: LCCOMB_X49_Y35_N10
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q\,
	combout => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout\);

-- Location: LCCOMB_X46_Y39_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~4_combout\);

-- Location: FF_X46_Y39_N31
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~4_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]~q\);

-- Location: LCCOMB_X47_Y39_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~5\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~5_combout\);

-- Location: FF_X47_Y39_N27
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~5_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\);

-- Location: LCCOMB_X51_Y35_N8
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|Add1~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(0),
	datad => VCC,
	combout => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout\,
	cout => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|Add1~1\);

-- Location: LCCOMB_X49_Y35_N12
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|process_1~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q\,
	combout => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|process_1~0_combout\);

-- Location: LCCOMB_X49_Y35_N18
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[6]~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|process_1~0_combout\,
	combout => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[6]~0_combout\);

-- Location: LCCOMB_X51_Y35_N4
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~7\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|Equal1~2_combout\,
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout\,
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(0),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[6]~0_combout\,
	combout => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~7_combout\);

-- Location: FF_X51_Y35_N5
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~7_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][3]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(0));

-- Location: LCCOMB_X51_Y35_N10
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|Add1~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(1),
	datad => VCC,
	cin => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|Add1~1\,
	combout => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout\,
	cout => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|Add1~3\);

-- Location: LCCOMB_X51_Y35_N24
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|Equal1~2_combout\,
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[6]~0_combout\,
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(1),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout\,
	combout => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout\);

-- Location: FF_X51_Y35_N25
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][3]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(1));

-- Location: LCCOMB_X51_Y35_N12
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|Add1~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(2),
	datad => VCC,
	cin => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|Add1~3\,
	combout => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout\,
	cout => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|Add1~5\);

-- Location: LCCOMB_X51_Y35_N2
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~6\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|Equal1~2_combout\,
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[6]~0_combout\,
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(2),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout\,
	combout => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~6_combout\);

-- Location: FF_X51_Y35_N3
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~6_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][3]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(2));

-- Location: LCCOMB_X51_Y35_N30
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|Equal1~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(0),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout\,
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(2),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(1),
	combout => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|Equal1~2_combout\);

-- Location: LCCOMB_X51_Y35_N14
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|Add1~6\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(3),
	datad => VCC,
	cin => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|Add1~5\,
	combout => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout\,
	cout => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|Add1~7\);

-- Location: LCCOMB_X51_Y35_N6
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|Equal1~2_combout\,
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout\,
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(3),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[6]~0_combout\,
	combout => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout\);

-- Location: FF_X51_Y35_N7
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][3]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(3));

-- Location: LCCOMB_X51_Y35_N16
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|Add1~8\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(4),
	datad => VCC,
	cin => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|Add1~7\,
	combout => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout\,
	cout => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|Add1~9\);

-- Location: LCCOMB_X51_Y35_N28
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|Equal1~2_combout\,
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[6]~0_combout\,
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(4),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout\,
	combout => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout\);

-- Location: FF_X51_Y35_N29
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][3]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(4));

-- Location: LCCOMB_X51_Y35_N18
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|Add1~10\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(5),
	datad => VCC,
	cin => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|Add1~9\,
	combout => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|Add1~10_combout\,
	cout => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|Add1~11\);

-- Location: LCCOMB_X51_Y35_N26
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|Equal1~2_combout\,
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[6]~0_combout\,
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(5),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|Add1~10_combout\,
	combout => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~2_combout\);

-- Location: FF_X51_Y35_N27
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~2_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][3]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(5));

-- Location: LCCOMB_X51_Y35_N20
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|Add1~12\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(6),
	cin => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|Add1~11\,
	combout => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|Add1~12_combout\);

-- Location: LCCOMB_X51_Y35_N22
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[6]~5\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|Equal1~2_combout\,
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[6]~0_combout\,
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(6),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|Add1~12_combout\,
	combout => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[6]~5_combout\);

-- Location: FF_X51_Y35_N23
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[6]~5_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][3]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(6));

-- Location: LCCOMB_X51_Y35_N0
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|Equal1~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(5),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(4),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(6),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(3),
	combout => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout\);

-- Location: LCCOMB_X49_Y35_N22
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|Equal1~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout\,
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(2),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(0),
	combout => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout\);

-- Location: LCCOMB_X49_Y35_N20
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\,
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout\,
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(1),
	combout => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~combout\);

-- Location: LCCOMB_X50_Y39_N12
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q\,
	combout => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~0_combout\);

-- Location: LCCOMB_X50_Y39_N10
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~combout\,
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~0_combout\,
	combout => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~1_combout\);

-- Location: FF_X50_Y39_N11
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg~1_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

-- Location: LCCOMB_X50_Y39_N8
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q\,
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(0),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0),
	combout => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~0_combout\);

-- Location: LCCOMB_X49_Y35_N2
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	combout => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout\);

-- Location: FF_X50_Y39_N9
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~0_combout\,
	clrn => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(0));

-- Location: LCCOMB_X44_Y39_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~2_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout\);

-- Location: LCCOMB_X44_Y41_N8
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0),
	combout => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout\);

-- Location: FF_X44_Y41_N9
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout\,
	clrn => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(0));

-- Location: LCCOMB_X44_Y39_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout\,
	datac => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout\);

-- Location: FF_X44_Y39_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1));

-- Location: LCCOMB_X44_Y36_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	datad => VCC,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7_combout\,
	cout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~8\);

-- Location: LCCOMB_X44_Y36_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~15\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~15_combout\);

-- Location: LCCOMB_X44_Y36_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~19\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~15_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~19_combout\);

-- Location: LCCOMB_X47_Y40_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~16\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~16_combout\);

-- Location: FF_X44_Y36_N7
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7_combout\,
	asdata => VCC,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~19_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0));

-- Location: LCCOMB_X44_Y36_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1),
	datad => VCC,
	cin => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~8\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9_combout\,
	cout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~10\);

-- Location: FF_X44_Y36_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9_combout\,
	asdata => VCC,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~19_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1));

-- Location: LCCOMB_X44_Y36_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	datad => VCC,
	cin => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~10\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11_combout\,
	cout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~12\);

-- Location: FF_X44_Y36_N11
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11_combout\,
	asdata => VCC,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~19_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2));

-- Location: LCCOMB_X44_Y36_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	datad => VCC,
	cin => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~12\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13_combout\,
	cout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~14\);

-- Location: FF_X44_Y36_N13
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13_combout\,
	asdata => VCC,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~19_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3));

-- Location: LCCOMB_X44_Y36_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4),
	cin => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~14\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17_combout\);

-- Location: FF_X44_Y36_N15
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17_combout\,
	asdata => VCC,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~19_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4));

-- Location: LCCOMB_X44_Y36_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010110101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout\);

-- Location: LCCOMB_X44_Y36_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~5\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~5_combout\);

-- Location: LCCOMB_X45_Y36_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \altera_internal_jtag~TDIUTAP\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout\);

-- Location: LCCOMB_X45_Y36_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~2_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout\);

-- Location: FF_X45_Y36_N13
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(3));

-- Location: LCCOMB_X45_Y36_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder_combout\);

-- Location: FF_X45_Y36_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(2));

-- Location: LCCOMB_X45_Y36_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout\);

-- Location: FF_X45_Y36_N19
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(1));

-- Location: LCCOMB_X45_Y36_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder_combout\);

-- Location: FF_X45_Y36_N27
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(0));

-- Location: LCCOMB_X45_Y36_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout\);

-- Location: LCCOMB_X45_Y36_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~2_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\);

-- Location: FF_X45_Y36_N25
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(0),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(0));

-- Location: LCCOMB_X45_Y36_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~5_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout\);

-- Location: LCCOMB_X45_Y37_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout\);

-- Location: LCCOMB_X44_Y36_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout\);

-- Location: FF_X45_Y36_N1
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(1),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(1));

-- Location: LCCOMB_X44_Y36_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout\);

-- Location: LCCOMB_X45_Y36_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~5_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout\);

-- Location: LCCOMB_X45_Y37_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout\);

-- Location: LCCOMB_X44_Y36_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout\);

-- Location: LCCOMB_X44_Y36_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout\);

-- Location: FF_X45_Y36_N23
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(2),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(2));

-- Location: LCCOMB_X45_Y36_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout\);

-- Location: LCCOMB_X45_Y37_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout\);

-- Location: LCCOMB_X44_Y36_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~15\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~5_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~15_combout\);

-- Location: LCCOMB_X44_Y36_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000001100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout\);

-- Location: LCCOMB_X44_Y36_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout\);

-- Location: LCCOMB_X45_Y36_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder_combout\);

-- Location: FF_X45_Y36_N11
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(3));

-- Location: LCCOMB_X45_Y37_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~15_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout\);

-- Location: LCCOMB_X45_Y37_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout\);

-- Location: LCCOMB_X45_Y37_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout\);

-- Location: FF_X45_Y37_N31
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout\,
	asdata => \altera_internal_jtag~TDIUTAP\,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(3));

-- Location: FF_X45_Y37_N5
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(3),
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(2));

-- Location: FF_X45_Y37_N27
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(2),
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(1));

-- Location: FF_X45_Y37_N17
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(1),
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(0));

-- Location: LCCOMB_X45_Y40_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout\);

-- Location: LCCOMB_X45_Y40_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_tdo_mux~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_tdo_mux~0_combout\);

-- Location: FF_X45_Y40_N23
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_tdo_mux~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(3));

-- Location: LCCOMB_X45_Y40_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout\);

-- Location: FF_X45_Y40_N13
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_tdo_mux~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(2));

-- Location: LCCOMB_X45_Y40_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout\);

-- Location: FF_X45_Y40_N5
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_tdo_mux~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(1));

-- Location: LCCOMB_X45_Y40_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout\);

-- Location: FF_X45_Y40_N21
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_tdo_mux~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(0));

-- Location: LCCOMB_X46_Y39_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9_combout\);

-- Location: LCCOMB_X45_Y39_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~10\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(0),
	datad => VCC,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~10_combout\,
	cout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11\);

-- Location: LCCOMB_X45_Y39_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(4),
	datad => VCC,
	cin => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~19\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20_combout\,
	cout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~21\);

-- Location: LCCOMB_X45_Y39_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[5]~22\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(5),
	cin => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~21\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[5]~22_combout\);

-- Location: LCCOMB_X46_Y38_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\);

-- Location: LCCOMB_X45_Y39_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~24\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~24_combout\);

-- Location: FF_X45_Y39_N25
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[5]~22_combout\,
	sclr => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(5));

-- Location: LCCOMB_X45_Y39_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(5),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12_combout\);

-- Location: LCCOMB_X45_Y39_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13_combout\);

-- Location: FF_X45_Y39_N15
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~10_combout\,
	sclr => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(0));

-- Location: LCCOMB_X45_Y39_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(1),
	datad => VCC,
	cin => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14_combout\,
	cout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~15\);

-- Location: FF_X45_Y39_N17
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14_combout\,
	sclr => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(1));

-- Location: LCCOMB_X45_Y39_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(2),
	datad => VCC,
	cin => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~15\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16_combout\,
	cout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~17\);

-- Location: FF_X45_Y39_N19
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16_combout\,
	sclr => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(2));

-- Location: LCCOMB_X45_Y39_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(3),
	datad => VCC,
	cin => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~17\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18_combout\,
	cout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~19\);

-- Location: FF_X45_Y39_N21
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18_combout\,
	sclr => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(3));

-- Location: FF_X45_Y39_N23
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20_combout\,
	sclr => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(4));

-- Location: LCCOMB_X45_Y39_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout\);

-- Location: LCCOMB_X45_Y39_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000111000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout\);

-- Location: LCCOMB_X45_Y39_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12_combout\);

-- Location: LCCOMB_X45_Y39_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(5),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15_combout\);

-- Location: LCCOMB_X45_Y39_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16_combout\);

-- Location: LCCOMB_X45_Y39_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~17\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~17_combout\);

-- Location: LCCOMB_X46_Y38_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~18\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~18_combout\);

-- Location: FF_X45_Y39_N3
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~17_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(3));

-- Location: LCCOMB_X45_Y39_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14_combout\);

-- Location: LCCOMB_X46_Y38_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~20\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~20_combout\);

-- Location: FF_X46_Y38_N11
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~20_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(2));

-- Location: LCCOMB_X46_Y38_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13_combout\);

-- Location: LCCOMB_X46_Y38_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~19\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~19_combout\);

-- Location: FF_X46_Y38_N13
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~19_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(1));

-- Location: LCCOMB_X46_Y38_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout\);

-- Location: LCCOMB_X46_Y38_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout\);

-- Location: FF_X46_Y38_N25
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(0));

-- Location: LCCOMB_X46_Y39_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10_combout\);

-- Location: LCCOMB_X45_Y42_N24
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3),
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q\,
	combout => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout\);

-- Location: FF_X45_Y42_N25
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q\);

-- Location: LCCOMB_X46_Y41_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~17\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~17_combout\);

-- Location: FF_X46_Y41_N11
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~17_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]~q\);

-- Location: LCCOMB_X46_Y41_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~19\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~19_combout\);

-- Location: FF_X46_Y41_N27
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~19_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~q\);

-- Location: LCCOMB_X45_Y42_N4
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(5),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q\,
	combout => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\);

-- Location: LCCOMB_X49_Y39_N2
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datac => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q\,
	combout => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\);

-- Location: M9K_X53_Y43_N0
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "simon_top:U_SIMON_top|inram:U_IN_RAM|altsyncram:altsyncram_component|altsyncram_nus3:auto_generated|altsyncram_a9q2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 5,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\,
	portbre => VCC,
	clk0 => \clk50MHz~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	portadatain => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAIN_bus\,
	portbdatain => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAIN_bus\,
	portaaddr => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTAADDR_bus\,
	portbaddr => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\,
	portbdataout => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\);

-- Location: M9K_X53_Y39_N0
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "simon_top:U_SIMON_top|inram:U_IN_RAM|altsyncram:altsyncram_component|altsyncram_nus3:auto_generated|altsyncram_a9q2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 5,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\,
	portbre => VCC,
	clk0 => \clk50MHz~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	portadatain => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAIN_bus\,
	portbdatain => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAIN_bus\,
	portaaddr => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTAADDR_bus\,
	portbaddr => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus\,
	portbdataout => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X54_Y39_N0
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	datac => \altera_internal_jtag~TDIUTAP\,
	datad => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|q_b\(31),
	combout => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout\);

-- Location: LCCOMB_X49_Y39_N28
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(1),
	datac => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	combout => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]~1_combout\);

-- Location: LCCOMB_X49_Y39_N14
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout\,
	datab => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]~1_combout\,
	datac => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~0_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q\,
	combout => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]~2_combout\);

-- Location: FF_X54_Y39_N1
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout\,
	ena => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(31));

-- Location: LCCOMB_X54_Y39_N26
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	datab => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|q_b\(30),
	datad => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(31),
	combout => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout\);

-- Location: FF_X54_Y39_N27
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout\,
	ena => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(30));

-- Location: LCCOMB_X54_Y39_N12
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	datac => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(30),
	datad => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|q_b\(29),
	combout => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout\);

-- Location: FF_X54_Y39_N13
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout\,
	ena => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(29));

-- Location: LCCOMB_X54_Y39_N6
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	datac => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|q_b\(28),
	datad => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(29),
	combout => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout\);

-- Location: FF_X54_Y39_N7
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout\,
	ena => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(28));

-- Location: LCCOMB_X54_Y39_N8
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	datac => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|q_b\(27),
	datad => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(28),
	combout => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout\);

-- Location: FF_X54_Y39_N9
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout\,
	ena => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(27));

-- Location: LCCOMB_X54_Y39_N2
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(27),
	datac => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|q_b\(26),
	datad => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	combout => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout\);

-- Location: FF_X54_Y39_N3
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout\,
	ena => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(26));

-- Location: LCCOMB_X54_Y39_N4
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	datac => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|q_b\(25),
	datad => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(26),
	combout => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout\);

-- Location: FF_X54_Y39_N5
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout\,
	ena => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(25));

-- Location: LCCOMB_X54_Y39_N14
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(25),
	datac => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|q_b\(24),
	datad => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	combout => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout\);

-- Location: FF_X54_Y39_N15
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout\,
	ena => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(24));

-- Location: LCCOMB_X54_Y39_N16
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|q_b\(23),
	datac => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(24),
	datad => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	combout => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout\);

-- Location: FF_X54_Y39_N17
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout\,
	ena => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(23));

-- Location: LCCOMB_X54_Y39_N10
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|q_b\(22),
	datac => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(23),
	datad => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	combout => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout\);

-- Location: FF_X54_Y39_N11
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout\,
	ena => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(22));

-- Location: LCCOMB_X54_Y39_N28
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	datac => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(22),
	datad => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|q_b\(21),
	combout => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout\);

-- Location: FF_X54_Y39_N29
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout\,
	ena => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(21));

-- Location: LCCOMB_X54_Y39_N30
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	datab => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|q_b\(20),
	datad => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(21),
	combout => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout\);

-- Location: FF_X54_Y39_N31
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout\,
	ena => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(20));

-- Location: LCCOMB_X54_Y39_N24
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	datac => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(20),
	datad => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|q_b\(19),
	combout => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout\);

-- Location: FF_X54_Y39_N25
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout\,
	ena => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(19));

-- Location: LCCOMB_X54_Y39_N18
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	datab => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|q_b\(18),
	datad => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(19),
	combout => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17_combout\);

-- Location: FF_X54_Y39_N19
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17_combout\,
	ena => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(18));

-- Location: LCCOMB_X54_Y39_N20
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	datab => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(18),
	datad => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|q_b\(17),
	combout => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18_combout\);

-- Location: FF_X54_Y39_N21
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18_combout\,
	ena => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(17));

-- Location: LCCOMB_X54_Y39_N22
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	datac => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|q_b\(16),
	datad => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(17),
	combout => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19_combout\);

-- Location: FF_X54_Y39_N23
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19_combout\,
	ena => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(16));

-- Location: LCCOMB_X54_Y43_N28
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	datac => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|q_b\(15),
	datad => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(16),
	combout => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20_combout\);

-- Location: FF_X54_Y43_N29
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20_combout\,
	ena => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(15));

-- Location: LCCOMB_X54_Y43_N22
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	datac => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|q_b\(14),
	datad => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(15),
	combout => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21_combout\);

-- Location: FF_X54_Y43_N23
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21_combout\,
	ena => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(14));

-- Location: LCCOMB_X54_Y43_N8
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	datac => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|q_b\(13),
	datad => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(14),
	combout => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22_combout\);

-- Location: FF_X54_Y43_N9
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22_combout\,
	ena => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(13));

-- Location: LCCOMB_X54_Y43_N2
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(13),
	datac => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|q_b\(12),
	datad => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	combout => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23_combout\);

-- Location: FF_X54_Y43_N3
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23_combout\,
	ena => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(12));

-- Location: LCCOMB_X54_Y43_N12
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(12),
	datac => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|q_b\(11),
	datad => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	combout => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24_combout\);

-- Location: FF_X54_Y43_N13
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24_combout\,
	ena => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(11));

-- Location: LCCOMB_X54_Y43_N14
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	datab => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|q_b\(10),
	datad => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(11),
	combout => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25_combout\);

-- Location: FF_X54_Y43_N15
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25_combout\,
	ena => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(10));

-- Location: LCCOMB_X54_Y43_N16
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|q_b\(9),
	datac => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(10),
	datad => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	combout => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26_combout\);

-- Location: FF_X54_Y43_N17
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26_combout\,
	ena => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(9));

-- Location: LCCOMB_X54_Y43_N10
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|q_b\(8),
	datac => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(9),
	datad => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	combout => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27_combout\);

-- Location: FF_X54_Y43_N11
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27_combout\,
	ena => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(8));

-- Location: LCCOMB_X54_Y43_N4
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|q_b\(7),
	datac => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	datad => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(8),
	combout => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28_combout\);

-- Location: FF_X54_Y43_N5
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28_combout\,
	ena => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(7));

-- Location: LCCOMB_X54_Y43_N6
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|q_b\(6),
	datac => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(7),
	datad => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	combout => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29_combout\);

-- Location: FF_X54_Y43_N7
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29_combout\,
	ena => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(6));

-- Location: LCCOMB_X54_Y43_N24
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	datac => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|q_b\(5),
	datad => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(6),
	combout => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30_combout\);

-- Location: FF_X54_Y43_N25
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30_combout\,
	ena => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(5));

-- Location: LCCOMB_X54_Y43_N18
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	datab => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|q_b\(4),
	datad => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(5),
	combout => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31_combout\);

-- Location: FF_X54_Y43_N19
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31_combout\,
	ena => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(4));

-- Location: LCCOMB_X54_Y43_N20
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	datab => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(4),
	datad => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|q_b\(3),
	combout => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32_combout\);

-- Location: FF_X54_Y43_N21
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32_combout\,
	ena => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(3));

-- Location: LCCOMB_X54_Y43_N30
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~33\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	datac => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|q_b\(2),
	datad => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(3),
	combout => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~33_combout\);

-- Location: FF_X54_Y43_N31
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~33_combout\,
	ena => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(2));

-- Location: LCCOMB_X54_Y43_N26
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|q_b\(1),
	datac => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(2),
	datad => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	combout => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout\);

-- Location: FF_X54_Y43_N27
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout\,
	ena => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(1));

-- Location: LCCOMB_X54_Y43_N0
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|q_b\(0),
	datac => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(1),
	datad => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	combout => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout\);

-- Location: FF_X54_Y43_N1
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout\,
	ena => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(0));

-- Location: LCCOMB_X45_Y42_N28
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|process_1~0_combout\,
	datab => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~q\,
	datad => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(0),
	combout => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout\);

-- Location: LCCOMB_X47_Y36_N8
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	combout => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout\);

-- Location: LCCOMB_X44_Y38_N20
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~7\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(0),
	datab => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(2),
	datac => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(3),
	datad => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(1),
	combout => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~7_combout\);

-- Location: LCCOMB_X44_Y38_N10
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~8\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(0),
	datab => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout\,
	datac => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(1),
	datad => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~7_combout\,
	combout => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~8_combout\);

-- Location: LCCOMB_X45_Y42_N16
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|sdr~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	combout => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout\);

-- Location: LCCOMB_X44_Y38_N22
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datab => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout\,
	combout => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~2_combout\);

-- Location: FF_X44_Y38_N11
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~8_combout\,
	ena => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(1));

-- Location: LCCOMB_X44_Y38_N2
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~5\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(2),
	datac => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(3),
	datad => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(0),
	combout => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~5_combout\);

-- Location: LCCOMB_X44_Y38_N16
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~6\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(1),
	datab => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout\,
	datac => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(2),
	datad => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~5_combout\,
	combout => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~6_combout\);

-- Location: FF_X44_Y38_N17
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~6_combout\,
	ena => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(2));

-- Location: LCCOMB_X44_Y38_N12
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(2),
	datad => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(1),
	combout => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~0_combout\);

-- Location: LCCOMB_X44_Y38_N4
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(0),
	datab => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout\,
	datac => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(3),
	datad => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~0_combout\,
	combout => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~1_combout\);

-- Location: FF_X44_Y38_N5
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~1_combout\,
	ena => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(3));

-- Location: LCCOMB_X44_Y38_N24
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(2),
	datad => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(1),
	combout => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~3_combout\);

-- Location: LCCOMB_X44_Y38_N6
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(3),
	datab => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout\,
	datac => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(0),
	datad => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~3_combout\,
	combout => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~4_combout\);

-- Location: FF_X44_Y38_N7
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~4_combout\,
	ena => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(0));

-- Location: LCCOMB_X44_Y38_N18
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(0),
	datab => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(2),
	datac => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(3),
	datad => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(1),
	combout => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3_combout\);

-- Location: LCCOMB_X44_Y38_N30
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	combout => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6_combout\);

-- Location: LCCOMB_X44_Y38_N14
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datab => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout\,
	combout => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]~2_combout\);

-- Location: FF_X44_Y38_N31
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6_combout\,
	ena => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR\(3));

-- Location: LCCOMB_X44_Y38_N0
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	combout => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5_combout\);

-- Location: FF_X44_Y38_N1
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5_combout\,
	ena => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR\(2));

-- Location: LCCOMB_X44_Y38_N26
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3_combout\,
	datab => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR\(2),
	combout => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4_combout\);

-- Location: FF_X44_Y38_N27
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4_combout\,
	ena => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR\(1));

-- Location: LCCOMB_X44_Y38_N28
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(0),
	datab => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(2),
	datac => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(3),
	datad => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(1),
	combout => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0_combout\);

-- Location: LCCOMB_X44_Y38_N8
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR\(1),
	datab => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0_combout\,
	combout => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1_combout\);

-- Location: FF_X44_Y38_N9
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1_combout\,
	ena => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR\(0));

-- Location: LCCOMB_X45_Y42_N14
\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout\,
	datac => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	combout => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout\);

-- Location: LCCOMB_X49_Y36_N6
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	combout => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout\);

-- Location: LCCOMB_X49_Y36_N2
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~9\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(0),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~6_combout\,
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(1),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout\,
	combout => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~9_combout\);

-- Location: LCCOMB_X49_Y35_N28
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|no_name_gen~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|no_name_gen~0_combout\);

-- Location: LCCOMB_X49_Y36_N14
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~10\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|no_name_gen~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	combout => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~10_combout\);

-- Location: FF_X49_Y36_N3
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~9_combout\,
	ena => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(1));

-- Location: LCCOMB_X49_Y36_N24
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~6\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(2),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(3),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(0),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(1),
	combout => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~6_combout\);

-- Location: LCCOMB_X49_Y36_N22
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~11\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~6_combout\,
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	combout => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~11_combout\);

-- Location: FF_X49_Y36_N23
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~11_combout\,
	ena => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(0));

-- Location: LCCOMB_X49_Y36_N18
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~7\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(2),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(1),
	combout => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~7_combout\);

-- Location: LCCOMB_X49_Y36_N16
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~8\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(0),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~7_combout\,
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(3),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout\,
	combout => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~8_combout\);

-- Location: FF_X49_Y36_N17
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~8_combout\,
	ena => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(3));

-- Location: LCCOMB_X49_Y36_N30
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(3),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(0),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(1),
	combout => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~4_combout\);

-- Location: LCCOMB_X49_Y36_N20
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~5\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~4_combout\,
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(0),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(2),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout\,
	combout => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~5_combout\);

-- Location: FF_X49_Y36_N21
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~5_combout\,
	ena => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(2));

-- Location: LCCOMB_X49_Y36_N28
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(2),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(3),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(0),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(1),
	combout => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~2_combout\);

-- Location: LCCOMB_X49_Y36_N4
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(2),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(0),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(3),
	combout => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5_combout\);

-- Location: LCCOMB_X50_Y35_N4
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~9\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~9_combout\);

-- Location: LCCOMB_X49_Y35_N14
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~10\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~9_combout\,
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|no_name_gen~0_combout\,
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR\(3),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout\,
	combout => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~10_combout\);

-- Location: FF_X49_Y35_N15
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR\(3));

-- Location: LCCOMB_X50_Y35_N10
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~7\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR\(3),
	combout => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~7_combout\);

-- Location: LCCOMB_X49_Y36_N0
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~8\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout\,
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5_combout\,
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~7_combout\,
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(1),
	combout => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~8_combout\);

-- Location: LCCOMB_X49_Y36_N12
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~11\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|no_name_gen~0_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	combout => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~11_combout\);

-- Location: FF_X49_Y36_N1
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~8_combout\,
	ena => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR\(2));

-- Location: LCCOMB_X49_Y36_N26
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR\(2),
	combout => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4_combout\);

-- Location: LCCOMB_X49_Y36_N10
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4_combout\,
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(1),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5_combout\,
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout\,
	combout => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6_combout\);

-- Location: FF_X49_Y36_N11
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6_combout\,
	ena => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR\(1));

-- Location: LCCOMB_X49_Y36_N8
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout\,
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~2_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR\(1),
	combout => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3_combout\);

-- Location: FF_X49_Y36_N9
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3_combout\,
	ena => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR\(0));

-- Location: LCCOMB_X49_Y35_N26
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3),
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q\,
	combout => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout\);

-- Location: FF_X49_Y35_N27
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q\);

-- Location: LCCOMB_X49_Y35_N8
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(5),
	combout => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\);

-- Location: LCCOMB_X49_Y35_N16
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q\,
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(1),
	combout => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\);

-- Location: M9K_X53_Y32_N0
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a13\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "simon_top:U_SIMON_top|keyrom:U_ROM|altsyncram:altsyncram_component|altsyncram_0ts3:auto_generated|altsyncram_k8t2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_clock => "none",
	port_a_address_width => 0,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 0,
	port_a_logical_ram_depth => 1,
	port_a_logical_ram_width => 64,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 0,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 13,
	port_b_last_address => 0,
	port_b_logical_ram_depth => 1,
	port_b_logical_ram_width => 64,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\,
	portbre => VCC,
	clk0 => \clk50MHz~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	portadatain => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAIN_bus\,
	portbdatain => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAIN_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus\,
	portbdataout => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X50_Y35_N16
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~59\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_b\(63),
	combout => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~59_combout\);

-- Location: LCCOMB_X49_Y35_N4
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[58]~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\,
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(2),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(0),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(1),
	combout => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[58]~1_combout\);

-- Location: LCCOMB_X49_Y35_N30
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[58]~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout\,
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[58]~1_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q\,
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[6]~0_combout\,
	combout => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[58]~2_combout\);

-- Location: FF_X50_Y35_N17
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[63]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~59_combout\,
	ena => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[58]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(63));

-- Location: M9K_X53_Y30_N0
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "simon_top:U_SIMON_top|keyrom:U_ROM|altsyncram:altsyncram_component|altsyncram_0ts3:auto_generated|altsyncram_k8t2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_clock => "none",
	port_a_address_width => 0,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 0,
	port_a_logical_ram_depth => 1,
	port_a_logical_ram_width => 64,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 0,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 0,
	port_b_logical_ram_depth => 1,
	port_b_logical_ram_width => 64,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\,
	portbre => VCC,
	clk0 => \clk50MHz~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	portadatain => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAIN_bus\,
	portbdatain => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAIN_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus\,
	portbdataout => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X54_Y32_N12
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_b\(60),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(61),
	combout => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20_combout\);

-- Location: FF_X54_Y32_N13
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[60]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20_combout\,
	ena => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[58]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(60));

-- Location: LCCOMB_X52_Y31_N30
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_b\(48),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(49),
	combout => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout\);

-- Location: FF_X52_Y31_N31
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout\,
	ena => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[58]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(48));

-- Location: M9K_X53_Y31_N0
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "simon_top:U_SIMON_top|keyrom:U_ROM|altsyncram:altsyncram_component|altsyncram_0ts3:auto_generated|altsyncram_k8t2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_clock => "none",
	port_a_address_width => 0,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 0,
	port_a_logical_ram_depth => 1,
	port_a_logical_ram_width => 64,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 0,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 0,
	port_b_logical_ram_depth => 1,
	port_b_logical_ram_width => 64,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\,
	portbre => VCC,
	clk0 => \clk50MHz~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	portadatain => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAIN_bus\,
	portbdatain => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAIN_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\,
	portbdataout => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\);

-- Location: M9K_X53_Y29_N0
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "simon_top:U_SIMON_top|keyrom:U_ROM|altsyncram:altsyncram_component|altsyncram_0ts3:auto_generated|altsyncram_k8t2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_clock => "none",
	port_a_address_width => 0,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 0,
	port_a_logical_ram_depth => 1,
	port_a_logical_ram_width => 64,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 0,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 0,
	port_b_logical_ram_depth => 1,
	port_b_logical_ram_width => 64,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\,
	portbre => VCC,
	clk0 => \clk50MHz~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	portadatain => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAIN_bus\,
	portbdatain => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAIN_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus\,
	portbdataout => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X54_Y32_N6
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~48\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_b\(57),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(58),
	combout => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~48_combout\);

-- Location: FF_X54_Y32_N7
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~48_combout\,
	ena => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[58]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(57));

-- Location: LCCOMB_X54_Y29_N22
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~39\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_b\(54),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(55),
	combout => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~39_combout\);

-- Location: FF_X54_Y29_N23
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~39_combout\,
	ena => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[58]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(54));

-- Location: LCCOMB_X54_Y32_N10
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~40\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(54),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_b\(53),
	combout => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~40_combout\);

-- Location: FF_X54_Y32_N11
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~40_combout\,
	ena => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[58]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(53));

-- Location: LCCOMB_X54_Y29_N20
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~44\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(53),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_b\(52),
	combout => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~44_combout\);

-- Location: FF_X54_Y29_N21
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~44_combout\,
	ena => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[58]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(52));

-- Location: LCCOMB_X52_Y31_N16
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~43\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(44),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_b\(43),
	combout => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~43_combout\);

-- Location: FF_X52_Y31_N17
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~43_combout\,
	ena => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[58]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(43));

-- Location: LCCOMB_X54_Y32_N20
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~47\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_b\(56),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(57),
	combout => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~47_combout\);

-- Location: FF_X54_Y32_N21
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~47_combout\,
	ena => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[58]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(56));

-- Location: LCCOMB_X54_Y32_N22
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~33\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_b\(55),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(56),
	combout => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~33_combout\);

-- Location: FF_X54_Y32_N23
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~33_combout\,
	ena => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[58]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(55));

-- Location: LCCOMB_X52_Y31_N10
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(48),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_b\(47),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	combout => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27_combout\);

-- Location: FF_X52_Y31_N11
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27_combout\,
	ena => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[58]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(47));

-- Location: LCCOMB_X52_Y31_N2
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(37),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_b\(36),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	combout => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21_combout\);

-- Location: FF_X52_Y31_N3
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21_combout\,
	ena => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[58]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(36));

-- Location: LCCOMB_X52_Y31_N14
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(36),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_b\(35),
	combout => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24_combout\);

-- Location: FF_X52_Y31_N15
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24_combout\,
	ena => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[58]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(35));

-- Location: LCCOMB_X52_Y31_N12
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(35),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_b\(34),
	combout => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29_combout\);

-- Location: FF_X52_Y31_N13
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29_combout\,
	ena => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[58]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(34));

-- Location: LCCOMB_X52_Y31_N6
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_b\(33),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(34),
	combout => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32_combout\);

-- Location: FF_X52_Y31_N7
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32_combout\,
	ena => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[58]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(33));

-- Location: LCCOMB_X54_Y31_N24
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_b\(20),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(21),
	combout => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31_combout\);

-- Location: FF_X54_Y31_N25
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31_combout\,
	ena => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[58]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(20));

-- Location: LCCOMB_X54_Y31_N26
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~34\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_b\(19),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(20),
	combout => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~34_combout\);

-- Location: FF_X54_Y31_N27
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~34_combout\,
	ena => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[58]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(19));

-- Location: LCCOMB_X54_Y31_N18
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(18),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_b\(17),
	combout => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25_combout\);

-- Location: FF_X54_Y31_N19
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25_combout\,
	ena => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[58]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(17));

-- Location: LCCOMB_X54_Y31_N0
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_b\(16),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(17),
	combout => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23_combout\);

-- Location: FF_X54_Y31_N1
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23_combout\,
	ena => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[58]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(16));

-- Location: LCCOMB_X52_Y31_N24
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_b\(46),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(47),
	combout => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26_combout\);

-- Location: FF_X52_Y31_N25
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26_combout\,
	ena => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[58]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(46));

-- Location: LCCOMB_X52_Y31_N18
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~49\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(46),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_b\(45),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	combout => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~49_combout\);

-- Location: FF_X52_Y31_N19
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~49_combout\,
	ena => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[58]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(45));

-- Location: LCCOMB_X52_Y31_N0
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(45),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_b\(44),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	combout => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout\);

-- Location: FF_X52_Y31_N1
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout\,
	ena => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[58]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(44));

-- Location: LCCOMB_X52_Y31_N20
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(42),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_b\(41),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	combout => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout\);

-- Location: FF_X52_Y31_N21
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout\,
	ena => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[58]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(41));

-- Location: LCCOMB_X54_Y29_N0
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_b\(29),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(30),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	combout => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout\);

-- Location: FF_X54_Y29_N1
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout\,
	ena => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[58]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(29));

-- Location: LCCOMB_X52_Y31_N8
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_b\(40),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(41),
	combout => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout\);

-- Location: FF_X52_Y31_N9
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout\,
	ena => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[58]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(40));

-- Location: LCCOMB_X52_Y31_N26
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(40),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_b\(39),
	combout => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout\);

-- Location: FF_X52_Y31_N27
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout\,
	ena => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[58]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(39));

-- Location: LCCOMB_X52_Y31_N28
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(39),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_b\(38),
	combout => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22_combout\);

-- Location: FF_X52_Y31_N29
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22_combout\,
	ena => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[58]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(38));

-- Location: LCCOMB_X52_Y31_N4
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~55\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(38),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_b\(37),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	combout => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~55_combout\);

-- Location: FF_X52_Y31_N5
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~55_combout\,
	ena => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[58]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(37));

-- Location: LCCOMB_X54_Y29_N4
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~38\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_b\(32),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(33),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	combout => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~38_combout\);

-- Location: FF_X54_Y29_N5
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~38_combout\,
	ena => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[58]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(32));

-- Location: LCCOMB_X54_Y29_N18
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~42\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_b\(31),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(32),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	combout => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~42_combout\);

-- Location: FF_X54_Y29_N19
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~42_combout\,
	ena => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[58]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(31));

-- Location: LCCOMB_X54_Y29_N8
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~41\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_b\(30),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(31),
	combout => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~41_combout\);

-- Location: FF_X54_Y29_N9
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~41_combout\,
	ena => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[58]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(30));

-- Location: LCCOMB_X54_Y29_N14
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~54\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_b\(28),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(29),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	combout => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~54_combout\);

-- Location: FF_X54_Y29_N15
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~54_combout\,
	ena => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[58]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(28));

-- Location: LCCOMB_X54_Y29_N12
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~52\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_b\(23),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(24),
	combout => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~52_combout\);

-- Location: FF_X54_Y29_N13
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~52_combout\,
	ena => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[58]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(23));

-- Location: LCCOMB_X54_Y29_N16
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~50\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_b\(27),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(28),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	combout => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~50_combout\);

-- Location: FF_X54_Y29_N17
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~50_combout\,
	ena => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[58]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(27));

-- Location: LCCOMB_X54_Y29_N10
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~51\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(27),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_b\(26),
	combout => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~51_combout\);

-- Location: FF_X54_Y29_N11
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~51_combout\,
	ena => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[58]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(26));

-- Location: LCCOMB_X54_Y29_N6
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(26),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_b\(25),
	combout => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout\);

-- Location: FF_X54_Y29_N7
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout\,
	ena => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[58]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(25));

-- Location: LCCOMB_X54_Y29_N28
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_b\(24),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(25),
	combout => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout\);

-- Location: FF_X54_Y29_N29
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout\,
	ena => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[58]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(24));

-- Location: LCCOMB_X54_Y31_N30
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_b\(18),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(19),
	combout => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18_combout\);

-- Location: FF_X54_Y31_N31
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18_combout\,
	ena => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[58]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(18));

-- Location: LCCOMB_X54_Y32_N18
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(63),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_b\(62),
	combout => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout\);

-- Location: FF_X54_Y32_N19
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[62]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout\,
	ena => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[58]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(62));

-- Location: LCCOMB_X54_Y32_N26
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~64\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_b\(61),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(62),
	combout => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~64_combout\);

-- Location: FF_X54_Y32_N27
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[61]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~64_combout\,
	ena => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[58]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(61));

-- Location: LCCOMB_X54_Y32_N0
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~56\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_b\(59),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(60),
	combout => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~56_combout\);

-- Location: FF_X54_Y32_N1
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~56_combout\,
	ena => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[58]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(59));

-- Location: LCCOMB_X54_Y32_N14
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~60\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_b\(58),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(59),
	combout => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~60_combout\);

-- Location: FF_X54_Y32_N15
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[58]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~60_combout\,
	ena => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[58]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(58));

-- Location: LCCOMB_X54_Y32_N2
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~57\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_b\(51),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(52),
	combout => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~57_combout\);

-- Location: FF_X54_Y32_N3
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[51]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~57_combout\,
	ena => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[58]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(51));

-- Location: LCCOMB_X54_Y32_N28
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~58\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(51),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_b\(50),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	combout => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~58_combout\);

-- Location: FF_X54_Y32_N29
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[50]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~58_combout\,
	ena => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[58]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(50));

-- Location: LCCOMB_X54_Y32_N24
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~63\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_b\(49),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(50),
	combout => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~63_combout\);

-- Location: FF_X54_Y32_N25
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[49]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~63_combout\,
	ena => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[58]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(49));

-- Location: LCCOMB_X52_Y31_N22
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~61\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_b\(42),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(43),
	combout => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~61_combout\);

-- Location: FF_X52_Y31_N23
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~61_combout\,
	ena => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[58]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(42));

-- Location: LCCOMB_X54_Y31_N28
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~62\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_b\(14),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(15),
	combout => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~62_combout\);

-- Location: FF_X54_Y31_N29
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~62_combout\,
	ena => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[58]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(14));

-- Location: LCCOMB_X54_Y31_N22
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~65\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_b\(13),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(14),
	combout => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~65_combout\);

-- Location: FF_X54_Y31_N23
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~65_combout\,
	ena => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[58]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(13));

-- Location: LCCOMB_X54_Y31_N2
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(13),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_b\(12),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	combout => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout\);

-- Location: FF_X54_Y31_N3
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout\,
	ena => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[58]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(12));

-- Location: LCCOMB_X54_Y30_N8
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_b\(11),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(12),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	combout => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout\);

-- Location: FF_X54_Y30_N9
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout\,
	ena => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[58]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(11));

-- Location: LCCOMB_X54_Y31_N8
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(11),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_b\(10),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	combout => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout\);

-- Location: FF_X54_Y31_N9
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout\,
	ena => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[58]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(10));

-- Location: LCCOMB_X54_Y31_N20
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(10),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_b\(9),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	combout => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17_combout\);

-- Location: FF_X54_Y31_N21
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17_combout\,
	ena => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[58]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(9));

-- Location: LCCOMB_X54_Y29_N2
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_b\(2),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(3),
	combout => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout\);

-- Location: FF_X54_Y29_N3
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout\,
	ena => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[58]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(2));

-- Location: LCCOMB_X54_Y29_N24
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(2),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_b\(1),
	combout => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout\);

-- Location: FF_X54_Y29_N25
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout\,
	ena => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[58]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(1));

-- Location: LCCOMB_X54_Y29_N26
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_b\(22),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(23),
	combout => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19_combout\);

-- Location: FF_X54_Y29_N27
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19_combout\,
	ena => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[58]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(22));

-- Location: LCCOMB_X54_Y29_N30
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~46\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(22),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_b\(21),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	combout => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~46_combout\);

-- Location: FF_X54_Y29_N31
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~46_combout\,
	ena => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[58]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(21));

-- Location: LCCOMB_X54_Y31_N10
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~53\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_b\(15),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(16),
	combout => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~53_combout\);

-- Location: FF_X54_Y31_N11
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~53_combout\,
	ena => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[58]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(15));

-- Location: LCCOMB_X54_Y31_N16
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~45\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_b\(8),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(9),
	combout => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~45_combout\);

-- Location: FF_X54_Y31_N17
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~45_combout\,
	ena => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[58]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(8));

-- Location: LCCOMB_X54_Y31_N14
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~36\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(8),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_b\(7),
	combout => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~36_combout\);

-- Location: FF_X54_Y31_N15
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~36_combout\,
	ena => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[58]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(7));

-- Location: LCCOMB_X54_Y31_N12
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~35\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_b\(6),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(7),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	combout => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~35_combout\);

-- Location: FF_X54_Y31_N13
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~35_combout\,
	ena => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[58]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(6));

-- Location: LCCOMB_X54_Y31_N4
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_b\(5),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(6),
	combout => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28_combout\);

-- Location: FF_X54_Y31_N5
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28_combout\,
	ena => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[58]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(5));

-- Location: LCCOMB_X54_Y31_N6
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(5),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_b\(4),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	combout => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30_combout\);

-- Location: FF_X54_Y31_N7
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30_combout\,
	ena => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[58]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(4));

-- Location: LCCOMB_X54_Y32_N16
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~37\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_b\(3),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(4),
	combout => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~37_combout\);

-- Location: FF_X54_Y32_N17
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~37_combout\,
	ena => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[58]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(3));

-- Location: LCCOMB_X54_Y32_N8
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_b\(0),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(1),
	combout => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout\);

-- Location: FF_X54_Y32_N9
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout\,
	ena => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[58]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(0));

-- Location: LCCOMB_X46_Y39_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8_combout\);

-- Location: FF_X46_Y39_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]~q\);

-- Location: LCCOMB_X47_Y39_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~9\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~9_combout\);

-- Location: FF_X47_Y39_N11
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~9_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q\);

-- Location: LCCOMB_X49_Y35_N6
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q\,
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q\,
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|process_1~0_combout\,
	combout => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout\);

-- Location: LCCOMB_X49_Y35_N24
\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout\,
	combout => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout\);

-- Location: LCCOMB_X49_Y41_N6
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	combout => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout\);

-- Location: LCCOMB_X49_Y41_N28
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~6\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(2),
	datac => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(0),
	datad => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(3),
	combout => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~6_combout\);

-- Location: LCCOMB_X49_Y41_N24
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~7\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout\,
	datab => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~6_combout\,
	datac => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(2),
	datad => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(1),
	combout => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~7_combout\);

-- Location: LCCOMB_X51_Y40_N0
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|sdr~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2\(3),
	combout => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout\);

-- Location: LCCOMB_X49_Y41_N16
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout\,
	combout => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~4_combout\);

-- Location: FF_X49_Y41_N25
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~7_combout\,
	ena => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(2));

-- Location: LCCOMB_X49_Y41_N2
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~5\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(3),
	datab => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(2),
	datac => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(0),
	datad => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(1),
	combout => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~5_combout\);

-- Location: LCCOMB_X49_Y41_N22
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~9\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datab => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~5_combout\,
	datac => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	combout => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~9_combout\);

-- Location: FF_X49_Y41_N23
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~9_combout\,
	ena => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(0));

-- Location: LCCOMB_X49_Y41_N18
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~8\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(0),
	datab => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~5_combout\,
	datac => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(1),
	datad => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout\,
	combout => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~8_combout\);

-- Location: FF_X49_Y41_N19
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~8_combout\,
	ena => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(1));

-- Location: LCCOMB_X49_Y41_N30
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(1),
	datac => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(0),
	datad => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(3),
	combout => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~2_combout\);

-- Location: LCCOMB_X49_Y41_N12
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~2_combout\,
	datab => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(2),
	datac => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(3),
	datad => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout\,
	combout => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~3_combout\);

-- Location: FF_X49_Y41_N13
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~3_combout\,
	ena => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(3));

-- Location: LCCOMB_X49_Y41_N4
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(3),
	datab => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(2),
	datac => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(0),
	datad => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(1),
	combout => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0_combout\);

-- Location: LCCOMB_X49_Y41_N14
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	combout => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6_combout\);

-- Location: LCCOMB_X49_Y41_N0
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout\,
	combout => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]~2_combout\);

-- Location: FF_X49_Y41_N15
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6_combout\,
	ena => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR\(3));

-- Location: LCCOMB_X49_Y41_N26
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datab => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	combout => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5_combout\);

-- Location: FF_X49_Y41_N27
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5_combout\,
	ena => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR\(2));

-- Location: LCCOMB_X49_Y41_N20
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(3),
	datab => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(2),
	datac => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(0),
	datad => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(1),
	combout => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3_combout\);

-- Location: LCCOMB_X49_Y41_N10
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR\(2),
	datab => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout\,
	combout => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4_combout\);

-- Location: FF_X49_Y41_N11
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4_combout\,
	ena => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR\(1));

-- Location: LCCOMB_X49_Y41_N8
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout\,
	datab => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR\(1),
	combout => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1_combout\);

-- Location: FF_X49_Y41_N9
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1_combout\,
	ena => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR\(0));

-- Location: LCCOMB_X50_Y41_N24
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2\(3),
	datac => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q\,
	combout => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout\);

-- Location: FF_X50_Y41_N25
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q\);

-- Location: LCCOMB_X50_Y43_N12
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]~q\,
	datad => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout\,
	combout => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\);

-- Location: LCCOMB_X54_Y41_N2
\U_SIMON_top|U_CONTL|Selector13~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_CONTL|Selector13~0_combout\ = (\U_SIMON_top|U_CONTL|state.stated~q\) # ((!\U_SIMON_top|U_CONTL|round\(4) & (\U_SIMON_top|U_CONTL|state.state3~q\ & \U_SIMON_top|U_CONTL|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_CONTL|round\(4),
	datab => \U_SIMON_top|U_CONTL|state.state3~q\,
	datac => \U_SIMON_top|U_CONTL|Equal0~0_combout\,
	datad => \U_SIMON_top|U_CONTL|state.stated~q\,
	combout => \U_SIMON_top|U_CONTL|Selector13~0_combout\);

-- Location: LCCOMB_X51_Y40_N8
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(5),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2\(3),
	combout => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\);

-- Location: CLKCTRL_G11
\U_SIMON_top|U_CONTL|state.state3~clkctrl\ : fiftyfivenm_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \U_SIMON_top|U_CONTL|state.state3~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \U_SIMON_top|U_CONTL|state.state3~clkctrl_outclk\);

-- Location: LCCOMB_X51_Y33_N30
\U_SIMON_top|U_CONTL|round_count[2]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_CONTL|round_count\(2) = (GLOBAL(\U_SIMON_top|U_CONTL|state.state3~clkctrl_outclk\) & (\U_SIMON_top|U_CONTL|round\(2))) # (!GLOBAL(\U_SIMON_top|U_CONTL|state.state3~clkctrl_outclk\) & ((\U_SIMON_top|U_CONTL|round_count\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_SIMON_top|U_CONTL|round\(2),
	datac => \U_SIMON_top|U_CONTL|state.state3~clkctrl_outclk\,
	datad => \U_SIMON_top|U_CONTL|round_count\(2),
	combout => \U_SIMON_top|U_CONTL|round_count\(2));

-- Location: LCCOMB_X51_Y33_N28
\U_SIMON_top|U_CONTL|round_count[3]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_CONTL|round_count\(3) = (GLOBAL(\U_SIMON_top|U_CONTL|state.state3~clkctrl_outclk\) & (\U_SIMON_top|U_CONTL|round\(3))) # (!GLOBAL(\U_SIMON_top|U_CONTL|state.state3~clkctrl_outclk\) & ((\U_SIMON_top|U_CONTL|round_count\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_SIMON_top|U_CONTL|round\(3),
	datac => \U_SIMON_top|U_CONTL|state.state3~clkctrl_outclk\,
	datad => \U_SIMON_top|U_CONTL|round_count\(3),
	combout => \U_SIMON_top|U_CONTL|round_count\(3));

-- Location: LCCOMB_X45_Y34_N8
\U_SIMON_top|U_SIMON|Mux0~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|Mux0~2_combout\ = (!\U_SIMON_top|U_CONTL|round_count\(2) & \U_SIMON_top|U_CONTL|round_count\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_CONTL|round_count\(2),
	datac => \U_SIMON_top|U_CONTL|round_count\(3),
	combout => \U_SIMON_top|U_SIMON|Mux0~2_combout\);

-- Location: LCCOMB_X52_Y33_N18
\U_SIMON_top|U_CONTL|round_count[0]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_CONTL|round_count\(0) = (GLOBAL(\U_SIMON_top|U_CONTL|state.state3~clkctrl_outclk\) & (\U_SIMON_top|U_CONTL|round\(0))) # (!GLOBAL(\U_SIMON_top|U_CONTL|state.state3~clkctrl_outclk\) & ((\U_SIMON_top|U_CONTL|round_count\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_SIMON_top|U_CONTL|round\(0),
	datac => \U_SIMON_top|U_CONTL|state.state3~clkctrl_outclk\,
	datad => \U_SIMON_top|U_CONTL|round_count\(0),
	combout => \U_SIMON_top|U_CONTL|round_count\(0));

-- Location: LCCOMB_X52_Y33_N16
\U_SIMON_top|U_CONTL|round_count[1]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_CONTL|round_count\(1) = (GLOBAL(\U_SIMON_top|U_CONTL|state.state3~clkctrl_outclk\) & (\U_SIMON_top|U_CONTL|round\(1))) # (!GLOBAL(\U_SIMON_top|U_CONTL|state.state3~clkctrl_outclk\) & ((\U_SIMON_top|U_CONTL|round_count\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_SIMON_top|U_CONTL|round\(1),
	datac => \U_SIMON_top|U_CONTL|state.state3~clkctrl_outclk\,
	datad => \U_SIMON_top|U_CONTL|round_count\(1),
	combout => \U_SIMON_top|U_CONTL|round_count\(1));

-- Location: LCCOMB_X49_Y32_N20
\U_SIMON_top|U_SIMON|Mux15~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|Mux15~4_combout\ = (\U_SIMON_top|U_CONTL|round_count\(0) & (((\U_SIMON_top|U_CONTL|round_count\(1))))) # (!\U_SIMON_top|U_CONTL|round_count\(0) & ((\U_SIMON_top|U_CONTL|round_count\(1) & 
-- ((\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(32)))) # (!\U_SIMON_top|U_CONTL|round_count\(1) & (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_CONTL|round_count\(0),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(0),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(32),
	datad => \U_SIMON_top|U_CONTL|round_count\(1),
	combout => \U_SIMON_top|U_SIMON|Mux15~4_combout\);

-- Location: LCCOMB_X49_Y32_N14
\U_SIMON_top|U_SIMON|Mux15~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|Mux15~5_combout\ = (\U_SIMON_top|U_CONTL|round_count\(0) & ((\U_SIMON_top|U_SIMON|Mux15~4_combout\ & ((\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(48)))) # (!\U_SIMON_top|U_SIMON|Mux15~4_combout\ & 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(16))))) # (!\U_SIMON_top|U_CONTL|round_count\(0) & (\U_SIMON_top|U_SIMON|Mux15~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_CONTL|round_count\(0),
	datab => \U_SIMON_top|U_SIMON|Mux15~4_combout\,
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(16),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(48),
	combout => \U_SIMON_top|U_SIMON|Mux15~5_combout\);

-- Location: LCCOMB_X43_Y30_N30
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|temp~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|temp~3_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(38) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(41))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(38),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(41),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|temp~3_combout\);

-- Location: LCCOMB_X43_Y29_N0
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|temp~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|temp~2_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(60) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(1) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(36) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(39))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(60),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(1),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(36),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(39),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|temp~2_combout\);

-- Location: LCCOMB_X43_Y30_N18
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|temp~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|temp~0_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(10) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(22) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(9) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(10),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(22),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(9),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(18),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|temp~0_combout\);

-- Location: LCCOMB_X43_Y30_N24
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[8]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[8]~8_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(24) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(24),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(11),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[8]~8_combout\);

-- Location: LCCOMB_X44_Y30_N16
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[6]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[6]~2_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(12) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(12),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(25),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[6]~2_combout\);

-- Location: LCCOMB_X43_Y30_N4
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|temp~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|temp~1_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(29) $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|temp~0_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[8]~8_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[6]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(29),
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|temp~0_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[8]~8_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[6]~2_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|temp~1_combout\);

-- Location: LCCOMB_X50_Y31_N26
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|temp~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|temp~4_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(0) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(40) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(16) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(35))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(0),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(40),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(16),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(35),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|temp~4_combout\);

-- Location: LCCOMB_X43_Y30_N0
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|temp~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|temp~5_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|temp~3_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|temp~2_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|temp~1_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|temp~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|temp~3_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|temp~2_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|temp~1_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|temp~4_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|temp~5_combout\);

-- Location: LCCOMB_X51_Y31_N4
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|temp~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|temp~1_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(21) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(56) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(21),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(56),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(19),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|temp~1_combout\);

-- Location: LCCOMB_X46_Y29_N18
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|temp~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|temp~3_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(32) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(33) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(3) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(32),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(33),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(3),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(4),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|temp~3_combout\);

-- Location: LCCOMB_X47_Y28_N26
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|temp~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|temp~6_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|temp~1_combout\ $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(16) $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|temp~3_combout\ $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(54))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|temp~1_combout\,
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(16),
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|temp~3_combout\,
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(54),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|temp~6_combout\);

-- Location: LCCOMB_X46_Y31_N24
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|rotright1[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|rotright1[0]~0_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(52) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(52),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(17),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|rotright1[0]~0_combout\);

-- Location: LCCOMB_X49_Y32_N22
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|temp~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|temp~1_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(51) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(16) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(0) $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|rotright1[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(51),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(16),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(0),
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|rotright1[0]~0_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|temp~1_combout\);

-- Location: LCCOMB_X49_Y32_N8
\U_SIMON_top|U_SIMON|Mux15~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|Mux15~2_combout\ = (\U_SIMON_top|U_CONTL|round_count\(0) & (((\U_SIMON_top|U_CONTL|round_count\(1))) # (!\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|temp~6_combout\))) # (!\U_SIMON_top|U_CONTL|round_count\(0) & 
-- (((!\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|temp~1_combout\ & !\U_SIMON_top|U_CONTL|round_count\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_CONTL|round_count\(0),
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|temp~6_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|temp~1_combout\,
	datad => \U_SIMON_top|U_CONTL|round_count\(1),
	combout => \U_SIMON_top|U_SIMON|Mux15~2_combout\);

-- Location: LCCOMB_X49_Y29_N22
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[4]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[4]~20_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(23) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(25) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(60)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(23),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(25),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(60),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[4]~20_combout\);

-- Location: LCCOMB_X49_Y29_N6
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|temp~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|temp~12_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[4]~20_combout\ $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(24) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(58) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(59))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[4]~20_combout\,
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(24),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(58),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(59),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|temp~12_combout\);

-- Location: LCCOMB_X49_Y32_N2
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|temp~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|temp~9_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(20) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(48) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(32) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(20),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(48),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(32),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(19),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|temp~9_combout\);

-- Location: LCCOMB_X43_Y28_N28
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|rotright1[5]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|rotright1[5]~5_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(22) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(57))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(22),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(57),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|rotright1[5]~5_combout\);

-- Location: LCCOMB_X44_Y31_N28
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[4]~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[4]~33_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(37) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(37),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(8),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[4]~33_combout\);

-- Location: LCCOMB_X42_Y29_N8
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|temp~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|temp~8_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|rotright1[5]~5_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[4]~33_combout\ $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(35) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|rotright1[5]~5_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[4]~33_combout\,
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(35),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(6),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|temp~8_combout\);

-- Location: LCCOMB_X49_Y32_N28
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|temp~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|temp~10_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|temp~12_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|temp~9_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|temp~8_combout\ $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(49))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|temp~12_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|temp~9_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|temp~8_combout\,
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(49),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|temp~10_combout\);

-- Location: LCCOMB_X49_Y32_N10
\U_SIMON_top|U_SIMON|Mux15~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|Mux15~3_combout\ = (\U_SIMON_top|U_CONTL|round_count\(1) & ((\U_SIMON_top|U_SIMON|Mux15~2_combout\ & (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|temp~5_combout\)) # (!\U_SIMON_top|U_SIMON|Mux15~2_combout\ & 
-- ((!\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|temp~10_combout\))))) # (!\U_SIMON_top|U_CONTL|round_count\(1) & (((\U_SIMON_top|U_SIMON|Mux15~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_CONTL|round_count\(1),
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|temp~5_combout\,
	datac => \U_SIMON_top|U_SIMON|Mux15~2_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|temp~10_combout\,
	combout => \U_SIMON_top|U_SIMON|Mux15~3_combout\);

-- Location: LCCOMB_X49_Y32_N16
\U_SIMON_top|U_SIMON|Mux15~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|Mux15~6_combout\ = (!\U_SIMON_top|U_CONTL|round_count\(3) & ((\U_SIMON_top|U_CONTL|round_count\(2) & ((\U_SIMON_top|U_SIMON|Mux15~3_combout\))) # (!\U_SIMON_top|U_CONTL|round_count\(2) & (\U_SIMON_top|U_SIMON|Mux15~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_CONTL|round_count\(3),
	datab => \U_SIMON_top|U_SIMON|Mux15~5_combout\,
	datac => \U_SIMON_top|U_CONTL|round_count\(2),
	datad => \U_SIMON_top|U_SIMON|Mux15~3_combout\,
	combout => \U_SIMON_top|U_SIMON|Mux15~6_combout\);

-- Location: LCCOMB_X41_Y29_N6
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[4]~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[4]~31_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(58) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(36) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(20) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(58),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(36),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(20),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(7),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[4]~31_combout\);

-- Location: LCCOMB_X49_Y29_N18
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[4]~49\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[4]~49_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[4]~20_combout\ $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(37) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(8) $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[4]~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[4]~20_combout\,
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(37),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(8),
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[4]~31_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[4]~49_combout\);

-- Location: LCCOMB_X46_Y31_N6
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[4]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[4]~26_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(28) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(53) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(26) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(28),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(53),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(26),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(24),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[4]~26_combout\);

-- Location: LCCOMB_X41_Y31_N10
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[8]~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[8]~32_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(27) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(12) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(29) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(41))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(27),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(12),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(29),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(41),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[8]~32_combout\);

-- Location: LCCOMB_X43_Y31_N12
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[4]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[4]~24_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(63) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(36) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(52) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(48))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(63),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(36),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(52),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(48),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[4]~24_combout\);

-- Location: LCCOMB_X41_Y29_N12
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[6]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[6]~3_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(10) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(39))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(10),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(39),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[6]~3_combout\);

-- Location: LCCOMB_X43_Y31_N22
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[4]~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[4]~25_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[4]~24_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[6]~3_combout\ $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(23) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(61))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[4]~24_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[6]~3_combout\,
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(23),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(61),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[4]~25_combout\);

-- Location: LCCOMB_X46_Y31_N0
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[4]~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[4]~27_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[4]~26_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[8]~32_combout\ $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(62) $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[4]~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[4]~26_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[8]~32_combout\,
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(62),
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[4]~25_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[4]~27_combout\);

-- Location: LCCOMB_X44_Y29_N24
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[13]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[13]~11_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(46) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(18) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(1) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(53))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(46),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(18),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(1),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(53),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[13]~11_combout\);

-- Location: LCCOMB_X47_Y32_N6
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[13]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[13]~2_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[4]~49_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[4]~27_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[13]~11_combout\ $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(52))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[4]~49_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[4]~27_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[13]~11_combout\,
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(52),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[13]~2_combout\);

-- Location: LCCOMB_X44_Y32_N24
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|rotright1[7]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|rotright1[7]~3_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(24) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(59))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(24),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(59),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|rotright1[7]~3_combout\);

-- Location: LCCOMB_X49_Y29_N12
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|temp~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|temp~6_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(21) $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|rotright1[7]~3_combout\ $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(33) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(49))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(21),
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|rotright1[7]~3_combout\,
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(33),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(49),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|temp~6_combout\);

-- Location: LCCOMB_X41_Y29_N2
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|rotright1[9]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|rotright1[9]~1_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(26) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(61))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(26),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(61),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|rotright1[9]~1_combout\);

-- Location: LCCOMB_X49_Y29_N16
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|temp~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|temp~11_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(50) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(38) $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|rotright1[9]~1_combout\ $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(50),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(38),
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|rotright1[9]~1_combout\,
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(9),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|temp~11_combout\);

-- Location: LCCOMB_X49_Y29_N30
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|temp~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|temp~7_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|temp~6_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|temp~11_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[4]~20_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[4]~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|temp~6_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|temp~11_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[4]~20_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[4]~31_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|temp~7_combout\);

-- Location: LCCOMB_X42_Y28_N30
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[5]~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[5]~19_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(27) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(29) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(30) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(49))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(27),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(29),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(30),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(49),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[5]~19_combout\);

-- Location: LCCOMB_X49_Y31_N10
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[8]~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[8]~23_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(62) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(40))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(62),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(40),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[8]~23_combout\);

-- Location: LCCOMB_X44_Y31_N0
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|temp~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|temp~6_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(37) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(37),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(25),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|temp~6_combout\);

-- Location: LCCOMB_X41_Y31_N8
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[13]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[13]~14_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(48) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(24) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(42)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(48),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(24),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(42),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[13]~14_combout\);

-- Location: LCCOMB_X49_Y28_N20
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[5]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[5]~17_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[8]~23_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|temp~6_combout\ $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(63) $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[13]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[8]~23_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|temp~6_combout\,
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(63),
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[13]~14_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[5]~17_combout\);

-- Location: LCCOMB_X49_Y28_N30
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[5]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[5]~18_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(28) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(54) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(13) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(28),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(54),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(13),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(11),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[5]~18_combout\);

-- Location: LCCOMB_X49_Y28_N0
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[5]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[5]~20_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[5]~19_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[5]~17_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[5]~18_combout\ $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(53))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[5]~19_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[5]~17_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[5]~18_combout\,
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(53),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[5]~20_combout\);

-- Location: LCCOMB_X51_Y28_N22
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[14]~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[14]~21_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(17) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(18) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(46)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(17),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(18),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(46),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[14]~21_combout\);

-- Location: LCCOMB_X47_Y29_N26
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[8]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[8]~17_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[14]~21_combout\ $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(4) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(49)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[14]~21_combout\,
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(4),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(49),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[8]~17_combout\);

-- Location: LCCOMB_X49_Y28_N4
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[8]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[8]~16_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(60) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(21) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(56) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(60),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(21),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(56),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(19),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[8]~16_combout\);

-- Location: LCCOMB_X49_Y28_N2
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[8]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[8]~15_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(55) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(32) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(33) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(59))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(55),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(32),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(33),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(59),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[8]~15_combout\);

-- Location: LCCOMB_X49_Y28_N14
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[8]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[8]~18_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[8]~17_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[5]~17_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[8]~16_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[8]~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[8]~17_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[5]~17_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[8]~16_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[8]~15_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[8]~18_combout\);

-- Location: LCCOMB_X51_Y28_N18
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[15]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[15]~22_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(47) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(18) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(63)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(47),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(18),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(63),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[15]~22_combout\);

-- Location: LCCOMB_X41_Y31_N30
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[7]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[7]~26_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(41) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(48) $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[15]~22_combout\ $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(36))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(41),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(48),
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[15]~22_combout\,
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(36),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[7]~26_combout\);

-- Location: LCCOMB_X41_Y30_N8
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[8]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[8]~7_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(45) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(45),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(16),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[8]~7_combout\);

-- Location: LCCOMB_X41_Y31_N20
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[7]~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[7]~25_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[8]~7_combout\ $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(39) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(62) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(61))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[8]~7_combout\,
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(39),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(62),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(61),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[7]~25_combout\);

-- Location: LCCOMB_X51_Y28_N2
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[15]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[15]~10_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(32) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(20) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(55) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(32),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(20),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(55),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(3),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[15]~10_combout\);

-- Location: LCCOMB_X51_Y31_N2
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[11]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[11]~3_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(17) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(54) $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[15]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(17),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(54),
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[15]~10_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[11]~3_combout\);

-- Location: LCCOMB_X41_Y31_N6
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[7]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[7]~2_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(24) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(58) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(23) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(59))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(24),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(58),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(23),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(59),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[7]~2_combout\);

-- Location: LCCOMB_X41_Y31_N16
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[7]~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[7]~27_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[7]~26_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[7]~25_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[11]~3_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[7]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[7]~26_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[7]~25_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[11]~3_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[7]~2_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[7]~27_combout\);

-- Location: LCCOMB_X47_Y32_N28
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[13]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[13]~1_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|temp~7_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[5]~20_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[8]~18_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[7]~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|temp~7_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[5]~20_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[8]~18_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[7]~27_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[13]~1_combout\);

-- Location: LCCOMB_X46_Y32_N2
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[5]~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[5]~23_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(17) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(26) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(13) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(17),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(26),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(13),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(31),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[5]~23_combout\);

-- Location: LCCOMB_X45_Y28_N18
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[3]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[3]~28_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(20) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(32))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(20),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(32),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[3]~28_combout\);

-- Location: LCCOMB_X45_Y28_N20
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[5]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[5]~22_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(22) $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[3]~28_combout\ $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(5) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(34))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(22),
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[3]~28_combout\,
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(5),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(34),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[5]~22_combout\);

-- Location: LCCOMB_X49_Y31_N22
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[5]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[5]~24_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[8]~8_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[5]~23_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[5]~22_combout\ $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[8]~8_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[5]~23_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[5]~22_combout\,
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(12),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[5]~24_combout\);

-- Location: LCCOMB_X44_Y28_N20
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[5]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[5]~26_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(57) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(53) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(57),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(53),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(4),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[5]~26_combout\);

-- Location: LCCOMB_X49_Y29_N10
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[5]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[5]~13_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(9) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(37) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(8) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(38))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(9),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(37),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(8),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(38),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[5]~13_combout\);

-- Location: LCCOMB_X51_Y28_N10
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[5]~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[5]~25_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(27) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(47) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(14) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(46))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(27),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(47),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(14),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(46),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[5]~25_combout\);

-- Location: LCCOMB_X44_Y28_N30
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[5]~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[5]~27_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[5]~24_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[5]~26_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[5]~13_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[5]~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[5]~24_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[5]~26_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[5]~13_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[5]~25_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[5]~27_combout\);

-- Location: LCCOMB_X47_Y29_N16
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[9]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[9]~10_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(50) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(49) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(50),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(49),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(19),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[9]~10_combout\);

-- Location: LCCOMB_X47_Y32_N16
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[13]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[13]~3_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[5]~27_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[9]~10_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[11]~3_combout\ $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[5]~27_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[9]~10_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[11]~3_combout\,
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(14),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[13]~3_combout\);

-- Location: LCCOMB_X47_Y32_N18
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[13]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[13]~4_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[13]~2_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[13]~1_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[13]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[13]~2_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[13]~1_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[13]~3_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[13]~4_combout\);

-- Location: LCCOMB_X45_Y29_N14
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[9]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[9]~9_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(61) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(26) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(34) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(48))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(61),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(26),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(34),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(48),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[9]~9_combout\);

-- Location: LCCOMB_X47_Y29_N18
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[9]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[9]~11_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(20) $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[9]~10_combout\ $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(57) $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[9]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(20),
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[9]~10_combout\,
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(57),
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[9]~9_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[9]~11_combout\);

-- Location: LCCOMB_X47_Y30_N6
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[9]~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[9]~29_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(60) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(33) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(60),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(33),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(22),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[9]~29_combout\);

-- Location: LCCOMB_X47_Y30_N24
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[9]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[9]~30_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[9]~11_combout\ $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(5) $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[15]~22_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[9]~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[9]~11_combout\,
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(5),
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[15]~22_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[9]~29_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[9]~30_combout\);

-- Location: LCCOMB_X49_Y28_N12
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[6]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[6]~12_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(26) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(54) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(63) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(55))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(26),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(54),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(63),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(55),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[6]~12_combout\);

-- Location: LCCOMB_X42_Y31_N12
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[6]~53\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[6]~53_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(38) $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[6]~12_combout\ $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(49) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(38),
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[6]~12_combout\,
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(49),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(30),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[6]~53_combout\);

-- Location: LCCOMB_X45_Y31_N26
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[10]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[10]~28_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(43) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(29) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(43),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(29),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(14),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[10]~28_combout\);

-- Location: LCCOMB_X45_Y29_N18
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[6]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[6]~28_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(41) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(48) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(12) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(41),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(48),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(12),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(25),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[6]~28_combout\);

-- Location: LCCOMB_X50_Y28_N0
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[12]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[12]~15_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(50) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(31) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(50),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(31),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(28),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[12]~15_combout\);

-- Location: LCCOMB_X42_Y31_N20
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[6]~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[6]~29_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[6]~53_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[10]~28_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[6]~28_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[12]~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[6]~53_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[10]~28_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[6]~28_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[12]~15_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[6]~29_combout\);

-- Location: LCCOMB_X47_Y30_N10
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[9]~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[9]~31_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(41) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(43) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(38) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(41),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(43),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(38),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(25),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[9]~31_combout\);

-- Location: LCCOMB_X47_Y30_N4
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[14]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[14]~8_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(56) $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[9]~30_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[6]~29_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[9]~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(56),
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[9]~30_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[6]~29_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[9]~31_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[14]~8_combout\);

-- Location: LCCOMB_X47_Y28_N10
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|rotright1[2]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|rotright1[2]~4_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(54) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(54),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(19),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|rotright1[2]~4_combout\);

-- Location: LCCOMB_X43_Y28_N2
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[2]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[2]~30_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(22) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(21) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(60) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(34))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(22),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(21),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(60),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(34),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[2]~30_combout\);

-- Location: LCCOMB_X46_Y29_N24
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|temp~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|temp~0_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(55) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(4) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(33) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(55),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(4),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(33),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(20),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|temp~0_combout\);

-- Location: LCCOMB_X43_Y31_N18
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[6]~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[6]~25_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(10) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(27) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(25) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(39))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(10),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(27),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(25),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(39),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[6]~25_combout\);

-- Location: LCCOMB_X43_Y31_N16
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[6]~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[6]~34_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[6]~25_combout\ $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(62))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[6]~25_combout\,
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(62),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[6]~34_combout\);

-- Location: LCCOMB_X49_Y30_N6
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[11]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[11]~24_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(14) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(15) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(14),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(15),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(16),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[11]~24_combout\);

-- Location: LCCOMB_X44_Y32_N10
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[14]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[14]~12_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(22) $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[6]~3_combout\ $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(33) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(34))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(22),
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[6]~3_combout\,
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(33),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(34),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[14]~12_combout\);

-- Location: LCCOMB_X49_Y29_N24
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[14]~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[14]~21_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[14]~12_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[5]~13_combout\ $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(23) $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[4]~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[14]~12_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[5]~13_combout\,
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(23),
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[4]~31_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[14]~21_combout\);

-- Location: LCCOMB_X42_Y28_N14
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[14]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[14]~22_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[11]~24_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[14]~21_combout\ $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(30) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[11]~24_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[14]~21_combout\,
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(30),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(27),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[14]~22_combout\);

-- Location: LCCOMB_X47_Y30_N2
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[6]~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[6]~21_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(38) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(38),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(9),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[6]~21_combout\);

-- Location: LCCOMB_X47_Y30_N14
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[14]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[14]~9_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|temp~0_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[6]~34_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[14]~22_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[6]~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|temp~0_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[6]~34_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[14]~22_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[6]~21_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[14]~9_combout\);

-- Location: LCCOMB_X47_Y30_N8
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[14]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[14]~10_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|rotright1[2]~4_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[2]~30_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[14]~9_combout\ $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(56))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|rotright1[2]~4_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[2]~30_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[14]~9_combout\,
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(56),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[14]~10_combout\);

-- Location: LCCOMB_X44_Y29_N26
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[15]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[15]~12_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(53) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(47) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(2) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(53),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(47),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(2),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(18),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[15]~12_combout\);

-- Location: LCCOMB_X47_Y32_N0
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[13]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[13]~0_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[5]~20_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[8]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[5]~20_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[8]~18_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[13]~0_combout\);

-- Location: LCCOMB_X45_Y29_N16
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[3]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[3]~9_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(54) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(12) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(13) $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[11]~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(54),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(12),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(13),
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[11]~24_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[3]~9_combout\);

-- Location: LCCOMB_X46_Y28_N26
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[6]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[6]~17_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(32) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(33) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(18) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(47))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(32),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(33),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(18),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(47),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[6]~17_combout\);

-- Location: LCCOMB_X46_Y28_N28
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[2]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[2]~26_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(6) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(35) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(6),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(35),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(5),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[2]~26_combout\);

-- Location: LCCOMB_X46_Y28_N30
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[6]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[6]~18_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[6]~17_combout\ $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(21) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(28) $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[2]~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[6]~17_combout\,
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(21),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(28),
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[2]~26_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[6]~18_combout\);

-- Location: LCCOMB_X46_Y28_N24
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[6]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[6]~16_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(38) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(58) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(23) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(38),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(58),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(23),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(9),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[6]~16_combout\);

-- Location: LCCOMB_X46_Y28_N8
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[6]~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[6]~19_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[3]~9_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[6]~25_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[6]~18_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[6]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[3]~9_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[6]~25_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[6]~18_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[6]~16_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[6]~19_combout\);

-- Location: LCCOMB_X47_Y32_N10
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[14]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[14]~6_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[15]~12_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[13]~0_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[6]~19_combout\ $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[15]~12_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[13]~0_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[6]~19_combout\,
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(15),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[14]~6_combout\);

-- Location: LCCOMB_X47_Y30_N18
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[14]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[14]~11_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[13]~4_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[14]~8_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[14]~10_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[14]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[13]~4_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[14]~8_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[14]~10_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[14]~6_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[14]~11_combout\);

-- Location: LCCOMB_X47_Y30_N0
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[14]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[14]~1_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(24) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(24),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(31),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[14]~1_combout\);

-- Location: LCCOMB_X41_Y31_N2
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[14]~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[14]~21_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(53) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(46) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(23) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(36))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(53),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(46),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(23),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(36),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[14]~21_combout\);

-- Location: LCCOMB_X43_Y31_N6
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[14]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[14]~22_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[14]~1_combout\ $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(54) $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[14]~21_combout\ $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(55))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[14]~1_combout\,
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(54),
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[14]~21_combout\,
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(55),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[14]~22_combout\);

-- Location: LCCOMB_X43_Y31_N28
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[14]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[14]~20_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(52) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(62) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(50) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(43))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(52),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(62),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(50),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(43),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[14]~20_combout\);

-- Location: LCCOMB_X42_Y28_N20
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|rotright1[13]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|rotright1[13]~2_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(30) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(49))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(30),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(49),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|rotright1[13]~2_combout\);

-- Location: LCCOMB_X43_Y31_N0
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[14]~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[14]~23_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(38) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(32) $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|rotright1[13]~2_combout\ $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(61))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(38),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(32),
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|rotright1[13]~2_combout\,
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(61),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[14]~23_combout\);

-- Location: LCCOMB_X43_Y31_N10
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[14]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[14]~24_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[14]~22_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[14]~20_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[14]~23_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[6]~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[14]~22_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[14]~20_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[14]~23_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[6]~25_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[14]~24_combout\);

-- Location: LCCOMB_X46_Y29_N2
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[14]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[14]~10_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(0) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(4) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(42) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(0),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(4),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(42),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(20),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[14]~10_combout\);

-- Location: LCCOMB_X42_Y28_N8
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[11]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[11]~18_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(27) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(29))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(27),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(29),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[11]~18_combout\);

-- Location: LCCOMB_X42_Y28_N2
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[14]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[14]~11_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[14]~10_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[11]~18_combout\ $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(16) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(49))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[14]~10_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[11]~18_combout\,
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(16),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(49),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[14]~11_combout\);

-- Location: LCCOMB_X50_Y31_N22
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[14]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[14]~12_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(3) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(35) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(6) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(3),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(35),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(6),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(5),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[14]~12_combout\);

-- Location: LCCOMB_X49_Y30_N12
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[14]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[14]~13_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[14]~11_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[14]~12_combout\ $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(39)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[14]~11_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[14]~12_combout\,
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(39),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[14]~13_combout\);

-- Location: LCCOMB_X46_Y28_N18
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[2]~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[2]~19_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(18) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(34))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(18),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(34),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[2]~19_combout\);

-- Location: LCCOMB_X46_Y28_N4
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[10]~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[10]~19_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(16) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(19) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(45)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(16),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(19),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(45),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[10]~19_combout\);

-- Location: LCCOMB_X46_Y28_N14
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[10]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[10]~20_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[2]~19_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[2]~26_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[10]~19_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|temp~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[2]~19_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[2]~26_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[10]~19_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|temp~3_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[10]~20_combout\);

-- Location: LCCOMB_X49_Y31_N20
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|rotright1[6]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|rotright1[6]~6_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(39) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(61) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(63) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(40))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(39),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(61),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(63),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(40),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|rotright1[6]~6_combout\);

-- Location: LCCOMB_X47_Y28_N8
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|rotright1[6]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|rotright1[6]~7_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[10]~20_combout\ $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(46) $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|rotright1[6]~6_combout\ $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(54))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[10]~20_combout\,
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(46),
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|rotright1[6]~6_combout\,
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(54),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|rotright1[6]~7_combout\);

-- Location: LCCOMB_X42_Y31_N26
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|rotright1[7]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|rotright1[7]~5_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(28) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(40) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(59) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(28),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(40),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(59),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(11),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|rotright1[7]~5_combout\);

-- Location: LCCOMB_X49_Y30_N4
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|rotright1[7]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|rotright1[7]~6_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(36) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(15) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(14) $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|rotright1[7]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(36),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(15),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(14),
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|rotright1[7]~5_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|rotright1[7]~6_combout\);

-- Location: LCCOMB_X49_Y30_N2
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[14]~63\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[14]~63_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[15]~12_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|rotright1[6]~7_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|rotright1[7]~6_combout\ $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(32))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[15]~12_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|rotright1[6]~7_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|rotright1[7]~6_combout\,
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(32),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[14]~63_combout\);

-- Location: LCCOMB_X50_Y31_N6
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[8]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[8]~6_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(0) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(15) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(34) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(35))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(0),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(15),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(34),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(35),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[8]~6_combout\);

-- Location: LCCOMB_X50_Y31_N8
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[9]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[9]~7_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(28) $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[14]~1_combout\ $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(21) $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[8]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(28),
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[14]~1_combout\,
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(21),
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[8]~6_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[9]~7_combout\);

-- Location: LCCOMB_X49_Y29_N8
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[15]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[15]~3_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(23) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(17) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(23),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(17),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(11),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[15]~3_combout\);

-- Location: LCCOMB_X52_Y29_N24
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[15]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[15]~4_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(40) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(10) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(39) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(59))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(40),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(10),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(39),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(59),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[15]~4_combout\);

-- Location: LCCOMB_X49_Y29_N20
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[15]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[15]~5_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[5]~13_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[9]~7_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[15]~3_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[15]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[5]~13_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[9]~7_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[15]~3_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[15]~4_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[15]~5_combout\);

-- Location: LCCOMB_X50_Y31_N12
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|temp~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|temp~2_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(22) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(34) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(22),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(34),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(5),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|temp~2_combout\);

-- Location: LCCOMB_X51_Y31_N6
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[13]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[13]~6_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|temp~2_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[11]~3_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|temp~1_combout\ $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(57))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|temp~2_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[11]~3_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|temp~1_combout\,
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(57),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[13]~6_combout\);

-- Location: LCCOMB_X41_Y29_N0
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[2]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[2]~4_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(27) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(26) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(10) $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[8]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(27),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(26),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(10),
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[8]~7_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[2]~4_combout\);

-- Location: LCCOMB_X46_Y29_N20
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[9]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[9]~1_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(44) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(17) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(44),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(17),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(31),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[9]~1_combout\);

-- Location: LCCOMB_X46_Y29_N30
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[9]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[9]~2_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|temp~3_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[9]~1_combout\ $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(45) $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[15]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|temp~3_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[9]~1_combout\,
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(45),
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[15]~12_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[9]~2_combout\);

-- Location: LCCOMB_X49_Y31_N12
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|rotright1[5]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|rotright1[5]~0_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(39) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(60) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(5) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(34))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(39),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(60),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(5),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(34),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|rotright1[5]~0_combout\);

-- Location: LCCOMB_X49_Y31_N6
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|rotright1[5]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|rotright1[5]~1_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[9]~2_combout\ $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(38) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(62) $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|rotright1[5]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[9]~2_combout\,
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(38),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(62),
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|rotright1[5]~0_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|rotright1[5]~1_combout\);

-- Location: LCCOMB_X46_Y32_N24
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[11]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[11]~4_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(30) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(31) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(52) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(43))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(30),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(31),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(52),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(43),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[11]~4_combout\);

-- Location: LCCOMB_X41_Y31_N24
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[11]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[11]~5_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[11]~4_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[13]~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[11]~4_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[13]~11_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[11]~5_combout\);

-- Location: LCCOMB_X41_Y31_N18
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|rotright1[7]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|rotright1[7]~0_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(8) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(25) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(8),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(25),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(24),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|rotright1[7]~0_combout\);

-- Location: LCCOMB_X41_Y31_N12
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|rotright1[7]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|rotright1[7]~1_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(19) $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[11]~5_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[11]~3_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|rotright1[7]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(19),
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[11]~5_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[11]~3_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|rotright1[7]~0_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|rotright1[7]~1_combout\);

-- Location: LCCOMB_X45_Y30_N0
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[2]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[2]~5_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[13]~6_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[2]~4_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|rotright1[5]~1_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|rotright1[7]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[13]~6_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[2]~4_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|rotright1[5]~1_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|rotright1[7]~1_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[2]~5_combout\);

-- Location: LCCOMB_X51_Y28_N28
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[15]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[15]~2_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[15]~5_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[2]~5_combout\ $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(60) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(46))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[15]~5_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[2]~5_combout\,
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(60),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(46),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[15]~2_combout\);

-- Location: LCCOMB_X46_Y32_N4
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[8]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[8]~15_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(44) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(21) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(26) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(43))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(44),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(21),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(26),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(43),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[8]~15_combout\);

-- Location: LCCOMB_X46_Y32_N14
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[8]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[8]~16_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(17) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(30) $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[8]~15_combout\ $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(17),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(30),
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[8]~15_combout\,
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(16),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[8]~16_combout\);

-- Location: LCCOMB_X44_Y29_N22
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[14]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[14]~16_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(2) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(47) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(1) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(46))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(2),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(47),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(1),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(46),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[14]~16_combout\);

-- Location: LCCOMB_X46_Y32_N18
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[8]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[8]~14_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(52) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(52),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(9),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[8]~14_combout\);

-- Location: LCCOMB_X46_Y32_N0
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[8]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[8]~17_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[8]~16_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|temp~3_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[14]~16_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[8]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[8]~16_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|temp~3_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[14]~16_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[8]~14_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[8]~17_combout\);

-- Location: LCCOMB_X44_Y31_N10
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|temp~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|temp~0_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(25) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(37) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(59) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(55))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(25),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(37),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(59),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(55),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|temp~0_combout\);

-- Location: LCCOMB_X49_Y30_N10
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|temp~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|temp~1_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[8]~17_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|temp~0_combout\ $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(61) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(50))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[8]~17_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|temp~0_combout\,
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(61),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(50),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|temp~1_combout\);

-- Location: LCCOMB_X49_Y30_N22
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[14]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[14]~14_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[14]~13_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[14]~63_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[15]~2_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|temp~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[14]~13_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[14]~63_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[15]~2_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|temp~1_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[14]~14_combout\);

-- Location: LCCOMB_X49_Y30_N8
\U_SIMON_top|U_SIMON|Mux1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|Mux1~0_combout\ = (\U_SIMON_top|U_CONTL|round_count\(1) & (((\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[14]~14_combout\) # (\U_SIMON_top|U_CONTL|round_count\(0))))) # (!\U_SIMON_top|U_CONTL|round_count\(1) & 
-- (!\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[14]~24_combout\ & ((!\U_SIMON_top|U_CONTL|round_count\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[14]~24_combout\,
	datab => \U_SIMON_top|U_CONTL|round_count\(1),
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[14]~14_combout\,
	datad => \U_SIMON_top|U_CONTL|round_count\(0),
	combout => \U_SIMON_top|U_SIMON|Mux1~0_combout\);

-- Location: LCCOMB_X46_Y29_N8
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[4]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[4]~13_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(5) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(4) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(17) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(5),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(4),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(17),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(20),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[4]~13_combout\);

-- Location: LCCOMB_X46_Y32_N30
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[10]~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[10]~29_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(13) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(13),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(26),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[10]~29_combout\);

-- Location: LCCOMB_X46_Y32_N8
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[10]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[10]~30_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[10]~29_combout\ $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(31) $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[10]~28_combout\ $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(50))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[10]~29_combout\,
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(31),
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[10]~28_combout\,
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(50),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[10]~30_combout\);

-- Location: LCCOMB_X43_Y30_N2
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[6]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[6]~11_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(7) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(24) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(6) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(7),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(24),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(6),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(19),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[6]~11_combout\);

-- Location: LCCOMB_X49_Y34_N24
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[14]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[14]~20_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(39) $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[6]~11_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[8]~23_combout\ $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(41))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(39),
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[6]~11_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[8]~23_combout\,
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(41),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[14]~20_combout\);

-- Location: LCCOMB_X49_Y34_N18
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[14]~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[14]~21_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[14]~16_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[4]~13_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[10]~30_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[14]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[14]~16_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[4]~13_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[10]~30_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[14]~20_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[14]~21_combout\);

-- Location: LCCOMB_X49_Y34_N4
\U_SIMON_top|U_SIMON|Mux1~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|Mux1~1_combout\ = (\U_SIMON_top|U_CONTL|round_count\(0) & ((\U_SIMON_top|U_SIMON|Mux1~0_combout\ & (!\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[14]~11_combout\)) # (!\U_SIMON_top|U_SIMON|Mux1~0_combout\ & 
-- ((\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[14]~21_combout\))))) # (!\U_SIMON_top|U_CONTL|round_count\(0) & (((\U_SIMON_top|U_SIMON|Mux1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_CONTL|round_count\(0),
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[14]~11_combout\,
	datac => \U_SIMON_top|U_SIMON|Mux1~0_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[14]~21_combout\,
	combout => \U_SIMON_top|U_SIMON|Mux1~1_combout\);

-- Location: LCCOMB_X43_Y29_N10
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|rotright1[3]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|rotright1[3]~8_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(37) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(60))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(37),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(60),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|rotright1[3]~8_combout\);

-- Location: LCCOMB_X46_Y31_N8
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[12]~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[12]~40_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[8]~32_combout\ $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(11) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(18) $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|rotright1[3]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[8]~32_combout\,
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(11),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(18),
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|rotright1[3]~8_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[12]~40_combout\);

-- Location: LCCOMB_X46_Y30_N24
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[3]~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[3]~29_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(3) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(3),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(4),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[3]~29_combout\);

-- Location: LCCOMB_X46_Y30_N0
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[12]~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[12]~41_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(38) $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[3]~29_combout\ $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(48) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(38),
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[3]~29_combout\,
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(48),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(2),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[12]~41_combout\);

-- Location: LCCOMB_X46_Y31_N30
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[12]~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[12]~39_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(5) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(24) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(31) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(5),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(24),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(31),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(17),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[12]~39_combout\);

-- Location: LCCOMB_X50_Y31_N4
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[12]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[12]~17_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(0) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(45) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(15) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(44))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(0),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(45),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(15),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(44),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[12]~17_combout\);

-- Location: LCCOMB_X46_Y31_N12
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[12]~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[12]~38_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(39) $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[12]~17_combout\ $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(39),
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[12]~17_combout\,
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(22),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[12]~38_combout\);

-- Location: LCCOMB_X46_Y31_N2
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[12]~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[12]~42_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[12]~40_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[12]~41_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[12]~39_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[12]~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[12]~40_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[12]~41_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[12]~39_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[12]~38_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[12]~42_combout\);

-- Location: LCCOMB_X45_Y28_N26
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[4]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[4]~8_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(30) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(15) $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|rotright1[3]~8_combout\ $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(50))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(30),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(15),
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|rotright1[3]~8_combout\,
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(50),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[4]~8_combout\);

-- Location: LCCOMB_X45_Y28_N12
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[12]~59\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[12]~59_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[13]~11_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[4]~8_combout\ $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(44) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[13]~11_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[4]~8_combout\,
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(44),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(31),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[12]~59_combout\);

-- Location: LCCOMB_X50_Y28_N12
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[11]~48\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[11]~48_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(28) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(50))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(28),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(50),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[11]~48_combout\);

-- Location: LCCOMB_X42_Y31_N4
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[8]~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[8]~39_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(56) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(57))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(56),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(57),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[8]~39_combout\);

-- Location: LCCOMB_X45_Y30_N12
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[2]~43\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[2]~43_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[11]~48_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[8]~39_combout\ $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(18) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[11]~48_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[8]~39_combout\,
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(18),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(22),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[2]~43_combout\);

-- Location: LCCOMB_X49_Y31_N24
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[11]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[11]~7_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(27) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(62) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(63) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(40))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(27),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(62),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(63),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(40),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[11]~7_combout\);

-- Location: LCCOMB_X47_Y30_N12
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[3]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[3]~13_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|rotright1[9]~1_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[6]~21_combout\ $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(11) $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[11]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|rotright1[9]~1_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[6]~21_combout\,
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(11),
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[11]~7_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[3]~13_combout\);

-- Location: LCCOMB_X45_Y30_N18
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[3]~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[3]~38_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[3]~13_combout\ $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(52) $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[4]~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[3]~13_combout\,
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(52),
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[4]~20_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[3]~38_combout\);

-- Location: LCCOMB_X45_Y30_N6
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[2]~44\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[2]~44_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[2]~43_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[3]~38_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|rotright1[6]~7_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[2]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[2]~43_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[3]~38_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|rotright1[6]~7_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[2]~5_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[2]~44_combout\);

-- Location: LCCOMB_X47_Y28_N20
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[13]~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[13]~36_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(45) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(45),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(0),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[13]~36_combout\);

-- Location: LCCOMB_X47_Y28_N22
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[12]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[12]~6_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|rotright1[2]~4_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[13]~36_combout\ $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(37) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|rotright1[2]~4_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[13]~36_combout\,
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(37),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(28),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[12]~6_combout\);

-- Location: LCCOMB_X46_Y32_N16
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[4]~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[4]~34_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(10) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(26) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(45) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(10),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(26),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(45),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(16),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[4]~34_combout\);

-- Location: LCCOMB_X43_Y32_N0
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[3]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[3]~5_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(56) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(36) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(4) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(56),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(36),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(4),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(7),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[3]~5_combout\);

-- Location: LCCOMB_X43_Y32_N18
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|temp~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|temp~3_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(25) $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[3]~5_combout\ $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(21) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(25),
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[3]~5_combout\,
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(21),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(13),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|temp~3_combout\);

-- Location: LCCOMB_X51_Y28_N30
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[11]~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[11]~32_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(47) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(46))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(47),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(46),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[11]~32_combout\);

-- Location: LCCOMB_X42_Y29_N22
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[4]~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[4]~35_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[4]~34_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[4]~33_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|temp~3_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[11]~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[4]~34_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[4]~33_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|temp~3_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[11]~32_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[4]~35_combout\);

-- Location: LCCOMB_X42_Y29_N16
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[3]~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[3]~25_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(23) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(52) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(23),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(52),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(11),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[3]~25_combout\);

-- Location: LCCOMB_X42_Y29_N2
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[4]~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[4]~36_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(19) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(30) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(12) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(33))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(19),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(30),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(12),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(33),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[4]~36_combout\);

-- Location: LCCOMB_X42_Y29_N28
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[4]~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[4]~37_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[4]~35_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[3]~25_combout\ $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(3) $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[4]~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[4]~35_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[3]~25_combout\,
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(3),
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[4]~36_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[4]~37_combout\);

-- Location: LCCOMB_X47_Y28_N16
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[12]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[12]~7_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[15]~12_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[12]~6_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[4]~37_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[15]~12_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[12]~6_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[4]~37_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[12]~7_combout\);

-- Location: LCCOMB_X47_Y31_N8
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[12]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[12]~17_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[12]~59_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[2]~44_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[12]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[12]~59_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[2]~44_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[12]~7_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[12]~17_combout\);

-- Location: LCCOMB_X46_Y32_N12
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[13]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[13]~24_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[10]~29_combout\ $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(29) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(14) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[10]~29_combout\,
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(29),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(14),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(31),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[13]~24_combout\);

-- Location: LCCOMB_X51_Y31_N24
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[3]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[3]~9_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(7) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(35) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(6) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(36))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(7),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(35),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(6),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(36),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[3]~9_combout\);

-- Location: LCCOMB_X44_Y32_N2
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[8]~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[8]~32_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(32) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(33))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(32),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(33),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[8]~32_combout\);

-- Location: LCCOMB_X44_Y32_N4
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[13]~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[13]~23_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[3]~9_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|rotright1[5]~5_combout\ $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(19) $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[8]~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[3]~9_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|rotright1[5]~5_combout\,
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(19),
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[8]~32_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[13]~23_combout\);

-- Location: LCCOMB_X44_Y32_N6
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[13]~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[13]~25_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[13]~24_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[5]~13_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[13]~23_combout\ $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[13]~24_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[5]~13_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[13]~23_combout\,
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(21),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[13]~25_combout\);

-- Location: LCCOMB_X43_Y28_N18
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[12]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[12]~28_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(34) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(5) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(22) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(44))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(34),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(5),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(22),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(44),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[12]~28_combout\);

-- Location: LCCOMB_X42_Y29_N24
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|rotright1[1]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|rotright1[1]~4_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(41) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(58) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(35) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(34))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(41),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(58),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(35),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(34),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|rotright1[1]~4_combout\);

-- Location: LCCOMB_X45_Y31_N8
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[10]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[10]~7_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(14) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(1) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(29) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(43))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(14),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(1),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(29),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(43),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[10]~7_combout\);

-- Location: LCCOMB_X42_Y28_N18
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[5]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[5]~8_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(30) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(27) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(46) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(49))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(30),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(27),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(46),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(49),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[5]~8_combout\);

-- Location: LCCOMB_X42_Y28_N12
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[5]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[5]~9_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[10]~7_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[5]~8_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[12]~17_combout\ $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(40))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[10]~7_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[5]~8_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[12]~17_combout\,
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(40),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[5]~9_combout\);

-- Location: LCCOMB_X43_Y28_N4
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|rotright1[1]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|rotright1[1]~5_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|rotright1[1]~4_combout\ $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(56) $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[5]~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|rotright1[1]~4_combout\,
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(56),
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[5]~9_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|rotright1[1]~5_combout\);

-- Location: LCCOMB_X43_Y28_N12
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[12]~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[12]~29_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(4) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(47) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(49)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(4),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(47),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(49),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[12]~29_combout\);

-- Location: LCCOMB_X43_Y28_N6
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[12]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[12]~30_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[13]~25_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[12]~28_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|rotright1[1]~5_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[12]~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[13]~25_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[12]~28_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|rotright1[1]~5_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[12]~29_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[12]~30_combout\);

-- Location: LCCOMB_X45_Y32_N8
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|temp~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|temp~2_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|temp~0_combout\ $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(61) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(50)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|temp~0_combout\,
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(61),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(50),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|temp~2_combout\);

-- Location: LCCOMB_X46_Y32_N10
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|temp~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|temp~3_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|temp~2_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[8]~17_combout\ $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(54) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(48))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|temp~2_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[8]~17_combout\,
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(54),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(48),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|temp~3_combout\);

-- Location: LCCOMB_X42_Y28_N0
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[13]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[13]~14_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(29) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(16) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(51)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(29),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(16),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(51),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[13]~14_combout\);

-- Location: LCCOMB_X44_Y29_N28
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[7]~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[7]~27_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(43) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(32) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(42)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(43),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(32),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(42),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[7]~27_combout\);

-- Location: LCCOMB_X44_Y29_N2
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[7]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[7]~26_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[14]~16_combout\ $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(31) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(0) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(45))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[14]~16_combout\,
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(31),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(0),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(45),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[7]~26_combout\);

-- Location: LCCOMB_X44_Y29_N6
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[7]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[7]~28_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[13]~14_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[7]~27_combout\ $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(3) $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[7]~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[13]~14_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[7]~27_combout\,
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(3),
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[7]~26_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[7]~28_combout\);

-- Location: LCCOMB_X42_Y31_N14
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|rotright1[3]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|rotright1[3]~9_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[7]~28_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|rotright1[3]~8_combout\ $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(58) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(36))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[7]~28_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|rotright1[3]~8_combout\,
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(58),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(36),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|rotright1[3]~9_combout\);

-- Location: LCCOMB_X44_Y28_N12
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[11]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[11]~26_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(57) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(53) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(2) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(33))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(57),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(53),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(2),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(33),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[11]~26_combout\);

-- Location: LCCOMB_X42_Y31_N24
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|rotright1[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|rotright1[2]~2_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(35) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(36) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(59) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(57))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(35),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(36),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(59),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(57),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|rotright1[2]~2_combout\);

-- Location: LCCOMB_X44_Y29_N8
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[6]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[6]~6_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[12]~17_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[12]~15_combout\ $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(41)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[12]~17_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[12]~15_combout\,
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(41),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[6]~6_combout\);

-- Location: LCCOMB_X44_Y29_N10
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[6]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[6]~7_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[6]~6_combout\ $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(30) $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[14]~16_combout\ $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(42))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[6]~6_combout\,
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(30),
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[14]~16_combout\,
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(42),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[6]~7_combout\);

-- Location: LCCOMB_X44_Y29_N20
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|rotright1[2]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|rotright1[2]~3_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|rotright1[2]~2_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[6]~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|rotright1[2]~2_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[6]~7_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|rotright1[2]~3_combout\);

-- Location: LCCOMB_X45_Y28_N30
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[12]~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[12]~33_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(8) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(37) $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[3]~9_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[3]~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(8),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(37),
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[3]~9_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[3]~28_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[12]~33_combout\);

-- Location: LCCOMB_X43_Y28_N8
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[12]~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[12]~34_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(47) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(21) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(56) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(47),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(21),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(56),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(18),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[12]~34_combout\);

-- Location: LCCOMB_X45_Y28_N0
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[12]~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[12]~35_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[12]~33_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[12]~34_combout\ $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(5) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(34))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[12]~33_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[12]~34_combout\,
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(5),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(34),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[12]~35_combout\);

-- Location: LCCOMB_X45_Y29_N30
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[12]~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[12]~36_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(28) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(12) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(13) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(28),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(12),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(13),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(25),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[12]~36_combout\);

-- Location: LCCOMB_X43_Y29_N22
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[12]~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[12]~37_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[12]~35_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[12]~36_combout\ $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[12]~35_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[12]~36_combout\,
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(30),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[12]~37_combout\);

-- Location: LCCOMB_X44_Y28_N14
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[11]~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[11]~27_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[11]~26_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|rotright1[2]~3_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[12]~37_combout\ $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(63))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[11]~26_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|rotright1[2]~3_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[12]~37_combout\,
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(63),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[11]~27_combout\);

-- Location: LCCOMB_X42_Y31_N2
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[12]~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[12]~31_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[12]~30_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|temp~3_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|rotright1[3]~9_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[11]~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[12]~30_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|temp~3_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|rotright1[3]~9_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[11]~27_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[12]~31_combout\);

-- Location: LCCOMB_X41_Y31_N22
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[12]~46\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[12]~46_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(44) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(48) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(29) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(41))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(44),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(48),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(29),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(41),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[12]~46_combout\);

-- Location: LCCOMB_X44_Y30_N30
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[5]~44\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[5]~44_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(59) $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[2]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(59),
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[2]~30_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[5]~44_combout\);

-- Location: LCCOMB_X42_Y29_N6
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[2]~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[2]~37_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(50) $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[4]~33_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[5]~44_combout\ $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(51))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(50),
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[4]~33_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[5]~44_combout\,
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(51),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[2]~37_combout\);

-- Location: LCCOMB_X47_Y29_N8
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[12]~45\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[12]~45_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(25) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(52) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(63) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(25),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(52),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(63),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(28),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[12]~45_combout\);

-- Location: LCCOMB_X41_Y31_N0
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[12]~47\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[12]~47_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[12]~46_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[2]~37_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[12]~45_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[14]~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[12]~46_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[2]~37_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[12]~45_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[14]~21_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[12]~47_combout\);

-- Location: LCCOMB_X47_Y31_N30
\U_SIMON_top|U_SIMON|Mux3~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|Mux3~0_combout\ = (\U_SIMON_top|U_CONTL|round_count\(0) & (((\U_SIMON_top|U_CONTL|round_count\(1))))) # (!\U_SIMON_top|U_CONTL|round_count\(0) & ((\U_SIMON_top|U_CONTL|round_count\(1) & 
-- (!\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[12]~31_combout\)) # (!\U_SIMON_top|U_CONTL|round_count\(1) & ((\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[12]~47_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[12]~31_combout\,
	datab => \U_SIMON_top|U_CONTL|round_count\(0),
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[12]~47_combout\,
	datad => \U_SIMON_top|U_CONTL|round_count\(1),
	combout => \U_SIMON_top|U_SIMON|Mux3~0_combout\);

-- Location: LCCOMB_X47_Y31_N2
\U_SIMON_top|U_SIMON|Mux3~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|Mux3~1_combout\ = (\U_SIMON_top|U_SIMON|Mux3~0_combout\ & (((\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[12]~17_combout\) # (!\U_SIMON_top|U_CONTL|round_count\(0))))) # (!\U_SIMON_top|U_SIMON|Mux3~0_combout\ & 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[12]~42_combout\ & ((\U_SIMON_top|U_CONTL|round_count\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[12]~42_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[12]~17_combout\,
	datac => \U_SIMON_top|U_SIMON|Mux3~0_combout\,
	datad => \U_SIMON_top|U_CONTL|round_count\(0),
	combout => \U_SIMON_top|U_SIMON|Mux3~1_combout\);

-- Location: LCCOMB_X46_Y29_N0
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[6]~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[6]~39_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(44) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(31) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(61) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(60))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(44),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(31),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(61),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(60),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[6]~39_combout\);

-- Location: LCCOMB_X51_Y31_N18
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|temp~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|temp~4_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|temp~1_combout\ $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(54) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|temp~1_combout\,
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(54),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(16),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|temp~4_combout\);

-- Location: LCCOMB_X45_Y34_N26
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[12]~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[12]~40_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[6]~39_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[15]~12_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|temp~0_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|temp~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[6]~39_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[15]~12_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|temp~0_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|temp~4_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[12]~40_combout\);

-- Location: LCCOMB_X47_Y29_N2
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|rotright1[11]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|rotright1[11]~6_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(28) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(63))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(28),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(63),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|rotright1[11]~6_combout\);

-- Location: LCCOMB_X45_Y29_N0
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|key_out[12]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|key_out\(12) = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(29) $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|rotright1[11]~6_combout\ $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(12) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(48))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(29),
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|rotright1[11]~6_combout\,
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(12),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(48),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|key_out\(12));

-- Location: LCCOMB_X46_Y31_N14
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[12]~51\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[12]~51_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(52) $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[12]~17_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[12]~15_combout\ $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(52),
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[12]~17_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[12]~15_combout\,
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(17),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[12]~51_combout\);

-- Location: LCCOMB_X45_Y34_N28
\U_SIMON_top|U_SIMON|Mux3~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|Mux3~2_combout\ = (\U_SIMON_top|U_CONTL|round_count\(0) & (((\U_SIMON_top|U_CONTL|round_count\(1)) # (!\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[12]~51_combout\)))) # (!\U_SIMON_top|U_CONTL|round_count\(0) & 
-- (!\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|key_out\(12) & (!\U_SIMON_top|U_CONTL|round_count\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_CONTL|round_count\(0),
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|key_out\(12),
	datac => \U_SIMON_top|U_CONTL|round_count\(1),
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[12]~51_combout\,
	combout => \U_SIMON_top|U_SIMON|Mux3~2_combout\);

-- Location: LCCOMB_X45_Y34_N14
\U_SIMON_top|U_SIMON|Mux3~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|Mux3~3_combout\ = (\U_SIMON_top|U_CONTL|round_count\(1) & ((\U_SIMON_top|U_SIMON|Mux3~2_combout\ & (!\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[12]~37_combout\)) # (!\U_SIMON_top|U_SIMON|Mux3~2_combout\ & 
-- ((!\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[12]~40_combout\))))) # (!\U_SIMON_top|U_CONTL|round_count\(1) & (((\U_SIMON_top|U_SIMON|Mux3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[12]~37_combout\,
	datab => \U_SIMON_top|U_CONTL|round_count\(1),
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[12]~40_combout\,
	datad => \U_SIMON_top|U_SIMON|Mux3~2_combout\,
	combout => \U_SIMON_top|U_SIMON|Mux3~3_combout\);

-- Location: LCCOMB_X50_Y31_N16
\U_SIMON_top|U_SIMON|Mux3~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|Mux3~4_combout\ = (\U_SIMON_top|U_CONTL|round_count\(0) & (((\U_SIMON_top|U_CONTL|round_count\(1))))) # (!\U_SIMON_top|U_CONTL|round_count\(0) & ((\U_SIMON_top|U_CONTL|round_count\(1) & 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(44))) # (!\U_SIMON_top|U_CONTL|round_count\(1) & ((\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(44),
	datab => \U_SIMON_top|U_CONTL|round_count\(0),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(12),
	datad => \U_SIMON_top|U_CONTL|round_count\(1),
	combout => \U_SIMON_top|U_SIMON|Mux3~4_combout\);

-- Location: LCCOMB_X50_Y31_N18
\U_SIMON_top|U_SIMON|Mux3~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|Mux3~5_combout\ = (\U_SIMON_top|U_CONTL|round_count\(0) & ((\U_SIMON_top|U_SIMON|Mux3~4_combout\ & (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(60))) # (!\U_SIMON_top|U_SIMON|Mux3~4_combout\ & 
-- ((\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(28)))))) # (!\U_SIMON_top|U_CONTL|round_count\(0) & (((\U_SIMON_top|U_SIMON|Mux3~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(60),
	datab => \U_SIMON_top|U_CONTL|round_count\(0),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(28),
	datad => \U_SIMON_top|U_SIMON|Mux3~4_combout\,
	combout => \U_SIMON_top|U_SIMON|Mux3~5_combout\);

-- Location: LCCOMB_X45_Y34_N24
\U_SIMON_top|U_SIMON|Mux3~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|Mux3~6_combout\ = (!\U_SIMON_top|U_CONTL|round_count\(3) & ((\U_SIMON_top|U_CONTL|round_count\(2) & (\U_SIMON_top|U_SIMON|Mux3~3_combout\)) # (!\U_SIMON_top|U_CONTL|round_count\(2) & ((\U_SIMON_top|U_SIMON|Mux3~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_CONTL|round_count\(2),
	datab => \U_SIMON_top|U_SIMON|Mux3~3_combout\,
	datac => \U_SIMON_top|U_CONTL|round_count\(3),
	datad => \U_SIMON_top|U_SIMON|Mux3~5_combout\,
	combout => \U_SIMON_top|U_SIMON|Mux3~6_combout\);

-- Location: LCCOMB_X42_Y28_N22
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[11]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[11]~22_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(27) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(30) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(49)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(27),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(30),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(49),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[11]~22_combout\);

-- Location: LCCOMB_X45_Y28_N4
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[11]~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[11]~37_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(43) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(44))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(43),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(44),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[11]~37_combout\);

-- Location: LCCOMB_X42_Y28_N16
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[11]~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[11]~38_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[11]~22_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[11]~37_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[11]~24_combout\ $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(51))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[11]~22_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[11]~37_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[11]~24_combout\,
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(51),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[11]~38_combout\);

-- Location: LCCOMB_X51_Y28_N24
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[6]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[6]~0_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(17) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(47) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(46)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(17),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(47),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(46),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[6]~0_combout\);

-- Location: LCCOMB_X45_Y28_N24
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|rotright1[3]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|rotright1[3]~4_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|temp~0_combout\ $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(5) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(34)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|temp~0_combout\,
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(5),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(34),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|rotright1[3]~4_combout\);

-- Location: LCCOMB_X44_Y30_N26
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[11]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[11]~0_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[6]~0_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[3]~9_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|rotright1[3]~4_combout\ $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[6]~0_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[3]~9_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|rotright1[3]~4_combout\,
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(19),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[11]~0_combout\);

-- Location: LCCOMB_X49_Y31_N0
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[11]~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[11]~38_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[8]~8_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[11]~18_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[11]~0_combout\ $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[8]~8_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[11]~18_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[11]~0_combout\,
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(12),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[11]~38_combout\);

-- Location: LCCOMB_X50_Y30_N8
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|key_out[11]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|key_out\(11) = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|rotright1[11]~6_combout\ $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(11) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(62) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|rotright1[11]~6_combout\,
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(11),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(62),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(27),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|key_out\(11));

-- Location: LCCOMB_X50_Y31_N20
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[11]~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[11]~41_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(60) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(59))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(60),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(59),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[11]~41_combout\);

-- Location: LCCOMB_X41_Y31_N4
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[11]~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[11]~42_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[11]~41_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[11]~3_combout\ $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(19) $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[11]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[11]~41_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[11]~3_combout\,
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(19),
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[11]~5_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[11]~42_combout\);

-- Location: LCCOMB_X50_Y30_N2
\U_SIMON_top|U_SIMON|Mux4~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|Mux4~2_combout\ = (\U_SIMON_top|U_CONTL|round_count\(1) & ((\U_SIMON_top|U_CONTL|round_count\(0)) # ((\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[11]~42_combout\)))) # (!\U_SIMON_top|U_CONTL|round_count\(1) & 
-- (!\U_SIMON_top|U_CONTL|round_count\(0) & (!\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|key_out\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_CONTL|round_count\(1),
	datab => \U_SIMON_top|U_CONTL|round_count\(0),
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|key_out\(11),
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[11]~42_combout\,
	combout => \U_SIMON_top|U_SIMON|Mux4~2_combout\);

-- Location: LCCOMB_X50_Y30_N12
\U_SIMON_top|U_SIMON|Mux4~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|Mux4~3_combout\ = (\U_SIMON_top|U_CONTL|round_count\(0) & ((\U_SIMON_top|U_SIMON|Mux4~2_combout\ & ((\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[11]~38_combout\))) # (!\U_SIMON_top|U_SIMON|Mux4~2_combout\ & 
-- (!\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[11]~38_combout\)))) # (!\U_SIMON_top|U_CONTL|round_count\(0) & (((\U_SIMON_top|U_SIMON|Mux4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[11]~38_combout\,
	datab => \U_SIMON_top|U_CONTL|round_count\(0),
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[11]~38_combout\,
	datad => \U_SIMON_top|U_SIMON|Mux4~2_combout\,
	combout => \U_SIMON_top|U_SIMON|Mux4~3_combout\);

-- Location: LCCOMB_X50_Y30_N6
\U_SIMON_top|U_SIMON|Mux4~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|Mux4~4_combout\ = (\U_SIMON_top|U_CONTL|round_count\(1) & (((\U_SIMON_top|U_CONTL|round_count\(0))))) # (!\U_SIMON_top|U_CONTL|round_count\(1) & ((\U_SIMON_top|U_CONTL|round_count\(0) & 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(27))) # (!\U_SIMON_top|U_CONTL|round_count\(0) & ((\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(27),
	datab => \U_SIMON_top|U_CONTL|round_count\(1),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(11),
	datad => \U_SIMON_top|U_CONTL|round_count\(0),
	combout => \U_SIMON_top|U_SIMON|Mux4~4_combout\);

-- Location: LCCOMB_X50_Y30_N24
\U_SIMON_top|U_SIMON|Mux4~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|Mux4~5_combout\ = (\U_SIMON_top|U_CONTL|round_count\(1) & ((\U_SIMON_top|U_SIMON|Mux4~4_combout\ & (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(59))) # (!\U_SIMON_top|U_SIMON|Mux4~4_combout\ & 
-- ((\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(43)))))) # (!\U_SIMON_top|U_CONTL|round_count\(1) & (((\U_SIMON_top|U_SIMON|Mux4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(59),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(43),
	datac => \U_SIMON_top|U_CONTL|round_count\(1),
	datad => \U_SIMON_top|U_SIMON|Mux4~4_combout\,
	combout => \U_SIMON_top|U_SIMON|Mux4~5_combout\);

-- Location: LCCOMB_X50_Y30_N26
\U_SIMON_top|U_SIMON|Mux4~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|Mux4~6_combout\ = (!\U_SIMON_top|U_CONTL|round_count\(3) & ((\U_SIMON_top|U_CONTL|round_count\(2) & (\U_SIMON_top|U_SIMON|Mux4~3_combout\)) # (!\U_SIMON_top|U_CONTL|round_count\(2) & ((\U_SIMON_top|U_SIMON|Mux4~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|Mux4~3_combout\,
	datab => \U_SIMON_top|U_CONTL|round_count\(2),
	datac => \U_SIMON_top|U_CONTL|round_count\(3),
	datad => \U_SIMON_top|U_SIMON|Mux4~5_combout\,
	combout => \U_SIMON_top|U_SIMON|Mux4~6_combout\);

-- Location: LCCOMB_X44_Y28_N16
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[3]~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[3]~35_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(22) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(35) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(51)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(22),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(35),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(51),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[3]~35_combout\);

-- Location: LCCOMB_X44_Y28_N26
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[11]~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[11]~34_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[3]~35_combout\ $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(52) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(45)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[3]~35_combout\,
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(52),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(45),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[11]~34_combout\);

-- Location: LCCOMB_X49_Y29_N26
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[11]~49\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[11]~49_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[4]~31_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[11]~7_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[11]~48_combout\ $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(43))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[4]~31_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[11]~7_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[11]~48_combout\,
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(43),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[11]~49_combout\);

-- Location: LCCOMB_X49_Y29_N4
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[11]~50\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[11]~50_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[11]~34_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[11]~49_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|temp~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[11]~34_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[11]~49_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|temp~6_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[11]~50_combout\);

-- Location: LCCOMB_X46_Y30_N26
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|rotright1[7]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|rotright1[7]~7_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|rotright1[7]~6_combout\ $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(10) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(63) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|rotright1[7]~6_combout\,
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(10),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(63),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(23),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|rotright1[7]~7_combout\);

-- Location: LCCOMB_X46_Y30_N20
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[11]~45\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[11]~45_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|rotright1[7]~7_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[3]~29_combout\ $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(38) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(37))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|rotright1[7]~7_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[3]~29_combout\,
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(38),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(37),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[11]~45_combout\);

-- Location: LCCOMB_X43_Y32_N10
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[11]~46\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[11]~46_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[8]~16_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[11]~45_combout\ $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(1) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[8]~16_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[11]~45_combout\,
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(1),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(2),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[11]~46_combout\);

-- Location: LCCOMB_X43_Y32_N12
\U_SIMON_top|U_SIMON|Mux4~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|Mux4~0_combout\ = (\U_SIMON_top|U_CONTL|round_count\(0) & ((\U_SIMON_top|U_CONTL|round_count\(1)) # ((\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[11]~46_combout\)))) # (!\U_SIMON_top|U_CONTL|round_count\(0) & 
-- (!\U_SIMON_top|U_CONTL|round_count\(1) & (!\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[11]~50_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_CONTL|round_count\(0),
	datab => \U_SIMON_top|U_CONTL|round_count\(1),
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[11]~50_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[11]~46_combout\,
	combout => \U_SIMON_top|U_SIMON|Mux4~0_combout\);

-- Location: LCCOMB_X46_Y29_N4
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[4]~54\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[4]~54_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(21) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(33) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(45) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(51))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(21),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(33),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(45),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(51),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[4]~54_combout\);

-- Location: LCCOMB_X46_Y29_N26
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[4]~53\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[4]~53_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(55) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(61) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(60) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(59))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(55),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(61),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(60),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(59),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[4]~53_combout\);

-- Location: LCCOMB_X47_Y30_N20
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[7]~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[7]~33_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(31) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(44))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(31),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(44),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[7]~33_combout\);

-- Location: LCCOMB_X44_Y29_N0
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[10]~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[10]~34_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|rotright1[0]~0_combout\ $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(30) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(0) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(42))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|rotright1[0]~0_combout\,
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(30),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(0),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(42),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[10]~34_combout\);

-- Location: LCCOMB_X47_Y30_N22
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[13]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[13]~15_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(56) $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[7]~33_combout\ $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(38) $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[10]~34_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(56),
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[7]~33_combout\,
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(38),
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[10]~34_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[13]~15_combout\);

-- Location: LCCOMB_X46_Y29_N12
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[13]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[13]~16_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[13]~15_combout\ $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(29) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(58) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(36))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[13]~15_combout\,
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(29),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(58),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(36),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[13]~16_combout\);

-- Location: LCCOMB_X46_Y29_N22
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[4]~55\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[4]~55_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(20) $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[4]~54_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[4]~53_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[13]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(20),
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[4]~54_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[4]~53_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[13]~16_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[4]~55_combout\);

-- Location: LCCOMB_X45_Y31_N0
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[11]~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[11]~21_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(43) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(1) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(30) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(43),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(1),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(30),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(14),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[11]~21_combout\);

-- Location: LCCOMB_X50_Y28_N6
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[2]~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[2]~37_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(28) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(24) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(34) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(50))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(28),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(24),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(34),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(50),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[2]~37_combout\);

-- Location: LCCOMB_X45_Y31_N10
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[11]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[11]~22_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(6) $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[11]~21_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[2]~37_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|temp~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(6),
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[11]~21_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[2]~37_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|temp~0_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[11]~22_combout\);

-- Location: LCCOMB_X49_Y31_N26
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[11]~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[11]~23_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(10) $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|rotright1[0]~0_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[11]~22_combout\ $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(10),
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|rotright1[0]~0_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[11]~22_combout\,
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(12),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[11]~23_combout\);

-- Location: LCCOMB_X42_Y31_N22
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[2]~56\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[2]~56_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(49) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(58) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(59) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(40))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(49),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(58),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(59),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(40),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[2]~56_combout\);

-- Location: LCCOMB_X42_Y31_N16
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[2]~57\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[2]~57_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[2]~56_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[8]~39_combout\ $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(47) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(53))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[2]~56_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[8]~39_combout\,
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(47),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(53),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[2]~57_combout\);

-- Location: LCCOMB_X45_Y31_N6
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[7]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[7]~20_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(46) $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[2]~57_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(46),
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[2]~57_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[7]~20_combout\);

-- Location: LCCOMB_X49_Y31_N4
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[11]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[11]~24_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[11]~23_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[7]~20_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[5]~13_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[11]~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[11]~23_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[7]~20_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[5]~13_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[11]~38_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[11]~24_combout\);

-- Location: LCCOMB_X44_Y31_N22
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[5]~51\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[5]~51_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(57) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(56) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(37)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(57),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(56),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(37),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[5]~51_combout\);

-- Location: LCCOMB_X41_Y31_N26
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[5]~52\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[5]~52_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[5]~51_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[7]~25_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[5]~44_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[11]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[5]~51_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[7]~25_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[5]~44_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[11]~5_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[5]~52_combout\);

-- Location: LCCOMB_X51_Y31_N10
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[15]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[15]~10_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(21) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(56) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(57)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(21),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(56),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(57),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[15]~10_combout\);

-- Location: LCCOMB_X42_Y29_N18
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[10]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[10]~8_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(6) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(35) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(58) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(6),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(35),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(58),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(23),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[10]~8_combout\);

-- Location: LCCOMB_X47_Y29_N20
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[14]~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[14]~31_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[15]~10_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[10]~8_combout\ $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(22) $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|temp~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[15]~10_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[10]~8_combout\,
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(22),
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|temp~0_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[14]~31_combout\);

-- Location: LCCOMB_X47_Y29_N6
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[14]~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[14]~32_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(62) $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[14]~21_combout\ $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(63) $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[14]~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(62),
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[14]~21_combout\,
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(63),
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[14]~31_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[14]~32_combout\);

-- Location: LCCOMB_X46_Y31_N20
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[11]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[11]~18_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(62) $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[5]~52_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[14]~32_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[12]~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(62),
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[5]~52_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[14]~32_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[12]~38_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[11]~18_combout\);

-- Location: LCCOMB_X43_Y30_N20
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[6]~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[6]~41_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(38) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(19) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(63) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(54))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(38),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(19),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(63),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(54),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[6]~41_combout\);

-- Location: LCCOMB_X42_Y31_N0
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|temp~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|temp~7_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(16) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(35))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(16),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(35),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|temp~7_combout\);

-- Location: LCCOMB_X42_Y29_N4
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[6]~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[6]~40_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|rotright1[5]~5_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[6]~39_combout\ $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(58) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|rotright1[5]~5_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[6]~39_combout\,
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(58),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(23),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[6]~40_combout\);

-- Location: LCCOMB_X43_Y29_N20
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[6]~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[6]~42_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[6]~41_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|temp~7_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[6]~40_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[8]~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[6]~41_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|temp~7_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[6]~40_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[8]~23_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[6]~42_combout\);

-- Location: LCCOMB_X47_Y32_N12
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[6]~43\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[6]~43_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(53) $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[6]~0_combout\ $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(2) $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[6]~42_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(53),
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[6]~0_combout\,
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(2),
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[6]~42_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[6]~43_combout\);

-- Location: LCCOMB_X47_Y32_N24
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[11]~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[11]~19_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[7]~27_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[4]~27_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[11]~18_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[6]~43_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[7]~27_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[4]~27_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[11]~18_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[6]~43_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[11]~19_combout\);

-- Location: LCCOMB_X51_Y30_N16
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[11]~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[11]~25_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[4]~55_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[11]~24_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[11]~19_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|temp~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[4]~55_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[11]~24_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[11]~19_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|temp~7_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[11]~25_combout\);

-- Location: LCCOMB_X43_Y32_N20
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[11]~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[11]~32_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(21) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(1) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(55) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(21),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(1),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(55),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(3),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[11]~32_combout\);

-- Location: LCCOMB_X43_Y32_N30
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[11]~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[11]~33_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[11]~32_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[5]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[11]~32_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[5]~24_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[11]~33_combout\);

-- Location: LCCOMB_X44_Y28_N0
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|temp~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|temp~4_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(22) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(6) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(60)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(22),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(6),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(60),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|temp~4_combout\);

-- Location: LCCOMB_X44_Y29_N12
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[9]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[9]~8_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[13]~14_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[13]~11_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[12]~15_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|rotright1[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[13]~14_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[13]~11_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[12]~15_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|rotright1[0]~0_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[9]~8_combout\);

-- Location: LCCOMB_X50_Y31_N10
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[9]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[9]~9_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(15) $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[9]~8_combout\ $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(44)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(15),
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[9]~8_combout\,
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(44),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[9]~9_combout\);

-- Location: LCCOMB_X44_Y28_N10
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|temp~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|temp~5_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(41) $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|temp~4_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[9]~9_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|rotright1[7]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(41),
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|temp~4_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[9]~9_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|rotright1[7]~1_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|temp~5_combout\);

-- Location: LCCOMB_X43_Y31_N26
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[11]~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[11]~34_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(29) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(29),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(7),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[11]~34_combout\);

-- Location: LCCOMB_X43_Y31_N4
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[11]~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[11]~35_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[12]~17_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[14]~20_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[11]~34_combout\ $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(39))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[12]~17_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[14]~20_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[11]~34_combout\,
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(39),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[11]~35_combout\);

-- Location: LCCOMB_X43_Y32_N24
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[11]~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[11]~36_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[11]~33_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[11]~27_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|temp~5_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[11]~35_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[11]~33_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[11]~27_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|temp~5_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[11]~35_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[11]~36_combout\);

-- Location: LCCOMB_X43_Y32_N14
\U_SIMON_top|U_SIMON|Mux4~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|Mux4~1_combout\ = (\U_SIMON_top|U_SIMON|Mux4~0_combout\ & (((\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[11]~25_combout\)) # (!\U_SIMON_top|U_CONTL|round_count\(1)))) # (!\U_SIMON_top|U_SIMON|Mux4~0_combout\ & 
-- (\U_SIMON_top|U_CONTL|round_count\(1) & ((\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[11]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|Mux4~0_combout\,
	datab => \U_SIMON_top|U_CONTL|round_count\(1),
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[11]~25_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[11]~36_combout\,
	combout => \U_SIMON_top|U_SIMON|Mux4~1_combout\);

-- Location: LCCOMB_X54_Y38_N12
\U_SIMON_top|U_SIMON|U_MUX_y|Mux4~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|U_MUX_y|Mux4~0_combout\ = (\U_SIMON_top|U_CONTL|state.state2~q\ & ((\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|q_a\(11)))) # (!\U_SIMON_top|U_CONTL|state.state2~q\ & 
-- (\U_SIMON_top|U_SIMON|U_REG_regx|output\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|U_REG_regx|output\(11),
	datac => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|q_a\(11),
	datad => \U_SIMON_top|U_CONTL|state.state2~q\,
	combout => \U_SIMON_top|U_SIMON|U_MUX_y|Mux4~0_combout\);

-- Location: LCCOMB_X54_Y41_N10
\U_SIMON_top|U_CONTL|Selector11~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_CONTL|Selector11~0_combout\ = (\U_SIMON_top|U_CONTL|state.state2~q\) # ((\U_SIMON_top|U_CONTL|state.state3~q\ & ((\U_SIMON_top|U_CONTL|round\(4)) # (!\U_SIMON_top|U_CONTL|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_CONTL|state.state2~q\,
	datab => \U_SIMON_top|U_CONTL|round\(4),
	datac => \U_SIMON_top|U_CONTL|Equal0~0_combout\,
	datad => \U_SIMON_top|U_CONTL|state.state3~q\,
	combout => \U_SIMON_top|U_CONTL|Selector11~0_combout\);

-- Location: FF_X54_Y38_N13
\U_SIMON_top|U_SIMON|U_REG_regy|output[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk50MHz~inputclkctrl_outclk\,
	d => \U_SIMON_top|U_SIMON|U_MUX_y|Mux4~0_combout\,
	clrn => \ALT_INV_switch[0]~input_o\,
	ena => \U_SIMON_top|U_CONTL|Selector11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_SIMON|U_REG_regy|output\(11));

-- Location: LCCOMB_X50_Y37_N6
\U_SIMON_top|U_SIMON|U_MUX_y|Mux12~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|U_MUX_y|Mux12~0_combout\ = (\U_SIMON_top|U_CONTL|state.state2~q\ & (\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|q_a\(3))) # (!\U_SIMON_top|U_CONTL|state.state2~q\ & 
-- ((\U_SIMON_top|U_SIMON|U_REG_regx|output\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|q_a\(3),
	datac => \U_SIMON_top|U_CONTL|state.state2~q\,
	datad => \U_SIMON_top|U_SIMON|U_REG_regx|output\(3),
	combout => \U_SIMON_top|U_SIMON|U_MUX_y|Mux12~0_combout\);

-- Location: FF_X50_Y37_N7
\U_SIMON_top|U_SIMON|U_REG_regy|output[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk50MHz~inputclkctrl_outclk\,
	d => \U_SIMON_top|U_SIMON|U_MUX_y|Mux12~0_combout\,
	clrn => \ALT_INV_switch[0]~input_o\,
	ena => \U_SIMON_top|U_CONTL|Selector11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_SIMON|U_REG_regy|output\(3));

-- Location: LCCOMB_X50_Y29_N16
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|key_out[9]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|key_out\(9) = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|rotright1[9]~1_combout\ $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(60) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(25) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|rotright1[9]~1_combout\,
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(60),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(25),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(9),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|key_out\(9));

-- Location: LCCOMB_X50_Y29_N22
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[9]~47\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[9]~47_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(57) $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[9]~9_combout\ $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(41) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(58))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(57),
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[9]~9_combout\,
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(41),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(58),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[9]~47_combout\);

-- Location: LCCOMB_X50_Y29_N10
\U_SIMON_top|U_SIMON|Mux6~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|Mux6~2_combout\ = (\U_SIMON_top|U_CONTL|round_count\(0) & (((\U_SIMON_top|U_CONTL|round_count\(1))))) # (!\U_SIMON_top|U_CONTL|round_count\(0) & ((\U_SIMON_top|U_CONTL|round_count\(1) & 
-- ((\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[9]~47_combout\))) # (!\U_SIMON_top|U_CONTL|round_count\(1) & (!\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|key_out\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_CONTL|round_count\(0),
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|key_out\(9),
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[9]~47_combout\,
	datad => \U_SIMON_top|U_CONTL|round_count\(1),
	combout => \U_SIMON_top|U_SIMON|Mux6~2_combout\);

-- Location: LCCOMB_X45_Y29_N2
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[9]~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[9]~40_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(41) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(12) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(13) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(42))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(41),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(12),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(13),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(42),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[9]~40_combout\);

-- Location: LCCOMB_X44_Y30_N10
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[9]~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[9]~41_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[9]~40_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|rotright1[11]~6_combout\ $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(25) $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|rotright1[13]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[9]~40_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|rotright1[11]~6_combout\,
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(25),
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|rotright1[13]~2_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[9]~41_combout\);

-- Location: LCCOMB_X50_Y29_N24
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[9]~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[9]~40_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(10) $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|temp~2_combout\ $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(10),
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|temp~2_combout\,
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(9),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[9]~40_combout\);

-- Location: LCCOMB_X50_Y29_N6
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[9]~44\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[9]~44_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(27) $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[9]~2_combout\ $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(25) $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[9]~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(27),
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[9]~2_combout\,
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(25),
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[9]~40_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[9]~44_combout\);

-- Location: LCCOMB_X50_Y29_N12
\U_SIMON_top|U_SIMON|Mux6~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|Mux6~3_combout\ = (\U_SIMON_top|U_SIMON|Mux6~2_combout\ & (((\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[9]~44_combout\)) # (!\U_SIMON_top|U_CONTL|round_count\(0)))) # (!\U_SIMON_top|U_SIMON|Mux6~2_combout\ & 
-- (\U_SIMON_top|U_CONTL|round_count\(0) & (!\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[9]~41_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|Mux6~2_combout\,
	datab => \U_SIMON_top|U_CONTL|round_count\(0),
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[9]~41_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[9]~44_combout\,
	combout => \U_SIMON_top|U_SIMON|Mux6~3_combout\);

-- Location: LCCOMB_X50_Y29_N30
\U_SIMON_top|U_SIMON|Mux6~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|Mux6~4_combout\ = (\U_SIMON_top|U_CONTL|round_count\(0) & (((\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(25)) # (\U_SIMON_top|U_CONTL|round_count\(1))))) # (!\U_SIMON_top|U_CONTL|round_count\(0) & 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(9) & ((!\U_SIMON_top|U_CONTL|round_count\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_CONTL|round_count\(0),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(9),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(25),
	datad => \U_SIMON_top|U_CONTL|round_count\(1),
	combout => \U_SIMON_top|U_SIMON|Mux6~4_combout\);

-- Location: LCCOMB_X50_Y29_N0
\U_SIMON_top|U_SIMON|Mux6~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|Mux6~5_combout\ = (\U_SIMON_top|U_CONTL|round_count\(1) & ((\U_SIMON_top|U_SIMON|Mux6~4_combout\ & ((\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(57)))) # (!\U_SIMON_top|U_SIMON|Mux6~4_combout\ & 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(41))))) # (!\U_SIMON_top|U_CONTL|round_count\(1) & (((\U_SIMON_top|U_SIMON|Mux6~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_CONTL|round_count\(1),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(41),
	datac => \U_SIMON_top|U_SIMON|Mux6~4_combout\,
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(57),
	combout => \U_SIMON_top|U_SIMON|Mux6~5_combout\);

-- Location: LCCOMB_X50_Y29_N26
\U_SIMON_top|U_SIMON|Mux6~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|Mux6~6_combout\ = (!\U_SIMON_top|U_CONTL|round_count\(3) & ((\U_SIMON_top|U_CONTL|round_count\(2) & (\U_SIMON_top|U_SIMON|Mux6~3_combout\)) # (!\U_SIMON_top|U_CONTL|round_count\(2) & ((\U_SIMON_top|U_SIMON|Mux6~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|Mux6~3_combout\,
	datab => \U_SIMON_top|U_CONTL|round_count\(3),
	datac => \U_SIMON_top|U_CONTL|round_count\(2),
	datad => \U_SIMON_top|U_SIMON|Mux6~5_combout\,
	combout => \U_SIMON_top|U_SIMON|Mux6~6_combout\);

-- Location: LCCOMB_X45_Y32_N18
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[9]~51\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[9]~51_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(30) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(1) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(36) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(30),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(1),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(36),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(2),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[9]~51_combout\);

-- Location: LCCOMB_X45_Y32_N12
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[9]~52\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[9]~52_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[9]~40_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[9]~51_combout\ $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[9]~40_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[9]~51_combout\,
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(19),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[9]~52_combout\);

-- Location: LCCOMB_X49_Y29_N28
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[9]~60\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[9]~60_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[9]~52_combout\ $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(38) $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|rotright1[9]~1_combout\ $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[9]~52_combout\,
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(38),
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|rotright1[9]~1_combout\,
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(9),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[9]~60_combout\);

-- Location: LCCOMB_X49_Y29_N14
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[9]~53\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[9]~53_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(57) $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[9]~60_combout\ $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(8) $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[9]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(57),
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[9]~60_combout\,
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(8),
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[9]~7_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[9]~53_combout\);

-- Location: LCCOMB_X47_Y30_N30
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[9]~62\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[9]~62_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[9]~31_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[9]~30_combout\ $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(56)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[9]~31_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[9]~30_combout\,
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(56),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[9]~62_combout\);

-- Location: LCCOMB_X50_Y29_N28
\U_SIMON_top|U_SIMON|Mux6~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|Mux6~0_combout\ = (\U_SIMON_top|U_CONTL|round_count\(1) & (((\U_SIMON_top|U_CONTL|round_count\(0))))) # (!\U_SIMON_top|U_CONTL|round_count\(1) & ((\U_SIMON_top|U_CONTL|round_count\(0) & 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[9]~53_combout\)) # (!\U_SIMON_top|U_CONTL|round_count\(0) & ((!\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[9]~62_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_CONTL|round_count\(1),
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[9]~53_combout\,
	datac => \U_SIMON_top|U_CONTL|round_count\(0),
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[9]~62_combout\,
	combout => \U_SIMON_top|U_SIMON|Mux6~0_combout\);

-- Location: LCCOMB_X41_Y29_N16
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[10]~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[10]~23_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(23) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(48) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(61)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(23),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(48),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(61),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[10]~23_combout\);

-- Location: LCCOMB_X43_Y28_N14
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[10]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[10]~24_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(56) $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[10]~23_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|rotright1[1]~4_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[5]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(56),
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[10]~23_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|rotright1[1]~4_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[5]~9_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[10]~24_combout\);

-- Location: LCCOMB_X46_Y28_N16
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[13]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[13]~30_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(41) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(57) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(41),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(57),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(27),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[13]~30_combout\);

-- Location: LCCOMB_X46_Y28_N2
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[13]~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[13]~31_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[10]~24_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[13]~30_combout\ $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(19) $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[2]~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[10]~24_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[13]~30_combout\,
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(19),
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[2]~26_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[13]~31_combout\);

-- Location: LCCOMB_X49_Y30_N28
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[8]~43\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[8]~43_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[8]~8_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|rotright1[3]~8_combout\ $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(51) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(50))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[8]~8_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|rotright1[3]~8_combout\,
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(51),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(50),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[8]~43_combout\);

-- Location: LCCOMB_X49_Y30_N14
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[7]~46\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[7]~46_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(15) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(56))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(15),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(56),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[7]~46_combout\);

-- Location: LCCOMB_X46_Y30_N6
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[9]~44\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[9]~44_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[11]~32_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|rotright1[0]~0_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[7]~46_combout\ $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[11]~32_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|rotright1[0]~0_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[7]~46_combout\,
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(10),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[9]~44_combout\);

-- Location: LCCOMB_X46_Y32_N20
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[10]~47\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[10]~47_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(9) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(0) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(13) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(42))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(9),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(0),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(13),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(42),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[10]~47_combout\);

-- Location: LCCOMB_X43_Y29_N8
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[10]~48\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[10]~48_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[10]~7_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[10]~47_combout\ $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[10]~7_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[10]~47_combout\,
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(31),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[10]~48_combout\);

-- Location: LCCOMB_X47_Y28_N18
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[10]~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[10]~41_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(54) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(46))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(54),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(46),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[10]~41_combout\);

-- Location: LCCOMB_X47_Y28_N12
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[10]~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[10]~42_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(28) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(23) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(10) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(28),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(23),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(10),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(11),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[10]~42_combout\);

-- Location: LCCOMB_X47_Y28_N6
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[10]~43\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[10]~43_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[10]~20_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[10]~41_combout\ $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(26) $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[10]~42_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[10]~20_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[10]~41_combout\,
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(26),
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[10]~42_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[10]~43_combout\);

-- Location: LCCOMB_X46_Y30_N16
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[9]~45\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[9]~45_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[10]~48_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[3]~29_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[10]~43_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[8]~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[10]~48_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[3]~29_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[10]~43_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[8]~32_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[9]~45_combout\);

-- Location: LCCOMB_X46_Y30_N2
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[9]~46\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[9]~46_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[13]~31_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[8]~43_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[9]~44_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[9]~45_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[13]~31_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[8]~43_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[9]~44_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[9]~45_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[9]~46_combout\);

-- Location: LCCOMB_X49_Y30_N16
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|temp~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|temp~9_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|rotright1[7]~3_combout\ $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(16) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(61) $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[4]~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|rotright1[7]~3_combout\,
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(16),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(61),
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[4]~31_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|temp~9_combout\);

-- Location: LCCOMB_X49_Y32_N24
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|temp~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|temp~10_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|rotright1[3]~9_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|temp~5_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|temp~3_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|temp~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|rotright1[3]~9_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|temp~5_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|temp~3_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|temp~9_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|temp~10_combout\);

-- Location: LCCOMB_X49_Y32_N18
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[9]~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[9]~31_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(62) $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|temp~10_combout\ $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(18) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(48))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(62),
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|temp~10_combout\,
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(18),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(48),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[9]~31_combout\);

-- Location: LCCOMB_X45_Y28_N14
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[2]~61\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[2]~61_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(27) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(42))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(27),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(42),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[2]~61_combout\);

-- Location: LCCOMB_X46_Y28_N12
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[2]~63\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[2]~63_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[2]~61_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[2]~19_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|rotright1[2]~4_combout\ $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(36))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[2]~61_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[2]~19_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|rotright1[2]~4_combout\,
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(36),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[2]~63_combout\);

-- Location: LCCOMB_X42_Y31_N18
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[2]~64\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[2]~64_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[12]~15_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[2]~57_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[2]~63_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[10]~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[12]~15_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[2]~57_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[2]~63_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[10]~28_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[2]~64_combout\);

-- Location: LCCOMB_X51_Y31_N0
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[3]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[3]~18_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(7) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(36))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(7),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(36),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[3]~18_combout\);

-- Location: LCCOMB_X51_Y31_N28
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[15]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[15]~11_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|temp~2_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[7]~2_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[15]~10_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[3]~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|temp~2_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[7]~2_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[15]~10_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[3]~18_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[15]~11_combout\);

-- Location: LCCOMB_X45_Y32_N6
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[3]~46\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[3]~46_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[9]~40_combout\ $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(43) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[9]~40_combout\,
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(43),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(19),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[3]~46_combout\);

-- Location: LCCOMB_X45_Y32_N24
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[9]~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[9]~33_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(51) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(47) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(61) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(51),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(47),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(61),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(28),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[9]~33_combout\);

-- Location: LCCOMB_X46_Y32_N22
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[9]~45\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[9]~45_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(10) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(10),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(9),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[9]~45_combout\);

-- Location: LCCOMB_X45_Y32_N10
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[9]~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[9]~34_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[3]~46_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[9]~33_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[11]~24_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[9]~45_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[3]~46_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[9]~33_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[11]~24_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[9]~45_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[9]~34_combout\);

-- Location: LCCOMB_X50_Y29_N8
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[9]~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[9]~35_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[9]~44_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[2]~64_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[15]~11_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[9]~34_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[9]~44_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[2]~64_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[15]~11_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[9]~34_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[9]~35_combout\);

-- Location: LCCOMB_X41_Y29_N10
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[13]~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[13]~36_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[13]~6_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[8]~7_combout\ $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(61) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(62))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[13]~6_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[8]~7_combout\,
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(61),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(62),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[13]~36_combout\);

-- Location: LCCOMB_X41_Y29_N20
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|temp~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|temp~6_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(8) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(23) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(8),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(23),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(7),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|temp~6_combout\);

-- Location: LCCOMB_X45_Y28_N2
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|temp~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|temp~7_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[13]~11_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|temp~6_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[11]~37_combout\ $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(33))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[13]~11_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|temp~6_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[11]~37_combout\,
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(33),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|temp~7_combout\);

-- Location: LCCOMB_X50_Y29_N2
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|temp~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|temp~8_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[14]~11_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|temp~7_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[9]~40_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[14]~11_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|temp~7_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[9]~40_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|temp~8_combout\);

-- Location: LCCOMB_X51_Y30_N4
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[9]~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[9]~32_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[4]~55_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[13]~36_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|temp~8_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|temp~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[4]~55_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[13]~36_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|temp~8_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|temp~7_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[9]~32_combout\);

-- Location: LCCOMB_X50_Y29_N18
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[9]~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[9]~36_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[9]~31_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[9]~35_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[9]~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[9]~31_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[9]~35_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[9]~32_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[9]~36_combout\);

-- Location: LCCOMB_X50_Y29_N4
\U_SIMON_top|U_SIMON|Mux6~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|Mux6~1_combout\ = (\U_SIMON_top|U_CONTL|round_count\(1) & ((\U_SIMON_top|U_SIMON|Mux6~0_combout\ & ((!\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[9]~36_combout\))) # (!\U_SIMON_top|U_SIMON|Mux6~0_combout\ & 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[9]~46_combout\)))) # (!\U_SIMON_top|U_CONTL|round_count\(1) & (\U_SIMON_top|U_SIMON|Mux6~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_CONTL|round_count\(1),
	datab => \U_SIMON_top|U_SIMON|Mux6~0_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[9]~46_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[9]~36_combout\,
	combout => \U_SIMON_top|U_SIMON|Mux6~1_combout\);

-- Location: LCCOMB_X45_Y29_N26
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|temp~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|temp~1_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(27) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(38) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(40) $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[13]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(27),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(38),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(40),
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[13]~14_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|temp~1_combout\);

-- Location: LCCOMB_X45_Y29_N8
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|temp~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|temp~0_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(52) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(12) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(41) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(52),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(12),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(41),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(17),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|temp~0_combout\);

-- Location: LCCOMB_X43_Y28_N24
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|temp~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|temp~6_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(34) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(57) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(56) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(48))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(34),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(57),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(56),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(48),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|temp~6_combout\);

-- Location: LCCOMB_X44_Y30_N28
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|temp~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|temp~7_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(32) $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|temp~6_combout\ $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(25) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(45))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(32),
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|temp~6_combout\,
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(25),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(45),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|temp~7_combout\);

-- Location: LCCOMB_X45_Y29_N22
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|temp~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|temp~8_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|temp~1_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|temp~0_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[6]~12_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|temp~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|temp~1_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|temp~0_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[6]~12_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|temp~7_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|temp~8_combout\);

-- Location: LCCOMB_X43_Y32_N8
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[7]~49\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[7]~49_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(25) $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[7]~28_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|temp~6_combout\ $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(25),
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[7]~28_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|temp~6_combout\,
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(20),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[7]~49_combout\);

-- Location: LCCOMB_X43_Y32_N26
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[7]~43\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[7]~43_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[11]~33_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[2]~64_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[7]~49_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[14]~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[11]~33_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[2]~64_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[7]~49_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[14]~21_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[7]~43_combout\);

-- Location: LCCOMB_X43_Y31_N14
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[7]~44\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[7]~44_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(41) $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|temp~8_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[7]~43_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[13]~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(41),
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|temp~8_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[7]~43_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[13]~36_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[7]~44_combout\);

-- Location: LCCOMB_X43_Y28_N30
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[15]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[15]~10_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(55) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(31) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(49)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(55),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(31),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(49),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[15]~10_combout\);

-- Location: LCCOMB_X49_Y28_N16
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[15]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[15]~8_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(63) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(54) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(63),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(54),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(19),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[15]~8_combout\);

-- Location: LCCOMB_X43_Y28_N0
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[15]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[15]~11_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[15]~10_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|rotright1[1]~5_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[15]~8_combout\ $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[15]~10_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|rotright1[1]~5_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[15]~8_combout\,
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(18),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[15]~11_combout\);

-- Location: LCCOMB_X44_Y28_N8
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|rotright1[5]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|rotright1[5]~2_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(23) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(6) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(41)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(23),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(6),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(41),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|rotright1[5]~2_combout\);

-- Location: LCCOMB_X44_Y28_N2
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[15]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[15]~9_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|rotright1[7]~1_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|rotright1[5]~2_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[9]~9_combout\ $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|rotright1[7]~1_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|rotright1[5]~2_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[9]~9_combout\,
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(22),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[15]~9_combout\);

-- Location: LCCOMB_X47_Y27_N0
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[15]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[15]~12_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[15]~11_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[15]~9_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[15]~11_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|rotright1[2]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[15]~11_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[15]~9_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[15]~11_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|rotright1[2]~3_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[15]~12_combout\);

-- Location: LCCOMB_X45_Y31_N16
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[7]~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[7]~42_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[7]~20_combout\ $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(8) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(54) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(43))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[7]~20_combout\,
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(8),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(54),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(43),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[7]~42_combout\);

-- Location: LCCOMB_X45_Y33_N28
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[7]~45\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[7]~45_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[4]~25_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[7]~44_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[15]~12_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[7]~42_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[4]~25_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[7]~44_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[15]~12_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[7]~42_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[7]~45_combout\);

-- Location: LCCOMB_X42_Y28_N10
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[7]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[7]~15_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(31) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(56) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(15) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(44))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(31),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(56),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(15),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(44),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[7]~15_combout\);

-- Location: LCCOMB_X46_Y32_N26
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[7]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[7]~14_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(48) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(26) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(13) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(42))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(48),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(26),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(13),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(42),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[7]~14_combout\);

-- Location: LCCOMB_X42_Y28_N24
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|temp~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|temp~2_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(39) $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[7]~14_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[11]~22_combout\ $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(55))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(39),
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[7]~14_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[11]~22_combout\,
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(55),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|temp~2_combout\);

-- Location: LCCOMB_X42_Y28_N28
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[7]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[7]~16_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(50) $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[13]~14_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[7]~15_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|temp~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(50),
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[13]~14_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[7]~15_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|temp~2_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[7]~16_combout\);

-- Location: LCCOMB_X46_Y30_N12
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|rotright1[7]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|rotright1[7]~8_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(52) $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[8]~32_combout\ $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(24) $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[11]~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(52),
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[8]~32_combout\,
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(24),
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[11]~32_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|rotright1[7]~8_combout\);

-- Location: LCCOMB_X46_Y30_N22
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|rotright1[7]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|rotright1[7]~9_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[5]~13_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|rotright1[7]~7_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|rotright1[7]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[5]~13_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|rotright1[7]~7_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|rotright1[7]~8_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|rotright1[7]~9_combout\);

-- Location: LCCOMB_X44_Y28_N4
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|rotright1[6]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|rotright1[6]~10_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[5]~25_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[3]~35_combout\ $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(45)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[5]~25_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[3]~35_combout\,
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(45),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|rotright1[6]~10_combout\);

-- Location: LCCOMB_X45_Y31_N28
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|temp~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|temp~5_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(32) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(58) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(9) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(32),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(58),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(9),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(23),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|temp~5_combout\);

-- Location: LCCOMB_X45_Y31_N30
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|rotright1[6]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|rotright1[6]~11_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|rotright1[6]~10_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[4]~33_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[6]~3_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|temp~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|rotright1[6]~10_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[4]~33_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[6]~3_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|temp~5_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|rotright1[6]~11_combout\);

-- Location: LCCOMB_X51_Y31_N14
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|rotright1[6]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|rotright1[6]~12_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(62) $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[3]~18_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|rotright1[6]~11_combout\ $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(62),
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[3]~18_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|rotright1[6]~11_combout\,
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(13),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|rotright1[6]~12_combout\);

-- Location: LCCOMB_X45_Y33_N8
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[7]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out\(7) = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[7]~16_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|rotright1[7]~9_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|rotright1[6]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[7]~16_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|rotright1[7]~9_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|rotright1[6]~12_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out\(7));

-- Location: LCCOMB_X46_Y32_N28
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[7]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[7]~13_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(17) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(13) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(17),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(13),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(26),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[7]~13_combout\);

-- Location: LCCOMB_X44_Y32_N12
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[7]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[7]~14_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[7]~13_combout\ $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(0) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(55) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[7]~13_combout\,
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(0),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(55),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(29),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[7]~14_combout\);

-- Location: LCCOMB_X44_Y32_N8
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[14]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[14]~8_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|rotright1[7]~6_combout\ $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(32))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|rotright1[7]~6_combout\,
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(32),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[14]~8_combout\);

-- Location: LCCOMB_X44_Y32_N14
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[7]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[7]~15_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[7]~14_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[14]~8_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[6]~11_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[14]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[7]~14_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[14]~8_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[6]~11_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[14]~12_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[7]~15_combout\);

-- Location: LCCOMB_X45_Y33_N18
\U_SIMON_top|U_SIMON|Mux8~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|Mux8~0_combout\ = (\U_SIMON_top|U_CONTL|round_count\(1) & (((\U_SIMON_top|U_CONTL|round_count\(0))))) # (!\U_SIMON_top|U_CONTL|round_count\(1) & ((\U_SIMON_top|U_CONTL|round_count\(0) & 
-- (!\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[7]~15_combout\)) # (!\U_SIMON_top|U_CONTL|round_count\(0) & ((!\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[7]~27_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[7]~15_combout\,
	datab => \U_SIMON_top|U_CONTL|round_count\(1),
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[7]~27_combout\,
	datad => \U_SIMON_top|U_CONTL|round_count\(0),
	combout => \U_SIMON_top|U_SIMON|Mux8~0_combout\);

-- Location: LCCOMB_X45_Y33_N22
\U_SIMON_top|U_SIMON|Mux8~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|Mux8~1_combout\ = (\U_SIMON_top|U_CONTL|round_count\(1) & ((\U_SIMON_top|U_SIMON|Mux8~0_combout\ & (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[7]~45_combout\)) # (!\U_SIMON_top|U_SIMON|Mux8~0_combout\ & 
-- ((!\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out\(7)))))) # (!\U_SIMON_top|U_CONTL|round_count\(1) & (((\U_SIMON_top|U_SIMON|Mux8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_CONTL|round_count\(1),
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[7]~45_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out\(7),
	datad => \U_SIMON_top|U_SIMON|Mux8~0_combout\,
	combout => \U_SIMON_top|U_SIMON|Mux8~1_combout\);

-- Location: LCCOMB_X49_Y31_N8
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[7]~43\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[7]~43_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(10) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(23) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(39) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(61))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(10),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(23),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(39),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(61),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[7]~43_combout\);

-- Location: LCCOMB_X49_Y31_N2
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[7]~44\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[7]~44_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(40) $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[7]~43_combout\ $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(26) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(40),
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[7]~43_combout\,
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(26),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(11),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[7]~44_combout\);

-- Location: LCCOMB_X43_Y32_N4
\U_SIMON_top|U_SIMON|Mux8~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|Mux8~2_combout\ = (\U_SIMON_top|U_CONTL|round_count\(0) & (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|rotright1[11]~6_combout\)) # (!\U_SIMON_top|U_CONTL|round_count\(0) & 
-- ((\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[7]~2_combout\ $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_CONTL|round_count\(0),
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|rotright1[11]~6_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[7]~2_combout\,
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(7),
	combout => \U_SIMON_top|U_SIMON|Mux8~2_combout\);

-- Location: LCCOMB_X43_Y32_N6
\U_SIMON_top|U_SIMON|Mux8~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|Mux8~3_combout\ = (\U_SIMON_top|U_CONTL|round_count\(1) & (((\U_SIMON_top|U_CONTL|round_count\(0))))) # (!\U_SIMON_top|U_CONTL|round_count\(1) & (\U_SIMON_top|U_SIMON|Mux8~2_combout\ $ 
-- (((\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[7]~44_combout\ & \U_SIMON_top|U_CONTL|round_count\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[7]~44_combout\,
	datab => \U_SIMON_top|U_CONTL|round_count\(1),
	datac => \U_SIMON_top|U_SIMON|Mux8~2_combout\,
	datad => \U_SIMON_top|U_CONTL|round_count\(0),
	combout => \U_SIMON_top|U_SIMON|Mux8~3_combout\);

-- Location: LCCOMB_X43_Y32_N16
\U_SIMON_top|U_SIMON|Mux8~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|Mux8~4_combout\ = (\U_SIMON_top|U_SIMON|Mux8~3_combout\ & (\U_SIMON_top|U_CONTL|round_count\(1) & (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[7]~49_combout\))) # (!\U_SIMON_top|U_SIMON|Mux8~3_combout\ & 
-- (((!\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[7]~16_combout\)) # (!\U_SIMON_top|U_CONTL|round_count\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|Mux8~3_combout\,
	datab => \U_SIMON_top|U_CONTL|round_count\(1),
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[7]~49_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[7]~16_combout\,
	combout => \U_SIMON_top|U_SIMON|Mux8~4_combout\);

-- Location: LCCOMB_X41_Y29_N8
\U_SIMON_top|U_SIMON|Mux8~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|Mux8~5_combout\ = (\U_SIMON_top|U_CONTL|round_count\(1) & (\U_SIMON_top|U_CONTL|round_count\(0))) # (!\U_SIMON_top|U_CONTL|round_count\(1) & ((\U_SIMON_top|U_CONTL|round_count\(0) & 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(23))) # (!\U_SIMON_top|U_CONTL|round_count\(0) & ((\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_CONTL|round_count\(1),
	datab => \U_SIMON_top|U_CONTL|round_count\(0),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(23),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(7),
	combout => \U_SIMON_top|U_SIMON|Mux8~5_combout\);

-- Location: LCCOMB_X41_Y29_N26
\U_SIMON_top|U_SIMON|Mux8~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|Mux8~6_combout\ = (\U_SIMON_top|U_CONTL|round_count\(1) & ((\U_SIMON_top|U_SIMON|Mux8~5_combout\ & (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(55))) # (!\U_SIMON_top|U_SIMON|Mux8~5_combout\ & 
-- ((\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(39)))))) # (!\U_SIMON_top|U_CONTL|round_count\(1) & (\U_SIMON_top|U_SIMON|Mux8~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_CONTL|round_count\(1),
	datab => \U_SIMON_top|U_SIMON|Mux8~5_combout\,
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(55),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(39),
	combout => \U_SIMON_top|U_SIMON|Mux8~6_combout\);

-- Location: LCCOMB_X45_Y34_N30
\U_SIMON_top|U_SIMON|Mux8~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|Mux8~7_combout\ = (!\U_SIMON_top|U_CONTL|round_count\(3) & ((\U_SIMON_top|U_CONTL|round_count\(2) & (\U_SIMON_top|U_SIMON|Mux8~4_combout\)) # (!\U_SIMON_top|U_CONTL|round_count\(2) & ((\U_SIMON_top|U_SIMON|Mux8~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_CONTL|round_count\(2),
	datab => \U_SIMON_top|U_CONTL|round_count\(3),
	datac => \U_SIMON_top|U_SIMON|Mux8~4_combout\,
	datad => \U_SIMON_top|U_SIMON|Mux8~6_combout\,
	combout => \U_SIMON_top|U_SIMON|Mux8~7_combout\);

-- Location: LCCOMB_X43_Y30_N8
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[6]~50\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[6]~50_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[6]~11_combout\ $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(22) $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[6]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[6]~11_combout\,
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(22),
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[6]~7_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[6]~50_combout\);

-- Location: LCCOMB_X42_Y29_N10
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|key_out[6]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|key_out\(6) = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|rotright1[5]~5_combout\ $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(23) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(58) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|rotright1[5]~5_combout\,
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(23),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(58),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(6),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|key_out\(6));

-- Location: LCCOMB_X43_Y30_N22
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[6]~45\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[6]~45_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(22) $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[6]~34_combout\ $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(60) $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[6]~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(22),
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[6]~34_combout\,
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(60),
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[6]~21_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[6]~45_combout\);

-- Location: LCCOMB_X43_Y30_N16
\U_SIMON_top|U_SIMON|Mux9~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|Mux9~2_combout\ = (\U_SIMON_top|U_CONTL|round_count\(1) & (((\U_SIMON_top|U_CONTL|round_count\(0))))) # (!\U_SIMON_top|U_CONTL|round_count\(1) & ((\U_SIMON_top|U_CONTL|round_count\(0) & 
-- ((!\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[6]~45_combout\))) # (!\U_SIMON_top|U_CONTL|round_count\(0) & (!\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|key_out\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|key_out\(6),
	datab => \U_SIMON_top|U_CONTL|round_count\(1),
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[6]~45_combout\,
	datad => \U_SIMON_top|U_CONTL|round_count\(0),
	combout => \U_SIMON_top|U_SIMON|Mux9~2_combout\);

-- Location: LCCOMB_X43_Y30_N26
\U_SIMON_top|U_SIMON|Mux9~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|Mux9~3_combout\ = (\U_SIMON_top|U_CONTL|round_count\(1) & ((\U_SIMON_top|U_SIMON|Mux9~2_combout\ & ((\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[6]~50_combout\))) # (!\U_SIMON_top|U_SIMON|Mux9~2_combout\ & 
-- (!\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[6]~29_combout\)))) # (!\U_SIMON_top|U_CONTL|round_count\(1) & (((\U_SIMON_top|U_SIMON|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[6]~29_combout\,
	datab => \U_SIMON_top|U_CONTL|round_count\(1),
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[6]~50_combout\,
	datad => \U_SIMON_top|U_SIMON|Mux9~2_combout\,
	combout => \U_SIMON_top|U_SIMON|Mux9~3_combout\);

-- Location: LCCOMB_X43_Y30_N12
\U_SIMON_top|U_SIMON|Mux9~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|Mux9~4_combout\ = (\U_SIMON_top|U_CONTL|round_count\(1) & ((\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(38)) # ((\U_SIMON_top|U_CONTL|round_count\(0))))) # (!\U_SIMON_top|U_CONTL|round_count\(1) & 
-- (((\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(6) & !\U_SIMON_top|U_CONTL|round_count\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(38),
	datab => \U_SIMON_top|U_CONTL|round_count\(1),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(6),
	datad => \U_SIMON_top|U_CONTL|round_count\(0),
	combout => \U_SIMON_top|U_SIMON|Mux9~4_combout\);

-- Location: LCCOMB_X43_Y30_N14
\U_SIMON_top|U_SIMON|Mux9~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|Mux9~5_combout\ = (\U_SIMON_top|U_SIMON|Mux9~4_combout\ & (((\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(54))) # (!\U_SIMON_top|U_CONTL|round_count\(0)))) # (!\U_SIMON_top|U_SIMON|Mux9~4_combout\ & 
-- (\U_SIMON_top|U_CONTL|round_count\(0) & (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|Mux9~4_combout\,
	datab => \U_SIMON_top|U_CONTL|round_count\(0),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(22),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(54),
	combout => \U_SIMON_top|U_SIMON|Mux9~5_combout\);

-- Location: LCCOMB_X45_Y34_N18
\U_SIMON_top|U_SIMON|Mux9~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|Mux9~6_combout\ = (!\U_SIMON_top|U_CONTL|round_count\(3) & ((\U_SIMON_top|U_CONTL|round_count\(2) & (\U_SIMON_top|U_SIMON|Mux9~3_combout\)) # (!\U_SIMON_top|U_CONTL|round_count\(2) & ((\U_SIMON_top|U_SIMON|Mux9~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_CONTL|round_count\(2),
	datab => \U_SIMON_top|U_CONTL|round_count\(3),
	datac => \U_SIMON_top|U_SIMON|Mux9~3_combout\,
	datad => \U_SIMON_top|U_SIMON|Mux9~5_combout\,
	combout => \U_SIMON_top|U_SIMON|Mux9~6_combout\);

-- Location: LCCOMB_X45_Y29_N12
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[13]~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[13]~32_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(40) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(12) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(58) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(40),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(12),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(58),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(25),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[13]~32_combout\);

-- Location: LCCOMB_X47_Y30_N28
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[15]~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[15]~33_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(33) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(56))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(33),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(56),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[15]~33_combout\);

-- Location: LCCOMB_X46_Y32_N6
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[13]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[13]~28_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(45) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(26) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(18) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(45),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(26),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(18),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(16),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[13]~28_combout\);

-- Location: LCCOMB_X44_Y32_N16
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[10]~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[10]~21_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(57) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(0) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(33) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(34))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(57),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(0),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(33),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(34),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[10]~21_combout\);

-- Location: LCCOMB_X45_Y31_N20
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[4]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[4]~30_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(43) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(28) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(29) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(43),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(28),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(29),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(14),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[4]~30_combout\);

-- Location: LCCOMB_X46_Y31_N10
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[4]~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[4]~31_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(39) $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[7]~14_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[12]~17_combout\ $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(40))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(39),
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[7]~14_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[12]~17_combout\,
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(40),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[4]~31_combout\);

-- Location: LCCOMB_X49_Y34_N10
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[10]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[10]~22_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[10]~21_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[4]~30_combout\ $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(38) $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[4]~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[10]~21_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[4]~30_combout\,
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(38),
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[4]~31_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[10]~22_combout\);

-- Location: LCCOMB_X46_Y30_N4
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[13]~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[13]~29_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[15]~33_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[3]~29_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[13]~28_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[10]~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[15]~33_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[3]~29_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[13]~28_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[10]~22_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[13]~29_combout\);

-- Location: LCCOMB_X46_Y30_N14
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[13]~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[13]~33_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[13]~31_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[13]~32_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[13]~29_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[13]~31_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[13]~32_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[13]~29_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[13]~33_combout\);

-- Location: LCCOMB_X45_Y31_N18
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[6]~46\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[6]~46_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(51) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(11) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(51),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(11),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(9),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[6]~46_combout\);

-- Location: LCCOMB_X45_Y31_N4
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[6]~47\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[6]~47_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[13]~33_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[6]~46_combout\ $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(6) $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|temp~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[13]~33_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[6]~46_combout\,
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(6),
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|temp~0_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[6]~47_combout\);

-- Location: LCCOMB_X43_Y30_N10
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[6]~50\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[6]~50_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[13]~15_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[6]~3_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[6]~50_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[6]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[13]~15_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[6]~3_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[6]~50_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[6]~2_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[6]~50_combout\);

-- Location: LCCOMB_X43_Y30_N6
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[6]~49\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[6]~49_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(61) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(21) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(7) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(40))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(61),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(21),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(7),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(40),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[6]~49_combout\);

-- Location: LCCOMB_X43_Y30_N28
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[6]~51\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[6]~51_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[6]~50_combout\ $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(48) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(45) $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[6]~49_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[6]~50_combout\,
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(48),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(45),
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[6]~49_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[6]~51_combout\);

-- Location: LCCOMB_X42_Y29_N26
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|temp~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|temp~3_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(41) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(58) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(35) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(33))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(41),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(58),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(35),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(33),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|temp~3_combout\);

-- Location: LCCOMB_X42_Y31_N28
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|temp~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|temp~4_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(28) $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|temp~3_combout\ $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(18) $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[8]~39_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(28),
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|temp~3_combout\,
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(18),
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[8]~39_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|temp~4_combout\);

-- Location: LCCOMB_X42_Y28_N4
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[14]~65\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[14]~65_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(53) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(46))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(53),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(46),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[14]~65_combout\);

-- Location: LCCOMB_X42_Y28_N6
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|temp~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|temp~5_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|temp~4_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|temp~2_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[14]~65_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|rotright1[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|temp~4_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|temp~2_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[14]~65_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|rotright1[0]~0_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|temp~5_combout\);

-- Location: LCCOMB_X49_Y28_N6
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[15]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[15]~3_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(56) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(37) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(33) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(56),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(37),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(33),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(25),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[15]~3_combout\);

-- Location: LCCOMB_X49_Y28_N24
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[15]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[15]~4_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(51) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(53) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(16) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(47))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(51),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(53),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(16),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(47),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[15]~4_combout\);

-- Location: LCCOMB_X49_Y28_N18
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[8]~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[8]~19_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(62) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(11) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(40) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(62),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(11),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(40),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(24),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[8]~19_combout\);

-- Location: LCCOMB_X49_Y28_N10
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[15]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[15]~5_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[15]~3_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[15]~4_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[6]~12_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[8]~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[15]~3_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[15]~4_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[6]~12_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[8]~19_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[15]~5_combout\);

-- Location: LCCOMB_X46_Y31_N26
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[15]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[15]~6_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[12]~15_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[15]~5_combout\ $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(44) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(39))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[12]~15_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[15]~5_combout\,
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(44),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(39),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[15]~6_combout\);

-- Location: LCCOMB_X46_Y31_N22
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[6]~48\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[6]~48_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[14]~21_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|temp~5_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[14]~32_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[15]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[14]~21_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|temp~5_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[14]~32_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[15]~6_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[6]~48_combout\);

-- Location: LCCOMB_X47_Y32_N4
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[6]~52\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[6]~52_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[6]~47_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[6]~51_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[6]~48_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[6]~47_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[6]~51_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[6]~48_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[6]~52_combout\);

-- Location: LCCOMB_X45_Y29_N24
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|rotright1[5]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|rotright1[5]~15_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(60) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(26) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(13) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(61))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(60),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(26),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(13),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(61),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|rotright1[5]~15_combout\);

-- Location: LCCOMB_X44_Y30_N6
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|rotright1[5]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|rotright1[5]~13_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(45) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(11) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(8) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(44))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(45),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(11),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(8),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(44),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|rotright1[5]~13_combout\);

-- Location: LCCOMB_X44_Y30_N22
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|rotright1[5]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|rotright1[5]~24_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|rotright1[5]~13_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[6]~21_combout\ $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(25) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|rotright1[5]~13_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[6]~21_combout\,
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(25),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(12),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|rotright1[5]~24_combout\);

-- Location: LCCOMB_X44_Y30_N8
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|rotright1[5]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|rotright1[5]~14_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|rotright1[5]~24_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[2]~30_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[3]~9_combout\ $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(46))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|rotright1[5]~24_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[2]~30_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[3]~9_combout\,
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(46),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|rotright1[5]~14_combout\);

-- Location: LCCOMB_X45_Y29_N10
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|rotright1[5]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|rotright1[5]~16_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(57) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(25) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(11) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(47))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(57),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(25),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(11),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(47),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|rotright1[5]~16_combout\);

-- Location: LCCOMB_X45_Y29_N20
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|rotright1[5]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|rotright1[5]~17_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(50) $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|rotright1[5]~15_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|rotright1[5]~14_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|rotright1[5]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(50),
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|rotright1[5]~15_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|rotright1[5]~14_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|rotright1[5]~16_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|rotright1[5]~17_combout\);

-- Location: LCCOMB_X45_Y33_N24
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[6]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out\(6) = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[6]~29_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|rotright1[5]~17_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|rotright1[6]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[6]~29_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|rotright1[5]~17_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|rotright1[6]~12_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out\(6));

-- Location: LCCOMB_X47_Y32_N2
\U_SIMON_top|U_SIMON|Mux9~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|Mux9~0_combout\ = (\U_SIMON_top|U_CONTL|round_count\(0) & (((\U_SIMON_top|U_CONTL|round_count\(1))))) # (!\U_SIMON_top|U_CONTL|round_count\(0) & ((\U_SIMON_top|U_CONTL|round_count\(1) & 
-- ((!\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out\(6)))) # (!\U_SIMON_top|U_CONTL|round_count\(1) & (!\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[6]~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[6]~43_combout\,
	datab => \U_SIMON_top|U_CONTL|round_count\(0),
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out\(6),
	datad => \U_SIMON_top|U_CONTL|round_count\(1),
	combout => \U_SIMON_top|U_SIMON|Mux9~0_combout\);

-- Location: LCCOMB_X47_Y32_N14
\U_SIMON_top|U_SIMON|Mux9~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|Mux9~1_combout\ = (\U_SIMON_top|U_CONTL|round_count\(0) & ((\U_SIMON_top|U_SIMON|Mux9~0_combout\ & ((\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[6]~52_combout\))) # (!\U_SIMON_top|U_SIMON|Mux9~0_combout\ & 
-- (!\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[6]~19_combout\)))) # (!\U_SIMON_top|U_CONTL|round_count\(0) & (((\U_SIMON_top|U_SIMON|Mux9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_CONTL|round_count\(0),
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[6]~19_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[6]~52_combout\,
	datad => \U_SIMON_top|U_SIMON|Mux9~0_combout\,
	combout => \U_SIMON_top|U_SIMON|Mux9~1_combout\);

-- Location: LCCOMB_X49_Y31_N14
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[8]~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[8]~42_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[8]~32_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[8]~23_combout\ $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(48) $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[8]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[8]~32_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[8]~23_combout\,
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(48),
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[8]~8_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[8]~42_combout\);

-- Location: LCCOMB_X50_Y28_N22
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[1]~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[1]~21_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[8]~42_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[15]~11_combout\ $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[8]~42_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[15]~11_combout\,
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(2),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[1]~21_combout\);

-- Location: LCCOMB_X45_Y28_N22
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[8]~43\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[8]~43_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(43) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(43),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(14),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[8]~43_combout\);

-- Location: LCCOMB_X42_Y31_N8
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[8]~49\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[8]~49_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[8]~43_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[11]~22_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[8]~39_combout\ $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(51))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[8]~43_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[11]~22_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[8]~39_combout\,
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(51),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[8]~49_combout\);

-- Location: LCCOMB_X50_Y28_N10
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[8]~48\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[8]~48_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(0) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(45) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(16) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(40))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(0),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(45),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(16),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(40),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[8]~48_combout\);

-- Location: LCCOMB_X50_Y28_N20
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[8]~50\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[8]~50_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|rotright1[0]~0_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[12]~15_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[8]~49_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[8]~48_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|rotright1[0]~0_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[12]~15_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[8]~49_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[8]~48_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[8]~50_combout\);

-- Location: LCCOMB_X50_Y28_N28
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[1]~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[1]~19_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[8]~50_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[11]~50_combout\ $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(53)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[8]~50_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[11]~50_combout\,
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(53),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[1]~19_combout\);

-- Location: LCCOMB_X47_Y31_N20
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[1]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[1]~20_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[9]~47_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[12]~47_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[1]~19_combout\ $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(54))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[9]~47_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[12]~47_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[1]~19_combout\,
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(54),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[1]~20_combout\);

-- Location: LCCOMB_X47_Y32_N26
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[1]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[1]~22_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[9]~53_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[5]~20_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[1]~21_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[1]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[9]~53_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[5]~20_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[1]~21_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[1]~20_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[1]~22_combout\);

-- Location: LCCOMB_X42_Y31_N10
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[2]~56\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[2]~56_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(38) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(18) $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[8]~43_combout\ $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(38),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(18),
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[8]~43_combout\,
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(27),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[2]~56_combout\);

-- Location: LCCOMB_X43_Y29_N6
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[2]~57\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[2]~57_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[2]~56_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[9]~40_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[8]~8_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[8]~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[2]~56_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[9]~40_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[8]~8_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[8]~23_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[2]~57_combout\);

-- Location: LCCOMB_X43_Y29_N26
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[2]~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[2]~39_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(20) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(2) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(37) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(20),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(2),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(37),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(3),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[2]~39_combout\);

-- Location: LCCOMB_X43_Y29_N16
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[2]~58\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[2]~58_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[2]~57_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[2]~39_combout\ $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(31) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[2]~57_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[2]~39_combout\,
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(31),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(26),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[2]~58_combout\);

-- Location: LCCOMB_X43_Y29_N4
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[10]~49\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[10]~49_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(36) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(22) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(58) $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|temp~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(36),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(22),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(58),
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|temp~7_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[10]~49_combout\);

-- Location: LCCOMB_X43_Y29_N14
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[10]~50\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[10]~50_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[2]~39_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[10]~48_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[10]~49_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[6]~34_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[2]~39_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[10]~48_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[10]~49_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[6]~34_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[10]~50_combout\);

-- Location: LCCOMB_X41_Y31_N28
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[13]~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[13]~36_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(24) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(48) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(23) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(42))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(24),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(48),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(23),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(42),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[13]~36_combout\);

-- Location: LCCOMB_X49_Y28_N8
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[13]~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[13]~37_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(47) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(29) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(54) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(53))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(47),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(29),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(54),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(53),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[13]~37_combout\);

-- Location: LCCOMB_X44_Y30_N20
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[13]~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[13]~35_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|rotright1[9]~1_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[6]~21_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|rotright1[3]~8_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|rotright1[13]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|rotright1[9]~1_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[6]~21_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|rotright1[3]~8_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|rotright1[13]~2_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[13]~35_combout\);

-- Location: LCCOMB_X45_Y27_N16
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[13]~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[13]~38_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[11]~34_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[13]~36_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[13]~37_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[13]~35_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[11]~34_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[13]~36_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[13]~37_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[13]~35_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[13]~38_combout\);

-- Location: LCCOMB_X44_Y29_N16
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[10]~44\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[10]~44_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[13]~14_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|rotright1[2]~4_combout\ $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(58) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(59))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[13]~14_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|rotright1[2]~4_combout\,
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(58),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(59),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[10]~44_combout\);

-- Location: LCCOMB_X44_Y29_N18
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[10]~45\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[10]~45_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(45) $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[10]~34_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[15]~12_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[10]~44_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(45),
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[10]~34_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[15]~12_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[10]~44_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[10]~45_combout\);

-- Location: LCCOMB_X44_Y31_N6
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[3]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[3]~12_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[13]~38_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[10]~45_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|temp~12_combout\ $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(55))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[13]~38_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[10]~45_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|temp~12_combout\,
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(55),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[3]~12_combout\);

-- Location: LCCOMB_X44_Y31_N8
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[2]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[2]~16_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[3]~12_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[12]~47_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[9]~47_combout\ $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(54))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[3]~12_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[12]~47_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[9]~47_combout\,
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(54),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[2]~16_combout\);

-- Location: LCCOMB_X44_Y31_N2
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[2]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[2]~17_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|temp~8_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[9]~41_combout\ $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|temp~8_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[9]~41_combout\,
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(3),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[2]~17_combout\);

-- Location: LCCOMB_X44_Y31_N12
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[2]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[2]~18_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[10]~50_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[6]~29_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[2]~16_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[2]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[10]~50_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[6]~29_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[2]~16_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[2]~17_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[2]~18_combout\);

-- Location: LCCOMB_X45_Y30_N16
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[2]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out\(2) = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[1]~22_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[2]~58_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[2]~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[1]~22_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[2]~58_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[2]~18_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out\(2));

-- Location: LCCOMB_X43_Y31_N2
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[3]~54\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[3]~54_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(43) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(42) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(49) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(51))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(43),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(42),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(49),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(51),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[3]~54_combout\);

-- Location: LCCOMB_X46_Y30_N30
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[3]~54\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[3]~54_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(38) $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[3]~29_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|rotright1[11]~6_combout\ $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(38),
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[3]~29_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|rotright1[11]~6_combout\,
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(25),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[3]~54_combout\);

-- Location: LCCOMB_X46_Y31_N4
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[3]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[3]~10_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(27) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(21) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(44) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(39))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(27),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(21),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(44),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(39),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[3]~10_combout\);

-- Location: LCCOMB_X45_Y32_N20
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[3]~55\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[3]~55_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[3]~46_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[3]~54_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[11]~24_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[3]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[3]~46_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[3]~54_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[11]~24_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[3]~10_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[3]~55_combout\);

-- Location: LCCOMB_X45_Y32_N22
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[3]~55\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[3]~55_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[3]~54_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[14]~21_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[3]~55_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[3]~54_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[14]~21_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[3]~55_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[3]~55_combout\);

-- Location: LCCOMB_X46_Y29_N28
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[2]~60\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[2]~60_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(60) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(4) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(61) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(60),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(4),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(61),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(20),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[2]~60_combout\);

-- Location: LCCOMB_X45_Y32_N4
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[2]~61\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[2]~61_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(39) $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[2]~60_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[2]~37_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(39),
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[2]~60_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[2]~37_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[2]~61_combout\);

-- Location: LCCOMB_X45_Y32_N26
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[2]~59\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[2]~59_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[3]~9_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[9]~45_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[11]~24_combout\ $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[3]~9_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[9]~45_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[11]~24_combout\,
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(2),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[2]~59_combout\);

-- Location: LCCOMB_X42_Y31_N30
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[2]~50\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[2]~50_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(49) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(8) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(59) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(40))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(49),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(8),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(59),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(40),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[2]~50_combout\);

-- Location: LCCOMB_X45_Y29_N28
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[2]~51\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[2]~51_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[2]~50_combout\ $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(12) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(41)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[2]~50_combout\,
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(12),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(41),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[2]~51_combout\);

-- Location: LCCOMB_X42_Y29_N20
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[2]~52\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[2]~52_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|rotright1[5]~5_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[7]~13_combout\ $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(3) $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[14]~65_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|rotright1[5]~5_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[7]~13_combout\,
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(3),
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[14]~65_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[2]~52_combout\);

-- Location: LCCOMB_X47_Y28_N24
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[2]~53\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[2]~53_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(54) $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[2]~51_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[2]~52_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(54),
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[2]~51_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[2]~52_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[2]~53_combout\);

-- Location: LCCOMB_X45_Y32_N14
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[2]~62\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[2]~62_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[3]~55_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[2]~61_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[2]~59_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[2]~53_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[3]~55_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[2]~61_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[2]~59_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[2]~53_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[2]~62_combout\);

-- Location: LCCOMB_X45_Y30_N30
\U_SIMON_top|U_SIMON|Mux13~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|Mux13~0_combout\ = (\U_SIMON_top|U_CONTL|round_count\(1) & (((\U_SIMON_top|U_CONTL|round_count\(0)) # (!\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[2]~62_combout\)))) # (!\U_SIMON_top|U_CONTL|round_count\(1) & 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[2]~64_combout\ & ((!\U_SIMON_top|U_CONTL|round_count\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[2]~64_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[2]~62_combout\,
	datac => \U_SIMON_top|U_CONTL|round_count\(1),
	datad => \U_SIMON_top|U_CONTL|round_count\(0),
	combout => \U_SIMON_top|U_SIMON|Mux13~0_combout\);

-- Location: LCCOMB_X45_Y30_N26
\U_SIMON_top|U_SIMON|Mux13~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|Mux13~1_combout\ = (\U_SIMON_top|U_CONTL|round_count\(0) & ((\U_SIMON_top|U_SIMON|Mux13~0_combout\ & (!\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out\(2))) # (!\U_SIMON_top|U_SIMON|Mux13~0_combout\ & 
-- ((!\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[2]~44_combout\))))) # (!\U_SIMON_top|U_CONTL|round_count\(0) & (((\U_SIMON_top|U_SIMON|Mux13~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000001111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_CONTL|round_count\(0),
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out\(2),
	datac => \U_SIMON_top|U_SIMON|Mux13~0_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[2]~44_combout\,
	combout => \U_SIMON_top|U_SIMON|Mux13~1_combout\);

-- Location: LCCOMB_X50_Y37_N18
\U_SIMON_top|U_SIMON|U_MUX_y|Mux5~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|U_MUX_y|Mux5~0_combout\ = (\U_SIMON_top|U_CONTL|state.state2~q\ & (\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|q_a\(10))) # (!\U_SIMON_top|U_CONTL|state.state2~q\ & 
-- ((\U_SIMON_top|U_SIMON|U_REG_regx|output\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|q_a\(10),
	datac => \U_SIMON_top|U_CONTL|state.state2~q\,
	datad => \U_SIMON_top|U_SIMON|U_REG_regx|output\(10),
	combout => \U_SIMON_top|U_SIMON|U_MUX_y|Mux5~0_combout\);

-- Location: FF_X50_Y37_N19
\U_SIMON_top|U_SIMON|U_REG_regy|output[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk50MHz~inputclkctrl_outclk\,
	d => \U_SIMON_top|U_SIMON|U_MUX_y|Mux5~0_combout\,
	clrn => \ALT_INV_switch[0]~input_o\,
	ena => \U_SIMON_top|U_CONTL|Selector11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_SIMON|U_REG_regy|output\(10));

-- Location: LCCOMB_X46_Y30_N8
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[8]~47\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[8]~47_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(52) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(2) $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|temp~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(52),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(2),
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|temp~2_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[8]~47_combout\);

-- Location: LCCOMB_X46_Y30_N10
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[8]~48\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[8]~48_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|rotright1[13]~2_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[9]~40_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[8]~47_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[8]~43_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|rotright1[13]~2_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[9]~40_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[8]~47_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[8]~43_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[8]~48_combout\);

-- Location: LCCOMB_X46_Y30_N28
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[8]~49\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[8]~49_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|rotright1[7]~9_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[13]~29_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[9]~44_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[8]~48_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|rotright1[7]~9_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[13]~29_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[9]~44_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[8]~48_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[8]~49_combout\);

-- Location: LCCOMB_X50_Y30_N28
\U_SIMON_top|U_SIMON|Mux7~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|Mux7~0_combout\ = (\U_SIMON_top|U_CONTL|round_count\(0) & (((\U_SIMON_top|U_CONTL|round_count\(1))))) # (!\U_SIMON_top|U_CONTL|round_count\(0) & ((\U_SIMON_top|U_CONTL|round_count\(1) & 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[8]~49_combout\)) # (!\U_SIMON_top|U_CONTL|round_count\(1) & ((!\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[8]~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[8]~49_combout\,
	datab => \U_SIMON_top|U_CONTL|round_count\(0),
	datac => \U_SIMON_top|U_CONTL|round_count\(1),
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[8]~18_combout\,
	combout => \U_SIMON_top|U_SIMON|Mux7~0_combout\);

-- Location: LCCOMB_X43_Y29_N24
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[8]~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[8]~39_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(55) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(30) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(60) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(55),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(30),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(60),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(1),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[8]~39_combout\);

-- Location: LCCOMB_X42_Y29_N0
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[10]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[10]~26_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(50) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(56) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(58) $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[3]~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(50),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(56),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(58),
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[3]~25_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[10]~26_combout\);

-- Location: LCCOMB_X45_Y28_N10
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[3]~59\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[3]~59_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(35) $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[3]~28_combout\ $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(55) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(35),
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[3]~28_combout\,
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(55),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(28),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[3]~59_combout\);

-- Location: LCCOMB_X45_Y28_N8
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[3]~58\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[3]~58_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(44) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(57) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(43) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(41))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(44),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(57),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(43),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(41),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[3]~58_combout\);

-- Location: LCCOMB_X45_Y28_N28
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[3]~60\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[3]~60_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[3]~59_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[10]~44_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[3]~58_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[4]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[3]~59_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[10]~44_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[3]~58_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[4]~8_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[3]~60_combout\);

-- Location: LCCOMB_X45_Y28_N16
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[10]~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[10]~27_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[8]~43_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[10]~26_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[2]~61_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[3]~60_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[8]~43_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[10]~26_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[2]~61_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[3]~60_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[10]~27_combout\);

-- Location: LCCOMB_X44_Y31_N30
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[8]~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[8]~38_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(37) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(6) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(35) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(37),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(6),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(35),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(25),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[8]~38_combout\);

-- Location: LCCOMB_X44_Y31_N24
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[8]~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[8]~40_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[8]~39_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[10]~27_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[8]~38_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[2]~53_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[8]~39_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[10]~27_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[8]~38_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[2]~53_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[8]~40_combout\);

-- Location: LCCOMB_X50_Y30_N30
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[6]~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[6]~37_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[14]~32_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|temp~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[14]~32_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|temp~5_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[6]~37_combout\);

-- Location: LCCOMB_X50_Y30_N16
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[8]~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[8]~41_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[15]~12_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[8]~40_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[6]~37_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[9]~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[15]~12_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[8]~40_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[6]~37_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[9]~31_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[8]~41_combout\);

-- Location: LCCOMB_X51_Y31_N20
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[7]~47\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[7]~47_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(23) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(8) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(7) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(23),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(8),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(7),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(20),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[7]~47_combout\);

-- Location: LCCOMB_X50_Y32_N8
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[8]~54\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[8]~54_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(30) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(56) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(33) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(30),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(56),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(33),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(1),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[8]~54_combout\);

-- Location: LCCOMB_X50_Y31_N30
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[8]~55\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[8]~55_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[8]~6_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[8]~54_combout\ $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(40) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[8]~6_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[8]~54_combout\,
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(40),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(14),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[8]~55_combout\);

-- Location: LCCOMB_X47_Y29_N12
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[8]~56\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[8]~56_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[7]~47_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[8]~55_combout\ $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(25) $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[12]~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[7]~47_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[8]~55_combout\,
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(25),
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[12]~40_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[8]~56_combout\);

-- Location: LCCOMB_X50_Y30_N18
\U_SIMON_top|U_SIMON|Mux7~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|Mux7~1_combout\ = (\U_SIMON_top|U_SIMON|Mux7~0_combout\ & ((\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[8]~41_combout\) # ((!\U_SIMON_top|U_CONTL|round_count\(0))))) # (!\U_SIMON_top|U_SIMON|Mux7~0_combout\ & 
-- (((\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[8]~56_combout\ & \U_SIMON_top|U_CONTL|round_count\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|Mux7~0_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[8]~41_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[8]~56_combout\,
	datad => \U_SIMON_top|U_CONTL|round_count\(0),
	combout => \U_SIMON_top|U_SIMON|Mux7~1_combout\);

-- Location: LCCOMB_X50_Y37_N28
\U_SIMON_top|U_SIMON|U_MUX_y|Mux7~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|U_MUX_y|Mux7~0_combout\ = (\U_SIMON_top|U_CONTL|state.state2~q\ & ((\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|q_a\(8)))) # (!\U_SIMON_top|U_CONTL|state.state2~q\ & 
-- (\U_SIMON_top|U_SIMON|U_REG_regx|output\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|U_REG_regx|output\(8),
	datac => \U_SIMON_top|U_CONTL|state.state2~q\,
	datad => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|q_a\(8),
	combout => \U_SIMON_top|U_SIMON|U_MUX_y|Mux7~0_combout\);

-- Location: FF_X50_Y37_N29
\U_SIMON_top|U_SIMON|U_REG_regy|output[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk50MHz~inputclkctrl_outclk\,
	d => \U_SIMON_top|U_SIMON|U_MUX_y|Mux7~0_combout\,
	clrn => \ALT_INV_switch[0]~input_o\,
	ena => \U_SIMON_top|U_CONTL|Selector11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_SIMON|U_REG_regy|output\(8));

-- Location: LCCOMB_X50_Y37_N22
\U_SIMON_top|U_SIMON|U_REG_rounding|round_out[24]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|U_REG_rounding|round_out[24]~7_combout\ = \U_SIMON_top|U_SIMON|U_REG_regy|output\(8) $ (\U_SIMON_top|U_SIMON|U_REG_regx|output\(6) $ (((\U_SIMON_top|U_SIMON|U_REG_regx|output\(7) & \U_SIMON_top|U_SIMON|U_REG_regx|output\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001001101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|U_REG_regx|output\(7),
	datab => \U_SIMON_top|U_SIMON|U_REG_regy|output\(8),
	datac => \U_SIMON_top|U_SIMON|U_REG_regx|output\(0),
	datad => \U_SIMON_top|U_SIMON|U_REG_regx|output\(6),
	combout => \U_SIMON_top|U_SIMON|U_REG_rounding|round_out[24]~7_combout\);

-- Location: LCCOMB_X50_Y28_N14
\U_SIMON_top|U_SIMON|Mux7~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|Mux7~4_combout\ = (\U_SIMON_top|U_CONTL|round_count\(0) & (((\U_SIMON_top|U_CONTL|round_count\(1))))) # (!\U_SIMON_top|U_CONTL|round_count\(0) & ((\U_SIMON_top|U_CONTL|round_count\(1) & 
-- ((\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(40)))) # (!\U_SIMON_top|U_CONTL|round_count\(1) & (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_CONTL|round_count\(0),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(8),
	datac => \U_SIMON_top|U_CONTL|round_count\(1),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(40),
	combout => \U_SIMON_top|U_SIMON|Mux7~4_combout\);

-- Location: LCCOMB_X50_Y28_N24
\U_SIMON_top|U_SIMON|Mux7~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|Mux7~5_combout\ = (\U_SIMON_top|U_CONTL|round_count\(0) & ((\U_SIMON_top|U_SIMON|Mux7~4_combout\ & (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(56))) # (!\U_SIMON_top|U_SIMON|Mux7~4_combout\ & 
-- ((\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(24)))))) # (!\U_SIMON_top|U_CONTL|round_count\(0) & (\U_SIMON_top|U_SIMON|Mux7~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_CONTL|round_count\(0),
	datab => \U_SIMON_top|U_SIMON|Mux7~4_combout\,
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(56),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(24),
	combout => \U_SIMON_top|U_SIMON|Mux7~5_combout\);

-- Location: LCCOMB_X50_Y28_N26
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[8]~48\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[8]~48_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(8) $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[8]~17_combout\ $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(8),
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[8]~17_combout\,
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(24),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[8]~48_combout\);

-- Location: LCCOMB_X50_Y28_N30
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|key_out[8]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|key_out\(8) = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(60) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(8) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(25) $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|rotright1[7]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(60),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(8),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(25),
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|rotright1[7]~3_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|key_out\(8));

-- Location: LCCOMB_X50_Y28_N16
\U_SIMON_top|U_SIMON|Mux7~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|Mux7~2_combout\ = (\U_SIMON_top|U_CONTL|round_count\(0) & ((\U_SIMON_top|U_CONTL|round_count\(1)) # ((!\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[8]~42_combout\)))) # (!\U_SIMON_top|U_CONTL|round_count\(0) & 
-- (!\U_SIMON_top|U_CONTL|round_count\(1) & (!\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|key_out\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_CONTL|round_count\(0),
	datab => \U_SIMON_top|U_CONTL|round_count\(1),
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|key_out\(8),
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[8]~42_combout\,
	combout => \U_SIMON_top|U_SIMON|Mux7~2_combout\);

-- Location: LCCOMB_X50_Y28_N4
\U_SIMON_top|U_SIMON|Mux7~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|Mux7~3_combout\ = (\U_SIMON_top|U_SIMON|Mux7~2_combout\ & ((\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[8]~48_combout\) # ((!\U_SIMON_top|U_CONTL|round_count\(1))))) # (!\U_SIMON_top|U_SIMON|Mux7~2_combout\ & 
-- (((\U_SIMON_top|U_CONTL|round_count\(1) & !\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[8]~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[8]~48_combout\,
	datab => \U_SIMON_top|U_SIMON|Mux7~2_combout\,
	datac => \U_SIMON_top|U_CONTL|round_count\(1),
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[8]~50_combout\,
	combout => \U_SIMON_top|U_SIMON|Mux7~3_combout\);

-- Location: LCCOMB_X50_Y28_N18
\U_SIMON_top|U_SIMON|Mux7~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|Mux7~6_combout\ = (!\U_SIMON_top|U_CONTL|round_count\(3) & ((\U_SIMON_top|U_CONTL|round_count\(2) & ((\U_SIMON_top|U_SIMON|Mux7~3_combout\))) # (!\U_SIMON_top|U_CONTL|round_count\(2) & (\U_SIMON_top|U_SIMON|Mux7~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_CONTL|round_count\(3),
	datab => \U_SIMON_top|U_SIMON|Mux7~5_combout\,
	datac => \U_SIMON_top|U_SIMON|Mux7~3_combout\,
	datad => \U_SIMON_top|U_CONTL|round_count\(2),
	combout => \U_SIMON_top|U_SIMON|Mux7~6_combout\);

-- Location: LCCOMB_X50_Y37_N24
\U_SIMON_top|U_SIMON|U_REG_rounding|round_out[24]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|U_REG_rounding|round_out\(24) = \U_SIMON_top|U_SIMON|U_REG_rounding|round_out[24]~7_combout\ $ (((\U_SIMON_top|U_SIMON|Mux7~6_combout\) # ((\U_SIMON_top|U_SIMON|Mux7~1_combout\ & \U_SIMON_top|U_SIMON|Mux0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|Mux7~1_combout\,
	datab => \U_SIMON_top|U_SIMON|Mux0~2_combout\,
	datac => \U_SIMON_top|U_SIMON|U_REG_rounding|round_out[24]~7_combout\,
	datad => \U_SIMON_top|U_SIMON|Mux7~6_combout\,
	combout => \U_SIMON_top|U_SIMON|U_REG_rounding|round_out\(24));

-- Location: LCCOMB_X50_Y37_N0
\U_SIMON_top|U_SIMON|U_REG_regx|output[8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|U_REG_regx|output[8]~feeder_combout\ = \U_SIMON_top|U_SIMON|U_REG_rounding|round_out\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_SIMON_top|U_SIMON|U_REG_rounding|round_out\(24),
	combout => \U_SIMON_top|U_SIMON|U_REG_regx|output[8]~feeder_combout\);

-- Location: FF_X50_Y37_N1
\U_SIMON_top|U_SIMON|U_REG_regx|output[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk50MHz~inputclkctrl_outclk\,
	d => \U_SIMON_top|U_SIMON|U_REG_regx|output[8]~feeder_combout\,
	asdata => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|q_a\(24),
	clrn => \ALT_INV_switch[0]~input_o\,
	sload => \U_SIMON_top|U_CONTL|state.state2~q\,
	ena => \U_SIMON_top|U_CONTL|Selector11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_SIMON|U_REG_regx|output\(8));

-- Location: LCCOMB_X50_Y37_N12
\U_SIMON_top|U_SIMON|U_REG_rounding|round_out[26]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|U_REG_rounding|round_out[26]~5_combout\ = \U_SIMON_top|U_SIMON|U_REG_regy|output\(10) $ (\U_SIMON_top|U_SIMON|U_REG_regx|output\(8) $ (((\U_SIMON_top|U_SIMON|U_REG_regx|output\(9) & \U_SIMON_top|U_SIMON|U_REG_regx|output\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|U_REG_regx|output\(9),
	datab => \U_SIMON_top|U_SIMON|U_REG_regy|output\(10),
	datac => \U_SIMON_top|U_SIMON|U_REG_regx|output\(8),
	datad => \U_SIMON_top|U_SIMON|U_REG_regx|output\(2),
	combout => \U_SIMON_top|U_SIMON|U_REG_rounding|round_out[26]~5_combout\);

-- Location: LCCOMB_X42_Y28_N26
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|temp~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|temp~4_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(51) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(29) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(16) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(49))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(51),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(29),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(16),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(49),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|temp~4_combout\);

-- Location: LCCOMB_X49_Y28_N26
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[10]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[10]~28_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[14]~12_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[6]~12_combout\ $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(13) $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|temp~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[14]~12_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[6]~12_combout\,
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(13),
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|temp~4_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[10]~28_combout\);

-- Location: LCCOMB_X51_Y30_N2
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[10]~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[10]~29_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[10]~28_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[13]~36_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|temp~8_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[10]~43_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[10]~28_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[13]~36_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|temp~8_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[10]~43_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[10]~29_combout\);

-- Location: LCCOMB_X44_Y31_N26
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[10]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[10]~30_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[2]~44_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[10]~27_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[10]~29_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[11]~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[2]~44_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[10]~27_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[10]~29_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[11]~18_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[10]~30_combout\);

-- Location: LCCOMB_X43_Y31_N8
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[10]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[10]~12_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(62) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(32) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(42) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(51))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(62),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(32),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(42),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(51),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[10]~12_combout\);

-- Location: LCCOMB_X47_Y29_N4
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[10]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[10]~13_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[3]~10_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[10]~12_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[10]~8_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[9]~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[3]~10_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[10]~12_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[10]~8_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[9]~11_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[10]~13_combout\);

-- Location: LCCOMB_X44_Y28_N28
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[10]~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[10]~38_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[5]~24_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[9]~9_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|rotright1[5]~2_combout\ $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[5]~24_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[9]~9_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|rotright1[5]~2_combout\,
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(22),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[10]~38_combout\);

-- Location: LCCOMB_X44_Y28_N22
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[10]~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[10]~39_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[3]~5_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[6]~34_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[10]~7_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|rotright1[2]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[3]~5_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[6]~34_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[10]~7_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|rotright1[2]~3_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[10]~39_combout\);

-- Location: LCCOMB_X50_Y28_N8
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[10]~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[10]~40_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(35) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(2) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(28) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(50))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(35),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(2),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(28),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(50),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[10]~40_combout\);

-- Location: LCCOMB_X44_Y28_N24
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[10]~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[10]~41_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(47) $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[10]~22_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[11]~38_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[10]~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(47),
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[10]~22_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[11]~38_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[10]~40_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[10]~41_combout\);

-- Location: LCCOMB_X44_Y28_N18
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[10]~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[10]~42_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[10]~24_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[10]~38_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[10]~39_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[10]~41_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[10]~24_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[10]~38_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[10]~39_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[10]~41_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[10]~42_combout\);

-- Location: LCCOMB_X44_Y31_N16
\U_SIMON_top|U_SIMON|Mux5~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|Mux5~0_combout\ = (\U_SIMON_top|U_CONTL|round_count\(0) & (((\U_SIMON_top|U_CONTL|round_count\(1))))) # (!\U_SIMON_top|U_CONTL|round_count\(0) & ((\U_SIMON_top|U_CONTL|round_count\(1) & 
-- ((!\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[10]~42_combout\))) # (!\U_SIMON_top|U_CONTL|round_count\(1) & (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[10]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[10]~13_combout\,
	datab => \U_SIMON_top|U_CONTL|round_count\(0),
	datac => \U_SIMON_top|U_CONTL|round_count\(1),
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[10]~42_combout\,
	combout => \U_SIMON_top|U_SIMON|Mux5~0_combout\);

-- Location: LCCOMB_X44_Y31_N20
\U_SIMON_top|U_SIMON|Mux5~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|Mux5~1_combout\ = (\U_SIMON_top|U_CONTL|round_count\(0) & ((\U_SIMON_top|U_SIMON|Mux5~0_combout\ & (!\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[10]~30_combout\)) # (!\U_SIMON_top|U_SIMON|Mux5~0_combout\ & 
-- ((!\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[10]~50_combout\))))) # (!\U_SIMON_top|U_CONTL|round_count\(0) & (((\U_SIMON_top|U_SIMON|Mux5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[10]~30_combout\,
	datab => \U_SIMON_top|U_CONTL|round_count\(0),
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[10]~50_combout\,
	datad => \U_SIMON_top|U_SIMON|Mux5~0_combout\,
	combout => \U_SIMON_top|U_SIMON|Mux5~1_combout\);

-- Location: LCCOMB_X41_Y29_N28
\U_SIMON_top|U_SIMON|Mux5~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|Mux5~4_combout\ = (\U_SIMON_top|U_CONTL|round_count\(1) & (((\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(42)) # (\U_SIMON_top|U_CONTL|round_count\(0))))) # (!\U_SIMON_top|U_CONTL|round_count\(1) & 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(10) & ((!\U_SIMON_top|U_CONTL|round_count\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_CONTL|round_count\(1),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(10),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(42),
	datad => \U_SIMON_top|U_CONTL|round_count\(0),
	combout => \U_SIMON_top|U_SIMON|Mux5~4_combout\);

-- Location: LCCOMB_X41_Y29_N30
\U_SIMON_top|U_SIMON|Mux5~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|Mux5~5_combout\ = (\U_SIMON_top|U_CONTL|round_count\(0) & ((\U_SIMON_top|U_SIMON|Mux5~4_combout\ & (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(58))) # (!\U_SIMON_top|U_SIMON|Mux5~4_combout\ & 
-- ((\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(26)))))) # (!\U_SIMON_top|U_CONTL|round_count\(0) & (((\U_SIMON_top|U_SIMON|Mux5~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(58),
	datab => \U_SIMON_top|U_CONTL|round_count\(0),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(26),
	datad => \U_SIMON_top|U_SIMON|Mux5~4_combout\,
	combout => \U_SIMON_top|U_SIMON|Mux5~5_combout\);

-- Location: LCCOMB_X41_Y29_N14
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|key_out[10]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|key_out\(10) = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(27) $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|rotright1[9]~1_combout\ $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(10) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(62))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(27),
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|rotright1[9]~1_combout\,
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(10),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(62),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|key_out\(10));

-- Location: LCCOMB_X41_Y29_N4
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[10]~52\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[10]~52_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[10]~30_combout\ $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(48) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(42)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[10]~30_combout\,
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(48),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(42),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[10]~52_combout\);

-- Location: LCCOMB_X41_Y29_N24
\U_SIMON_top|U_SIMON|Mux5~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|Mux5~2_combout\ = (\U_SIMON_top|U_CONTL|round_count\(1) & (((\U_SIMON_top|U_CONTL|round_count\(0))))) # (!\U_SIMON_top|U_CONTL|round_count\(1) & ((\U_SIMON_top|U_CONTL|round_count\(0) & 
-- ((!\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[10]~52_combout\))) # (!\U_SIMON_top|U_CONTL|round_count\(0) & (!\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|key_out\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_CONTL|round_count\(1),
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|key_out\(10),
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[10]~52_combout\,
	datad => \U_SIMON_top|U_CONTL|round_count\(0),
	combout => \U_SIMON_top|U_SIMON|Mux5~2_combout\);

-- Location: LCCOMB_X41_Y29_N18
\U_SIMON_top|U_SIMON|Mux5~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|Mux5~3_combout\ = (\U_SIMON_top|U_CONTL|round_count\(1) & ((\U_SIMON_top|U_SIMON|Mux5~2_combout\ & ((!\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[10]~43_combout\))) # (!\U_SIMON_top|U_SIMON|Mux5~2_combout\ & 
-- (!\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[10]~45_combout\)))) # (!\U_SIMON_top|U_CONTL|round_count\(1) & (\U_SIMON_top|U_SIMON|Mux5~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_CONTL|round_count\(1),
	datab => \U_SIMON_top|U_SIMON|Mux5~2_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[10]~45_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[10]~43_combout\,
	combout => \U_SIMON_top|U_SIMON|Mux5~3_combout\);

-- Location: LCCOMB_X45_Y34_N10
\U_SIMON_top|U_SIMON|Mux5~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|Mux5~6_combout\ = (!\U_SIMON_top|U_CONTL|round_count\(3) & ((\U_SIMON_top|U_CONTL|round_count\(2) & ((\U_SIMON_top|U_SIMON|Mux5~3_combout\))) # (!\U_SIMON_top|U_CONTL|round_count\(2) & (\U_SIMON_top|U_SIMON|Mux5~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_CONTL|round_count\(2),
	datab => \U_SIMON_top|U_CONTL|round_count\(3),
	datac => \U_SIMON_top|U_SIMON|Mux5~5_combout\,
	datad => \U_SIMON_top|U_SIMON|Mux5~3_combout\,
	combout => \U_SIMON_top|U_SIMON|Mux5~6_combout\);

-- Location: LCCOMB_X45_Y34_N12
\U_SIMON_top|U_SIMON|U_REG_rounding|round_out[26]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|U_REG_rounding|round_out\(26) = \U_SIMON_top|U_SIMON|U_REG_rounding|round_out[26]~5_combout\ $ (((\U_SIMON_top|U_SIMON|Mux5~6_combout\) # ((\U_SIMON_top|U_SIMON|Mux0~2_combout\ & \U_SIMON_top|U_SIMON|Mux5~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|U_REG_rounding|round_out[26]~5_combout\,
	datab => \U_SIMON_top|U_SIMON|Mux0~2_combout\,
	datac => \U_SIMON_top|U_SIMON|Mux5~1_combout\,
	datad => \U_SIMON_top|U_SIMON|Mux5~6_combout\,
	combout => \U_SIMON_top|U_SIMON|U_REG_rounding|round_out\(26));

-- Location: LCCOMB_X54_Y38_N4
\U_SIMON_top|U_SIMON|U_REG_regx|output[10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|U_REG_regx|output[10]~feeder_combout\ = \U_SIMON_top|U_SIMON|U_REG_rounding|round_out\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_SIMON_top|U_SIMON|U_REG_rounding|round_out\(26),
	combout => \U_SIMON_top|U_SIMON|U_REG_regx|output[10]~feeder_combout\);

-- Location: FF_X54_Y38_N5
\U_SIMON_top|U_SIMON|U_REG_regx|output[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk50MHz~inputclkctrl_outclk\,
	d => \U_SIMON_top|U_SIMON|U_REG_regx|output[10]~feeder_combout\,
	asdata => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|q_a\(26),
	clrn => \ALT_INV_switch[0]~input_o\,
	sload => \U_SIMON_top|U_CONTL|state.state2~q\,
	ena => \U_SIMON_top|U_CONTL|Selector11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_SIMON|U_REG_regx|output\(10));

-- Location: LCCOMB_X50_Y37_N16
\U_SIMON_top|U_SIMON|U_MUX_y|Mux13~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|U_MUX_y|Mux13~0_combout\ = (\U_SIMON_top|U_CONTL|state.state2~q\ & (\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|q_a\(2))) # (!\U_SIMON_top|U_CONTL|state.state2~q\ & 
-- ((\U_SIMON_top|U_SIMON|U_REG_regx|output\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|q_a\(2),
	datac => \U_SIMON_top|U_CONTL|state.state2~q\,
	datad => \U_SIMON_top|U_SIMON|U_REG_regx|output\(2),
	combout => \U_SIMON_top|U_SIMON|U_MUX_y|Mux13~0_combout\);

-- Location: FF_X50_Y37_N17
\U_SIMON_top|U_SIMON|U_REG_regy|output[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk50MHz~inputclkctrl_outclk\,
	d => \U_SIMON_top|U_SIMON|U_MUX_y|Mux13~0_combout\,
	clrn => \ALT_INV_switch[0]~input_o\,
	ena => \U_SIMON_top|U_CONTL|Selector11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_SIMON|U_REG_regy|output\(2));

-- Location: LCCOMB_X50_Y37_N4
\U_SIMON_top|U_SIMON|U_REG_rounding|round_out[18]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|U_REG_rounding|round_out[18]~13_combout\ = \U_SIMON_top|U_SIMON|U_REG_regx|output\(0) $ (\U_SIMON_top|U_SIMON|U_REG_regy|output\(2) $ (((\U_SIMON_top|U_SIMON|U_REG_regx|output\(10) & \U_SIMON_top|U_SIMON|U_REG_regx|output\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001010101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|U_REG_regx|output\(0),
	datab => \U_SIMON_top|U_SIMON|U_REG_regx|output\(10),
	datac => \U_SIMON_top|U_SIMON|U_REG_regx|output\(1),
	datad => \U_SIMON_top|U_SIMON|U_REG_regy|output\(2),
	combout => \U_SIMON_top|U_SIMON|U_REG_rounding|round_out[18]~13_combout\);

-- Location: LCCOMB_X45_Y30_N20
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[2]~52\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[2]~52_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[2]~37_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[6]~34_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|rotright1[9]~1_combout\ $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[2]~37_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[6]~34_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|rotright1[9]~1_combout\,
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(24),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[2]~52_combout\);

-- Location: LCCOMB_X46_Y28_N20
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|key_out[2]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|key_out\(2) = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(18) $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|rotright1[2]~4_combout\ $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(2) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(53))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(18),
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|rotright1[2]~4_combout\,
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(2),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(53),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|key_out\(2));

-- Location: LCCOMB_X46_Y28_N0
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|rotright1[4]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|rotright1[4]~8_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(21) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(56))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(21),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(56),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|rotright1[4]~8_combout\);

-- Location: LCCOMB_X46_Y28_N22
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|rotright1[6]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|rotright1[6]~7_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(23) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(58))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(23),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(58),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|rotright1[6]~7_combout\);

-- Location: LCCOMB_X46_Y28_N10
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[2]~48\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[2]~48_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|rotright1[4]~8_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[2]~26_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|rotright1[6]~7_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[2]~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|rotright1[4]~8_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[2]~26_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|rotright1[6]~7_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[2]~19_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[2]~48_combout\);

-- Location: LCCOMB_X46_Y28_N6
\U_SIMON_top|U_SIMON|Mux13~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|Mux13~2_combout\ = (\U_SIMON_top|U_CONTL|round_count\(0) & (((\U_SIMON_top|U_CONTL|round_count\(1)) # (!\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[2]~48_combout\)))) # (!\U_SIMON_top|U_CONTL|round_count\(0) & 
-- (!\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|key_out\(2) & (!\U_SIMON_top|U_CONTL|round_count\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_CONTL|round_count\(0),
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|key_out\(2),
	datac => \U_SIMON_top|U_CONTL|round_count\(1),
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[2]~48_combout\,
	combout => \U_SIMON_top|U_SIMON|Mux13~2_combout\);

-- Location: LCCOMB_X45_Y30_N22
\U_SIMON_top|U_SIMON|Mux13~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|Mux13~3_combout\ = (\U_SIMON_top|U_CONTL|round_count\(1) & ((\U_SIMON_top|U_SIMON|Mux13~2_combout\ & (!\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[2]~58_combout\)) # (!\U_SIMON_top|U_SIMON|Mux13~2_combout\ & 
-- ((!\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[2]~52_combout\))))) # (!\U_SIMON_top|U_CONTL|round_count\(1) & (((\U_SIMON_top|U_SIMON|Mux13~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[2]~58_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[2]~52_combout\,
	datac => \U_SIMON_top|U_CONTL|round_count\(1),
	datad => \U_SIMON_top|U_SIMON|Mux13~2_combout\,
	combout => \U_SIMON_top|U_SIMON|Mux13~3_combout\);

-- Location: LCCOMB_X45_Y30_N24
\U_SIMON_top|U_SIMON|Mux13~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|Mux13~4_combout\ = (\U_SIMON_top|U_CONTL|round_count\(0) & (\U_SIMON_top|U_CONTL|round_count\(1))) # (!\U_SIMON_top|U_CONTL|round_count\(0) & ((\U_SIMON_top|U_CONTL|round_count\(1) & 
-- ((\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(34)))) # (!\U_SIMON_top|U_CONTL|round_count\(1) & (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_CONTL|round_count\(0),
	datab => \U_SIMON_top|U_CONTL|round_count\(1),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(2),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(34),
	combout => \U_SIMON_top|U_SIMON|Mux13~4_combout\);

-- Location: LCCOMB_X45_Y30_N10
\U_SIMON_top|U_SIMON|Mux13~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|Mux13~5_combout\ = (\U_SIMON_top|U_CONTL|round_count\(0) & ((\U_SIMON_top|U_SIMON|Mux13~4_combout\ & ((\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(50)))) # (!\U_SIMON_top|U_SIMON|Mux13~4_combout\ & 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(18))))) # (!\U_SIMON_top|U_CONTL|round_count\(0) & (\U_SIMON_top|U_SIMON|Mux13~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_CONTL|round_count\(0),
	datab => \U_SIMON_top|U_SIMON|Mux13~4_combout\,
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(18),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(50),
	combout => \U_SIMON_top|U_SIMON|Mux13~5_combout\);

-- Location: LCCOMB_X45_Y30_N28
\U_SIMON_top|U_SIMON|Mux13~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|Mux13~6_combout\ = (!\U_SIMON_top|U_CONTL|round_count\(3) & ((\U_SIMON_top|U_CONTL|round_count\(2) & (\U_SIMON_top|U_SIMON|Mux13~3_combout\)) # (!\U_SIMON_top|U_CONTL|round_count\(2) & ((\U_SIMON_top|U_SIMON|Mux13~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_CONTL|round_count\(2),
	datab => \U_SIMON_top|U_CONTL|round_count\(3),
	datac => \U_SIMON_top|U_SIMON|Mux13~3_combout\,
	datad => \U_SIMON_top|U_SIMON|Mux13~5_combout\,
	combout => \U_SIMON_top|U_SIMON|Mux13~6_combout\);

-- Location: LCCOMB_X45_Y30_N14
\U_SIMON_top|U_SIMON|U_REG_rounding|round_out[18]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|U_REG_rounding|round_out\(18) = \U_SIMON_top|U_SIMON|U_REG_rounding|round_out[18]~13_combout\ $ (((\U_SIMON_top|U_SIMON|Mux13~6_combout\) # ((\U_SIMON_top|U_SIMON|Mux13~1_combout\ & \U_SIMON_top|U_SIMON|Mux0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|Mux13~1_combout\,
	datab => \U_SIMON_top|U_SIMON|Mux0~2_combout\,
	datac => \U_SIMON_top|U_SIMON|U_REG_rounding|round_out[18]~13_combout\,
	datad => \U_SIMON_top|U_SIMON|Mux13~6_combout\,
	combout => \U_SIMON_top|U_SIMON|U_REG_rounding|round_out\(18));

-- Location: LCCOMB_X50_Y37_N20
\U_SIMON_top|U_SIMON|U_REG_regx|output[2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|U_REG_regx|output[2]~feeder_combout\ = \U_SIMON_top|U_SIMON|U_REG_rounding|round_out\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|U_REG_rounding|round_out\(18),
	combout => \U_SIMON_top|U_SIMON|U_REG_regx|output[2]~feeder_combout\);

-- Location: FF_X50_Y37_N21
\U_SIMON_top|U_SIMON|U_REG_regx|output[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk50MHz~inputclkctrl_outclk\,
	d => \U_SIMON_top|U_SIMON|U_REG_regx|output[2]~feeder_combout\,
	asdata => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|q_a\(18),
	clrn => \ALT_INV_switch[0]~input_o\,
	sload => \U_SIMON_top|U_CONTL|state.state2~q\,
	ena => \U_SIMON_top|U_CONTL|Selector11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_SIMON|U_REG_regx|output\(2));

-- Location: LCCOMB_X54_Y41_N16
\U_SIMON_top|U_SIMON|U_MUX_y|Mux11~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|U_MUX_y|Mux11~0_combout\ = (\U_SIMON_top|U_CONTL|state.state2~q\ & (\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|q_a\(4))) # (!\U_SIMON_top|U_CONTL|state.state2~q\ & 
-- ((\U_SIMON_top|U_SIMON|U_REG_regx|output\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|q_a\(4),
	datac => \U_SIMON_top|U_SIMON|U_REG_regx|output\(4),
	datad => \U_SIMON_top|U_CONTL|state.state2~q\,
	combout => \U_SIMON_top|U_SIMON|U_MUX_y|Mux11~0_combout\);

-- Location: FF_X54_Y41_N17
\U_SIMON_top|U_SIMON|U_REG_regy|output[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk50MHz~inputclkctrl_outclk\,
	d => \U_SIMON_top|U_SIMON|U_MUX_y|Mux11~0_combout\,
	clrn => \ALT_INV_switch[0]~input_o\,
	ena => \U_SIMON_top|U_CONTL|Selector11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_SIMON|U_REG_regy|output\(4));

-- Location: LCCOMB_X52_Y38_N0
\U_SIMON_top|U_SIMON|U_REG_rounding|round_out[20]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|U_REG_rounding|round_out[20]~11_combout\ = \U_SIMON_top|U_SIMON|U_REG_regx|output\(2) $ (\U_SIMON_top|U_SIMON|U_REG_regy|output\(4) $ (((\U_SIMON_top|U_SIMON|U_REG_regx|output\(3) & \U_SIMON_top|U_SIMON|U_REG_regx|output\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001010101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|U_REG_regx|output\(2),
	datab => \U_SIMON_top|U_SIMON|U_REG_regx|output\(3),
	datac => \U_SIMON_top|U_SIMON|U_REG_regx|output\(12),
	datad => \U_SIMON_top|U_SIMON|U_REG_regy|output\(4),
	combout => \U_SIMON_top|U_SIMON|U_REG_rounding|round_out[20]~11_combout\);

-- Location: LCCOMB_X47_Y29_N22
\U_SIMON_top|U_SIMON|Mux11~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|Mux11~4_combout\ = (\U_SIMON_top|U_CONTL|round_count\(0) & (\U_SIMON_top|U_CONTL|round_count\(1))) # (!\U_SIMON_top|U_CONTL|round_count\(0) & ((\U_SIMON_top|U_CONTL|round_count\(1) & 
-- ((\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(36)))) # (!\U_SIMON_top|U_CONTL|round_count\(1) & (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_CONTL|round_count\(0),
	datab => \U_SIMON_top|U_CONTL|round_count\(1),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(4),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(36),
	combout => \U_SIMON_top|U_SIMON|Mux11~4_combout\);

-- Location: LCCOMB_X47_Y29_N0
\U_SIMON_top|U_SIMON|Mux11~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|Mux11~5_combout\ = (\U_SIMON_top|U_SIMON|Mux11~4_combout\ & ((\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(52)) # ((!\U_SIMON_top|U_CONTL|round_count\(0))))) # (!\U_SIMON_top|U_SIMON|Mux11~4_combout\ & 
-- (((\U_SIMON_top|U_CONTL|round_count\(0) & \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|Mux11~4_combout\,
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(52),
	datac => \U_SIMON_top|U_CONTL|round_count\(0),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(20),
	combout => \U_SIMON_top|U_SIMON|Mux11~5_combout\);

-- Location: LCCOMB_X46_Y29_N16
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|key_out[4]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|key_out\(4) = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(20) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(4) $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|rotright1[4]~8_combout\ $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(55))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(20),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(4),
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|rotright1[4]~8_combout\,
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(55),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|key_out\(4));

-- Location: LCCOMB_X47_Y32_N8
\U_SIMON_top|U_SIMON|Mux11~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|Mux11~2_combout\ = (\U_SIMON_top|U_CONTL|round_count\(0) & (((\U_SIMON_top|U_CONTL|round_count\(1))) # (!\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[4]~49_combout\))) # (!\U_SIMON_top|U_CONTL|round_count\(0) & 
-- (((!\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|key_out\(4) & !\U_SIMON_top|U_CONTL|round_count\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[4]~49_combout\,
	datab => \U_SIMON_top|U_CONTL|round_count\(0),
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|key_out\(4),
	datad => \U_SIMON_top|U_CONTL|round_count\(1),
	combout => \U_SIMON_top|U_SIMON|Mux11~2_combout\);

-- Location: LCCOMB_X49_Y34_N22
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[4]~53\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[4]~53_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[4]~31_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[4]~13_combout\ $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(22) $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[4]~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[4]~31_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[4]~13_combout\,
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(22),
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[4]~30_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[4]~53_combout\);

-- Location: LCCOMB_X45_Y34_N6
\U_SIMON_top|U_SIMON|Mux11~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|Mux11~3_combout\ = (\U_SIMON_top|U_SIMON|Mux11~2_combout\ & (((!\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[4]~53_combout\) # (!\U_SIMON_top|U_CONTL|round_count\(1))))) # (!\U_SIMON_top|U_SIMON|Mux11~2_combout\ & 
-- (!\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[4]~27_combout\ & (\U_SIMON_top|U_CONTL|round_count\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|Mux11~2_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[4]~27_combout\,
	datac => \U_SIMON_top|U_CONTL|round_count\(1),
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[4]~53_combout\,
	combout => \U_SIMON_top|U_SIMON|Mux11~3_combout\);

-- Location: LCCOMB_X45_Y34_N16
\U_SIMON_top|U_SIMON|Mux11~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|Mux11~6_combout\ = (!\U_SIMON_top|U_CONTL|round_count\(3) & ((\U_SIMON_top|U_CONTL|round_count\(2) & ((\U_SIMON_top|U_SIMON|Mux11~3_combout\))) # (!\U_SIMON_top|U_CONTL|round_count\(2) & (\U_SIMON_top|U_SIMON|Mux11~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_CONTL|round_count\(2),
	datab => \U_SIMON_top|U_SIMON|Mux11~5_combout\,
	datac => \U_SIMON_top|U_CONTL|round_count\(3),
	datad => \U_SIMON_top|U_SIMON|Mux11~3_combout\,
	combout => \U_SIMON_top|U_SIMON|Mux11~6_combout\);

-- Location: LCCOMB_X43_Y29_N18
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|rotright1[4]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|rotright1[4]~18_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(37) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(22) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(5) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(37),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(22),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(5),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(20),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|rotright1[4]~18_combout\);

-- Location: LCCOMB_X44_Y30_N18
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|rotright1[4]~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|rotright1[4]~19_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(36) $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|rotright1[4]~18_combout\ $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(49) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(43))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(36),
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|rotright1[4]~18_combout\,
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(49),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(43),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|rotright1[4]~19_combout\);

-- Location: LCCOMB_X44_Y30_N4
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|rotright1[4]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|rotright1[4]~20_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[15]~33_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|rotright1[5]~14_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[6]~21_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|rotright1[4]~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[15]~33_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|rotright1[5]~14_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[6]~21_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|rotright1[4]~19_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|rotright1[4]~20_combout\);

-- Location: LCCOMB_X44_Y30_N24
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|rotright1[3]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|rotright1[3]~22_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(36) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(11) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(59) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(45))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(36),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(11),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(59),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(45),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|rotright1[3]~22_combout\);

-- Location: LCCOMB_X44_Y30_N0
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[10]~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[10]~39_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(42) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(48))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(42),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(48),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[10]~39_combout\);

-- Location: LCCOMB_X44_Y30_N14
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|rotright1[3]~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|rotright1[3]~21_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[11]~37_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[6]~11_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|rotright1[3]~4_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[10]~39_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[11]~37_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[6]~11_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|rotright1[3]~4_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[10]~39_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|rotright1[3]~21_combout\);

-- Location: LCCOMB_X44_Y30_N2
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|rotright1[3]~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|rotright1[3]~23_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(32) $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|rotright1[3]~22_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|rotright1[3]~21_combout\ $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(32),
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|rotright1[3]~22_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|rotright1[3]~21_combout\,
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(10),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|rotright1[3]~23_combout\);

-- Location: LCCOMB_X45_Y33_N0
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[4]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out\(4) = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|rotright1[4]~20_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|rotright1[3]~23_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[4]~27_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|rotright1[4]~20_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|rotright1[3]~23_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[4]~27_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out\(4));

-- Location: LCCOMB_X49_Y34_N20
\U_SIMON_top|U_SIMON|Mux11~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|Mux11~0_combout\ = (\U_SIMON_top|U_CONTL|round_count\(1) & (((\U_SIMON_top|U_CONTL|round_count\(0)) # (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out\(4))))) # (!\U_SIMON_top|U_CONTL|round_count\(1) & 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[4]~55_combout\ & (!\U_SIMON_top|U_CONTL|round_count\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[4]~55_combout\,
	datab => \U_SIMON_top|U_CONTL|round_count\(1),
	datac => \U_SIMON_top|U_CONTL|round_count\(0),
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out\(4),
	combout => \U_SIMON_top|U_SIMON|Mux11~0_combout\);

-- Location: LCCOMB_X46_Y30_N18
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[13]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[13]~18_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(5) $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[3]~29_combout\ $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(24) $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[8]~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(5),
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[3]~29_combout\,
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(24),
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[8]~32_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[13]~18_combout\);

-- Location: LCCOMB_X45_Y31_N14
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[4]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[4]~9_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(43) $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[13]~18_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[6]~3_combout\ $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(43),
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[13]~18_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[6]~3_combout\,
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(8),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[4]~9_combout\);

-- Location: LCCOMB_X46_Y31_N18
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[5]~54\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[5]~54_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(27) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(25) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(26) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(27),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(25),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(26),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(28),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[5]~54_combout\);

-- Location: LCCOMB_X46_Y31_N16
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[5]~53\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[5]~53_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(56) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(21) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(62) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(40))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(56),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(21),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(62),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(40),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[5]~53_combout\);

-- Location: LCCOMB_X46_Y31_N28
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[5]~55\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[5]~55_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[7]~26_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[5]~54_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[15]~6_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[5]~53_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[7]~26_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[5]~54_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[15]~6_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[5]~53_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[5]~55_combout\);

-- Location: LCCOMB_X45_Y31_N24
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[4]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[4]~10_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[4]~8_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[4]~9_combout\ $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(16) $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[5]~55_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[4]~8_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[4]~9_combout\,
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(16),
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[5]~55_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[4]~10_combout\);

-- Location: LCCOMB_X45_Y31_N2
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[4]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[4]~11_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[4]~10_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[14]~24_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[12]~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[4]~10_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[14]~24_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[12]~42_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[4]~11_combout\);

-- Location: LCCOMB_X44_Y30_N12
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[3]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[3]~13_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|rotright1[9]~1_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[10]~30_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[6]~21_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[10]~39_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|rotright1[9]~1_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[10]~30_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[6]~21_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[10]~39_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[3]~13_combout\);

-- Location: LCCOMB_X43_Y32_N2
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[3]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[3]~14_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[11]~42_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[7]~16_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[3]~13_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[14]~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[11]~42_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[7]~16_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[3]~13_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[14]~24_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[3]~14_combout\);

-- Location: LCCOMB_X43_Y32_N28
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[3]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[3]~15_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[11]~46_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[3]~5_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[3]~14_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[3]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[11]~46_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[3]~5_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[3]~14_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[3]~12_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[3]~15_combout\);

-- Location: LCCOMB_X49_Y34_N16
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[4]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out\(4) = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[4]~11_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[3]~15_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[4]~53_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[4]~11_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[3]~15_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[4]~53_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out\(4));

-- Location: LCCOMB_X49_Y34_N26
\U_SIMON_top|U_SIMON|Mux11~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|Mux11~1_combout\ = (\U_SIMON_top|U_SIMON|Mux11~0_combout\ & (((!\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out\(4)) # (!\U_SIMON_top|U_CONTL|round_count\(0))))) # (!\U_SIMON_top|U_SIMON|Mux11~0_combout\ & 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[4]~37_combout\ & (\U_SIMON_top|U_CONTL|round_count\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[4]~37_combout\,
	datab => \U_SIMON_top|U_SIMON|Mux11~0_combout\,
	datac => \U_SIMON_top|U_CONTL|round_count\(0),
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out\(4),
	combout => \U_SIMON_top|U_SIMON|Mux11~1_combout\);

-- Location: LCCOMB_X49_Y34_N28
\U_SIMON_top|U_SIMON|U_REG_rounding|round_out[20]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|U_REG_rounding|round_out\(20) = \U_SIMON_top|U_SIMON|U_REG_rounding|round_out[20]~11_combout\ $ (((\U_SIMON_top|U_SIMON|Mux11~6_combout\) # ((\U_SIMON_top|U_SIMON|Mux11~1_combout\ & \U_SIMON_top|U_SIMON|Mux0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|U_REG_rounding|round_out[20]~11_combout\,
	datab => \U_SIMON_top|U_SIMON|Mux11~6_combout\,
	datac => \U_SIMON_top|U_SIMON|Mux11~1_combout\,
	datad => \U_SIMON_top|U_SIMON|Mux0~2_combout\,
	combout => \U_SIMON_top|U_SIMON|U_REG_rounding|round_out\(20));

-- Location: LCCOMB_X52_Y39_N10
\U_SIMON_top|U_SIMON|U_REG_regx|output[4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|U_REG_regx|output[4]~feeder_combout\ = \U_SIMON_top|U_SIMON|U_REG_rounding|round_out\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_SIMON_top|U_SIMON|U_REG_rounding|round_out\(20),
	combout => \U_SIMON_top|U_SIMON|U_REG_regx|output[4]~feeder_combout\);

-- Location: FF_X52_Y39_N11
\U_SIMON_top|U_SIMON|U_REG_regx|output[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk50MHz~inputclkctrl_outclk\,
	d => \U_SIMON_top|U_SIMON|U_REG_regx|output[4]~feeder_combout\,
	asdata => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|q_a\(20),
	clrn => \ALT_INV_switch[0]~input_o\,
	sload => \U_SIMON_top|U_CONTL|state.state2~q\,
	ena => \U_SIMON_top|U_CONTL|Selector11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_SIMON|U_REG_regx|output\(4));

-- Location: LCCOMB_X52_Y39_N4
\U_SIMON_top|U_SIMON|U_MUX_y|Mux9~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|U_MUX_y|Mux9~0_combout\ = (\U_SIMON_top|U_CONTL|state.state2~q\ & (\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|q_a\(6))) # (!\U_SIMON_top|U_CONTL|state.state2~q\ & 
-- ((\U_SIMON_top|U_SIMON|U_REG_regx|output\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|q_a\(6),
	datab => \U_SIMON_top|U_SIMON|U_REG_regx|output\(6),
	datad => \U_SIMON_top|U_CONTL|state.state2~q\,
	combout => \U_SIMON_top|U_SIMON|U_MUX_y|Mux9~0_combout\);

-- Location: FF_X52_Y39_N5
\U_SIMON_top|U_SIMON|U_REG_regy|output[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk50MHz~inputclkctrl_outclk\,
	d => \U_SIMON_top|U_SIMON|U_MUX_y|Mux9~0_combout\,
	clrn => \ALT_INV_switch[0]~input_o\,
	ena => \U_SIMON_top|U_CONTL|Selector11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_SIMON|U_REG_regy|output\(6));

-- Location: LCCOMB_X45_Y33_N20
\U_SIMON_top|U_SIMON|Mux10~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|Mux10~0_combout\ = (\U_SIMON_top|U_CONTL|round_count\(0) & (((\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[5]~27_combout\) # (\U_SIMON_top|U_CONTL|round_count\(1))))) # (!\U_SIMON_top|U_CONTL|round_count\(0) & 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[5]~52_combout\ & ((!\U_SIMON_top|U_CONTL|round_count\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_CONTL|round_count\(0),
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[5]~52_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[5]~27_combout\,
	datad => \U_SIMON_top|U_CONTL|round_count\(1),
	combout => \U_SIMON_top|U_SIMON|Mux10~0_combout\);

-- Location: LCCOMB_X45_Y31_N12
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[5]~56\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[5]~56_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(29) $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[5]~55_combout\ $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(44) $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[6]~41_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(29),
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[5]~55_combout\,
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(44),
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[6]~41_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[5]~56_combout\);

-- Location: LCCOMB_X43_Y28_N10
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[5]~51\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[5]~51_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(23) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(5) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(41) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(23),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(5),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(41),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(6),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[5]~51_combout\);

-- Location: LCCOMB_X43_Y28_N20
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[5]~52\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[5]~52_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[5]~51_combout\ $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(18) $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[5]~9_combout\ $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[5]~51_combout\,
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(18),
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[5]~9_combout\,
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(21),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[5]~52_combout\);

-- Location: LCCOMB_X43_Y31_N24
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[5]~57\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[5]~57_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(41) $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|temp~8_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[5]~52_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[13]~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(41),
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|temp~8_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[5]~52_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[13]~36_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[5]~57_combout\);

-- Location: LCCOMB_X45_Y31_N22
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[5]~58\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[5]~58_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[5]~56_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[6]~47_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[5]~57_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[4]~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[5]~56_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[6]~47_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[5]~57_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[4]~11_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[5]~58_combout\);

-- Location: LCCOMB_X45_Y33_N10
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[5]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out\(5) = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|rotright1[4]~20_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|rotright1[5]~17_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[5]~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|rotright1[4]~20_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|rotright1[5]~17_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[5]~20_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out\(5));

-- Location: LCCOMB_X45_Y33_N6
\U_SIMON_top|U_SIMON|Mux10~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|Mux10~1_combout\ = (\U_SIMON_top|U_CONTL|round_count\(1) & ((\U_SIMON_top|U_SIMON|Mux10~0_combout\ & (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[5]~58_combout\)) # (!\U_SIMON_top|U_SIMON|Mux10~0_combout\ & 
-- ((\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out\(5)))))) # (!\U_SIMON_top|U_CONTL|round_count\(1) & (\U_SIMON_top|U_SIMON|Mux10~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_CONTL|round_count\(1),
	datab => \U_SIMON_top|U_SIMON|Mux10~0_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[5]~58_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out\(5),
	combout => \U_SIMON_top|U_SIMON|Mux10~1_combout\);

-- Location: LCCOMB_X43_Y28_N22
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|key_out[5]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|key_out\(5) = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(5) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(21) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(56) $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|rotright1[5]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(5),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(21),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(56),
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|rotright1[5]~5_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|key_out\(5));

-- Location: LCCOMB_X44_Y32_N20
\U_SIMON_top|U_SIMON|Mux10~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|Mux10~2_combout\ = (\U_SIMON_top|U_CONTL|round_count\(0) & (((\U_SIMON_top|U_CONTL|round_count\(1))))) # (!\U_SIMON_top|U_CONTL|round_count\(0) & ((\U_SIMON_top|U_CONTL|round_count\(1) & 
-- ((!\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[5]~20_combout\))) # (!\U_SIMON_top|U_CONTL|round_count\(1) & (!\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|key_out\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|key_out\(5),
	datab => \U_SIMON_top|U_CONTL|round_count\(0),
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[5]~20_combout\,
	datad => \U_SIMON_top|U_CONTL|round_count\(1),
	combout => \U_SIMON_top|U_SIMON|Mux10~2_combout\);

-- Location: LCCOMB_X44_Y32_N18
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[5]~46\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[5]~46_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|rotright1[9]~1_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[5]~13_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|rotright1[7]~3_combout\ $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|rotright1[9]~1_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[5]~13_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|rotright1[7]~3_combout\,
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(21),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[5]~46_combout\);

-- Location: LCCOMB_X44_Y32_N22
\U_SIMON_top|U_SIMON|Mux10~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|Mux10~3_combout\ = (\U_SIMON_top|U_SIMON|Mux10~2_combout\ & ((\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[5]~52_combout\) # ((!\U_SIMON_top|U_CONTL|round_count\(0))))) # (!\U_SIMON_top|U_SIMON|Mux10~2_combout\ & 
-- (((\U_SIMON_top|U_CONTL|round_count\(0) & !\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[5]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[5]~52_combout\,
	datab => \U_SIMON_top|U_SIMON|Mux10~2_combout\,
	datac => \U_SIMON_top|U_CONTL|round_count\(0),
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[5]~46_combout\,
	combout => \U_SIMON_top|U_SIMON|Mux10~3_combout\);

-- Location: LCCOMB_X44_Y31_N18
\U_SIMON_top|U_SIMON|Mux10~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|Mux10~4_combout\ = (\U_SIMON_top|U_CONTL|round_count\(0) & (((\U_SIMON_top|U_CONTL|round_count\(1)) # (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(21))))) # (!\U_SIMON_top|U_CONTL|round_count\(0) & 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(5) & (!\U_SIMON_top|U_CONTL|round_count\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(5),
	datab => \U_SIMON_top|U_CONTL|round_count\(0),
	datac => \U_SIMON_top|U_CONTL|round_count\(1),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(21),
	combout => \U_SIMON_top|U_SIMON|Mux10~4_combout\);

-- Location: LCCOMB_X44_Y31_N4
\U_SIMON_top|U_SIMON|Mux10~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|Mux10~5_combout\ = (\U_SIMON_top|U_SIMON|Mux10~4_combout\ & ((\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(53)) # ((!\U_SIMON_top|U_CONTL|round_count\(1))))) # (!\U_SIMON_top|U_SIMON|Mux10~4_combout\ & 
-- (((\U_SIMON_top|U_CONTL|round_count\(1) & \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(37)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(53),
	datab => \U_SIMON_top|U_SIMON|Mux10~4_combout\,
	datac => \U_SIMON_top|U_CONTL|round_count\(1),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(37),
	combout => \U_SIMON_top|U_SIMON|Mux10~5_combout\);

-- Location: LCCOMB_X45_Y34_N4
\U_SIMON_top|U_SIMON|Mux10~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|Mux10~6_combout\ = (!\U_SIMON_top|U_CONTL|round_count\(3) & ((\U_SIMON_top|U_CONTL|round_count\(2) & (\U_SIMON_top|U_SIMON|Mux10~3_combout\)) # (!\U_SIMON_top|U_CONTL|round_count\(2) & ((\U_SIMON_top|U_SIMON|Mux10~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_CONTL|round_count\(2),
	datab => \U_SIMON_top|U_CONTL|round_count\(3),
	datac => \U_SIMON_top|U_SIMON|Mux10~3_combout\,
	datad => \U_SIMON_top|U_SIMON|Mux10~5_combout\,
	combout => \U_SIMON_top|U_SIMON|Mux10~6_combout\);

-- Location: LCCOMB_X44_Y29_N14
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[13]~50\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[13]~50_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[13]~14_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[13]~11_combout\ $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(0) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(45))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[13]~14_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[13]~11_combout\,
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(0),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(45),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[13]~50_combout\);

-- Location: LCCOMB_X47_Y31_N16
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|key_out[13]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|key_out\(13) = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(48) $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|rotright1[13]~2_combout\ $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(29) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(48),
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|rotright1[13]~2_combout\,
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(29),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(13),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|key_out\(13));

-- Location: LCCOMB_X47_Y31_N18
\U_SIMON_top|U_SIMON|Mux2~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|Mux2~2_combout\ = (\U_SIMON_top|U_CONTL|round_count\(1) & ((\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[13]~36_combout\) # ((\U_SIMON_top|U_CONTL|round_count\(0))))) # (!\U_SIMON_top|U_CONTL|round_count\(1) & 
-- (((!\U_SIMON_top|U_CONTL|round_count\(0) & !\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|key_out\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_CONTL|round_count\(1),
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[13]~36_combout\,
	datac => \U_SIMON_top|U_CONTL|round_count\(0),
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|key_out\(13),
	combout => \U_SIMON_top|U_SIMON|Mux2~2_combout\);

-- Location: LCCOMB_X47_Y31_N12
\U_SIMON_top|U_SIMON|Mux2~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|Mux2~3_combout\ = (\U_SIMON_top|U_CONTL|round_count\(0) & ((\U_SIMON_top|U_SIMON|Mux2~2_combout\ & (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[13]~25_combout\)) # (!\U_SIMON_top|U_SIMON|Mux2~2_combout\ & 
-- ((\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[13]~50_combout\))))) # (!\U_SIMON_top|U_CONTL|round_count\(0) & (((\U_SIMON_top|U_SIMON|Mux2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[13]~25_combout\,
	datab => \U_SIMON_top|U_CONTL|round_count\(0),
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[13]~50_combout\,
	datad => \U_SIMON_top|U_SIMON|Mux2~2_combout\,
	combout => \U_SIMON_top|U_SIMON|Mux2~3_combout\);

-- Location: LCCOMB_X47_Y31_N14
\U_SIMON_top|U_SIMON|Mux2~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|Mux2~4_combout\ = (\U_SIMON_top|U_CONTL|round_count\(0) & ((\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(29)) # ((\U_SIMON_top|U_CONTL|round_count\(1))))) # (!\U_SIMON_top|U_CONTL|round_count\(0) & 
-- (((!\U_SIMON_top|U_CONTL|round_count\(1) & \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(29),
	datab => \U_SIMON_top|U_CONTL|round_count\(0),
	datac => \U_SIMON_top|U_CONTL|round_count\(1),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(13),
	combout => \U_SIMON_top|U_SIMON|Mux2~4_combout\);

-- Location: LCCOMB_X47_Y31_N24
\U_SIMON_top|U_SIMON|Mux2~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|Mux2~5_combout\ = (\U_SIMON_top|U_CONTL|round_count\(1) & ((\U_SIMON_top|U_SIMON|Mux2~4_combout\ & (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(61))) # (!\U_SIMON_top|U_SIMON|Mux2~4_combout\ & 
-- ((\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(45)))))) # (!\U_SIMON_top|U_CONTL|round_count\(1) & (\U_SIMON_top|U_SIMON|Mux2~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_CONTL|round_count\(1),
	datab => \U_SIMON_top|U_SIMON|Mux2~4_combout\,
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(61),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(45),
	combout => \U_SIMON_top|U_SIMON|Mux2~5_combout\);

-- Location: LCCOMB_X47_Y31_N10
\U_SIMON_top|U_SIMON|Mux2~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|Mux2~6_combout\ = (!\U_SIMON_top|U_CONTL|round_count\(3) & ((\U_SIMON_top|U_CONTL|round_count\(2) & (\U_SIMON_top|U_SIMON|Mux2~3_combout\)) # (!\U_SIMON_top|U_CONTL|round_count\(2) & ((\U_SIMON_top|U_SIMON|Mux2~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|Mux2~3_combout\,
	datab => \U_SIMON_top|U_CONTL|round_count\(2),
	datac => \U_SIMON_top|U_CONTL|round_count\(3),
	datad => \U_SIMON_top|U_SIMON|Mux2~5_combout\,
	combout => \U_SIMON_top|U_SIMON|Mux2~6_combout\);

-- Location: LCCOMB_X52_Y39_N16
\U_SIMON_top|U_SIMON|U_MUX_y|Mux2~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|U_MUX_y|Mux2~0_combout\ = (\U_SIMON_top|U_CONTL|state.state2~q\ & (\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|q_a\(13))) # (!\U_SIMON_top|U_CONTL|state.state2~q\ & 
-- ((\U_SIMON_top|U_SIMON|U_REG_regx|output\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|q_a\(13),
	datab => \U_SIMON_top|U_SIMON|U_REG_regx|output\(13),
	datad => \U_SIMON_top|U_CONTL|state.state2~q\,
	combout => \U_SIMON_top|U_SIMON|U_MUX_y|Mux2~0_combout\);

-- Location: FF_X52_Y39_N17
\U_SIMON_top|U_SIMON|U_REG_regy|output[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk50MHz~inputclkctrl_outclk\,
	d => \U_SIMON_top|U_SIMON|U_MUX_y|Mux2~0_combout\,
	clrn => \ALT_INV_switch[0]~input_o\,
	ena => \U_SIMON_top|U_CONTL|Selector11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_SIMON|U_REG_regy|output\(13));

-- Location: LCCOMB_X54_Y38_N18
\U_SIMON_top|U_SIMON|U_REG_rounding|round_out[29]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|U_REG_rounding|round_out[29]~2_combout\ = \U_SIMON_top|U_SIMON|U_REG_regx|output\(11) $ (\U_SIMON_top|U_SIMON|U_REG_regy|output\(13) $ (((\U_SIMON_top|U_SIMON|U_REG_regx|output\(12) & \U_SIMON_top|U_SIMON|U_REG_regx|output\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|U_REG_regx|output\(11),
	datab => \U_SIMON_top|U_SIMON|U_REG_regx|output\(12),
	datac => \U_SIMON_top|U_SIMON|U_REG_regy|output\(13),
	datad => \U_SIMON_top|U_SIMON|U_REG_regx|output\(5),
	combout => \U_SIMON_top|U_SIMON|U_REG_rounding|round_out[29]~2_combout\);

-- Location: LCCOMB_X46_Y29_N14
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[13]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[13]~17_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[13]~16_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|rotright1[5]~1_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[14]~22_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|rotright1[3]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[13]~16_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|rotright1[5]~1_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[14]~22_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|rotright1[3]~9_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[13]~17_combout\);

-- Location: LCCOMB_X47_Y30_N16
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[13]~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[13]~19_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[4]~33_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[13]~18_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[9]~11_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[6]~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[4]~33_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[13]~18_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[9]~11_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[6]~25_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[13]~19_combout\);

-- Location: LCCOMB_X47_Y30_N26
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[13]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[13]~20_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[13]~17_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[15]~9_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[13]~25_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[13]~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[13]~17_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[15]~9_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[13]~25_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[13]~19_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[13]~20_combout\);

-- Location: LCCOMB_X47_Y32_N30
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[11]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[11]~12_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[7]~27_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[4]~27_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[6]~43_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[7]~27_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[4]~27_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[6]~43_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[11]~12_combout\);

-- Location: LCCOMB_X51_Y31_N22
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[12]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[12]~13_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(16) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(8) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(22) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(35))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(16),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(8),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(22),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(35),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[12]~13_combout\);

-- Location: LCCOMB_X51_Y31_N16
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[12]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[12]~14_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(17) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(32) $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[12]~13_combout\ $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(17),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(32),
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[12]~13_combout\,
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(13),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[12]~14_combout\);

-- Location: LCCOMB_X47_Y31_N26
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[12]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[12]~15_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[11]~12_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[4]~31_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[3]~13_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[12]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[11]~12_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[4]~31_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[3]~13_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[12]~14_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[12]~15_combout\);

-- Location: LCCOMB_X47_Y31_N4
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[13]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[13]~16_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[12]~15_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[13]~4_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[13]~25_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[12]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[12]~15_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[13]~4_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[13]~25_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[12]~7_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[13]~16_combout\);

-- Location: LCCOMB_X47_Y31_N0
\U_SIMON_top|U_SIMON|Mux2~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|Mux2~0_combout\ = (\U_SIMON_top|U_CONTL|round_count\(0) & (((\U_SIMON_top|U_CONTL|round_count\(1)) # (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[13]~33_combout\)))) # (!\U_SIMON_top|U_CONTL|round_count\(0) & 
-- (!\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[13]~38_combout\ & (!\U_SIMON_top|U_CONTL|round_count\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[13]~38_combout\,
	datab => \U_SIMON_top|U_CONTL|round_count\(0),
	datac => \U_SIMON_top|U_CONTL|round_count\(1),
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[13]~33_combout\,
	combout => \U_SIMON_top|U_SIMON|Mux2~0_combout\);

-- Location: LCCOMB_X47_Y31_N6
\U_SIMON_top|U_SIMON|Mux2~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|Mux2~1_combout\ = (\U_SIMON_top|U_CONTL|round_count\(1) & ((\U_SIMON_top|U_SIMON|Mux2~0_combout\ & ((\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[13]~16_combout\))) # (!\U_SIMON_top|U_SIMON|Mux2~0_combout\ & 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[13]~20_combout\)))) # (!\U_SIMON_top|U_CONTL|round_count\(1) & (((\U_SIMON_top|U_SIMON|Mux2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_CONTL|round_count\(1),
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[13]~20_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[13]~16_combout\,
	datad => \U_SIMON_top|U_SIMON|Mux2~0_combout\,
	combout => \U_SIMON_top|U_SIMON|Mux2~1_combout\);

-- Location: LCCOMB_X47_Y31_N28
\U_SIMON_top|U_SIMON|U_REG_rounding|round_out[29]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|U_REG_rounding|round_out\(29) = \U_SIMON_top|U_SIMON|U_REG_rounding|round_out[29]~2_combout\ $ (((\U_SIMON_top|U_SIMON|Mux2~6_combout\) # ((\U_SIMON_top|U_SIMON|Mux0~2_combout\ & \U_SIMON_top|U_SIMON|Mux2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|Mux2~6_combout\,
	datab => \U_SIMON_top|U_SIMON|Mux0~2_combout\,
	datac => \U_SIMON_top|U_SIMON|U_REG_rounding|round_out[29]~2_combout\,
	datad => \U_SIMON_top|U_SIMON|Mux2~1_combout\,
	combout => \U_SIMON_top|U_SIMON|U_REG_rounding|round_out\(29));

-- Location: LCCOMB_X52_Y39_N28
\U_SIMON_top|U_SIMON|U_REG_regx|output[13]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|U_REG_regx|output[13]~feeder_combout\ = \U_SIMON_top|U_SIMON|U_REG_rounding|round_out\(29)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|U_REG_rounding|round_out\(29),
	combout => \U_SIMON_top|U_SIMON|U_REG_regx|output[13]~feeder_combout\);

-- Location: FF_X52_Y39_N29
\U_SIMON_top|U_SIMON|U_REG_regx|output[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk50MHz~inputclkctrl_outclk\,
	d => \U_SIMON_top|U_SIMON|U_REG_regx|output[13]~feeder_combout\,
	asdata => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|q_a\(29),
	clrn => \ALT_INV_switch[0]~input_o\,
	sload => \U_SIMON_top|U_CONTL|state.state2~q\,
	ena => \U_SIMON_top|U_CONTL|Selector11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_SIMON|U_REG_regx|output\(13));

-- Location: LCCOMB_X54_Y38_N16
\U_SIMON_top|U_SIMON|U_MUX_y|Mux10~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|U_MUX_y|Mux10~0_combout\ = (\U_SIMON_top|U_CONTL|state.state2~q\ & (\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|q_a\(5))) # (!\U_SIMON_top|U_CONTL|state.state2~q\ & 
-- ((\U_SIMON_top|U_SIMON|U_REG_regx|output\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|q_a\(5),
	datab => \U_SIMON_top|U_SIMON|U_REG_regx|output\(5),
	datad => \U_SIMON_top|U_CONTL|state.state2~q\,
	combout => \U_SIMON_top|U_SIMON|U_MUX_y|Mux10~0_combout\);

-- Location: FF_X54_Y38_N17
\U_SIMON_top|U_SIMON|U_REG_regy|output[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk50MHz~inputclkctrl_outclk\,
	d => \U_SIMON_top|U_SIMON|U_MUX_y|Mux10~0_combout\,
	clrn => \ALT_INV_switch[0]~input_o\,
	ena => \U_SIMON_top|U_CONTL|Selector11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_SIMON|U_REG_regy|output\(5));

-- Location: LCCOMB_X54_Y38_N28
\U_SIMON_top|U_SIMON|U_REG_rounding|round_out[21]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|U_REG_rounding|round_out[21]~10_combout\ = \U_SIMON_top|U_SIMON|U_REG_regx|output\(3) $ (\U_SIMON_top|U_SIMON|U_REG_regy|output\(5) $ (((\U_SIMON_top|U_SIMON|U_REG_regx|output\(13) & \U_SIMON_top|U_SIMON|U_REG_regx|output\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001010101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|U_REG_regx|output\(3),
	datab => \U_SIMON_top|U_SIMON|U_REG_regx|output\(13),
	datac => \U_SIMON_top|U_SIMON|U_REG_regx|output\(4),
	datad => \U_SIMON_top|U_SIMON|U_REG_regy|output\(5),
	combout => \U_SIMON_top|U_SIMON|U_REG_rounding|round_out[21]~10_combout\);

-- Location: LCCOMB_X54_Y38_N22
\U_SIMON_top|U_SIMON|U_REG_rounding|round_out[21]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|U_REG_rounding|round_out\(21) = \U_SIMON_top|U_SIMON|U_REG_rounding|round_out[21]~10_combout\ $ (((\U_SIMON_top|U_SIMON|Mux10~6_combout\) # ((\U_SIMON_top|U_SIMON|Mux10~1_combout\ & \U_SIMON_top|U_SIMON|Mux0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|Mux10~1_combout\,
	datab => \U_SIMON_top|U_SIMON|Mux0~2_combout\,
	datac => \U_SIMON_top|U_SIMON|Mux10~6_combout\,
	datad => \U_SIMON_top|U_SIMON|U_REG_rounding|round_out[21]~10_combout\,
	combout => \U_SIMON_top|U_SIMON|U_REG_rounding|round_out\(21));

-- Location: LCCOMB_X54_Y38_N0
\U_SIMON_top|U_SIMON|U_REG_regx|output[5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|U_REG_regx|output[5]~feeder_combout\ = \U_SIMON_top|U_SIMON|U_REG_rounding|round_out\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|U_REG_rounding|round_out\(21),
	combout => \U_SIMON_top|U_SIMON|U_REG_regx|output[5]~feeder_combout\);

-- Location: FF_X54_Y38_N1
\U_SIMON_top|U_SIMON|U_REG_regx|output[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk50MHz~inputclkctrl_outclk\,
	d => \U_SIMON_top|U_SIMON|U_REG_regx|output[5]~feeder_combout\,
	asdata => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|q_a\(21),
	clrn => \ALT_INV_switch[0]~input_o\,
	sload => \U_SIMON_top|U_CONTL|state.state2~q\,
	ena => \U_SIMON_top|U_CONTL|Selector11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_SIMON|U_REG_regx|output\(5));

-- Location: LCCOMB_X52_Y39_N20
\U_SIMON_top|U_SIMON|U_REG_rounding|round_out[22]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|U_REG_rounding|round_out[22]~9_combout\ = \U_SIMON_top|U_SIMON|U_REG_regx|output\(4) $ (\U_SIMON_top|U_SIMON|U_REG_regy|output\(6) $ (((\U_SIMON_top|U_SIMON|U_REG_regx|output\(14) & \U_SIMON_top|U_SIMON|U_REG_regx|output\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|U_REG_regx|output\(4),
	datab => \U_SIMON_top|U_SIMON|U_REG_regy|output\(6),
	datac => \U_SIMON_top|U_SIMON|U_REG_regx|output\(14),
	datad => \U_SIMON_top|U_SIMON|U_REG_regx|output\(5),
	combout => \U_SIMON_top|U_SIMON|U_REG_rounding|round_out[22]~9_combout\);

-- Location: LCCOMB_X52_Y39_N30
\U_SIMON_top|U_SIMON|U_REG_rounding|round_out[22]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|U_REG_rounding|round_out\(22) = \U_SIMON_top|U_SIMON|U_REG_rounding|round_out[22]~9_combout\ $ (((\U_SIMON_top|U_SIMON|Mux9~6_combout\) # ((\U_SIMON_top|U_SIMON|Mux0~2_combout\ & \U_SIMON_top|U_SIMON|Mux9~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|Mux9~6_combout\,
	datab => \U_SIMON_top|U_SIMON|Mux0~2_combout\,
	datac => \U_SIMON_top|U_SIMON|Mux9~1_combout\,
	datad => \U_SIMON_top|U_SIMON|U_REG_rounding|round_out[22]~9_combout\,
	combout => \U_SIMON_top|U_SIMON|U_REG_rounding|round_out\(22));

-- Location: LCCOMB_X52_Y39_N0
\U_SIMON_top|U_SIMON|U_REG_regx|output[6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|U_REG_regx|output[6]~feeder_combout\ = \U_SIMON_top|U_SIMON|U_REG_rounding|round_out\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|U_REG_rounding|round_out\(22),
	combout => \U_SIMON_top|U_SIMON|U_REG_regx|output[6]~feeder_combout\);

-- Location: FF_X52_Y39_N1
\U_SIMON_top|U_SIMON|U_REG_regx|output[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk50MHz~inputclkctrl_outclk\,
	d => \U_SIMON_top|U_SIMON|U_REG_regx|output[6]~feeder_combout\,
	asdata => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|q_a\(22),
	clrn => \ALT_INV_switch[0]~input_o\,
	sload => \U_SIMON_top|U_CONTL|state.state2~q\,
	ena => \U_SIMON_top|U_CONTL|Selector11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_SIMON|U_REG_regx|output\(6));

-- Location: LCCOMB_X52_Y39_N2
\U_SIMON_top|U_SIMON|U_MUX_y|Mux8~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|U_MUX_y|Mux8~0_combout\ = (\U_SIMON_top|U_CONTL|state.state2~q\ & (\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|q_a\(7))) # (!\U_SIMON_top|U_CONTL|state.state2~q\ & 
-- ((\U_SIMON_top|U_SIMON|U_REG_regx|output\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|q_a\(7),
	datac => \U_SIMON_top|U_SIMON|U_REG_regx|output\(7),
	datad => \U_SIMON_top|U_CONTL|state.state2~q\,
	combout => \U_SIMON_top|U_SIMON|U_MUX_y|Mux8~0_combout\);

-- Location: FF_X52_Y39_N3
\U_SIMON_top|U_SIMON|U_REG_regy|output[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk50MHz~inputclkctrl_outclk\,
	d => \U_SIMON_top|U_SIMON|U_MUX_y|Mux8~0_combout\,
	clrn => \ALT_INV_switch[0]~input_o\,
	ena => \U_SIMON_top|U_CONTL|Selector11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_SIMON|U_REG_regy|output\(7));

-- Location: LCCOMB_X49_Y30_N26
\U_SIMON_top|U_SIMON|Mux0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|Mux0~0_combout\ = (\U_SIMON_top|U_CONTL|round_count\(0) & (((\U_SIMON_top|U_CONTL|round_count\(1)) # (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[15]~12_combout\)))) # (!\U_SIMON_top|U_CONTL|round_count\(0) & 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[15]~6_combout\ & (!\U_SIMON_top|U_CONTL|round_count\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[15]~6_combout\,
	datab => \U_SIMON_top|U_CONTL|round_count\(0),
	datac => \U_SIMON_top|U_CONTL|round_count\(1),
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[15]~12_combout\,
	combout => \U_SIMON_top|U_SIMON|Mux0~0_combout\);

-- Location: LCCOMB_X49_Y29_N0
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[15]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[15]~2_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|temp~3_combout\ $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(5) $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[4]~20_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[3]~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|temp~3_combout\,
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(5),
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[4]~20_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[3]~13_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[15]~2_combout\);

-- Location: LCCOMB_X47_Y29_N14
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[15]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[15]~4_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(0) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(28) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(57) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(35))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(0),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(28),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(57),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(35),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[15]~4_combout\);

-- Location: LCCOMB_X47_Y29_N24
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[15]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[15]~5_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[7]~16_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[15]~4_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[10]~13_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[7]~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[7]~16_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[15]~4_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[10]~13_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[7]~15_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[15]~5_combout\);

-- Location: LCCOMB_X49_Y29_N2
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[15]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[15]~7_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[14]~6_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[15]~2_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[15]~5_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[15]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[14]~6_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[15]~2_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[15]~5_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[15]~5_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[15]~7_combout\);

-- Location: LCCOMB_X49_Y31_N16
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|temp~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|temp~0_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(10) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(62) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(39) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(40))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(10),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(62),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(39),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(40),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|temp~0_combout\);

-- Location: LCCOMB_X50_Y31_N24
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|temp~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|temp~1_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(44) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(2) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(48) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(41))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(44),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(2),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(48),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(41),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|temp~1_combout\);

-- Location: LCCOMB_X49_Y31_N18
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|temp~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|temp~2_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|temp~5_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|temp~0_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[11]~0_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|temp~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|temp~5_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|temp~0_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[11]~0_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|temp~1_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|temp~2_combout\);

-- Location: LCCOMB_X43_Y28_N16
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[15]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[15]~3_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(58) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(21) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(26) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(59))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(58),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(21),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(26),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(59),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[15]~3_combout\);

-- Location: LCCOMB_X43_Y28_N26
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[15]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[15]~4_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[15]~8_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[15]~3_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[12]~15_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|temp~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[15]~8_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[15]~3_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[12]~15_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|temp~2_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[15]~4_combout\);

-- Location: LCCOMB_X45_Y29_N4
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[15]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[15]~5_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[15]~4_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|temp~0_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|temp~1_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[3]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[15]~4_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|temp~0_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|temp~1_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[3]~9_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[15]~5_combout\);

-- Location: LCCOMB_X49_Y30_N24
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[15]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[15]~6_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|temp~2_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[15]~2_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[15]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|temp~2_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[15]~2_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[15]~5_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[15]~6_combout\);

-- Location: LCCOMB_X49_Y30_N0
\U_SIMON_top|U_SIMON|Mux0~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|Mux0~1_combout\ = (\U_SIMON_top|U_SIMON|Mux0~0_combout\ & ((\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[15]~7_combout\) # ((!\U_SIMON_top|U_CONTL|round_count\(1))))) # (!\U_SIMON_top|U_SIMON|Mux0~0_combout\ & 
-- (((\U_SIMON_top|U_CONTL|round_count\(1) & \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[15]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|Mux0~0_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[15]~7_combout\,
	datac => \U_SIMON_top|U_CONTL|round_count\(1),
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[15]~6_combout\,
	combout => \U_SIMON_top|U_SIMON|Mux0~1_combout\);

-- Location: LCCOMB_X51_Y28_N8
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[15]~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[15]~27_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[15]~12_combout\ $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(31) $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[15]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[15]~12_combout\,
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(31),
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[15]~10_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[15]~27_combout\);

-- Location: LCCOMB_X50_Y28_N2
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|key_out[15]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|key_out[15]~8_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(50) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(31) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(16) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(51))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(50),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(31),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(16),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(51),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|key_out[15]~8_combout\);

-- Location: LCCOMB_X51_Y28_N14
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|key_out[15]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|key_out\(15) = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|key_out[15]~8_combout\ $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|key_out[15]~8_combout\,
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(15),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|key_out\(15));

-- Location: LCCOMB_X51_Y28_N20
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[15]~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[15]~23_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[15]~11_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[15]~22_combout\ $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(19) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(48))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[15]~11_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[15]~22_combout\,
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(19),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(48),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[15]~23_combout\);

-- Location: LCCOMB_X51_Y28_N16
\U_SIMON_top|U_SIMON|Mux0~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|Mux0~3_combout\ = (\U_SIMON_top|U_CONTL|round_count\(1) & ((\U_SIMON_top|U_CONTL|round_count\(0)) # ((!\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[15]~23_combout\)))) # (!\U_SIMON_top|U_CONTL|round_count\(1) & 
-- (!\U_SIMON_top|U_CONTL|round_count\(0) & (!\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|key_out\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_CONTL|round_count\(1),
	datab => \U_SIMON_top|U_CONTL|round_count\(0),
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|key_out\(15),
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[15]~23_combout\,
	combout => \U_SIMON_top|U_SIMON|Mux0~3_combout\);

-- Location: LCCOMB_X51_Y28_N26
\U_SIMON_top|U_SIMON|Mux0~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|Mux0~4_combout\ = (\U_SIMON_top|U_CONTL|round_count\(0) & ((\U_SIMON_top|U_SIMON|Mux0~3_combout\ & (!\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[15]~5_combout\)) # (!\U_SIMON_top|U_SIMON|Mux0~3_combout\ & 
-- ((!\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[15]~27_combout\))))) # (!\U_SIMON_top|U_CONTL|round_count\(0) & (((\U_SIMON_top|U_SIMON|Mux0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[15]~5_combout\,
	datab => \U_SIMON_top|U_CONTL|round_count\(0),
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[15]~27_combout\,
	datad => \U_SIMON_top|U_SIMON|Mux0~3_combout\,
	combout => \U_SIMON_top|U_SIMON|Mux0~4_combout\);

-- Location: LCCOMB_X51_Y28_N12
\U_SIMON_top|U_SIMON|Mux0~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|Mux0~5_combout\ = (\U_SIMON_top|U_CONTL|round_count\(0) & ((\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(31)) # ((\U_SIMON_top|U_CONTL|round_count\(1))))) # (!\U_SIMON_top|U_CONTL|round_count\(0) & 
-- (((\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(15) & !\U_SIMON_top|U_CONTL|round_count\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(31),
	datab => \U_SIMON_top|U_CONTL|round_count\(0),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(15),
	datad => \U_SIMON_top|U_CONTL|round_count\(1),
	combout => \U_SIMON_top|U_SIMON|Mux0~5_combout\);

-- Location: LCCOMB_X51_Y28_N6
\U_SIMON_top|U_SIMON|Mux0~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|Mux0~6_combout\ = (\U_SIMON_top|U_SIMON|Mux0~5_combout\ & (((\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(63))) # (!\U_SIMON_top|U_CONTL|round_count\(1)))) # (!\U_SIMON_top|U_SIMON|Mux0~5_combout\ & 
-- (\U_SIMON_top|U_CONTL|round_count\(1) & (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(47))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|Mux0~5_combout\,
	datab => \U_SIMON_top|U_CONTL|round_count\(1),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(47),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(63),
	combout => \U_SIMON_top|U_SIMON|Mux0~6_combout\);

-- Location: LCCOMB_X51_Y28_N0
\U_SIMON_top|U_SIMON|Mux0~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|Mux0~7_combout\ = (!\U_SIMON_top|U_CONTL|round_count\(3) & ((\U_SIMON_top|U_CONTL|round_count\(2) & (\U_SIMON_top|U_SIMON|Mux0~4_combout\)) # (!\U_SIMON_top|U_CONTL|round_count\(2) & ((\U_SIMON_top|U_SIMON|Mux0~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_CONTL|round_count\(2),
	datab => \U_SIMON_top|U_CONTL|round_count\(3),
	datac => \U_SIMON_top|U_SIMON|Mux0~4_combout\,
	datad => \U_SIMON_top|U_SIMON|Mux0~6_combout\,
	combout => \U_SIMON_top|U_SIMON|Mux0~7_combout\);

-- Location: LCCOMB_X52_Y39_N12
\U_SIMON_top|U_SIMON|U_MUX_y|Mux0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|U_MUX_y|Mux0~0_combout\ = (\U_SIMON_top|U_CONTL|state.state2~q\ & (\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|q_a\(15))) # (!\U_SIMON_top|U_CONTL|state.state2~q\ & 
-- ((\U_SIMON_top|U_SIMON|U_REG_regx|output\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|q_a\(15),
	datac => \U_SIMON_top|U_SIMON|U_REG_regx|output\(15),
	datad => \U_SIMON_top|U_CONTL|state.state2~q\,
	combout => \U_SIMON_top|U_SIMON|U_MUX_y|Mux0~0_combout\);

-- Location: FF_X52_Y39_N13
\U_SIMON_top|U_SIMON|U_REG_regy|output[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk50MHz~inputclkctrl_outclk\,
	d => \U_SIMON_top|U_SIMON|U_MUX_y|Mux0~0_combout\,
	clrn => \ALT_INV_switch[0]~input_o\,
	ena => \U_SIMON_top|U_CONTL|Selector11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_SIMON|U_REG_regy|output\(15));

-- Location: LCCOMB_X52_Y39_N6
\U_SIMON_top|U_SIMON|U_REG_rounding|round_out[31]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|U_REG_rounding|round_out[31]~0_combout\ = \U_SIMON_top|U_SIMON|U_REG_regx|output\(13) $ (\U_SIMON_top|U_SIMON|U_REG_regy|output\(15) $ (((\U_SIMON_top|U_SIMON|U_REG_regx|output\(14) & \U_SIMON_top|U_SIMON|U_REG_regx|output\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001001101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|U_REG_regx|output\(14),
	datab => \U_SIMON_top|U_SIMON|U_REG_regx|output\(13),
	datac => \U_SIMON_top|U_SIMON|U_REG_regx|output\(7),
	datad => \U_SIMON_top|U_SIMON|U_REG_regy|output\(15),
	combout => \U_SIMON_top|U_SIMON|U_REG_rounding|round_out[31]~0_combout\);

-- Location: LCCOMB_X52_Y39_N24
\U_SIMON_top|U_SIMON|U_REG_rounding|round_out[31]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|U_REG_rounding|round_out\(31) = \U_SIMON_top|U_SIMON|U_REG_rounding|round_out[31]~0_combout\ $ (((\U_SIMON_top|U_SIMON|Mux0~7_combout\) # ((\U_SIMON_top|U_SIMON|Mux0~1_combout\ & \U_SIMON_top|U_SIMON|Mux0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|Mux0~1_combout\,
	datab => \U_SIMON_top|U_SIMON|Mux0~2_combout\,
	datac => \U_SIMON_top|U_SIMON|Mux0~7_combout\,
	datad => \U_SIMON_top|U_SIMON|U_REG_rounding|round_out[31]~0_combout\,
	combout => \U_SIMON_top|U_SIMON|U_REG_rounding|round_out\(31));

-- Location: LCCOMB_X52_Y39_N8
\U_SIMON_top|U_SIMON|U_REG_regx|output[15]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|U_REG_regx|output[15]~feeder_combout\ = \U_SIMON_top|U_SIMON|U_REG_rounding|round_out\(31)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_SIMON_top|U_SIMON|U_REG_rounding|round_out\(31),
	combout => \U_SIMON_top|U_SIMON|U_REG_regx|output[15]~feeder_combout\);

-- Location: FF_X52_Y39_N9
\U_SIMON_top|U_SIMON|U_REG_regx|output[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk50MHz~inputclkctrl_outclk\,
	d => \U_SIMON_top|U_SIMON|U_REG_regx|output[15]~feeder_combout\,
	asdata => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|q_a\(31),
	clrn => \ALT_INV_switch[0]~input_o\,
	sload => \U_SIMON_top|U_CONTL|state.state2~q\,
	ena => \U_SIMON_top|U_CONTL|Selector11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_SIMON|U_REG_regx|output\(15));

-- Location: LCCOMB_X52_Y39_N18
\U_SIMON_top|U_SIMON|U_REG_rounding|round_out[23]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|U_REG_rounding|round_out[23]~8_combout\ = \U_SIMON_top|U_SIMON|U_REG_regy|output\(7) $ (\U_SIMON_top|U_SIMON|U_REG_regx|output\(5) $ (((\U_SIMON_top|U_SIMON|U_REG_regx|output\(6) & \U_SIMON_top|U_SIMON|U_REG_regx|output\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001001101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|U_REG_regx|output\(6),
	datab => \U_SIMON_top|U_SIMON|U_REG_regy|output\(7),
	datac => \U_SIMON_top|U_SIMON|U_REG_regx|output\(15),
	datad => \U_SIMON_top|U_SIMON|U_REG_regx|output\(5),
	combout => \U_SIMON_top|U_SIMON|U_REG_rounding|round_out[23]~8_combout\);

-- Location: LCCOMB_X45_Y34_N0
\U_SIMON_top|U_SIMON|U_REG_rounding|round_out[23]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|U_REG_rounding|round_out\(23) = \U_SIMON_top|U_SIMON|U_REG_rounding|round_out[23]~8_combout\ $ (((\U_SIMON_top|U_SIMON|Mux8~7_combout\) # ((\U_SIMON_top|U_SIMON|Mux8~1_combout\ & \U_SIMON_top|U_SIMON|Mux0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|Mux8~1_combout\,
	datab => \U_SIMON_top|U_SIMON|Mux0~2_combout\,
	datac => \U_SIMON_top|U_SIMON|Mux8~7_combout\,
	datad => \U_SIMON_top|U_SIMON|U_REG_rounding|round_out[23]~8_combout\,
	combout => \U_SIMON_top|U_SIMON|U_REG_rounding|round_out\(23));

-- Location: LCCOMB_X52_Y39_N22
\U_SIMON_top|U_SIMON|U_REG_regx|output[7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|U_REG_regx|output[7]~feeder_combout\ = \U_SIMON_top|U_SIMON|U_REG_rounding|round_out\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|U_REG_rounding|round_out\(23),
	combout => \U_SIMON_top|U_SIMON|U_REG_regx|output[7]~feeder_combout\);

-- Location: FF_X52_Y39_N23
\U_SIMON_top|U_SIMON|U_REG_regx|output[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk50MHz~inputclkctrl_outclk\,
	d => \U_SIMON_top|U_SIMON|U_REG_regx|output[7]~feeder_combout\,
	asdata => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|q_a\(23),
	clrn => \ALT_INV_switch[0]~input_o\,
	sload => \U_SIMON_top|U_CONTL|state.state2~q\,
	ena => \U_SIMON_top|U_CONTL|Selector11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_SIMON|U_REG_regx|output\(7));

-- Location: LCCOMB_X54_Y38_N6
\U_SIMON_top|U_SIMON|U_MUX_y|Mux6~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|U_MUX_y|Mux6~0_combout\ = (\U_SIMON_top|U_CONTL|state.state2~q\ & ((\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|q_a\(9)))) # (!\U_SIMON_top|U_CONTL|state.state2~q\ & 
-- (\U_SIMON_top|U_SIMON|U_REG_regx|output\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_SIMON_top|U_SIMON|U_REG_regx|output\(9),
	datac => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|q_a\(9),
	datad => \U_SIMON_top|U_CONTL|state.state2~q\,
	combout => \U_SIMON_top|U_SIMON|U_MUX_y|Mux6~0_combout\);

-- Location: FF_X54_Y38_N7
\U_SIMON_top|U_SIMON|U_REG_regy|output[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk50MHz~inputclkctrl_outclk\,
	d => \U_SIMON_top|U_SIMON|U_MUX_y|Mux6~0_combout\,
	clrn => \ALT_INV_switch[0]~input_o\,
	ena => \U_SIMON_top|U_CONTL|Selector11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_SIMON|U_REG_regy|output\(9));

-- Location: LCCOMB_X52_Y36_N0
\U_SIMON_top|U_SIMON|U_REG_rounding|round_out[25]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|U_REG_rounding|round_out[25]~6_combout\ = \U_SIMON_top|U_SIMON|U_REG_regx|output\(7) $ (\U_SIMON_top|U_SIMON|U_REG_regy|output\(9) $ (((\U_SIMON_top|U_SIMON|U_REG_regx|output\(1) & \U_SIMON_top|U_SIMON|U_REG_regx|output\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001010101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|U_REG_regx|output\(7),
	datab => \U_SIMON_top|U_SIMON|U_REG_regx|output\(1),
	datac => \U_SIMON_top|U_SIMON|U_REG_regx|output\(8),
	datad => \U_SIMON_top|U_SIMON|U_REG_regy|output\(9),
	combout => \U_SIMON_top|U_SIMON|U_REG_rounding|round_out[25]~6_combout\);

-- Location: LCCOMB_X50_Y29_N20
\U_SIMON_top|U_SIMON|U_REG_rounding|round_out[25]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|U_REG_rounding|round_out\(25) = \U_SIMON_top|U_SIMON|U_REG_rounding|round_out[25]~6_combout\ $ (((\U_SIMON_top|U_SIMON|Mux6~6_combout\) # ((\U_SIMON_top|U_SIMON|Mux6~1_combout\ & \U_SIMON_top|U_SIMON|Mux0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|Mux6~6_combout\,
	datab => \U_SIMON_top|U_SIMON|Mux6~1_combout\,
	datac => \U_SIMON_top|U_SIMON|U_REG_rounding|round_out[25]~6_combout\,
	datad => \U_SIMON_top|U_SIMON|Mux0~2_combout\,
	combout => \U_SIMON_top|U_SIMON|U_REG_rounding|round_out\(25));

-- Location: LCCOMB_X54_Y38_N30
\U_SIMON_top|U_SIMON|U_REG_regx|output[9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|U_REG_regx|output[9]~feeder_combout\ = \U_SIMON_top|U_SIMON|U_REG_rounding|round_out\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_SIMON_top|U_SIMON|U_REG_rounding|round_out\(25),
	combout => \U_SIMON_top|U_SIMON|U_REG_regx|output[9]~feeder_combout\);

-- Location: FF_X54_Y38_N31
\U_SIMON_top|U_SIMON|U_REG_regx|output[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk50MHz~inputclkctrl_outclk\,
	d => \U_SIMON_top|U_SIMON|U_REG_regx|output[9]~feeder_combout\,
	asdata => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|q_a\(25),
	clrn => \ALT_INV_switch[0]~input_o\,
	sload => \U_SIMON_top|U_CONTL|state.state2~q\,
	ena => \U_SIMON_top|U_CONTL|Selector11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_SIMON|U_REG_regx|output\(9));

-- Location: LCCOMB_X50_Y37_N2
\U_SIMON_top|U_SIMON|U_MUX_y|Mux14~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|U_MUX_y|Mux14~0_combout\ = (\U_SIMON_top|U_CONTL|state.state2~q\ & ((\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|q_a\(1)))) # (!\U_SIMON_top|U_CONTL|state.state2~q\ & 
-- (\U_SIMON_top|U_SIMON|U_REG_regx|output\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|U_REG_regx|output\(1),
	datac => \U_SIMON_top|U_CONTL|state.state2~q\,
	datad => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|q_a\(1),
	combout => \U_SIMON_top|U_SIMON|U_MUX_y|Mux14~0_combout\);

-- Location: FF_X50_Y37_N3
\U_SIMON_top|U_SIMON|U_REG_regy|output[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk50MHz~inputclkctrl_outclk\,
	d => \U_SIMON_top|U_SIMON|U_MUX_y|Mux14~0_combout\,
	clrn => \ALT_INV_switch[0]~input_o\,
	ena => \U_SIMON_top|U_CONTL|Selector11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_SIMON|U_REG_regy|output\(1));

-- Location: LCCOMB_X50_Y37_N14
\U_SIMON_top|U_SIMON|U_REG_rounding|round_out[17]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|U_REG_rounding|round_out[17]~14_combout\ = \U_SIMON_top|U_SIMON|U_REG_regy|output\(1) $ (\U_SIMON_top|U_SIMON|U_REG_regx|output\(15) $ (((\U_SIMON_top|U_SIMON|U_REG_regx|output\(9) & \U_SIMON_top|U_SIMON|U_REG_regx|output\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001001101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|U_REG_regx|output\(9),
	datab => \U_SIMON_top|U_SIMON|U_REG_regy|output\(1),
	datac => \U_SIMON_top|U_SIMON|U_REG_regx|output\(0),
	datad => \U_SIMON_top|U_SIMON|U_REG_regx|output\(15),
	combout => \U_SIMON_top|U_SIMON|U_REG_rounding|round_out[17]~14_combout\);

-- Location: LCCOMB_X51_Y30_N28
\U_SIMON_top|U_SIMON|Mux14~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|Mux14~4_combout\ = (\U_SIMON_top|U_CONTL|round_count\(1) & (\U_SIMON_top|U_CONTL|round_count\(0))) # (!\U_SIMON_top|U_CONTL|round_count\(1) & ((\U_SIMON_top|U_CONTL|round_count\(0) & 
-- ((\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(17)))) # (!\U_SIMON_top|U_CONTL|round_count\(0) & (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_CONTL|round_count\(1),
	datab => \U_SIMON_top|U_CONTL|round_count\(0),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(1),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(17),
	combout => \U_SIMON_top|U_SIMON|Mux14~4_combout\);

-- Location: LCCOMB_X51_Y30_N22
\U_SIMON_top|U_SIMON|Mux14~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|Mux14~5_combout\ = (\U_SIMON_top|U_CONTL|round_count\(1) & ((\U_SIMON_top|U_SIMON|Mux14~4_combout\ & ((\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(49)))) # (!\U_SIMON_top|U_SIMON|Mux14~4_combout\ & 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(33))))) # (!\U_SIMON_top|U_CONTL|round_count\(1) & (\U_SIMON_top|U_SIMON|Mux14~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_CONTL|round_count\(1),
	datab => \U_SIMON_top|U_SIMON|Mux14~4_combout\,
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(33),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(49),
	combout => \U_SIMON_top|U_SIMON|Mux14~5_combout\);

-- Location: LCCOMB_X51_Y30_N6
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|temp~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|temp~5_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|temp~2_combout\ $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(57) $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|temp~0_combout\ $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|temp~2_combout\,
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(57),
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|temp~0_combout\,
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(17),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|temp~5_combout\);

-- Location: LCCOMB_X44_Y29_N4
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|temp~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|temp~0_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|rotright1[0]~0_combout\ $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(53) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(1) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|rotright1[0]~0_combout\,
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(53),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(1),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(18),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|temp~0_combout\);

-- Location: LCCOMB_X51_Y30_N0
\U_SIMON_top|U_SIMON|Mux14~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|Mux14~2_combout\ = (\U_SIMON_top|U_CONTL|round_count\(1) & ((\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|temp~7_combout\) # ((\U_SIMON_top|U_CONTL|round_count\(0))))) # (!\U_SIMON_top|U_CONTL|round_count\(1) & 
-- (((\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|temp~0_combout\ & !\U_SIMON_top|U_CONTL|round_count\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|temp~7_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|temp~0_combout\,
	datac => \U_SIMON_top|U_CONTL|round_count\(1),
	datad => \U_SIMON_top|U_CONTL|round_count\(0),
	combout => \U_SIMON_top|U_SIMON|Mux14~2_combout\);

-- Location: LCCOMB_X51_Y30_N24
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|temp~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|temp~8_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|temp~6_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[7]~44_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[9]~52_combout\ $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|temp~6_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[7]~44_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[9]~52_combout\,
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(17),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|temp~8_combout\);

-- Location: LCCOMB_X51_Y30_N10
\U_SIMON_top|U_SIMON|Mux14~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|Mux14~3_combout\ = (\U_SIMON_top|U_SIMON|Mux14~2_combout\ & (((!\U_SIMON_top|U_CONTL|round_count\(0)) # (!\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|temp~8_combout\)))) # (!\U_SIMON_top|U_SIMON|Mux14~2_combout\ & 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|temp~5_combout\ & ((\U_SIMON_top|U_CONTL|round_count\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|temp~5_combout\,
	datab => \U_SIMON_top|U_SIMON|Mux14~2_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|temp~8_combout\,
	datad => \U_SIMON_top|U_CONTL|round_count\(0),
	combout => \U_SIMON_top|U_SIMON|Mux14~3_combout\);

-- Location: LCCOMB_X51_Y30_N8
\U_SIMON_top|U_SIMON|Mux14~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|Mux14~6_combout\ = (!\U_SIMON_top|U_CONTL|round_count\(3) & ((\U_SIMON_top|U_CONTL|round_count\(2) & ((\U_SIMON_top|U_SIMON|Mux14~3_combout\))) # (!\U_SIMON_top|U_CONTL|round_count\(2) & (\U_SIMON_top|U_SIMON|Mux14~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|Mux14~5_combout\,
	datab => \U_SIMON_top|U_CONTL|round_count\(2),
	datac => \U_SIMON_top|U_CONTL|round_count\(3),
	datad => \U_SIMON_top|U_SIMON|Mux14~3_combout\,
	combout => \U_SIMON_top|U_SIMON|Mux14~6_combout\);

-- Location: LCCOMB_X47_Y29_N10
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[0]~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[0]~23_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[7]~44_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|rotright1[11]~6_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[4]~27_combout\ $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(52))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[7]~44_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|rotright1[11]~6_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[4]~27_combout\,
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(52),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[0]~23_combout\);

-- Location: LCCOMB_X47_Y29_N28
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[0]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[0]~24_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[0]~23_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[10]~13_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[7]~16_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[1]~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[0]~23_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[10]~13_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[7]~16_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[1]~19_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[0]~24_combout\);

-- Location: LCCOMB_X47_Y29_N30
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[0]~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[0]~25_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[8]~56_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[14]~31_combout\ $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(1) $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[0]~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[8]~56_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[14]~31_combout\,
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(1),
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[0]~24_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[0]~25_combout\);

-- Location: LCCOMB_X51_Y30_N18
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|temp~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|temp~0_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[0]~25_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[1]~22_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|temp~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[0]~25_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[1]~22_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|temp~8_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|temp~0_combout\);

-- Location: LCCOMB_X51_Y30_N30
\U_SIMON_top|U_SIMON|Mux14~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|Mux14~0_combout\ = (\U_SIMON_top|U_CONTL|round_count\(1) & (\U_SIMON_top|U_CONTL|round_count\(0))) # (!\U_SIMON_top|U_CONTL|round_count\(1) & ((\U_SIMON_top|U_CONTL|round_count\(0) & 
-- (!\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|temp~8_combout\)) # (!\U_SIMON_top|U_CONTL|round_count\(0) & ((\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|temp~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110110001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_CONTL|round_count\(1),
	datab => \U_SIMON_top|U_CONTL|round_count\(0),
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|temp~8_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|temp~5_combout\,
	combout => \U_SIMON_top|U_SIMON|Mux14~0_combout\);

-- Location: LCCOMB_X43_Y31_N20
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|rotright1[9]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|rotright1[9]~10_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(50) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(48) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(42) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(43))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(50),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(48),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(42),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(43),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|rotright1[9]~10_combout\);

-- Location: LCCOMB_X44_Y32_N0
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|rotright1[9]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|rotright1[9]~11_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|rotright1[9]~10_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[5]~13_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[13]~23_combout\ $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|rotright1[9]~10_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[5]~13_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[13]~23_combout\,
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(21),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|rotright1[9]~11_combout\);

-- Location: LCCOMB_X43_Y29_N12
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|temp~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|temp~9_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[2]~56_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|temp~3_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|rotright1[9]~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[2]~56_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|temp~3_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|rotright1[9]~11_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|temp~9_combout\);

-- Location: LCCOMB_X43_Y31_N30
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|rotright1[8]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|rotright1[8]~12_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(63) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(42) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(49) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(41))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(63),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(42),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(49),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(41),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|rotright1[8]~12_combout\);

-- Location: LCCOMB_X43_Y29_N30
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|temp~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|temp~10_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|temp~9_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|rotright1[8]~12_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[2]~58_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[12]~35_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|temp~9_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|rotright1[8]~12_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[2]~58_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[12]~35_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|temp~10_combout\);

-- Location: LCCOMB_X43_Y29_N2
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|temp~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|temp~7_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|temp~5_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|temp~2_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|rotright1[8]~12_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[12]~35_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|temp~5_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|temp~2_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|rotright1[8]~12_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[12]~35_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|temp~7_combout\);

-- Location: LCCOMB_X47_Y28_N2
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|temp~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|temp~6_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(2) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(31) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(52) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(2),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(31),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(52),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(11),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|temp~6_combout\);

-- Location: LCCOMB_X47_Y28_N28
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|temp~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|temp~8_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[10]~20_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[2]~51_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|temp~7_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|temp~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[10]~20_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[2]~51_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|temp~7_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|temp~6_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|temp~8_combout\);

-- Location: LCCOMB_X47_Y28_N30
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|temp~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|temp~11_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|temp~10_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|temp~8_combout\ $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(48) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(53))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|temp~10_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|temp~8_combout\,
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(48),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(53),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|temp~11_combout\);

-- Location: LCCOMB_X51_Y30_N12
\U_SIMON_top|U_SIMON|Mux14~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|Mux14~1_combout\ = (\U_SIMON_top|U_CONTL|round_count\(1) & ((\U_SIMON_top|U_SIMON|Mux14~0_combout\ & (!\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|temp~0_combout\)) # (!\U_SIMON_top|U_SIMON|Mux14~0_combout\ & 
-- ((\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|temp~11_combout\))))) # (!\U_SIMON_top|U_CONTL|round_count\(1) & (((\U_SIMON_top|U_SIMON|Mux14~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_CONTL|round_count\(1),
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|temp~0_combout\,
	datac => \U_SIMON_top|U_SIMON|Mux14~0_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|temp~11_combout\,
	combout => \U_SIMON_top|U_SIMON|Mux14~1_combout\);

-- Location: LCCOMB_X51_Y30_N26
\U_SIMON_top|U_SIMON|U_REG_rounding|round_out[17]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|U_REG_rounding|round_out\(17) = \U_SIMON_top|U_SIMON|U_REG_rounding|round_out[17]~14_combout\ $ (((\U_SIMON_top|U_SIMON|Mux14~6_combout\) # ((\U_SIMON_top|U_SIMON|Mux0~2_combout\ & \U_SIMON_top|U_SIMON|Mux14~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|U_REG_rounding|round_out[17]~14_combout\,
	datab => \U_SIMON_top|U_SIMON|Mux0~2_combout\,
	datac => \U_SIMON_top|U_SIMON|Mux14~6_combout\,
	datad => \U_SIMON_top|U_SIMON|Mux14~1_combout\,
	combout => \U_SIMON_top|U_SIMON|U_REG_rounding|round_out\(17));

-- Location: LCCOMB_X50_Y37_N30
\U_SIMON_top|U_SIMON|U_REG_regx|output[1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|U_REG_regx|output[1]~feeder_combout\ = \U_SIMON_top|U_SIMON|U_REG_rounding|round_out\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_SIMON_top|U_SIMON|U_REG_rounding|round_out\(17),
	combout => \U_SIMON_top|U_SIMON|U_REG_regx|output[1]~feeder_combout\);

-- Location: FF_X50_Y37_N31
\U_SIMON_top|U_SIMON|U_REG_regx|output[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk50MHz~inputclkctrl_outclk\,
	d => \U_SIMON_top|U_SIMON|U_REG_regx|output[1]~feeder_combout\,
	asdata => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|q_a\(17),
	clrn => \ALT_INV_switch[0]~input_o\,
	sload => \U_SIMON_top|U_CONTL|state.state2~q\,
	ena => \U_SIMON_top|U_CONTL|Selector11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_SIMON|U_REG_regx|output\(1));

-- Location: LCCOMB_X50_Y37_N26
\U_SIMON_top|U_SIMON|U_REG_rounding|round_out[19]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|U_REG_rounding|round_out[19]~12_combout\ = \U_SIMON_top|U_SIMON|U_REG_regy|output\(3) $ (\U_SIMON_top|U_SIMON|U_REG_regx|output\(1) $ (((\U_SIMON_top|U_SIMON|U_REG_regx|output\(11) & \U_SIMON_top|U_SIMON|U_REG_regx|output\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|U_REG_regy|output\(3),
	datab => \U_SIMON_top|U_SIMON|U_REG_regx|output\(11),
	datac => \U_SIMON_top|U_SIMON|U_REG_regx|output\(1),
	datad => \U_SIMON_top|U_SIMON|U_REG_regx|output\(2),
	combout => \U_SIMON_top|U_SIMON|U_REG_rounding|round_out[19]~12_combout\);

-- Location: LCCOMB_X45_Y32_N0
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[3]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out\(3) = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[3]~15_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[2]~18_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[3]~55_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[3]~15_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[2]~18_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[3]~55_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out\(3));

-- Location: LCCOMB_X42_Y29_N30
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[3]~56\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[3]~56_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(52) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(23) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(35) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(52),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(23),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(35),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(11),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[3]~56_combout\);

-- Location: LCCOMB_X43_Y29_N28
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[3]~57\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[3]~57_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[3]~9_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[3]~56_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|rotright1[9]~11_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[8]~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[3]~9_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[3]~56_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|rotright1[9]~11_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[8]~23_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[3]~57_combout\);

-- Location: LCCOMB_X45_Y33_N26
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[3]~58\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[3]~58_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|rotright1[3]~23_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[3]~55_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[3]~57_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[9]~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|rotright1[3]~23_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[3]~55_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[3]~57_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[9]~30_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[3]~58_combout\);

-- Location: LCCOMB_X50_Y31_N0
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[3]~57\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[3]~57_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(44) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(45) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(31) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(51))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(44),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(45),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(31),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(51),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[3]~57_combout\);

-- Location: LCCOMB_X51_Y31_N8
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[3]~58\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[3]~58_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[3]~57_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[3]~9_combout\ $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(2) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(46))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[3]~57_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[3]~9_combout\,
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(2),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(46),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[3]~58_combout\);

-- Location: LCCOMB_X51_Y31_N26
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[3]~59\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[3]~59_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|temp~1_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[3]~58_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[15]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|temp~1_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[3]~58_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[15]~10_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[3]~59_combout\);

-- Location: LCCOMB_X45_Y33_N12
\U_SIMON_top|U_SIMON|Mux12~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|Mux12~0_combout\ = (\U_SIMON_top|U_CONTL|round_count\(0) & (((\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[3]~59_combout\) # (\U_SIMON_top|U_CONTL|round_count\(1))))) # (!\U_SIMON_top|U_CONTL|round_count\(0) & 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[3]~60_combout\ & ((!\U_SIMON_top|U_CONTL|round_count\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_CONTL|round_count\(0),
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|key_out[3]~60_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[3]~59_combout\,
	datad => \U_SIMON_top|U_CONTL|round_count\(1),
	combout => \U_SIMON_top|U_SIMON|Mux12~0_combout\);

-- Location: LCCOMB_X45_Y33_N30
\U_SIMON_top|U_SIMON|Mux12~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|Mux12~1_combout\ = (\U_SIMON_top|U_CONTL|round_count\(1) & ((\U_SIMON_top|U_SIMON|Mux12~0_combout\ & (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out\(3))) # (!\U_SIMON_top|U_SIMON|Mux12~0_combout\ & 
-- ((\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[3]~58_combout\))))) # (!\U_SIMON_top|U_CONTL|round_count\(1) & (((\U_SIMON_top|U_SIMON|Mux12~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_CONTL|round_count\(1),
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out\(3),
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|key_out[3]~58_combout\,
	datad => \U_SIMON_top|U_SIMON|Mux12~0_combout\,
	combout => \U_SIMON_top|U_SIMON|Mux12~1_combout\);

-- Location: LCCOMB_X45_Y30_N8
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[3]~51\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[3]~51_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[3]~35_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[3]~38_combout\ $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[3]~35_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[3]~38_combout\,
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(28),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[3]~51_combout\);

-- Location: LCCOMB_X46_Y29_N10
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|key_out[3]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|key_out\(3) = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(55) $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|rotright1[2]~4_combout\ $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(3) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(55),
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|rotright1[2]~4_combout\,
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(3),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(20),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|key_out\(3));

-- Location: LCCOMB_X45_Y30_N2
\U_SIMON_top|U_SIMON|Mux12~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|Mux12~2_combout\ = (\U_SIMON_top|U_CONTL|round_count\(0) & (((\U_SIMON_top|U_CONTL|round_count\(1))))) # (!\U_SIMON_top|U_CONTL|round_count\(0) & ((\U_SIMON_top|U_CONTL|round_count\(1) & 
-- (!\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[3]~51_combout\)) # (!\U_SIMON_top|U_CONTL|round_count\(1) & ((!\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|key_out\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_CONTL|round_count\(0),
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[3]~51_combout\,
	datac => \U_SIMON_top|U_CONTL|round_count\(1),
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|key_out\(3),
	combout => \U_SIMON_top|U_SIMON|Mux12~2_combout\);

-- Location: LCCOMB_X44_Y32_N26
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[3]~47\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[3]~47_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[3]~9_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|rotright1[5]~5_combout\ $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(19) $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|rotright1[7]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[3]~9_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|rotright1[5]~5_combout\,
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(19),
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|rotright1[7]~3_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[3]~47_combout\);

-- Location: LCCOMB_X45_Y30_N4
\U_SIMON_top|U_SIMON|Mux12~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|Mux12~3_combout\ = (\U_SIMON_top|U_CONTL|round_count\(0) & ((\U_SIMON_top|U_SIMON|Mux12~2_combout\ & (!\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[3]~55_combout\)) # (!\U_SIMON_top|U_SIMON|Mux12~2_combout\ & 
-- ((!\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[3]~47_combout\))))) # (!\U_SIMON_top|U_CONTL|round_count\(0) & (\U_SIMON_top|U_SIMON|Mux12~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110001101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_CONTL|round_count\(0),
	datab => \U_SIMON_top|U_SIMON|Mux12~2_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[3]~55_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[3]~47_combout\,
	combout => \U_SIMON_top|U_SIMON|Mux12~3_combout\);

-- Location: LCCOMB_X50_Y31_N2
\U_SIMON_top|U_SIMON|Mux12~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|Mux12~4_combout\ = (\U_SIMON_top|U_CONTL|round_count\(1) & (((\U_SIMON_top|U_CONTL|round_count\(0))))) # (!\U_SIMON_top|U_CONTL|round_count\(1) & ((\U_SIMON_top|U_CONTL|round_count\(0) & 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(19))) # (!\U_SIMON_top|U_CONTL|round_count\(0) & ((\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(19),
	datab => \U_SIMON_top|U_CONTL|round_count\(1),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(3),
	datad => \U_SIMON_top|U_CONTL|round_count\(0),
	combout => \U_SIMON_top|U_SIMON|Mux12~4_combout\);

-- Location: LCCOMB_X50_Y31_N28
\U_SIMON_top|U_SIMON|Mux12~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|Mux12~5_combout\ = (\U_SIMON_top|U_CONTL|round_count\(1) & ((\U_SIMON_top|U_SIMON|Mux12~4_combout\ & (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(51))) # (!\U_SIMON_top|U_SIMON|Mux12~4_combout\ & 
-- ((\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(35)))))) # (!\U_SIMON_top|U_CONTL|round_count\(1) & (((\U_SIMON_top|U_SIMON|Mux12~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(51),
	datab => \U_SIMON_top|U_CONTL|round_count\(1),
	datac => \U_SIMON_top|U_SIMON|Mux12~4_combout\,
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(35),
	combout => \U_SIMON_top|U_SIMON|Mux12~5_combout\);

-- Location: LCCOMB_X45_Y34_N2
\U_SIMON_top|U_SIMON|Mux12~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|Mux12~6_combout\ = (!\U_SIMON_top|U_CONTL|round_count\(3) & ((\U_SIMON_top|U_CONTL|round_count\(2) & (\U_SIMON_top|U_SIMON|Mux12~3_combout\)) # (!\U_SIMON_top|U_CONTL|round_count\(2) & ((\U_SIMON_top|U_SIMON|Mux12~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_CONTL|round_count\(2),
	datab => \U_SIMON_top|U_CONTL|round_count\(3),
	datac => \U_SIMON_top|U_SIMON|Mux12~3_combout\,
	datad => \U_SIMON_top|U_SIMON|Mux12~5_combout\,
	combout => \U_SIMON_top|U_SIMON|Mux12~6_combout\);

-- Location: LCCOMB_X45_Y34_N20
\U_SIMON_top|U_SIMON|U_REG_rounding|round_out[19]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|U_REG_rounding|round_out\(19) = \U_SIMON_top|U_SIMON|U_REG_rounding|round_out[19]~12_combout\ $ (((\U_SIMON_top|U_SIMON|Mux12~6_combout\) # ((\U_SIMON_top|U_SIMON|Mux12~1_combout\ & \U_SIMON_top|U_SIMON|Mux0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|U_REG_rounding|round_out[19]~12_combout\,
	datab => \U_SIMON_top|U_SIMON|Mux12~1_combout\,
	datac => \U_SIMON_top|U_SIMON|Mux0~2_combout\,
	datad => \U_SIMON_top|U_SIMON|Mux12~6_combout\,
	combout => \U_SIMON_top|U_SIMON|U_REG_rounding|round_out\(19));

-- Location: LCCOMB_X50_Y37_N10
\U_SIMON_top|U_SIMON|U_REG_regx|output[3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|U_REG_regx|output[3]~feeder_combout\ = \U_SIMON_top|U_SIMON|U_REG_rounding|round_out\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_SIMON_top|U_SIMON|U_REG_rounding|round_out\(19),
	combout => \U_SIMON_top|U_SIMON|U_REG_regx|output[3]~feeder_combout\);

-- Location: FF_X50_Y37_N11
\U_SIMON_top|U_SIMON|U_REG_regx|output[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk50MHz~inputclkctrl_outclk\,
	d => \U_SIMON_top|U_SIMON|U_REG_regx|output[3]~feeder_combout\,
	asdata => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|q_a\(19),
	clrn => \ALT_INV_switch[0]~input_o\,
	sload => \U_SIMON_top|U_CONTL|state.state2~q\,
	ena => \U_SIMON_top|U_CONTL|Selector11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_SIMON|U_REG_regx|output\(3));

-- Location: LCCOMB_X54_Y38_N24
\U_SIMON_top|U_SIMON|U_REG_rounding|round_out[27]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|U_REG_rounding|round_out[27]~4_combout\ = \U_SIMON_top|U_SIMON|U_REG_regy|output\(11) $ (\U_SIMON_top|U_SIMON|U_REG_regx|output\(9) $ (((\U_SIMON_top|U_SIMON|U_REG_regx|output\(3) & \U_SIMON_top|U_SIMON|U_REG_regx|output\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001010101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|U_REG_regy|output\(11),
	datab => \U_SIMON_top|U_SIMON|U_REG_regx|output\(3),
	datac => \U_SIMON_top|U_SIMON|U_REG_regx|output\(10),
	datad => \U_SIMON_top|U_SIMON|U_REG_regx|output\(9),
	combout => \U_SIMON_top|U_SIMON|U_REG_rounding|round_out[27]~4_combout\);

-- Location: LCCOMB_X54_Y38_N2
\U_SIMON_top|U_SIMON|U_REG_rounding|round_out[27]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|U_REG_rounding|round_out\(27) = \U_SIMON_top|U_SIMON|U_REG_rounding|round_out[27]~4_combout\ $ (((\U_SIMON_top|U_SIMON|Mux4~6_combout\) # ((\U_SIMON_top|U_SIMON|Mux0~2_combout\ & \U_SIMON_top|U_SIMON|Mux4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|Mux0~2_combout\,
	datab => \U_SIMON_top|U_SIMON|Mux4~6_combout\,
	datac => \U_SIMON_top|U_SIMON|Mux4~1_combout\,
	datad => \U_SIMON_top|U_SIMON|U_REG_rounding|round_out[27]~4_combout\,
	combout => \U_SIMON_top|U_SIMON|U_REG_rounding|round_out\(27));

-- Location: LCCOMB_X54_Y38_N26
\U_SIMON_top|U_SIMON|U_REG_regx|output[11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|U_REG_regx|output[11]~feeder_combout\ = \U_SIMON_top|U_SIMON|U_REG_rounding|round_out\(27)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_SIMON_top|U_SIMON|U_REG_rounding|round_out\(27),
	combout => \U_SIMON_top|U_SIMON|U_REG_regx|output[11]~feeder_combout\);

-- Location: FF_X54_Y38_N27
\U_SIMON_top|U_SIMON|U_REG_regx|output[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk50MHz~inputclkctrl_outclk\,
	d => \U_SIMON_top|U_SIMON|U_REG_regx|output[11]~feeder_combout\,
	asdata => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|q_a\(27),
	clrn => \ALT_INV_switch[0]~input_o\,
	sload => \U_SIMON_top|U_CONTL|state.state2~q\,
	ena => \U_SIMON_top|U_CONTL|Selector11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_SIMON|U_REG_regx|output\(11));

-- Location: LCCOMB_X54_Y38_N10
\U_SIMON_top|U_SIMON|U_MUX_y|Mux3~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|U_MUX_y|Mux3~0_combout\ = (\U_SIMON_top|U_CONTL|state.state2~q\ & (\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|q_a\(12))) # (!\U_SIMON_top|U_CONTL|state.state2~q\ & 
-- ((\U_SIMON_top|U_SIMON|U_REG_regx|output\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|q_a\(12),
	datac => \U_SIMON_top|U_SIMON|U_REG_regx|output\(12),
	datad => \U_SIMON_top|U_CONTL|state.state2~q\,
	combout => \U_SIMON_top|U_SIMON|U_MUX_y|Mux3~0_combout\);

-- Location: FF_X54_Y38_N11
\U_SIMON_top|U_SIMON|U_REG_regy|output[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk50MHz~inputclkctrl_outclk\,
	d => \U_SIMON_top|U_SIMON|U_MUX_y|Mux3~0_combout\,
	clrn => \ALT_INV_switch[0]~input_o\,
	ena => \U_SIMON_top|U_CONTL|Selector11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_SIMON|U_REG_regy|output\(12));

-- Location: LCCOMB_X54_Y38_N20
\U_SIMON_top|U_SIMON|U_REG_rounding|round_out[28]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|U_REG_rounding|round_out[28]~3_combout\ = \U_SIMON_top|U_SIMON|U_REG_regx|output\(10) $ (\U_SIMON_top|U_SIMON|U_REG_regy|output\(12) $ (((\U_SIMON_top|U_SIMON|U_REG_regx|output\(11) & \U_SIMON_top|U_SIMON|U_REG_regx|output\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001001101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|U_REG_regx|output\(11),
	datab => \U_SIMON_top|U_SIMON|U_REG_regx|output\(10),
	datac => \U_SIMON_top|U_SIMON|U_REG_regx|output\(4),
	datad => \U_SIMON_top|U_SIMON|U_REG_regy|output\(12),
	combout => \U_SIMON_top|U_SIMON|U_REG_rounding|round_out[28]~3_combout\);

-- Location: LCCOMB_X54_Y38_N14
\U_SIMON_top|U_SIMON|U_REG_rounding|round_out[28]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|U_REG_rounding|round_out\(28) = \U_SIMON_top|U_SIMON|U_REG_rounding|round_out[28]~3_combout\ $ (((\U_SIMON_top|U_SIMON|Mux3~6_combout\) # ((\U_SIMON_top|U_SIMON|Mux3~1_combout\ & \U_SIMON_top|U_SIMON|Mux0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|Mux3~1_combout\,
	datab => \U_SIMON_top|U_SIMON|Mux0~2_combout\,
	datac => \U_SIMON_top|U_SIMON|Mux3~6_combout\,
	datad => \U_SIMON_top|U_SIMON|U_REG_rounding|round_out[28]~3_combout\,
	combout => \U_SIMON_top|U_SIMON|U_REG_rounding|round_out\(28));

-- Location: LCCOMB_X54_Y38_N8
\U_SIMON_top|U_SIMON|U_REG_regx|output[12]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|U_REG_regx|output[12]~feeder_combout\ = \U_SIMON_top|U_SIMON|U_REG_rounding|round_out\(28)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_SIMON_top|U_SIMON|U_REG_rounding|round_out\(28),
	combout => \U_SIMON_top|U_SIMON|U_REG_regx|output[12]~feeder_combout\);

-- Location: FF_X54_Y38_N9
\U_SIMON_top|U_SIMON|U_REG_regx|output[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk50MHz~inputclkctrl_outclk\,
	d => \U_SIMON_top|U_SIMON|U_REG_regx|output[12]~feeder_combout\,
	asdata => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|q_a\(28),
	clrn => \ALT_INV_switch[0]~input_o\,
	sload => \U_SIMON_top|U_CONTL|state.state2~q\,
	ena => \U_SIMON_top|U_CONTL|Selector11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_SIMON|U_REG_regx|output\(12));

-- Location: LCCOMB_X52_Y39_N14
\U_SIMON_top|U_SIMON|U_MUX_y|Mux1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|U_MUX_y|Mux1~0_combout\ = (\U_SIMON_top|U_CONTL|state.state2~q\ & (\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|q_a\(14))) # (!\U_SIMON_top|U_CONTL|state.state2~q\ & 
-- ((\U_SIMON_top|U_SIMON|U_REG_regx|output\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|q_a\(14),
	datac => \U_SIMON_top|U_SIMON|U_REG_regx|output\(14),
	datad => \U_SIMON_top|U_CONTL|state.state2~q\,
	combout => \U_SIMON_top|U_SIMON|U_MUX_y|Mux1~0_combout\);

-- Location: FF_X52_Y39_N15
\U_SIMON_top|U_SIMON|U_REG_regy|output[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk50MHz~inputclkctrl_outclk\,
	d => \U_SIMON_top|U_SIMON|U_MUX_y|Mux1~0_combout\,
	clrn => \ALT_INV_switch[0]~input_o\,
	ena => \U_SIMON_top|U_CONTL|Selector11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_SIMON|U_REG_regy|output\(14));

-- Location: LCCOMB_X49_Y34_N14
\U_SIMON_top|U_SIMON|U_REG_rounding|round_out[30]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|U_REG_rounding|round_out[30]~1_combout\ = \U_SIMON_top|U_SIMON|U_REG_regx|output\(12) $ (\U_SIMON_top|U_SIMON|U_REG_regy|output\(14) $ (((\U_SIMON_top|U_SIMON|U_REG_regx|output\(6) & \U_SIMON_top|U_SIMON|U_REG_regx|output\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|U_REG_regx|output\(12),
	datab => \U_SIMON_top|U_SIMON|U_REG_regx|output\(6),
	datac => \U_SIMON_top|U_SIMON|U_REG_regy|output\(14),
	datad => \U_SIMON_top|U_SIMON|U_REG_regx|output\(13),
	combout => \U_SIMON_top|U_SIMON|U_REG_rounding|round_out[30]~1_combout\);

-- Location: LCCOMB_X51_Y28_N4
\U_SIMON_top|U_SIMON|Mux1~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|Mux1~4_combout\ = (\U_SIMON_top|U_CONTL|round_count\(1) & (((\U_SIMON_top|U_CONTL|round_count\(0)) # (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(46))))) # (!\U_SIMON_top|U_CONTL|round_count\(1) & 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(14) & (!\U_SIMON_top|U_CONTL|round_count\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(14),
	datab => \U_SIMON_top|U_CONTL|round_count\(1),
	datac => \U_SIMON_top|U_CONTL|round_count\(0),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(46),
	combout => \U_SIMON_top|U_SIMON|Mux1~4_combout\);

-- Location: LCCOMB_X50_Y30_N4
\U_SIMON_top|U_SIMON|Mux1~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|Mux1~5_combout\ = (\U_SIMON_top|U_CONTL|round_count\(0) & ((\U_SIMON_top|U_SIMON|Mux1~4_combout\ & ((\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(62)))) # (!\U_SIMON_top|U_SIMON|Mux1~4_combout\ & 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(30))))) # (!\U_SIMON_top|U_CONTL|round_count\(0) & (((\U_SIMON_top|U_SIMON|Mux1~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(30),
	datab => \U_SIMON_top|U_CONTL|round_count\(0),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(62),
	datad => \U_SIMON_top|U_SIMON|Mux1~4_combout\,
	combout => \U_SIMON_top|U_SIMON|Mux1~5_combout\);

-- Location: LCCOMB_X49_Y30_N18
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|key_out[14]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|key_out\(14) = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|rotright1[13]~2_combout\ $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(31) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(14) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(50))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|rotright1[13]~2_combout\,
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(31),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(14),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(50),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|key_out\(14));

-- Location: LCCOMB_X44_Y29_N30
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[14]~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[14]~35_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|rotright1[0]~0_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|rotright1[2]~4_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[14]~16_combout\ $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|rotright1[0]~0_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|rotright1[2]~4_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[14]~16_combout\,
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(30),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[14]~35_combout\);

-- Location: LCCOMB_X50_Y30_N0
\U_SIMON_top|U_SIMON|Mux1~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|Mux1~2_combout\ = (\U_SIMON_top|U_CONTL|round_count\(1) & (((\U_SIMON_top|U_CONTL|round_count\(0))))) # (!\U_SIMON_top|U_CONTL|round_count\(1) & ((\U_SIMON_top|U_CONTL|round_count\(0) & 
-- ((\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[14]~35_combout\))) # (!\U_SIMON_top|U_CONTL|round_count\(0) & (!\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|key_out\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:4:U_REG_keyexpand|key_out\(14),
	datab => \U_SIMON_top|U_CONTL|round_count\(1),
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[14]~35_combout\,
	datad => \U_SIMON_top|U_CONTL|round_count\(0),
	combout => \U_SIMON_top|U_SIMON|Mux1~2_combout\);

-- Location: LCCOMB_X50_Y30_N10
\U_SIMON_top|U_SIMON|Mux1~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|Mux1~3_combout\ = (\U_SIMON_top|U_CONTL|round_count\(1) & ((\U_SIMON_top|U_SIMON|Mux1~2_combout\ & (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[14]~22_combout\)) # (!\U_SIMON_top|U_SIMON|Mux1~2_combout\ & 
-- ((\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[14]~32_combout\))))) # (!\U_SIMON_top|U_CONTL|round_count\(1) & (((\U_SIMON_top|U_SIMON|Mux1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|key_out[14]~22_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[14]~32_combout\,
	datac => \U_SIMON_top|U_CONTL|round_count\(1),
	datad => \U_SIMON_top|U_SIMON|Mux1~2_combout\,
	combout => \U_SIMON_top|U_SIMON|Mux1~3_combout\);

-- Location: LCCOMB_X50_Y30_N22
\U_SIMON_top|U_SIMON|Mux1~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|Mux1~6_combout\ = (!\U_SIMON_top|U_CONTL|round_count\(3) & ((\U_SIMON_top|U_CONTL|round_count\(2) & ((\U_SIMON_top|U_SIMON|Mux1~3_combout\))) # (!\U_SIMON_top|U_CONTL|round_count\(2) & (\U_SIMON_top|U_SIMON|Mux1~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_CONTL|round_count\(2),
	datab => \U_SIMON_top|U_SIMON|Mux1~5_combout\,
	datac => \U_SIMON_top|U_CONTL|round_count\(3),
	datad => \U_SIMON_top|U_SIMON|Mux1~3_combout\,
	combout => \U_SIMON_top|U_SIMON|Mux1~6_combout\);

-- Location: LCCOMB_X49_Y34_N0
\U_SIMON_top|U_SIMON|U_REG_rounding|round_out[30]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|U_REG_rounding|round_out\(30) = \U_SIMON_top|U_SIMON|U_REG_rounding|round_out[30]~1_combout\ $ (((\U_SIMON_top|U_SIMON|Mux1~6_combout\) # ((\U_SIMON_top|U_SIMON|Mux0~2_combout\ & \U_SIMON_top|U_SIMON|Mux1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|Mux0~2_combout\,
	datab => \U_SIMON_top|U_SIMON|Mux1~1_combout\,
	datac => \U_SIMON_top|U_SIMON|U_REG_rounding|round_out[30]~1_combout\,
	datad => \U_SIMON_top|U_SIMON|Mux1~6_combout\,
	combout => \U_SIMON_top|U_SIMON|U_REG_rounding|round_out\(30));

-- Location: LCCOMB_X52_Y39_N26
\U_SIMON_top|U_SIMON|U_REG_regx|output[14]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|U_REG_regx|output[14]~feeder_combout\ = \U_SIMON_top|U_SIMON|U_REG_rounding|round_out\(30)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|U_REG_rounding|round_out\(30),
	combout => \U_SIMON_top|U_SIMON|U_REG_regx|output[14]~feeder_combout\);

-- Location: FF_X52_Y39_N27
\U_SIMON_top|U_SIMON|U_REG_regx|output[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk50MHz~inputclkctrl_outclk\,
	d => \U_SIMON_top|U_SIMON|U_REG_regx|output[14]~feeder_combout\,
	asdata => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|q_a\(30),
	clrn => \ALT_INV_switch[0]~input_o\,
	sload => \U_SIMON_top|U_CONTL|state.state2~q\,
	ena => \U_SIMON_top|U_CONTL|Selector11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_SIMON|U_REG_regx|output\(14));

-- Location: LCCOMB_X49_Y32_N26
\U_SIMON_top|U_SIMON|U_REG_rounding|round_out[16]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|U_REG_rounding|round_out[16]~15_combout\ = \U_SIMON_top|U_SIMON|U_REG_regx|output\(14) $ (\U_SIMON_top|U_SIMON|U_REG_regy|output\(0) $ (((\U_SIMON_top|U_SIMON|U_REG_regx|output\(8) & \U_SIMON_top|U_SIMON|U_REG_regx|output\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001010101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|U_REG_regx|output\(14),
	datab => \U_SIMON_top|U_SIMON|U_REG_regx|output\(8),
	datac => \U_SIMON_top|U_SIMON|U_REG_regx|output\(15),
	datad => \U_SIMON_top|U_SIMON|U_REG_regy|output\(0),
	combout => \U_SIMON_top|U_SIMON|U_REG_rounding|round_out[16]~15_combout\);

-- Location: LCCOMB_X49_Y28_N28
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|temp~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|temp~12_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(54) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(62))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(54),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(62),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|temp~12_combout\);

-- Location: LCCOMB_X49_Y28_N22
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|temp~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|temp~13_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|temp~4_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|temp~12_combout\ $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(57) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(47))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|temp~4_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|temp~12_combout\,
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(57),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(47),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|temp~13_combout\);

-- Location: LCCOMB_X47_Y28_N0
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|temp~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|temp~14_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|temp~13_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|temp~8_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|rotright1[6]~7_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|temp~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|temp~13_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|temp~8_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|rotright1[6]~7_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|temp~2_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|temp~14_combout\);

-- Location: LCCOMB_X49_Y32_N12
\U_SIMON_top|U_SIMON|Mux15~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|Mux15~0_combout\ = (\U_SIMON_top|U_CONTL|round_count\(0) & (((\U_SIMON_top|U_CONTL|round_count\(1))))) # (!\U_SIMON_top|U_CONTL|round_count\(0) & ((\U_SIMON_top|U_CONTL|round_count\(1) & 
-- ((!\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|temp~14_combout\))) # (!\U_SIMON_top|U_CONTL|round_count\(1) & (!\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|temp~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_CONTL|round_count\(0),
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:8:U_REG_keyexpand|temp~8_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:10:U_REG_keyexpand|temp~14_combout\,
	datad => \U_SIMON_top|U_CONTL|round_count\(1),
	combout => \U_SIMON_top|U_SIMON|Mux15~0_combout\);

-- Location: LCCOMB_X44_Y32_N28
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|temp~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|temp~2_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(56) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(21) $ 
-- (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(19) $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(56),
	datab => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(21),
	datac => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(19),
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(3),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|temp~2_combout\);

-- Location: LCCOMB_X49_Y31_N28
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|temp~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|temp~1_combout\ = \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(40) $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[7]~43_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[5]~22_combout\ $ (\U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(40),
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:5:U_REG_keyexpand|key_out[7]~43_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|key_out[5]~22_combout\,
	datad => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|altsyncram1|q_a\(11),
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|temp~1_combout\);

-- Location: LCCOMB_X49_Y31_N30
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|temp~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|temp~3_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[6]~12_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|temp~5_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|temp~2_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|temp~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:6:U_REG_keyexpand|key_out[6]~12_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:7:U_REG_keyexpand|temp~5_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|temp~2_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|temp~1_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|temp~3_combout\);

-- Location: LCCOMB_X49_Y32_N30
\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|temp~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|temp~4_combout\ = \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[0]~25_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|temp~3_combout\ $ 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[15]~5_combout\ $ (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[14]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|rotright1[0]~25_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|temp~3_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[15]~5_combout\,
	datad => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|key_out[14]~8_combout\,
	combout => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|temp~4_combout\);

-- Location: LCCOMB_X49_Y32_N0
\U_SIMON_top|U_SIMON|Mux15~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|Mux15~1_combout\ = (\U_SIMON_top|U_SIMON|Mux15~0_combout\ & (((!\U_SIMON_top|U_CONTL|round_count\(0)) # (!\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|temp~4_combout\)))) # (!\U_SIMON_top|U_SIMON|Mux15~0_combout\ & 
-- (\U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|temp~10_combout\ & ((\U_SIMON_top|U_CONTL|round_count\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|Mux15~0_combout\,
	datab => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:9:U_REG_keyexpand|temp~10_combout\,
	datac => \U_SIMON_top|U_SIMON|GEN_ROUND_KEYS:11:U_REG_keyexpand|temp~4_combout\,
	datad => \U_SIMON_top|U_CONTL|round_count\(0),
	combout => \U_SIMON_top|U_SIMON|Mux15~1_combout\);

-- Location: LCCOMB_X49_Y32_N4
\U_SIMON_top|U_SIMON|U_REG_rounding|round_out[16]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|U_REG_rounding|round_out\(16) = \U_SIMON_top|U_SIMON|U_REG_rounding|round_out[16]~15_combout\ $ (((\U_SIMON_top|U_SIMON|Mux15~6_combout\) # ((\U_SIMON_top|U_SIMON|Mux0~2_combout\ & \U_SIMON_top|U_SIMON|Mux15~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_SIMON|Mux0~2_combout\,
	datab => \U_SIMON_top|U_SIMON|Mux15~6_combout\,
	datac => \U_SIMON_top|U_SIMON|U_REG_rounding|round_out[16]~15_combout\,
	datad => \U_SIMON_top|U_SIMON|Mux15~1_combout\,
	combout => \U_SIMON_top|U_SIMON|U_REG_rounding|round_out\(16));

-- Location: LCCOMB_X50_Y37_N8
\U_SIMON_top|U_SIMON|U_REG_regx|output[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|U_REG_regx|output[0]~feeder_combout\ = \U_SIMON_top|U_SIMON|U_REG_rounding|round_out\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_SIMON_top|U_SIMON|U_REG_rounding|round_out\(16),
	combout => \U_SIMON_top|U_SIMON|U_REG_regx|output[0]~feeder_combout\);

-- Location: FF_X50_Y37_N9
\U_SIMON_top|U_SIMON|U_REG_regx|output[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk50MHz~inputclkctrl_outclk\,
	d => \U_SIMON_top|U_SIMON|U_REG_regx|output[0]~feeder_combout\,
	asdata => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|q_a\(16),
	clrn => \ALT_INV_switch[0]~input_o\,
	sload => \U_SIMON_top|U_CONTL|state.state2~q\,
	ena => \U_SIMON_top|U_CONTL|Selector11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_SIMON|U_REG_regx|output\(0));

-- Location: LCCOMB_X54_Y41_N26
\U_SIMON_top|U_SIMON|U_MUX_y|Mux15~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_SIMON_top|U_SIMON|U_MUX_y|Mux15~0_combout\ = (\U_SIMON_top|U_CONTL|state.state2~q\ & (\U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|q_a\(0))) # (!\U_SIMON_top|U_CONTL|state.state2~q\ & 
-- ((\U_SIMON_top|U_SIMON|U_REG_regx|output\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|altsyncram1|q_a\(0),
	datac => \U_SIMON_top|U_SIMON|U_REG_regx|output\(0),
	datad => \U_SIMON_top|U_CONTL|state.state2~q\,
	combout => \U_SIMON_top|U_SIMON|U_MUX_y|Mux15~0_combout\);

-- Location: FF_X54_Y41_N27
\U_SIMON_top|U_SIMON|U_REG_regy|output[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk50MHz~inputclkctrl_outclk\,
	d => \U_SIMON_top|U_SIMON|U_MUX_y|Mux15~0_combout\,
	clrn => \ALT_INV_switch[0]~input_o\,
	ena => \U_SIMON_top|U_CONTL|Selector11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_SIMON|U_REG_regy|output\(0));

-- Location: M9K_X53_Y40_N0
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "simon_top:U_SIMON_top|outram:U_OUT_RAM|altsyncram:altsyncram_component|altsyncram_2ar3:auto_generated|altsyncram_lko2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 5,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U_SIMON_top|U_CONTL|Selector13~0_combout\,
	portare => VCC,
	portbwe => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\,
	portbre => VCC,
	clk0 => \clk50MHz~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	portadatain => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAIN_bus\,
	portbdatain => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAIN_bus\,
	portaaddr => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTAADDR_bus\,
	portbaddr => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\,
	portbdataout => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\);

-- Location: M9K_X53_Y42_N0
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "simon_top:U_SIMON_top|outram:U_OUT_RAM|altsyncram:altsyncram_component|altsyncram_2ar3:auto_generated|altsyncram_lko2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 5,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 18,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U_SIMON_top|U_CONTL|Selector13~0_combout\,
	portare => VCC,
	portbwe => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\,
	portbre => VCC,
	clk0 => \clk50MHz~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	portadatain => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAIN_bus\,
	portbdatain => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAIN_bus\,
	portaaddr => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTAADDR_bus\,
	portbaddr => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus\,
	portbdataout => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X54_Y42_N30
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~33\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	datad => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|q_b\(31),
	combout => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~33_combout\);

-- Location: LCCOMB_X51_Y40_N10
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(1),
	datac => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]~q\,
	combout => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~1_combout\);

-- Location: LCCOMB_X51_Y40_N6
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~1_combout\,
	datab => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~0_combout\,
	datac => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]~q\,
	combout => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~2_combout\);

-- Location: FF_X54_Y42_N31
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~33_combout\,
	ena => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(31));

-- Location: LCCOMB_X54_Y42_N20
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(31),
	datab => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|q_b\(30),
	datac => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	combout => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32_combout\);

-- Location: FF_X54_Y42_N21
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32_combout\,
	ena => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(30));

-- Location: LCCOMB_X54_Y42_N10
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|q_b\(29),
	datac => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	datad => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(30),
	combout => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31_combout\);

-- Location: FF_X54_Y42_N11
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31_combout\,
	ena => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(29));

-- Location: LCCOMB_X54_Y42_N24
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	datac => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|q_b\(28),
	datad => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(29),
	combout => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30_combout\);

-- Location: FF_X54_Y42_N25
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30_combout\,
	ena => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(28));

-- Location: LCCOMB_X54_Y42_N14
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	datac => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|q_b\(27),
	datad => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(28),
	combout => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29_combout\);

-- Location: FF_X54_Y42_N15
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29_combout\,
	ena => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(27));

-- Location: LCCOMB_X54_Y42_N4
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	datab => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(27),
	datac => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|q_b\(26),
	combout => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28_combout\);

-- Location: FF_X54_Y42_N5
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28_combout\,
	ena => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(26));

-- Location: LCCOMB_X54_Y42_N18
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|q_b\(25),
	datab => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(26),
	datac => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	combout => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27_combout\);

-- Location: FF_X54_Y42_N19
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27_combout\,
	ena => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(25));

-- Location: LCCOMB_X54_Y42_N0
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|q_b\(24),
	datac => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	datad => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(25),
	combout => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26_combout\);

-- Location: FF_X54_Y42_N1
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26_combout\,
	ena => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(24));

-- Location: LCCOMB_X54_Y42_N22
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|q_b\(23),
	datac => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	datad => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(24),
	combout => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25_combout\);

-- Location: FF_X54_Y42_N23
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25_combout\,
	ena => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(23));

-- Location: LCCOMB_X54_Y42_N12
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(23),
	datab => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|q_b\(22),
	datac => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	combout => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24_combout\);

-- Location: FF_X54_Y42_N13
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24_combout\,
	ena => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(22));

-- Location: LCCOMB_X54_Y42_N2
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|q_b\(21),
	datac => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	datad => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(22),
	combout => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23_combout\);

-- Location: FF_X54_Y42_N3
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23_combout\,
	ena => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(21));

-- Location: LCCOMB_X54_Y42_N16
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	datac => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|q_b\(20),
	datad => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(21),
	combout => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22_combout\);

-- Location: FF_X54_Y42_N17
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22_combout\,
	ena => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(20));

-- Location: LCCOMB_X54_Y42_N6
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	datac => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|q_b\(19),
	datad => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(20),
	combout => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21_combout\);

-- Location: FF_X54_Y42_N7
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21_combout\,
	ena => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(19));

-- Location: LCCOMB_X54_Y42_N28
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|q_b\(18),
	datac => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	datad => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(19),
	combout => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20_combout\);

-- Location: FF_X54_Y42_N29
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20_combout\,
	ena => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(18));

-- Location: LCCOMB_X54_Y42_N26
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|q_b\(17),
	datac => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	datad => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(18),
	combout => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19_combout\);

-- Location: FF_X54_Y42_N27
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19_combout\,
	ena => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(17));

-- Location: LCCOMB_X54_Y42_N8
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(17),
	datab => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|q_b\(16),
	datac => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	combout => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18_combout\);

-- Location: FF_X54_Y42_N9
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18_combout\,
	ena => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(16));

-- Location: LCCOMB_X52_Y40_N22
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	datac => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|q_b\(15),
	datad => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(16),
	combout => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17_combout\);

-- Location: FF_X52_Y40_N23
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17_combout\,
	ena => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(15));

-- Location: LCCOMB_X52_Y40_N4
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	datac => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(15),
	datad => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|q_b\(14),
	combout => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout\);

-- Location: FF_X52_Y40_N5
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout\,
	ena => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(14));

-- Location: LCCOMB_X52_Y40_N10
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	datab => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(14),
	datac => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|q_b\(13),
	combout => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout\);

-- Location: FF_X52_Y40_N11
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout\,
	ena => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(13));

-- Location: LCCOMB_X52_Y40_N8
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	datac => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(13),
	datad => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|q_b\(12),
	combout => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout\);

-- Location: FF_X52_Y40_N9
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout\,
	ena => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(12));

-- Location: LCCOMB_X52_Y40_N30
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	datac => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(12),
	datad => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|q_b\(11),
	combout => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout\);

-- Location: FF_X52_Y40_N31
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout\,
	ena => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(11));

-- Location: LCCOMB_X52_Y40_N20
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	datac => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|q_b\(10),
	datad => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(11),
	combout => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout\);

-- Location: FF_X52_Y40_N21
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout\,
	ena => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(10));

-- Location: LCCOMB_X52_Y40_N26
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	datac => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|q_b\(9),
	datad => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(10),
	combout => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout\);

-- Location: FF_X52_Y40_N27
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout\,
	ena => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(9));

-- Location: LCCOMB_X52_Y40_N16
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	datac => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(9),
	datad => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|q_b\(8),
	combout => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout\);

-- Location: FF_X52_Y40_N17
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout\,
	ena => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(8));

-- Location: LCCOMB_X52_Y40_N14
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	datab => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(8),
	datad => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|q_b\(7),
	combout => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout\);

-- Location: FF_X52_Y40_N15
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout\,
	ena => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(7));

-- Location: LCCOMB_X52_Y40_N28
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	datab => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(7),
	datac => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|q_b\(6),
	combout => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout\);

-- Location: FF_X52_Y40_N29
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout\,
	ena => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(6));

-- Location: LCCOMB_X52_Y40_N18
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	datac => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|q_b\(5),
	datad => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(6),
	combout => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout\);

-- Location: FF_X52_Y40_N19
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout\,
	ena => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(5));

-- Location: LCCOMB_X52_Y40_N0
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	datab => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(5),
	datad => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|q_b\(4),
	combout => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout\);

-- Location: FF_X52_Y40_N1
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout\,
	ena => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(4));

-- Location: LCCOMB_X52_Y40_N6
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	datac => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|q_b\(3),
	datad => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(4),
	combout => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout\);

-- Location: FF_X52_Y40_N7
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout\,
	ena => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(3));

-- Location: LCCOMB_X52_Y40_N12
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	datab => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|q_b\(2),
	datad => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(3),
	combout => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout\);

-- Location: FF_X52_Y40_N13
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout\,
	ena => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(2));

-- Location: LCCOMB_X52_Y40_N2
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	datac => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(2),
	datad => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|q_b\(1),
	combout => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout\);

-- Location: FF_X52_Y40_N3
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout\,
	ena => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(1));

-- Location: LCCOMB_X52_Y40_N24
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	datab => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(1),
	datad => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|altsyncram1|q_b\(0),
	combout => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout\);

-- Location: FF_X52_Y40_N25
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout\,
	ena => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(0));

-- Location: LCCOMB_X51_Y41_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~27\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~27_combout\);

-- Location: FF_X51_Y41_N27
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~27_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][5]~q\);

-- Location: LCCOMB_X51_Y41_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~28\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][5]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~28_combout\);

-- Location: FF_X51_Y41_N19
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~28_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]~q\);

-- Location: LCCOMB_X50_Y41_N12
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|process_1~0_combout\,
	datab => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q\,
	datac => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]~q\,
	combout => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout\);

-- Location: LCCOMB_X50_Y41_N14
\U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~q\,
	datad => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout\,
	combout => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout\);

-- Location: LCCOMB_X45_Y38_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~11\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(9),
	datac => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(8),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~11_combout\);

-- Location: LCCOMB_X45_Y38_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~16\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~11_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(9),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(8),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~16_combout\);

-- Location: LCCOMB_X45_Y38_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~12\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~16_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~12_combout\);

-- Location: LCCOMB_X45_Y37_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout\);

-- Location: FF_X45_Y37_N1
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q\);

-- Location: FF_X45_Y38_N25
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(8),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg\(0));

-- Location: FF_X45_Y38_N3
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(9),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg\(1));

-- Location: LCCOMB_X45_Y38_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg\(1),
	datad => \U_SIMON_top|U_IN_RAM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout\);

-- Location: LCCOMB_X45_Y38_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_SIMON_top|U_ROM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout\,
	datab => \U_SIMON_top|U_OUT_RAM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout\);

-- Location: LCCOMB_X45_Y38_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_tdo_mux~0_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout\);

-- Location: LCCOMB_X45_Y38_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_tdo_mux~0_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8_combout\);

-- Location: LCCOMB_X45_Y38_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout\);

-- Location: LCCOMB_X45_Y38_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~15\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(9),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(8),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~15_combout\);

-- Location: LCCOMB_X45_Y38_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~14\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~13_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~12_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~15_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~14_combout\);

-- Location: FF_X45_Y38_N17
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q\);

-- Location: LCCOMB_X26_Y25_N0
\auto_hub|~GND\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
;

-- Location: LCCOMB_X47_Y39_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout\);

-- Location: LCCOMB_X46_Y37_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout\);

-- Location: IOIBUF_X0_Y25_N15
\rst~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_rst,
	o => \rst~input_o\);

-- Location: IOIBUF_X51_Y54_N1
\switch[2]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_switch(2),
	o => \switch[2]~input_o\);

-- Location: IOIBUF_X54_Y54_N29
\switch[3]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_switch(3),
	o => \switch[3]~input_o\);

-- Location: IOIBUF_X54_Y54_N22
\switch[4]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_switch(4),
	o => \switch[4]~input_o\);

-- Location: IOIBUF_X49_Y54_N1
\switch[5]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_switch(5),
	o => \switch[5]~input_o\);

-- Location: IOIBUF_X54_Y54_N15
\switch[6]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_switch(6),
	o => \switch[6]~input_o\);

-- Location: IOIBUF_X58_Y54_N29
\switch[7]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_switch(7),
	o => \switch[7]~input_o\);

-- Location: IOIBUF_X56_Y54_N1
\switch[8]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_switch(8),
	o => \switch[8]~input_o\);

-- Location: IOIBUF_X69_Y54_N1
\switch[9]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_switch(9),
	o => \switch[9]~input_o\);

-- Location: IOIBUF_X49_Y54_N29
\button[0]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_button(0),
	o => \button[0]~input_o\);

-- Location: IOIBUF_X46_Y54_N29
\button[1]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_button(1),
	o => \button[1]~input_o\);

-- Location: UNVM_X0_Y40_N40
\~QUARTUS_CREATED_UNVM~\ : fiftyfivenm_unvm
-- pragma translate_off
GENERIC MAP (
	addr_range1_end_addr => -1,
	addr_range1_offset => -1,
	addr_range2_offset => -1,
	is_compressed_image => "false",
	is_dual_boot => "false",
	is_eram_skip => "false",
	max_ufm_valid_addr => -1,
	max_valid_addr => -1,
	min_ufm_valid_addr => -1,
	min_valid_addr => -1,
	part_name => "quartus_created_unvm",
	reserve_block => "true")
-- pragma translate_on
PORT MAP (
	nosc_ena => \~QUARTUS_CREATED_GND~I_combout\,
	xe_ye => \~QUARTUS_CREATED_GND~I_combout\,
	se => \~QUARTUS_CREATED_GND~I_combout\,
	busy => \~QUARTUS_CREATED_UNVM~~busy\);

-- Location: ADCBLOCK_X43_Y52_N0
\~QUARTUS_CREATED_ADC1~\ : fiftyfivenm_adcblock
-- pragma translate_off
GENERIC MAP (
	analog_input_pin_mask => 0,
	clkdiv => 1,
	device_partname_fivechar_prefix => "none",
	is_this_first_or_second_adc => 1,
	prescalar => 0,
	pwd => 1,
	refsel => 0,
	reserve_block => "true",
	testbits => 66,
	tsclkdiv => 1,
	tsclksel => 0)
-- pragma translate_on
PORT MAP (
	soc => \~QUARTUS_CREATED_GND~I_combout\,
	usr_pwd => VCC,
	tsen => \~QUARTUS_CREATED_GND~I_combout\,
	chsel => \~QUARTUS_CREATED_ADC1~_CHSEL_bus\,
	eoc => \~QUARTUS_CREATED_ADC1~~eoc\);

-- Location: ADCBLOCK_X43_Y51_N0
\~QUARTUS_CREATED_ADC2~\ : fiftyfivenm_adcblock
-- pragma translate_off
GENERIC MAP (
	analog_input_pin_mask => 0,
	clkdiv => 1,
	device_partname_fivechar_prefix => "none",
	is_this_first_or_second_adc => 2,
	prescalar => 0,
	pwd => 1,
	refsel => 0,
	reserve_block => "true",
	testbits => 66,
	tsclkdiv => 1,
	tsclksel => 0)
-- pragma translate_on
PORT MAP (
	soc => \~QUARTUS_CREATED_GND~I_combout\,
	usr_pwd => VCC,
	tsen => \~QUARTUS_CREATED_GND~I_combout\,
	chsel => \~QUARTUS_CREATED_ADC2~_CHSEL_bus\,
	eoc => \~QUARTUS_CREATED_ADC2~~eoc\);
END structure;


