// Seed: 4173684224
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  assign module_1.id_2 = 0;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  logic id_8;
  parameter id_9 = 1;
  assign id_1 = 1;
  wire id_10;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_3,
      id_2,
      id_1,
      id_3,
      id_4
  );
  inout tri0 id_2;
  inout wire id_1;
  assign id_2 = 1;
  or primCall (id_4, id_6, id_2, id_3, id_1);
endmodule
