\hypertarget{group___r_c_c}{}\doxysection{RCC}
\label{group___r_c_c}\index{RCC@{RCC}}
\doxysubsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group___r_c_c___exported___constants}{RCC\+\_\+\+Exported\+\_\+\+Constants}}
\end{DoxyCompactItemize}
\doxysubsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def}{RCC\+\_\+\+PLLInit\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em RCC PLL configuration structure definition. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_r_c_c___osc_init_type_def}{RCC\+\_\+\+Osc\+Init\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em RCC Internal/\+External Oscillator (HSE, HSI, LSE and LSI) configuration structure definition ~\newline
 \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_r_c_c___clk_init_type_def}{RCC\+\_\+\+Clk\+Init\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em RCC System, AHB and APB busses clock configuration structure definition ~\newline
 \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___r_c_c_ga2040fdf331db98e0fd887b244b7ff172}{\+\_\+\+\_\+\+GPIOA\+\_\+\+CLK\+\_\+\+ENABLE}}()~(RCC-\/$>$AHB1\+ENR $\vert$= (RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOAEN))
\begin{DoxyCompactList}\small\item\em Enable or disable the AHB1 peripheral clock. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___r_c_c_gacc636ff03a42ab4be78b6029ae80271d}\label{group___r_c_c_gacc636ff03a42ab4be78b6029ae80271d}} 
\#define {\bfseries \+\_\+\+\_\+\+GPIOB\+\_\+\+CLK\+\_\+\+ENABLE}()~(RCC-\/$>$AHB1\+ENR $\vert$= (RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOBEN))
\item 
\mbox{\Hypertarget{group___r_c_c_gad3fba7fc35bc89927c666427b251988d}\label{group___r_c_c_gad3fba7fc35bc89927c666427b251988d}} 
\#define {\bfseries \+\_\+\+\_\+\+GPIOC\+\_\+\+CLK\+\_\+\+ENABLE}()~(RCC-\/$>$AHB1\+ENR $\vert$= (RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOCEN))
\item 
\mbox{\Hypertarget{group___r_c_c_ga23fc5a09e6132a7dd82150d3c518d371}\label{group___r_c_c_ga23fc5a09e6132a7dd82150d3c518d371}} 
\#define {\bfseries \+\_\+\+\_\+\+GPIOD\+\_\+\+CLK\+\_\+\+ENABLE}()~(RCC-\/$>$AHB1\+ENR $\vert$= (RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIODEN))
\item 
\mbox{\Hypertarget{group___r_c_c_ga021e9d913be2978b10bd6087ae71db93}\label{group___r_c_c_ga021e9d913be2978b10bd6087ae71db93}} 
\#define {\bfseries \+\_\+\+\_\+\+GPIOE\+\_\+\+CLK\+\_\+\+ENABLE}()~(RCC-\/$>$AHB1\+ENR $\vert$= (RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOEEN))
\item 
\mbox{\Hypertarget{group___r_c_c_gabf6266ff53538648d34198b0513f6dc7}\label{group___r_c_c_gabf6266ff53538648d34198b0513f6dc7}} 
\#define {\bfseries \+\_\+\+\_\+\+GPIOH\+\_\+\+CLK\+\_\+\+ENABLE}()~(RCC-\/$>$AHB1\+ENR $\vert$= (RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOHEN))
\item 
\mbox{\Hypertarget{group___r_c_c_ga7aca7089a6e0c473d599e784cb2c70fd}\label{group___r_c_c_ga7aca7089a6e0c473d599e784cb2c70fd}} 
\#define {\bfseries \+\_\+\+\_\+\+CRC\+\_\+\+CLK\+\_\+\+ENABLE}()~(RCC-\/$>$AHB1\+ENR $\vert$= (RCC\+\_\+\+AHB1\+ENR\+\_\+\+CRCEN))
\item 
\mbox{\Hypertarget{group___r_c_c_gaf587a0b5b0ba5d9ac65f33e8d02eb775}\label{group___r_c_c_gaf587a0b5b0ba5d9ac65f33e8d02eb775}} 
\#define {\bfseries \+\_\+\+\_\+\+BKPSRAM\+\_\+\+CLK\+\_\+\+ENABLE}()~(RCC-\/$>$AHB1\+ENR $\vert$= (RCC\+\_\+\+AHB1\+ENR\+\_\+\+BKPSRAMEN))
\item 
\mbox{\Hypertarget{group___r_c_c_ga59a25ba1a773ba4bef255503ce98fddc}\label{group___r_c_c_ga59a25ba1a773ba4bef255503ce98fddc}} 
\#define {\bfseries \+\_\+\+\_\+\+CCMDATARAMEN\+\_\+\+CLK\+\_\+\+ENABLE}()~(RCC-\/$>$AHB1\+ENR $\vert$= (RCC\+\_\+\+AHB1\+ENR\+\_\+\+CCMDATARAMEN))
\item 
\mbox{\Hypertarget{group___r_c_c_ga4c46f3ca0f41eccb579a8695965e2ed3}\label{group___r_c_c_ga4c46f3ca0f41eccb579a8695965e2ed3}} 
\#define {\bfseries \+\_\+\+\_\+\+DMA1\+\_\+\+CLK\+\_\+\+ENABLE}()~(RCC-\/$>$AHB1\+ENR $\vert$= (RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMA1\+EN))
\item 
\mbox{\Hypertarget{group___r_c_c_gaddae614e8937d27ae8a41e3f10854189}\label{group___r_c_c_gaddae614e8937d27ae8a41e3f10854189}} 
\#define {\bfseries \+\_\+\+\_\+\+DMA2\+\_\+\+CLK\+\_\+\+ENABLE}()~(RCC-\/$>$AHB1\+ENR $\vert$= (RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMA2\+EN))
\item 
\mbox{\Hypertarget{group___r_c_c_ga55611ad5b74fd66d559094b381d7e775}\label{group___r_c_c_ga55611ad5b74fd66d559094b381d7e775}} 
\#define {\bfseries \+\_\+\+\_\+\+GPIOA\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$AHB1\+ENR \&= $\sim$(RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOAEN))
\item 
\mbox{\Hypertarget{group___r_c_c_ga5c708bc4e94a521cb6ea2f67d44e0aed}\label{group___r_c_c_ga5c708bc4e94a521cb6ea2f67d44e0aed}} 
\#define {\bfseries \+\_\+\+\_\+\+GPIOB\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$AHB1\+ENR \&= $\sim$(RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOBEN))
\item 
\mbox{\Hypertarget{group___r_c_c_gaf1b0292ea15890abc49b49e32ce32e00}\label{group___r_c_c_gaf1b0292ea15890abc49b49e32ce32e00}} 
\#define {\bfseries \+\_\+\+\_\+\+GPIOC\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$AHB1\+ENR \&= $\sim$(RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOCEN))
\item 
\mbox{\Hypertarget{group___r_c_c_gab36f7db61c220e2fc903575168703fc8}\label{group___r_c_c_gab36f7db61c220e2fc903575168703fc8}} 
\#define {\bfseries \+\_\+\+\_\+\+GPIOD\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$AHB1\+ENR \&= $\sim$(RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIODEN))
\item 
\mbox{\Hypertarget{group___r_c_c_ga901cc22049696eaf95c703dc8db1b49c}\label{group___r_c_c_ga901cc22049696eaf95c703dc8db1b49c}} 
\#define {\bfseries \+\_\+\+\_\+\+GPIOE\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$AHB1\+ENR \&= $\sim$(RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOEEN))
\item 
\mbox{\Hypertarget{group___r_c_c_ga7c800e30edc73abbedd96880e4336d9c}\label{group___r_c_c_ga7c800e30edc73abbedd96880e4336d9c}} 
\#define {\bfseries \+\_\+\+\_\+\+GPIOH\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$AHB1\+ENR \&= $\sim$(RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOHEN))
\item 
\mbox{\Hypertarget{group___r_c_c_ga9162a63a0ed92401200145efee605650}\label{group___r_c_c_ga9162a63a0ed92401200145efee605650}} 
\#define {\bfseries \+\_\+\+\_\+\+CRC\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$AHB1\+ENR \&= $\sim$(RCC\+\_\+\+AHB1\+ENR\+\_\+\+CRCEN))
\item 
\mbox{\Hypertarget{group___r_c_c_ga3ec158561c8e184846d8df13297b7da5}\label{group___r_c_c_ga3ec158561c8e184846d8df13297b7da5}} 
\#define {\bfseries \+\_\+\+\_\+\+BKPSRAM\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$AHB1\+ENR \&= $\sim$(RCC\+\_\+\+AHB1\+ENR\+\_\+\+BKPSRAMEN))
\item 
\mbox{\Hypertarget{group___r_c_c_ga2cc8413fa0f7bc14c6b70fd7b3538507}\label{group___r_c_c_ga2cc8413fa0f7bc14c6b70fd7b3538507}} 
\#define {\bfseries \+\_\+\+\_\+\+CCMDATARAMEN\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$AHB1\+ENR \&= $\sim$(RCC\+\_\+\+AHB1\+ENR\+\_\+\+CCMDATARAMEN))
\item 
\mbox{\Hypertarget{group___r_c_c_gafd35ed9c991f90a67e79392509688c32}\label{group___r_c_c_gafd35ed9c991f90a67e79392509688c32}} 
\#define {\bfseries \+\_\+\+\_\+\+DMA1\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$AHB1\+ENR \&= $\sim$(RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMA1\+EN))
\item 
\mbox{\Hypertarget{group___r_c_c_ga6a96a97e531cfa59beb60e5dfbee6cf5}\label{group___r_c_c_ga6a96a97e531cfa59beb60e5dfbee6cf5}} 
\#define {\bfseries \+\_\+\+\_\+\+DMA2\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$AHB1\+ENR \&= $\sim$(RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMA2\+EN))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ga917142dd1dd771e58ddf74254a745741}{\+\_\+\+\_\+\+USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+CLK\+\_\+\+ENABLE}}()
\begin{DoxyCompactList}\small\item\em Enable or disable the AHB2 peripheral clock. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ga3715cdb08c7e3d8a9cb7153294e11166}{\+\_\+\+\_\+\+USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+CLK\+\_\+\+DISABLE}}()
\item 
\mbox{\Hypertarget{group___r_c_c_ga31d8f80bbc17c04ea94b482ab7a918eb}\label{group___r_c_c_ga31d8f80bbc17c04ea94b482ab7a918eb}} 
\#define {\bfseries \+\_\+\+\_\+\+RNG\+\_\+\+CLK\+\_\+\+ENABLE}()~(RCC-\/$>$AHB2\+ENR $\vert$= (RCC\+\_\+\+AHB2\+ENR\+\_\+\+RNGEN))
\item 
\mbox{\Hypertarget{group___r_c_c_gacefaf7fd14f09692a0b06fb8fa413850}\label{group___r_c_c_gacefaf7fd14f09692a0b06fb8fa413850}} 
\#define {\bfseries \+\_\+\+\_\+\+RNG\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$AHB2\+ENR \&= $\sim$(RCC\+\_\+\+AHB2\+ENR\+\_\+\+RNGEN))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ga8f5db5981b04f2ef00b4d660adc7ed8f}{\+\_\+\+\_\+\+TIM2\+\_\+\+CLK\+\_\+\+ENABLE}}()~(RCC-\/$>$APB1\+ENR $\vert$= (RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM2\+EN))
\begin{DoxyCompactList}\small\item\em Enable or disable the Low Speed APB (APB1) peripheral clock. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___r_c_c_gaf89f11cded6e76fb011109fae7d051d1}\label{group___r_c_c_gaf89f11cded6e76fb011109fae7d051d1}} 
\#define {\bfseries \+\_\+\+\_\+\+TIM3\+\_\+\+CLK\+\_\+\+ENABLE}()~(RCC-\/$>$APB1\+ENR $\vert$= (RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM3\+EN))
\item 
\mbox{\Hypertarget{group___r_c_c_ga5334ce85f4c2078b09479d855150501b}\label{group___r_c_c_ga5334ce85f4c2078b09479d855150501b}} 
\#define {\bfseries \+\_\+\+\_\+\+TIM4\+\_\+\+CLK\+\_\+\+ENABLE}()~(RCC-\/$>$APB1\+ENR $\vert$= (RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM4\+EN))
\item 
\mbox{\Hypertarget{group___r_c_c_gad2485d0197a56254fc9c80570784f5fe}\label{group___r_c_c_gad2485d0197a56254fc9c80570784f5fe}} 
\#define {\bfseries \+\_\+\+\_\+\+TIM5\+\_\+\+CLK\+\_\+\+ENABLE}()~(RCC-\/$>$APB1\+ENR $\vert$= (RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM5\+EN))
\item 
\mbox{\Hypertarget{group___r_c_c_ga9cd8d0b078f967225fcececf0d4a32a8}\label{group___r_c_c_ga9cd8d0b078f967225fcececf0d4a32a8}} 
\#define {\bfseries \+\_\+\+\_\+\+WWDG\+\_\+\+CLK\+\_\+\+ENABLE}()~(RCC-\/$>$APB1\+ENR $\vert$= (RCC\+\_\+\+APB1\+ENR\+\_\+\+WWDGEN))
\item 
\mbox{\Hypertarget{group___r_c_c_ga04c0b620030538d3eec8e797d605a98c}\label{group___r_c_c_ga04c0b620030538d3eec8e797d605a98c}} 
\#define {\bfseries \+\_\+\+\_\+\+SPI2\+\_\+\+CLK\+\_\+\+ENABLE}()~(RCC-\/$>$APB1\+ENR $\vert$= (RCC\+\_\+\+APB1\+ENR\+\_\+\+SPI2\+EN))
\item 
\mbox{\Hypertarget{group___r_c_c_ga517165d0806ad5d4c47c911897a62304}\label{group___r_c_c_ga517165d0806ad5d4c47c911897a62304}} 
\#define {\bfseries \+\_\+\+\_\+\+SPI3\+\_\+\+CLK\+\_\+\+ENABLE}()~(RCC-\/$>$APB1\+ENR $\vert$= (RCC\+\_\+\+APB1\+ENR\+\_\+\+SPI3\+EN))
\item 
\mbox{\Hypertarget{group___r_c_c_ga19f09e53523f1659071354a17a72ba63}\label{group___r_c_c_ga19f09e53523f1659071354a17a72ba63}} 
\#define {\bfseries \+\_\+\+\_\+\+USART2\+\_\+\+CLK\+\_\+\+ENABLE}()~(RCC-\/$>$APB1\+ENR $\vert$= (RCC\+\_\+\+APB1\+ENR\+\_\+\+USART2\+EN))
\item 
\mbox{\Hypertarget{group___r_c_c_ga74632f4c0b984e497f4ab792acf25f88}\label{group___r_c_c_ga74632f4c0b984e497f4ab792acf25f88}} 
\#define {\bfseries \+\_\+\+\_\+\+I2\+C1\+\_\+\+CLK\+\_\+\+ENABLE}()~(RCC-\/$>$APB1\+ENR $\vert$= (RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C1\+EN))
\item 
\mbox{\Hypertarget{group___r_c_c_ga2f226d206b5826e0b659789f50d134e2}\label{group___r_c_c_ga2f226d206b5826e0b659789f50d134e2}} 
\#define {\bfseries \+\_\+\+\_\+\+I2\+C2\+\_\+\+CLK\+\_\+\+ENABLE}()~(RCC-\/$>$APB1\+ENR $\vert$= (RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C2\+EN))
\item 
\mbox{\Hypertarget{group___r_c_c_ga157549d624748e618f08d3bbc354e627}\label{group___r_c_c_ga157549d624748e618f08d3bbc354e627}} 
\#define {\bfseries \+\_\+\+\_\+\+I2\+C3\+\_\+\+CLK\+\_\+\+ENABLE}()~(RCC-\/$>$APB1\+ENR $\vert$= (RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C3\+EN))
\item 
\mbox{\Hypertarget{group___r_c_c_ga714060f6efe9614a5222dc2d9a5dbc3b}\label{group___r_c_c_ga714060f6efe9614a5222dc2d9a5dbc3b}} 
\#define {\bfseries \+\_\+\+\_\+\+PWR\+\_\+\+CLK\+\_\+\+ENABLE}()~(RCC-\/$>$APB1\+ENR $\vert$= (RCC\+\_\+\+APB1\+ENR\+\_\+\+PWREN))
\item 
\mbox{\Hypertarget{group___r_c_c_ga266c349c8d14f9c99143d0ff1c0b724a}\label{group___r_c_c_ga266c349c8d14f9c99143d0ff1c0b724a}} 
\#define {\bfseries \+\_\+\+\_\+\+TIM2\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+ENR \&= $\sim$(RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM2\+EN))
\item 
\mbox{\Hypertarget{group___r_c_c_ga7af4211a72c692cb40a07dff0433fddd}\label{group___r_c_c_ga7af4211a72c692cb40a07dff0433fddd}} 
\#define {\bfseries \+\_\+\+\_\+\+TIM3\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+ENR \&= $\sim$(RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM3\+EN))
\item 
\mbox{\Hypertarget{group___r_c_c_ga36bf3d742817031974ec68edf0c34ba0}\label{group___r_c_c_ga36bf3d742817031974ec68edf0c34ba0}} 
\#define {\bfseries \+\_\+\+\_\+\+TIM4\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+ENR \&= $\sim$(RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM4\+EN))
\item 
\mbox{\Hypertarget{group___r_c_c_gaec8181bad6fe26023e52a036620df36a}\label{group___r_c_c_gaec8181bad6fe26023e52a036620df36a}} 
\#define {\bfseries \+\_\+\+\_\+\+TIM5\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+ENR \&= $\sim$(RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM5\+EN))
\item 
\mbox{\Hypertarget{group___r_c_c_gae58a60dac1343c8e4999f800a0b12c4f}\label{group___r_c_c_gae58a60dac1343c8e4999f800a0b12c4f}} 
\#define {\bfseries \+\_\+\+\_\+\+WWDG\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+ENR \&= $\sim$(RCC\+\_\+\+APB1\+ENR\+\_\+\+WWDGEN))
\item 
\mbox{\Hypertarget{group___r_c_c_ga17055374452ff904ed238bb702f692f9}\label{group___r_c_c_ga17055374452ff904ed238bb702f692f9}} 
\#define {\bfseries \+\_\+\+\_\+\+SPI2\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+ENR \&= $\sim$(RCC\+\_\+\+APB1\+ENR\+\_\+\+SPI2\+EN))
\item 
\mbox{\Hypertarget{group___r_c_c_ga8954ef50526fc816a6d4bf82fac4128e}\label{group___r_c_c_ga8954ef50526fc816a6d4bf82fac4128e}} 
\#define {\bfseries \+\_\+\+\_\+\+SPI3\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+ENR \&= $\sim$(RCC\+\_\+\+APB1\+ENR\+\_\+\+SPI3\+EN))
\item 
\mbox{\Hypertarget{group___r_c_c_gaa063500432ebe53a8e19fb7739590dfa}\label{group___r_c_c_gaa063500432ebe53a8e19fb7739590dfa}} 
\#define {\bfseries \+\_\+\+\_\+\+USART2\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+ENR \&= $\sim$(RCC\+\_\+\+APB1\+ENR\+\_\+\+USART2\+EN))
\item 
\mbox{\Hypertarget{group___r_c_c_ga17a7ad9dc047323f759d2f9d5240e9c4}\label{group___r_c_c_ga17a7ad9dc047323f759d2f9d5240e9c4}} 
\#define {\bfseries \+\_\+\+\_\+\+I2\+C1\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+ENR \&= $\sim$(RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C1\+EN))
\item 
\mbox{\Hypertarget{group___r_c_c_gab61113a7a6ec00e33e673158edaf4a18}\label{group___r_c_c_gab61113a7a6ec00e33e673158edaf4a18}} 
\#define {\bfseries \+\_\+\+\_\+\+I2\+C2\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+ENR \&= $\sim$(RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C2\+EN))
\item 
\mbox{\Hypertarget{group___r_c_c_ga98f5c0a060e94adc150bec9471bb3f06}\label{group___r_c_c_ga98f5c0a060e94adc150bec9471bb3f06}} 
\#define {\bfseries \+\_\+\+\_\+\+I2\+C3\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+ENR \&= $\sim$(RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C3\+EN))
\item 
\mbox{\Hypertarget{group___r_c_c_ga9314358bee2d449f2aafe9725bcf06df}\label{group___r_c_c_ga9314358bee2d449f2aafe9725bcf06df}} 
\#define {\bfseries \+\_\+\+\_\+\+PWR\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+ENR \&= $\sim$(RCC\+\_\+\+APB1\+ENR\+\_\+\+PWREN))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ga71b75f0568fc4e1b0f65067a28cefd23}{\+\_\+\+\_\+\+TIM1\+\_\+\+CLK\+\_\+\+ENABLE}}()~(RCC-\/$>$APB2\+ENR $\vert$= (RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM1\+EN))
\begin{DoxyCompactList}\small\item\em Enable or disable the High Speed APB (APB2) peripheral clock. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___r_c_c_ga23de933fad121fa0034844e4c3093d1b}\label{group___r_c_c_ga23de933fad121fa0034844e4c3093d1b}} 
\#define {\bfseries \+\_\+\+\_\+\+USART1\+\_\+\+CLK\+\_\+\+ENABLE}()~(RCC-\/$>$APB2\+ENR $\vert$= (RCC\+\_\+\+APB2\+ENR\+\_\+\+USART1\+EN))
\item 
\mbox{\Hypertarget{group___r_c_c_ga1924df79b1e8acf83cf323cd2c30b454}\label{group___r_c_c_ga1924df79b1e8acf83cf323cd2c30b454}} 
\#define {\bfseries \+\_\+\+\_\+\+USART6\+\_\+\+CLK\+\_\+\+ENABLE}()~(RCC-\/$>$APB2\+ENR $\vert$= (RCC\+\_\+\+APB2\+ENR\+\_\+\+USART6\+EN))
\item 
\mbox{\Hypertarget{group___r_c_c_ga08ba0fbac7dc8f96894cefbca9af41e5}\label{group___r_c_c_ga08ba0fbac7dc8f96894cefbca9af41e5}} 
\#define {\bfseries \+\_\+\+\_\+\+ADC1\+\_\+\+CLK\+\_\+\+ENABLE}()~(RCC-\/$>$APB2\+ENR $\vert$= (RCC\+\_\+\+APB2\+ENR\+\_\+\+ADC1\+EN))
\item 
\mbox{\Hypertarget{group___r_c_c_ga5be2534c083257e000470202ff3a4d2c}\label{group___r_c_c_ga5be2534c083257e000470202ff3a4d2c}} 
\#define {\bfseries \+\_\+\+\_\+\+SDIO\+\_\+\+CLK\+\_\+\+ENABLE}()~(RCC-\/$>$APB2\+ENR $\vert$= (RCC\+\_\+\+APB2\+ENR\+\_\+\+SDIOEN))
\item 
\mbox{\Hypertarget{group___r_c_c_ga1830cf3b75c0695b3c8a0bacd4e1deb1}\label{group___r_c_c_ga1830cf3b75c0695b3c8a0bacd4e1deb1}} 
\#define {\bfseries \+\_\+\+\_\+\+SPI1\+\_\+\+CLK\+\_\+\+ENABLE}()~(RCC-\/$>$APB2\+ENR $\vert$= (RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI1\+EN))
\item 
\mbox{\Hypertarget{group___r_c_c_gacd37828a35231aa524d5417009afe784}\label{group___r_c_c_gacd37828a35231aa524d5417009afe784}} 
\#define {\bfseries \+\_\+\+\_\+\+SPI4\+\_\+\+CLK\+\_\+\+ENABLE}()~(RCC-\/$>$APB2\+ENR $\vert$= (RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI4\+EN))
\item 
\mbox{\Hypertarget{group___r_c_c_ga414ead6b8bd49ec44c127fe51b21315f}\label{group___r_c_c_ga414ead6b8bd49ec44c127fe51b21315f}} 
\#define {\bfseries \+\_\+\+\_\+\+SYSCFG\+\_\+\+CLK\+\_\+\+ENABLE}()~(RCC-\/$>$APB2\+ENR $\vert$= (RCC\+\_\+\+APB2\+ENR\+\_\+\+SYSCFGEN))
\item 
\mbox{\Hypertarget{group___r_c_c_gab61872a1928532f4ec081bc2ff2a5234}\label{group___r_c_c_gab61872a1928532f4ec081bc2ff2a5234}} 
\#define {\bfseries \+\_\+\+\_\+\+TIM9\+\_\+\+CLK\+\_\+\+ENABLE}()~(RCC-\/$>$APB2\+ENR $\vert$= (RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM9\+EN))
\item 
\mbox{\Hypertarget{group___r_c_c_ga94c3e152e1b7f9cc0d772f37e9d3cf75}\label{group___r_c_c_ga94c3e152e1b7f9cc0d772f37e9d3cf75}} 
\#define {\bfseries \+\_\+\+\_\+\+TIM10\+\_\+\+CLK\+\_\+\+ENABLE}()~(RCC-\/$>$APB2\+ENR $\vert$= (RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM10\+EN))
\item 
\mbox{\Hypertarget{group___r_c_c_ga0307a8011144e62790d931ea00ce37bc}\label{group___r_c_c_ga0307a8011144e62790d931ea00ce37bc}} 
\#define {\bfseries \+\_\+\+\_\+\+TIM11\+\_\+\+CLK\+\_\+\+ENABLE}()~(RCC-\/$>$APB2\+ENR $\vert$= (RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM11\+EN))
\item 
\mbox{\Hypertarget{group___r_c_c_ga71dc6a2953564bf3323da116cf12ee30}\label{group___r_c_c_ga71dc6a2953564bf3323da116cf12ee30}} 
\#define {\bfseries \+\_\+\+\_\+\+TIM1\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB2\+ENR \&= $\sim$(RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM1\+EN))
\item 
\mbox{\Hypertarget{group___r_c_c_ga6ae202ba0653f8193f465540df04b2ae}\label{group___r_c_c_ga6ae202ba0653f8193f465540df04b2ae}} 
\#define {\bfseries \+\_\+\+\_\+\+USART1\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB2\+ENR \&= $\sim$(RCC\+\_\+\+APB2\+ENR\+\_\+\+USART1\+EN))
\item 
\mbox{\Hypertarget{group___r_c_c_gaafb6c131d54a581656ae829ecc3a5e8f}\label{group___r_c_c_gaafb6c131d54a581656ae829ecc3a5e8f}} 
\#define {\bfseries \+\_\+\+\_\+\+USART6\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB2\+ENR \&= $\sim$(RCC\+\_\+\+APB2\+ENR\+\_\+\+USART6\+EN))
\item 
\mbox{\Hypertarget{group___r_c_c_ga173362326ecc82180b863393ee781097}\label{group___r_c_c_ga173362326ecc82180b863393ee781097}} 
\#define {\bfseries \+\_\+\+\_\+\+ADC1\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB2\+ENR \&= $\sim$(RCC\+\_\+\+APB2\+ENR\+\_\+\+ADC1\+EN))
\item 
\mbox{\Hypertarget{group___r_c_c_gabf2ea041d3587d4ac4d7945293c76313}\label{group___r_c_c_gabf2ea041d3587d4ac4d7945293c76313}} 
\#define {\bfseries \+\_\+\+\_\+\+SDIO\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB2\+ENR \&= $\sim$(RCC\+\_\+\+APB2\+ENR\+\_\+\+SDIOEN))
\item 
\mbox{\Hypertarget{group___r_c_c_gad1b7803922ad09acce9ce7fac33bb5ca}\label{group___r_c_c_gad1b7803922ad09acce9ce7fac33bb5ca}} 
\#define {\bfseries \+\_\+\+\_\+\+SPI1\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB2\+ENR \&= $\sim$(RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI1\+EN))
\item 
\mbox{\Hypertarget{group___r_c_c_ga7ade337a46de47a0951ce13c175a9c6e}\label{group___r_c_c_ga7ade337a46de47a0951ce13c175a9c6e}} 
\#define {\bfseries \+\_\+\+\_\+\+SPI4\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB2\+ENR \&= $\sim$(RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI4\+EN))
\item 
\mbox{\Hypertarget{group___r_c_c_ga565ff4c946631daa48068db67495084b}\label{group___r_c_c_ga565ff4c946631daa48068db67495084b}} 
\#define {\bfseries \+\_\+\+\_\+\+SYSCFG\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB2\+ENR \&= $\sim$(RCC\+\_\+\+APB2\+ENR\+\_\+\+SYSCFGEN))
\item 
\mbox{\Hypertarget{group___r_c_c_gaa971dfd4cb4e0a104f42eac92eec8f7e}\label{group___r_c_c_gaa971dfd4cb4e0a104f42eac92eec8f7e}} 
\#define {\bfseries \+\_\+\+\_\+\+TIM9\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB2\+ENR \&= $\sim$(RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM9\+EN))
\item 
\mbox{\Hypertarget{group___r_c_c_ga3b74f93ec123508c676396a380260dc5}\label{group___r_c_c_ga3b74f93ec123508c676396a380260dc5}} 
\#define {\bfseries \+\_\+\+\_\+\+TIM10\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB2\+ENR \&= $\sim$(RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM10\+EN))
\item 
\mbox{\Hypertarget{group___r_c_c_ga0b79e1130e9235182ef5b807e9aebbf1}\label{group___r_c_c_ga0b79e1130e9235182ef5b807e9aebbf1}} 
\#define {\bfseries \+\_\+\+\_\+\+TIM11\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB2\+ENR \&= $\sim$(RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM11\+EN))
\item 
\mbox{\Hypertarget{group___r_c_c_ga9881ec43324175a6dcb0cbaaeb249dd1}\label{group___r_c_c_ga9881ec43324175a6dcb0cbaaeb249dd1}} 
\#define {\bfseries \+\_\+\+\_\+\+AHB1\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$AHB1\+RSTR = 0x\+FFFFFFFF)
\begin{DoxyCompactList}\small\item\em Force or release AHB1 peripheral reset. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___r_c_c_gac53ac2da99c9699e97fca645af412d42}\label{group___r_c_c_gac53ac2da99c9699e97fca645af412d42}} 
\#define {\bfseries \+\_\+\+\_\+\+GPIOA\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$AHB1\+RSTR $\vert$= (RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOARST))
\item 
\mbox{\Hypertarget{group___r_c_c_gadb2f08e019eafe4872660ec908836f49}\label{group___r_c_c_gadb2f08e019eafe4872660ec908836f49}} 
\#define {\bfseries \+\_\+\+\_\+\+GPIOB\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$AHB1\+RSTR $\vert$= (RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOBRST))
\item 
\mbox{\Hypertarget{group___r_c_c_ga6dfaacc1b9a54296ba1756085179acde}\label{group___r_c_c_ga6dfaacc1b9a54296ba1756085179acde}} 
\#define {\bfseries \+\_\+\+\_\+\+GPIOC\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$AHB1\+RSTR $\vert$= (RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOCRST))
\item 
\mbox{\Hypertarget{group___r_c_c_ga9891dc6475f68029cefc5421dd0bd28d}\label{group___r_c_c_ga9891dc6475f68029cefc5421dd0bd28d}} 
\#define {\bfseries \+\_\+\+\_\+\+GPIOD\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$AHB1\+RSTR $\vert$= (RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIODRST))
\item 
\mbox{\Hypertarget{group___r_c_c_ga92e86ad28a3e2c91fee6696f27a4c142}\label{group___r_c_c_ga92e86ad28a3e2c91fee6696f27a4c142}} 
\#define {\bfseries \+\_\+\+\_\+\+GPIOE\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$AHB1\+RSTR $\vert$= (RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOERST))
\item 
\mbox{\Hypertarget{group___r_c_c_gadb8cb1d391e800bdcb08847549593345}\label{group___r_c_c_gadb8cb1d391e800bdcb08847549593345}} 
\#define {\bfseries \+\_\+\+\_\+\+GPIOH\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$AHB1\+RSTR $\vert$= (RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOHRST))
\item 
\mbox{\Hypertarget{group___r_c_c_ga124fe851e88c56a7ab4f55139a07baa5}\label{group___r_c_c_ga124fe851e88c56a7ab4f55139a07baa5}} 
\#define {\bfseries \+\_\+\+\_\+\+CRC\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$AHB1\+RSTR $\vert$= (RCC\+\_\+\+AHB1\+RSTR\+\_\+\+CRCRST))
\item 
\mbox{\Hypertarget{group___r_c_c_ga2ba211f55b3d1f98c3f2d1e2d505089d}\label{group___r_c_c_ga2ba211f55b3d1f98c3f2d1e2d505089d}} 
\#define {\bfseries \+\_\+\+\_\+\+DMA1\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$AHB1\+RSTR $\vert$= (RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMA1\+RST))
\item 
\mbox{\Hypertarget{group___r_c_c_gab48a890bba9c8b89754529f3d0962db3}\label{group___r_c_c_gab48a890bba9c8b89754529f3d0962db3}} 
\#define {\bfseries \+\_\+\+\_\+\+DMA2\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$AHB1\+RSTR $\vert$= (RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMA2\+RST))
\item 
\mbox{\Hypertarget{group___r_c_c_gaabad8090ee495aaa42b53c773cce87a8}\label{group___r_c_c_gaabad8090ee495aaa42b53c773cce87a8}} 
\#define {\bfseries \+\_\+\+\_\+\+AHB1\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$AHB1\+RSTR = 0x00)
\item 
\mbox{\Hypertarget{group___r_c_c_ga0b4dff3e72feea14def8e01978b2876e}\label{group___r_c_c_ga0b4dff3e72feea14def8e01978b2876e}} 
\#define {\bfseries \+\_\+\+\_\+\+GPIOA\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$AHB1\+RSTR \&= $\sim$(RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOARST))
\item 
\mbox{\Hypertarget{group___r_c_c_ga29fe5bce7dfa48a680176fccaa2f4194}\label{group___r_c_c_ga29fe5bce7dfa48a680176fccaa2f4194}} 
\#define {\bfseries \+\_\+\+\_\+\+GPIOB\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$AHB1\+RSTR \&= $\sim$(RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOBRST))
\item 
\mbox{\Hypertarget{group___r_c_c_ga5ad48b930be88563b75de1674d252128}\label{group___r_c_c_ga5ad48b930be88563b75de1674d252128}} 
\#define {\bfseries \+\_\+\+\_\+\+GPIOC\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$AHB1\+RSTR \&= $\sim$(RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOCRST))
\item 
\mbox{\Hypertarget{group___r_c_c_ga5f5e0bc82fe9dd4dfe9f639c18265ffb}\label{group___r_c_c_ga5f5e0bc82fe9dd4dfe9f639c18265ffb}} 
\#define {\bfseries \+\_\+\+\_\+\+GPIOD\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$AHB1\+RSTR \&= $\sim$(RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIODRST))
\item 
\mbox{\Hypertarget{group___r_c_c_gabc43b58cab01222ec85b31ce86016e0b}\label{group___r_c_c_gabc43b58cab01222ec85b31ce86016e0b}} 
\#define {\bfseries \+\_\+\+\_\+\+GPIOE\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$AHB1\+RSTR \&= $\sim$(RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOERST))
\item 
\mbox{\Hypertarget{group___r_c_c_ga05ddda526ef380c5cba3ad3e9de1e07e}\label{group___r_c_c_ga05ddda526ef380c5cba3ad3e9de1e07e}} 
\#define {\bfseries \+\_\+\+\_\+\+GPIOF\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$AHB1\+RSTR \&= $\sim$(RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOFRST))
\item 
\mbox{\Hypertarget{group___r_c_c_gafd5ceab6f78fb535adb1ab08eb6b13ef}\label{group___r_c_c_gafd5ceab6f78fb535adb1ab08eb6b13ef}} 
\#define {\bfseries \+\_\+\+\_\+\+GPIOG\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$AHB1\+RSTR \&= $\sim$(RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOGRST))
\item 
\mbox{\Hypertarget{group___r_c_c_ga9798278634f760d2710f77de921f2189}\label{group___r_c_c_ga9798278634f760d2710f77de921f2189}} 
\#define {\bfseries \+\_\+\+\_\+\+GPIOH\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$AHB1\+RSTR \&= $\sim$(RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOHRST))
\item 
\mbox{\Hypertarget{group___r_c_c_ga7db372ca67f6947a3fe6a021b2f9eab9}\label{group___r_c_c_ga7db372ca67f6947a3fe6a021b2f9eab9}} 
\#define {\bfseries \+\_\+\+\_\+\+GPIOI\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$AHB1\+RSTR \&= $\sim$(RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOIRST))
\item 
\mbox{\Hypertarget{group___r_c_c_gade11ef6b09339931584e89342e9a83bb}\label{group___r_c_c_gade11ef6b09339931584e89342e9a83bb}} 
\#define {\bfseries \+\_\+\+\_\+\+CRC\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$AHB1\+RSTR \&= $\sim$(RCC\+\_\+\+AHB1\+RSTR\+\_\+\+CRCRST))
\item 
\mbox{\Hypertarget{group___r_c_c_gaf00cb8e328b057553e7679cd5aaaf128}\label{group___r_c_c_gaf00cb8e328b057553e7679cd5aaaf128}} 
\#define {\bfseries \+\_\+\+\_\+\+DMA1\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$AHB1\+RSTR \&= $\sim$(RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMA1\+RST))
\item 
\mbox{\Hypertarget{group___r_c_c_ga37d149aee057faa095c2861551cd830b}\label{group___r_c_c_ga37d149aee057faa095c2861551cd830b}} 
\#define {\bfseries \+\_\+\+\_\+\+DMA2\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$AHB1\+RSTR \&= $\sim$(RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMA2\+RST))
\item 
\mbox{\Hypertarget{group___r_c_c_ga0050cdbcec24077abb081f9e761aa16e}\label{group___r_c_c_ga0050cdbcec24077abb081f9e761aa16e}} 
\#define {\bfseries \+\_\+\+\_\+\+AHB2\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$AHB2\+RSTR = 0x\+FFFFFFFF)
\begin{DoxyCompactList}\small\item\em Force or release AHB2 peripheral reset. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___r_c_c_gab364df15f4207f8b2201b0756485b0b6}\label{group___r_c_c_gab364df15f4207f8b2201b0756485b0b6}} 
\#define {\bfseries \+\_\+\+\_\+\+OTGFS\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$AHB2\+RSTR $\vert$= (RCC\+\_\+\+AHB2\+RSTR\+\_\+\+OTGFSRST))
\item 
\mbox{\Hypertarget{group___r_c_c_ga54203b21b72eeae7bae84ddf3b29a8a5}\label{group___r_c_c_ga54203b21b72eeae7bae84ddf3b29a8a5}} 
\#define {\bfseries \+\_\+\+\_\+\+AHB2\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$AHB2\+RSTR = 0x00)
\item 
\mbox{\Hypertarget{group___r_c_c_gaa1cea73f19055bb5d316b46db95deda8}\label{group___r_c_c_gaa1cea73f19055bb5d316b46db95deda8}} 
\#define {\bfseries \+\_\+\+\_\+\+OTGFS\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$AHB2\+RSTR \&= $\sim$(RCC\+\_\+\+AHB2\+RSTR\+\_\+\+OTGFSRST))
\item 
\mbox{\Hypertarget{group___r_c_c_ga01490030465dd1bfdfaa67ad9ef68ff6}\label{group___r_c_c_ga01490030465dd1bfdfaa67ad9ef68ff6}} 
\#define {\bfseries \+\_\+\+\_\+\+RNG\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$AHB2\+RSTR $\vert$= (RCC\+\_\+\+AHB2\+RSTR\+\_\+\+RNGRST))
\item 
\mbox{\Hypertarget{group___r_c_c_ga76ffe57bd40938dee45d008d28fd5d49}\label{group___r_c_c_ga76ffe57bd40938dee45d008d28fd5d49}} 
\#define {\bfseries \+\_\+\+\_\+\+RNG\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$AHB2\+RSTR \&= $\sim$(RCC\+\_\+\+AHB2\+RSTR\+\_\+\+RNGRST))
\item 
\mbox{\Hypertarget{group___r_c_c_gabb652fad9969cf07ca19cb44f5a6aaf2}\label{group___r_c_c_gabb652fad9969cf07ca19cb44f5a6aaf2}} 
\#define {\bfseries \+\_\+\+\_\+\+APB1\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+RSTR = 0x\+FFFFFFFF)
\begin{DoxyCompactList}\small\item\em Force or release APB1 peripheral reset. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___r_c_c_gaad8de2fd2b4824f74d224d3ed250d22f}\label{group___r_c_c_gaad8de2fd2b4824f74d224d3ed250d22f}} 
\#define {\bfseries \+\_\+\+\_\+\+TIM2\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+RSTR $\vert$= (RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM2\+RST))
\item 
\mbox{\Hypertarget{group___r_c_c_gac330e8745bc605134beb3f8b0e710343}\label{group___r_c_c_gac330e8745bc605134beb3f8b0e710343}} 
\#define {\bfseries \+\_\+\+\_\+\+TIM3\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+RSTR $\vert$= (RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM3\+RST))
\item 
\mbox{\Hypertarget{group___r_c_c_ga09d7d6edf526af037c6d98a6aaf45d3e}\label{group___r_c_c_ga09d7d6edf526af037c6d98a6aaf45d3e}} 
\#define {\bfseries \+\_\+\+\_\+\+TIM4\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+RSTR $\vert$= (RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM4\+RST))
\item 
\mbox{\Hypertarget{group___r_c_c_ga217564823b49010e8db839aaa99a1ad2}\label{group___r_c_c_ga217564823b49010e8db839aaa99a1ad2}} 
\#define {\bfseries \+\_\+\+\_\+\+TIM5\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+RSTR $\vert$= (RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM5\+RST))
\item 
\mbox{\Hypertarget{group___r_c_c_ga54aacffe47d41f02a7a60048c4378a5a}\label{group___r_c_c_ga54aacffe47d41f02a7a60048c4378a5a}} 
\#define {\bfseries \+\_\+\+\_\+\+WWDG\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+RSTR $\vert$= (RCC\+\_\+\+APB1\+RSTR\+\_\+\+WWDGRST))
\item 
\mbox{\Hypertarget{group___r_c_c_ga208b91334be948ed8dc4335ed7dad6b2}\label{group___r_c_c_ga208b91334be948ed8dc4335ed7dad6b2}} 
\#define {\bfseries \+\_\+\+\_\+\+SPI2\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+RSTR $\vert$= (RCC\+\_\+\+APB1\+RSTR\+\_\+\+SPI2\+RST))
\item 
\mbox{\Hypertarget{group___r_c_c_ga43f0cf25dd31a3d43a166a54e6ff30f3}\label{group___r_c_c_ga43f0cf25dd31a3d43a166a54e6ff30f3}} 
\#define {\bfseries \+\_\+\+\_\+\+SPI3\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+RSTR $\vert$= (RCC\+\_\+\+APB1\+RSTR\+\_\+\+SPI3\+RST))
\item 
\mbox{\Hypertarget{group___r_c_c_gab3f35d5a4ee7fd39c7172d1ef3bd689b}\label{group___r_c_c_gab3f35d5a4ee7fd39c7172d1ef3bd689b}} 
\#define {\bfseries \+\_\+\+\_\+\+USART2\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+RSTR $\vert$= (RCC\+\_\+\+APB1\+RSTR\+\_\+\+USART2\+RST))
\item 
\mbox{\Hypertarget{group___r_c_c_ga0a00c647822c285737f3d532d73a3a8c}\label{group___r_c_c_ga0a00c647822c285737f3d532d73a3a8c}} 
\#define {\bfseries \+\_\+\+\_\+\+I2\+C1\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+RSTR $\vert$= (RCC\+\_\+\+APB1\+RSTR\+\_\+\+I2\+C1\+RST))
\item 
\mbox{\Hypertarget{group___r_c_c_ga42f47a35a678fb4b04a0a13b8ea3d599}\label{group___r_c_c_ga42f47a35a678fb4b04a0a13b8ea3d599}} 
\#define {\bfseries \+\_\+\+\_\+\+I2\+C2\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+RSTR $\vert$= (RCC\+\_\+\+APB1\+RSTR\+\_\+\+I2\+C2\+RST))
\item 
\mbox{\Hypertarget{group___r_c_c_ga49db97f3c20b64a261b87fbd398fbf5b}\label{group___r_c_c_ga49db97f3c20b64a261b87fbd398fbf5b}} 
\#define {\bfseries \+\_\+\+\_\+\+I2\+C3\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+RSTR $\vert$= (RCC\+\_\+\+APB1\+RSTR\+\_\+\+I2\+C3\+RST))
\item 
\mbox{\Hypertarget{group___r_c_c_gaee2b3546a86cce1119cfb239f073b5df}\label{group___r_c_c_gaee2b3546a86cce1119cfb239f073b5df}} 
\#define {\bfseries \+\_\+\+\_\+\+PWR\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+RSTR $\vert$= (RCC\+\_\+\+APB1\+RSTR\+\_\+\+PWRRST))
\item 
\mbox{\Hypertarget{group___r_c_c_ga0f75418cb370d7be609dd272ba75b02f}\label{group___r_c_c_ga0f75418cb370d7be609dd272ba75b02f}} 
\#define {\bfseries \+\_\+\+\_\+\+APB1\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+RSTR = 0x00)
\item 
\mbox{\Hypertarget{group___r_c_c_ga2dca8996024dd53f2b0efa4352e3f1f1}\label{group___r_c_c_ga2dca8996024dd53f2b0efa4352e3f1f1}} 
\#define {\bfseries \+\_\+\+\_\+\+TIM2\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+RSTR \&= $\sim$(RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM2\+RST))
\item 
\mbox{\Hypertarget{group___r_c_c_ga697a415832a512df537f31f89347d883}\label{group___r_c_c_ga697a415832a512df537f31f89347d883}} 
\#define {\bfseries \+\_\+\+\_\+\+TIM3\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+RSTR \&= $\sim$(RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM3\+RST))
\item 
\mbox{\Hypertarget{group___r_c_c_gaed1dc0c50c5146b8387ac2e7c8184dda}\label{group___r_c_c_gaed1dc0c50c5146b8387ac2e7c8184dda}} 
\#define {\bfseries \+\_\+\+\_\+\+TIM4\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+RSTR \&= $\sim$(RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM4\+RST))
\item 
\mbox{\Hypertarget{group___r_c_c_ga66d74a61010bd19adeb2717aa434081e}\label{group___r_c_c_ga66d74a61010bd19adeb2717aa434081e}} 
\#define {\bfseries \+\_\+\+\_\+\+TIM5\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+RSTR \&= $\sim$(RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM5\+RST))
\item 
\mbox{\Hypertarget{group___r_c_c_gade639a993d2b3f3269360282889dbc62}\label{group___r_c_c_gade639a993d2b3f3269360282889dbc62}} 
\#define {\bfseries \+\_\+\+\_\+\+WWDG\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+RSTR \&= $\sim$(RCC\+\_\+\+APB1\+RSTR\+\_\+\+WWDGRST))
\item 
\mbox{\Hypertarget{group___r_c_c_ga40b0d796003dfd0b72390c21301165c6}\label{group___r_c_c_ga40b0d796003dfd0b72390c21301165c6}} 
\#define {\bfseries \+\_\+\+\_\+\+SPI2\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+RSTR \&= $\sim$(RCC\+\_\+\+APB1\+RSTR\+\_\+\+SPI2\+RST))
\item 
\mbox{\Hypertarget{group___r_c_c_ga54925e6b45182faaf10441355e070ed1}\label{group___r_c_c_ga54925e6b45182faaf10441355e070ed1}} 
\#define {\bfseries \+\_\+\+\_\+\+SPI3\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+RSTR \&= $\sim$(RCC\+\_\+\+APB1\+RSTR\+\_\+\+SPI3\+RST))
\item 
\mbox{\Hypertarget{group___r_c_c_ga5847a3269715b7252fa9a26d45fe67ac}\label{group___r_c_c_ga5847a3269715b7252fa9a26d45fe67ac}} 
\#define {\bfseries \+\_\+\+\_\+\+USART2\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+RSTR \&= $\sim$(RCC\+\_\+\+APB1\+RSTR\+\_\+\+USART2\+RST))
\item 
\mbox{\Hypertarget{group___r_c_c_ga2b01ba44daa66c18af195a9c3d6ba371}\label{group___r_c_c_ga2b01ba44daa66c18af195a9c3d6ba371}} 
\#define {\bfseries \+\_\+\+\_\+\+I2\+C1\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+RSTR \&= $\sim$(RCC\+\_\+\+APB1\+RSTR\+\_\+\+I2\+C1\+RST))
\item 
\mbox{\Hypertarget{group___r_c_c_ga12942137b1164bf3f97533451df7d4ca}\label{group___r_c_c_ga12942137b1164bf3f97533451df7d4ca}} 
\#define {\bfseries \+\_\+\+\_\+\+I2\+C2\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+RSTR \&= $\sim$(RCC\+\_\+\+APB1\+RSTR\+\_\+\+I2\+C2\+RST))
\item 
\mbox{\Hypertarget{group___r_c_c_ga10b3459b2f828e7a2adcc7480376bb1d}\label{group___r_c_c_ga10b3459b2f828e7a2adcc7480376bb1d}} 
\#define {\bfseries \+\_\+\+\_\+\+I2\+C3\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+RSTR \&= $\sim$(RCC\+\_\+\+APB1\+RSTR\+\_\+\+I2\+C3\+RST))
\item 
\mbox{\Hypertarget{group___r_c_c_ga90aca0e996a2a292addf21d7b8787ab5}\label{group___r_c_c_ga90aca0e996a2a292addf21d7b8787ab5}} 
\#define {\bfseries \+\_\+\+\_\+\+PWR\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+RSTR \&= $\sim$(RCC\+\_\+\+APB1\+RSTR\+\_\+\+PWRRST))
\item 
\mbox{\Hypertarget{group___r_c_c_gabb26fc64aa793146dbacf2c4a21fca67}\label{group___r_c_c_gabb26fc64aa793146dbacf2c4a21fca67}} 
\#define {\bfseries \+\_\+\+\_\+\+APB2\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB2\+RSTR = 0x\+FFFFFFFF)
\begin{DoxyCompactList}\small\item\em Force or release APB2 peripheral reset. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___r_c_c_ga55c8dd88c9c01fcf70a11cd760c92830}\label{group___r_c_c_ga55c8dd88c9c01fcf70a11cd760c92830}} 
\#define {\bfseries \+\_\+\+\_\+\+TIM1\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB2\+RSTR $\vert$= (RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM1\+RST))
\item 
\mbox{\Hypertarget{group___r_c_c_ga8f3ad2646ce15b193e3134bd05dab7d3}\label{group___r_c_c_ga8f3ad2646ce15b193e3134bd05dab7d3}} 
\#define {\bfseries \+\_\+\+\_\+\+USART1\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB2\+RSTR $\vert$= (RCC\+\_\+\+APB2\+RSTR\+\_\+\+USART1\+RST))
\item 
\mbox{\Hypertarget{group___r_c_c_ga93f490edface2b55c75a2350e4eb44d6}\label{group___r_c_c_ga93f490edface2b55c75a2350e4eb44d6}} 
\#define {\bfseries \+\_\+\+\_\+\+USART6\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB2\+RSTR $\vert$= (RCC\+\_\+\+APB2\+RSTR\+\_\+\+USART6\+RST))
\item 
\mbox{\Hypertarget{group___r_c_c_ga4bef1c4fffdf4444f7804c96220cdc9f}\label{group___r_c_c_ga4bef1c4fffdf4444f7804c96220cdc9f}} 
\#define {\bfseries \+\_\+\+\_\+\+ADC\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB2\+RSTR $\vert$= (RCC\+\_\+\+APB2\+RSTR\+\_\+\+ADCRST))
\item 
\mbox{\Hypertarget{group___r_c_c_ga133527fc7dc44a938818a0472a0516ce}\label{group___r_c_c_ga133527fc7dc44a938818a0472a0516ce}} 
\#define {\bfseries \+\_\+\+\_\+\+SDIO\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB2\+RSTR $\vert$= (RCC\+\_\+\+APB2\+RSTR\+\_\+\+SDIORST))
\item 
\mbox{\Hypertarget{group___r_c_c_ga743eabfff95dc66a2bd94587b8e26727}\label{group___r_c_c_ga743eabfff95dc66a2bd94587b8e26727}} 
\#define {\bfseries \+\_\+\+\_\+\+SPI1\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB2\+RSTR $\vert$= (RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI1\+RST))
\item 
\mbox{\Hypertarget{group___r_c_c_ga3dfa217f44fb5bbd9dea53e8f2f6bfb4}\label{group___r_c_c_ga3dfa217f44fb5bbd9dea53e8f2f6bfb4}} 
\#define {\bfseries \+\_\+\+\_\+\+SPI4\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB2\+RSTR $\vert$= (RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI4\+RST))
\item 
\mbox{\Hypertarget{group___r_c_c_ga3bd7c392e6c8fbb7081fcee100dea4b9}\label{group___r_c_c_ga3bd7c392e6c8fbb7081fcee100dea4b9}} 
\#define {\bfseries \+\_\+\+\_\+\+SYSCFG\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB2\+RSTR $\vert$= (RCC\+\_\+\+APB2\+RSTR\+\_\+\+SYSCFGRST))
\item 
\mbox{\Hypertarget{group___r_c_c_ga15d702f24f3386305b728fedabe1da78}\label{group___r_c_c_ga15d702f24f3386305b728fedabe1da78}} 
\#define {\bfseries \+\_\+\+\_\+\+TIM9\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB2\+RSTR $\vert$= (RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM9\+RST))
\item 
\mbox{\Hypertarget{group___r_c_c_ga3702c18cef9b427a7d84ab57a08cc14e}\label{group___r_c_c_ga3702c18cef9b427a7d84ab57a08cc14e}} 
\#define {\bfseries \+\_\+\+\_\+\+TIM10\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB2\+RSTR $\vert$= (RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM10\+RST))
\item 
\mbox{\Hypertarget{group___r_c_c_ga49713fd0d5319ab707cbeebcb067a052}\label{group___r_c_c_ga49713fd0d5319ab707cbeebcb067a052}} 
\#define {\bfseries \+\_\+\+\_\+\+TIM11\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB2\+RSTR $\vert$= (RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM11\+RST))
\item 
\mbox{\Hypertarget{group___r_c_c_gab73e1addcdd82c6c97dd843a161473af}\label{group___r_c_c_gab73e1addcdd82c6c97dd843a161473af}} 
\#define {\bfseries \+\_\+\+\_\+\+APB2\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB2\+RSTR = 0x00)
\item 
\mbox{\Hypertarget{group___r_c_c_gaf56e90e00adb71207f89669364a1d636}\label{group___r_c_c_gaf56e90e00adb71207f89669364a1d636}} 
\#define {\bfseries \+\_\+\+\_\+\+TIM1\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB2\+RSTR \&= $\sim$(RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM1\+RST))
\item 
\mbox{\Hypertarget{group___r_c_c_ga54146ad06ec6a6ad028a6a920eccab0a}\label{group___r_c_c_ga54146ad06ec6a6ad028a6a920eccab0a}} 
\#define {\bfseries \+\_\+\+\_\+\+USART1\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB2\+RSTR \&= $\sim$(RCC\+\_\+\+APB2\+RSTR\+\_\+\+USART1\+RST))
\item 
\mbox{\Hypertarget{group___r_c_c_ga78721de9d2f3a826c3e33f61582db68e}\label{group___r_c_c_ga78721de9d2f3a826c3e33f61582db68e}} 
\#define {\bfseries \+\_\+\+\_\+\+USART6\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB2\+RSTR \&= $\sim$(RCC\+\_\+\+APB2\+RSTR\+\_\+\+USART6\+RST))
\item 
\mbox{\Hypertarget{group___r_c_c_gac971ed78d4f5667813134abf2c3aad1e}\label{group___r_c_c_gac971ed78d4f5667813134abf2c3aad1e}} 
\#define {\bfseries \+\_\+\+\_\+\+ADC\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB2\+RSTR \&= $\sim$(RCC\+\_\+\+APB2\+RSTR\+\_\+\+ADCRST))
\item 
\mbox{\Hypertarget{group___r_c_c_ga5591a761c71e149b242bd63ea3c6e11e}\label{group___r_c_c_ga5591a761c71e149b242bd63ea3c6e11e}} 
\#define {\bfseries \+\_\+\+\_\+\+SDIO\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB2\+RSTR \&= $\sim$(RCC\+\_\+\+APB2\+RSTR\+\_\+\+SDIORST))
\item 
\mbox{\Hypertarget{group___r_c_c_ga39667e27dac8ef868287948bb3eee69c}\label{group___r_c_c_ga39667e27dac8ef868287948bb3eee69c}} 
\#define {\bfseries \+\_\+\+\_\+\+SPI1\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB2\+RSTR \&= $\sim$(RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI1\+RST))
\item 
\mbox{\Hypertarget{group___r_c_c_gaf689fa3217c1a05bc8dafdb94ef2a54b}\label{group___r_c_c_gaf689fa3217c1a05bc8dafdb94ef2a54b}} 
\#define {\bfseries \+\_\+\+\_\+\+SPI4\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB2\+RSTR \&= $\sim$(RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI4\+RST))
\item 
\mbox{\Hypertarget{group___r_c_c_ga661c05d88401b811f261eb0bacfd16d5}\label{group___r_c_c_ga661c05d88401b811f261eb0bacfd16d5}} 
\#define {\bfseries \+\_\+\+\_\+\+SYSCFG\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB2\+RSTR \&= $\sim$(RCC\+\_\+\+APB2\+RSTR\+\_\+\+SYSCFGRST))
\item 
\mbox{\Hypertarget{group___r_c_c_ga257a2ef198be9965132b107151bf4e33}\label{group___r_c_c_ga257a2ef198be9965132b107151bf4e33}} 
\#define {\bfseries \+\_\+\+\_\+\+TIM9\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB2\+RSTR \&= $\sim$(RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM9\+RST))
\item 
\mbox{\Hypertarget{group___r_c_c_ga03cc93fd2202a73d918d8862e6e87e20}\label{group___r_c_c_ga03cc93fd2202a73d918d8862e6e87e20}} 
\#define {\bfseries \+\_\+\+\_\+\+TIM10\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB2\+RSTR \&= $\sim$(RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM10\+RST))
\item 
\mbox{\Hypertarget{group___r_c_c_ga6044bf8fb42af4b6acf9e493bd7e4d4e}\label{group___r_c_c_ga6044bf8fb42af4b6acf9e493bd7e4d4e}} 
\#define {\bfseries \+\_\+\+\_\+\+TIM11\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB2\+RSTR \&= $\sim$(RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM11\+RST))
\item 
\mbox{\Hypertarget{group___r_c_c_gab59d50182719ef961f835a6c6ce264f9}\label{group___r_c_c_gab59d50182719ef961f835a6c6ce264f9}} 
\#define {\bfseries \+\_\+\+\_\+\+AHB3\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$AHB3\+RSTR = 0x\+FFFFFFFF)
\begin{DoxyCompactList}\small\item\em Force or release AHB3 peripheral reset. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___r_c_c_ga5b1c71f85ca7613534f32ba88165911b}\label{group___r_c_c_ga5b1c71f85ca7613534f32ba88165911b}} 
\#define {\bfseries \+\_\+\+\_\+\+AHB3\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$AHB3\+RSTR = 0x00)
\item 
\#define \mbox{\hyperlink{group___r_c_c_gaa7226f2a8e6177a8460c6cff095b47cc}{\+\_\+\+\_\+\+GPIOA\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(RCC-\/$>$AHB1\+LPENR $\vert$= (RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOALPEN))
\begin{DoxyCompactList}\small\item\em Enable or disable the AHB1 peripheral clock during Low Power (Sleep) mode. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___r_c_c_gaddac75812cf5ea634dd2de0cc80ad34b}\label{group___r_c_c_gaddac75812cf5ea634dd2de0cc80ad34b}} 
\#define {\bfseries \+\_\+\+\_\+\+GPIOB\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$AHB1\+LPENR $\vert$= (RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOBLPEN))
\item 
\mbox{\Hypertarget{group___r_c_c_gaa62c22199cb0521b7d7f961d28fe6f04}\label{group___r_c_c_gaa62c22199cb0521b7d7f961d28fe6f04}} 
\#define {\bfseries \+\_\+\+\_\+\+GPIOC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$AHB1\+LPENR $\vert$= (RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOCLPEN))
\item 
\mbox{\Hypertarget{group___r_c_c_gad6a88fbdf3d630c0d56a25c539866867}\label{group___r_c_c_gad6a88fbdf3d630c0d56a25c539866867}} 
\#define {\bfseries \+\_\+\+\_\+\+GPIOD\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$AHB1\+LPENR $\vert$= (RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIODLPEN))
\item 
\mbox{\Hypertarget{group___r_c_c_ga7066fe84b8654671253a4708f202eb08}\label{group___r_c_c_ga7066fe84b8654671253a4708f202eb08}} 
\#define {\bfseries \+\_\+\+\_\+\+GPIOE\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$AHB1\+LPENR $\vert$= (RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOELPEN))
\item 
\mbox{\Hypertarget{group___r_c_c_ga16afe20eafd431e50cab3f234792af21}\label{group___r_c_c_ga16afe20eafd431e50cab3f234792af21}} 
\#define {\bfseries \+\_\+\+\_\+\+GPIOH\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$AHB1\+LPENR $\vert$= (RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOHLPEN))
\item 
\mbox{\Hypertarget{group___r_c_c_ga9786479c06b3b804e5a9546adac5c748}\label{group___r_c_c_ga9786479c06b3b804e5a9546adac5c748}} 
\#define {\bfseries \+\_\+\+\_\+\+CRC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$AHB1\+LPENR $\vert$= (RCC\+\_\+\+AHB1\+LPENR\+\_\+\+CRCLPEN))
\item 
\mbox{\Hypertarget{group___r_c_c_ga1782b13d16e9b6847b777600c1c77c0a}\label{group___r_c_c_ga1782b13d16e9b6847b777600c1c77c0a}} 
\#define {\bfseries \+\_\+\+\_\+\+FLITF\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$AHB1\+LPENR $\vert$= (RCC\+\_\+\+AHB1\+LPENR\+\_\+\+FLITFLPEN))
\item 
\mbox{\Hypertarget{group___r_c_c_ga8cdec2efea63f36ec8e71e7ffc57aa13}\label{group___r_c_c_ga8cdec2efea63f36ec8e71e7ffc57aa13}} 
\#define {\bfseries \+\_\+\+\_\+\+SRAM1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$AHB1\+LPENR $\vert$= (RCC\+\_\+\+AHB1\+LPENR\+\_\+\+SRAM1\+LPEN))
\item 
\mbox{\Hypertarget{group___r_c_c_ga40a9bb119be63079973af2d0ee49c54c}\label{group___r_c_c_ga40a9bb119be63079973af2d0ee49c54c}} 
\#define {\bfseries \+\_\+\+\_\+\+BKPSRAM\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$AHB1\+LPENR $\vert$= (RCC\+\_\+\+AHB1\+LPENR\+\_\+\+BKPSRAMLPEN))
\item 
\mbox{\Hypertarget{group___r_c_c_gad959b0a4eb5b87d460791a6de8a78513}\label{group___r_c_c_gad959b0a4eb5b87d460791a6de8a78513}} 
\#define {\bfseries \+\_\+\+\_\+\+DMA1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$AHB1\+LPENR $\vert$= (RCC\+\_\+\+AHB1\+LPENR\+\_\+\+DMA1\+LPEN))
\item 
\mbox{\Hypertarget{group___r_c_c_ga8b28751d68bc4ac8c19ff7adb045c5cf}\label{group___r_c_c_ga8b28751d68bc4ac8c19ff7adb045c5cf}} 
\#define {\bfseries \+\_\+\+\_\+\+DMA2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$AHB1\+LPENR $\vert$= (RCC\+\_\+\+AHB1\+LPENR\+\_\+\+DMA2\+LPEN))
\item 
\mbox{\Hypertarget{group___r_c_c_gaeea189ec5f1a9f0979625df1e49bda6c}\label{group___r_c_c_gaeea189ec5f1a9f0979625df1e49bda6c}} 
\#define {\bfseries \+\_\+\+\_\+\+GPIOA\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$AHB1\+LPENR \&= $\sim$(RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOALPEN))
\item 
\mbox{\Hypertarget{group___r_c_c_ga18823dc3f6df380f212fc23918ab0240}\label{group___r_c_c_ga18823dc3f6df380f212fc23918ab0240}} 
\#define {\bfseries \+\_\+\+\_\+\+GPIOB\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$AHB1\+LPENR \&= $\sim$(RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOBLPEN))
\item 
\mbox{\Hypertarget{group___r_c_c_gaed7435b49fb5c0ddb588789c054162ef}\label{group___r_c_c_gaed7435b49fb5c0ddb588789c054162ef}} 
\#define {\bfseries \+\_\+\+\_\+\+GPIOC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$AHB1\+LPENR \&= $\sim$(RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOCLPEN))
\item 
\mbox{\Hypertarget{group___r_c_c_gac71706b87112aa43c0364e15a9f5e202}\label{group___r_c_c_gac71706b87112aa43c0364e15a9f5e202}} 
\#define {\bfseries \+\_\+\+\_\+\+GPIOD\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$AHB1\+LPENR \&= $\sim$(RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIODLPEN))
\item 
\mbox{\Hypertarget{group___r_c_c_ga0a424e44132bdbcc1b730a7d18743d21}\label{group___r_c_c_ga0a424e44132bdbcc1b730a7d18743d21}} 
\#define {\bfseries \+\_\+\+\_\+\+GPIOE\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$AHB1\+LPENR \&= $\sim$(RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOELPEN))
\item 
\mbox{\Hypertarget{group___r_c_c_gaa73a317183b0a920c843b61b5be79e9b}\label{group___r_c_c_gaa73a317183b0a920c843b61b5be79e9b}} 
\#define {\bfseries \+\_\+\+\_\+\+GPIOH\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$AHB1\+LPENR \&= $\sim$(RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOHLPEN))
\item 
\mbox{\Hypertarget{group___r_c_c_ga70bd35a7b8044dbe33bd452b81915bb0}\label{group___r_c_c_ga70bd35a7b8044dbe33bd452b81915bb0}} 
\#define {\bfseries \+\_\+\+\_\+\+CRC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$AHB1\+LPENR \&= $\sim$(RCC\+\_\+\+AHB1\+LPENR\+\_\+\+CRCLPEN))
\item 
\mbox{\Hypertarget{group___r_c_c_gae8b30c33c17f97ed9e2cd3af0afe3f05}\label{group___r_c_c_gae8b30c33c17f97ed9e2cd3af0afe3f05}} 
\#define {\bfseries \+\_\+\+\_\+\+FLITF\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$AHB1\+LPENR \&= $\sim$(RCC\+\_\+\+AHB1\+LPENR\+\_\+\+FLITFLPEN))
\item 
\mbox{\Hypertarget{group___r_c_c_gab25e70788162dcb332746d5f5d4069c2}\label{group___r_c_c_gab25e70788162dcb332746d5f5d4069c2}} 
\#define {\bfseries \+\_\+\+\_\+\+SRAM1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$AHB1\+LPENR \&= $\sim$(RCC\+\_\+\+AHB1\+LPENR\+\_\+\+SRAM1\+LPEN))
\item 
\mbox{\Hypertarget{group___r_c_c_ga6af87fcf2b6b47b20cc841e83fc6f679}\label{group___r_c_c_ga6af87fcf2b6b47b20cc841e83fc6f679}} 
\#define {\bfseries \+\_\+\+\_\+\+BKPSRAM\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$AHB1\+LPENR \&= $\sim$(RCC\+\_\+\+AHB1\+LPENR\+\_\+\+BKPSRAMLPEN))
\item 
\mbox{\Hypertarget{group___r_c_c_gad2c3c514f62e1bdba0a39a4f45af547a}\label{group___r_c_c_gad2c3c514f62e1bdba0a39a4f45af547a}} 
\#define {\bfseries \+\_\+\+\_\+\+DMA1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$AHB1\+LPENR \&= $\sim$(RCC\+\_\+\+AHB1\+LPENR\+\_\+\+DMA1\+LPEN))
\item 
\mbox{\Hypertarget{group___r_c_c_ga5d4ff6ec2c3b08843399671a47f7f174}\label{group___r_c_c_ga5d4ff6ec2c3b08843399671a47f7f174}} 
\#define {\bfseries \+\_\+\+\_\+\+DMA2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$AHB1\+LPENR \&= $\sim$(RCC\+\_\+\+AHB1\+LPENR\+\_\+\+DMA2\+LPEN))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ga4dc17e29b5959769b8e6d17886a68d67}{\+\_\+\+\_\+\+OTGFS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(RCC-\/$>$AHB2\+LPENR $\vert$= (RCC\+\_\+\+AHB2\+LPENR\+\_\+\+OTGFSLPEN))
\begin{DoxyCompactList}\small\item\em Enable or disable the AHB2 peripheral clock during Low Power (Sleep) mode. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___r_c_c_gab375d6bc75c84eb01343bd489d64e23e}\label{group___r_c_c_gab375d6bc75c84eb01343bd489d64e23e}} 
\#define {\bfseries \+\_\+\+\_\+\+OTGFS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$AHB2\+LPENR \&= $\sim$(RCC\+\_\+\+AHB2\+LPENR\+\_\+\+OTGFSLPEN))
\item 
\mbox{\Hypertarget{group___r_c_c_gab9e3d522bcdab6795d398420fe10db58}\label{group___r_c_c_gab9e3d522bcdab6795d398420fe10db58}} 
\#define {\bfseries \+\_\+\+\_\+\+RNG\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$AHB2\+LPENR $\vert$= (RCC\+\_\+\+AHB2\+LPENR\+\_\+\+RNGLPEN))
\item 
\mbox{\Hypertarget{group___r_c_c_gadb97a270a28093bef336d154df7b5584}\label{group___r_c_c_gadb97a270a28093bef336d154df7b5584}} 
\#define {\bfseries \+\_\+\+\_\+\+RNG\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$AHB2\+LPENR \&= $\sim$(RCC\+\_\+\+AHB2\+LPENR\+\_\+\+RNGLPEN))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ga548dab344e5f4f733f10f621d5021258}{\+\_\+\+\_\+\+TIM2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(RCC-\/$>$APB1\+LPENR $\vert$= (RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM2\+LPEN))
\begin{DoxyCompactList}\small\item\em Enable or disable the APB1 peripheral clock during Low Power (Sleep) mode. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___r_c_c_ga7f85684d6cf2aef3f12d2e5e7c582242}\label{group___r_c_c_ga7f85684d6cf2aef3f12d2e5e7c582242}} 
\#define {\bfseries \+\_\+\+\_\+\+TIM3\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB1\+LPENR $\vert$= (RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM3\+LPEN))
\item 
\mbox{\Hypertarget{group___r_c_c_gad10a7e0ff283f479ec97e92df3ac3246}\label{group___r_c_c_gad10a7e0ff283f479ec97e92df3ac3246}} 
\#define {\bfseries \+\_\+\+\_\+\+TIM4\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB1\+LPENR $\vert$= (RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM4\+LPEN))
\item 
\mbox{\Hypertarget{group___r_c_c_gab046cfcec27d864839b82b3273f2c5f4}\label{group___r_c_c_gab046cfcec27d864839b82b3273f2c5f4}} 
\#define {\bfseries \+\_\+\+\_\+\+TIM5\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB1\+LPENR $\vert$= (RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM5\+LPEN))
\item 
\mbox{\Hypertarget{group___r_c_c_gaa30175f1c20623be727bb9882fd7875c}\label{group___r_c_c_gaa30175f1c20623be727bb9882fd7875c}} 
\#define {\bfseries \+\_\+\+\_\+\+WWDG\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB1\+LPENR $\vert$= (RCC\+\_\+\+APB1\+LPENR\+\_\+\+WWDGLPEN))
\item 
\mbox{\Hypertarget{group___r_c_c_ga27596c991eb89307897f15356573ae4d}\label{group___r_c_c_ga27596c991eb89307897f15356573ae4d}} 
\#define {\bfseries \+\_\+\+\_\+\+SPI2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB1\+LPENR $\vert$= (RCC\+\_\+\+APB1\+LPENR\+\_\+\+SPI2\+LPEN))
\item 
\mbox{\Hypertarget{group___r_c_c_gadee1f49891390ad1a7bfe05437ed3921}\label{group___r_c_c_gadee1f49891390ad1a7bfe05437ed3921}} 
\#define {\bfseries \+\_\+\+\_\+\+SPI3\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB1\+LPENR $\vert$= (RCC\+\_\+\+APB1\+LPENR\+\_\+\+SPI3\+LPEN))
\item 
\mbox{\Hypertarget{group___r_c_c_gafc176ced9204a2e8fa7f3c60dbe2bd2d}\label{group___r_c_c_gafc176ced9204a2e8fa7f3c60dbe2bd2d}} 
\#define {\bfseries \+\_\+\+\_\+\+USART2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB1\+LPENR $\vert$= (RCC\+\_\+\+APB1\+LPENR\+\_\+\+USART2\+LPEN))
\item 
\mbox{\Hypertarget{group___r_c_c_ga3e8c1f2f1710b3d9ac6c1ff47b8216f5}\label{group___r_c_c_ga3e8c1f2f1710b3d9ac6c1ff47b8216f5}} 
\#define {\bfseries \+\_\+\+\_\+\+I2\+C1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB1\+LPENR $\vert$= (RCC\+\_\+\+APB1\+LPENR\+\_\+\+I2\+C1\+LPEN))
\item 
\mbox{\Hypertarget{group___r_c_c_gadd03bd6614d2e69221c7fb6208f57959}\label{group___r_c_c_gadd03bd6614d2e69221c7fb6208f57959}} 
\#define {\bfseries \+\_\+\+\_\+\+I2\+C2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB1\+LPENR $\vert$= (RCC\+\_\+\+APB1\+LPENR\+\_\+\+I2\+C2\+LPEN))
\item 
\mbox{\Hypertarget{group___r_c_c_gad36192d065b8ee42ea1495bcfb13a18f}\label{group___r_c_c_gad36192d065b8ee42ea1495bcfb13a18f}} 
\#define {\bfseries \+\_\+\+\_\+\+I2\+C3\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB1\+LPENR $\vert$= (RCC\+\_\+\+APB1\+LPENR\+\_\+\+I2\+C3\+LPEN))
\item 
\mbox{\Hypertarget{group___r_c_c_ga18304dbd75bc6ca98a3be9834ea3a193}\label{group___r_c_c_ga18304dbd75bc6ca98a3be9834ea3a193}} 
\#define {\bfseries \+\_\+\+\_\+\+PWR\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB1\+LPENR $\vert$= (RCC\+\_\+\+APB1\+LPENR\+\_\+\+PWRLPEN))
\item 
\mbox{\Hypertarget{group___r_c_c_gac7d45f3a4232045971840c447f798db4}\label{group___r_c_c_gac7d45f3a4232045971840c447f798db4}} 
\#define {\bfseries \+\_\+\+\_\+\+TIM2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+LPENR \&= $\sim$(RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM2\+LPEN))
\item 
\mbox{\Hypertarget{group___r_c_c_ga653238770c676e8027096821356c76f1}\label{group___r_c_c_ga653238770c676e8027096821356c76f1}} 
\#define {\bfseries \+\_\+\+\_\+\+TIM3\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+LPENR \&= $\sim$(RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM3\+LPEN))
\item 
\mbox{\Hypertarget{group___r_c_c_gac56d691bb8f24caf34748e8fbe08246d}\label{group___r_c_c_gac56d691bb8f24caf34748e8fbe08246d}} 
\#define {\bfseries \+\_\+\+\_\+\+TIM4\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+LPENR \&= $\sim$(RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM4\+LPEN))
\item 
\mbox{\Hypertarget{group___r_c_c_ga4eed5759a6ca6c5b35cd3b2bb0e614dc}\label{group___r_c_c_ga4eed5759a6ca6c5b35cd3b2bb0e614dc}} 
\#define {\bfseries \+\_\+\+\_\+\+TIM5\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+LPENR \&= $\sim$(RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM5\+LPEN))
\item 
\mbox{\Hypertarget{group___r_c_c_gab690663b0d7bb91887d7655496f76d68}\label{group___r_c_c_gab690663b0d7bb91887d7655496f76d68}} 
\#define {\bfseries \+\_\+\+\_\+\+WWDG\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+LPENR \&= $\sim$(RCC\+\_\+\+APB1\+LPENR\+\_\+\+WWDGLPEN))
\item 
\mbox{\Hypertarget{group___r_c_c_ga9d0cdfebe340524ec980e03b1ebef2b1}\label{group___r_c_c_ga9d0cdfebe340524ec980e03b1ebef2b1}} 
\#define {\bfseries \+\_\+\+\_\+\+SPI2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+LPENR \&= $\sim$(RCC\+\_\+\+APB1\+LPENR\+\_\+\+SPI2\+LPEN))
\item 
\mbox{\Hypertarget{group___r_c_c_ga3e54973a1320c9c9ce4e4b74144eff86}\label{group___r_c_c_ga3e54973a1320c9c9ce4e4b74144eff86}} 
\#define {\bfseries \+\_\+\+\_\+\+SPI3\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+LPENR \&= $\sim$(RCC\+\_\+\+APB1\+LPENR\+\_\+\+SPI3\+LPEN))
\item 
\mbox{\Hypertarget{group___r_c_c_gab13b1b90717b63339001bde799676d98}\label{group___r_c_c_gab13b1b90717b63339001bde799676d98}} 
\#define {\bfseries \+\_\+\+\_\+\+USART2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+LPENR \&= $\sim$(RCC\+\_\+\+APB1\+LPENR\+\_\+\+USART2\+LPEN))
\item 
\mbox{\Hypertarget{group___r_c_c_gaffef2534d1d74d7cf39c9466ebad7c33}\label{group___r_c_c_gaffef2534d1d74d7cf39c9466ebad7c33}} 
\#define {\bfseries \+\_\+\+\_\+\+I2\+C1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+LPENR \&= $\sim$(RCC\+\_\+\+APB1\+LPENR\+\_\+\+I2\+C1\+LPEN))
\item 
\mbox{\Hypertarget{group___r_c_c_gaf9fe7357c252303be97424e03775a16c}\label{group___r_c_c_gaf9fe7357c252303be97424e03775a16c}} 
\#define {\bfseries \+\_\+\+\_\+\+I2\+C2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+LPENR \&= $\sim$(RCC\+\_\+\+APB1\+LPENR\+\_\+\+I2\+C2\+LPEN))
\item 
\mbox{\Hypertarget{group___r_c_c_gac1ecee01b504868a5cf77a534776ebd8}\label{group___r_c_c_gac1ecee01b504868a5cf77a534776ebd8}} 
\#define {\bfseries \+\_\+\+\_\+\+I2\+C3\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+LPENR \&= $\sim$(RCC\+\_\+\+APB1\+LPENR\+\_\+\+I2\+C3\+LPEN))
\item 
\mbox{\Hypertarget{group___r_c_c_gabfa76560ea9d20285f94ca36111d5048}\label{group___r_c_c_gabfa76560ea9d20285f94ca36111d5048}} 
\#define {\bfseries \+\_\+\+\_\+\+PWR\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+LPENR \&= $\sim$(RCC\+\_\+\+APB1\+LPENR\+\_\+\+PWRLPEN))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ga76d17335ea9ac85aaff8dda26f182fe0}{\+\_\+\+\_\+\+TIM1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(RCC-\/$>$APB2\+LPENR $\vert$= (RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM1\+LPEN))
\begin{DoxyCompactList}\small\item\em Enable or disable the APB2 peripheral clock during Low Power (Sleep) mode. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___r_c_c_ga7595f248296f06dc9d49d243c3b649f6}\label{group___r_c_c_ga7595f248296f06dc9d49d243c3b649f6}} 
\#define {\bfseries \+\_\+\+\_\+\+USART1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB2\+LPENR $\vert$= (RCC\+\_\+\+APB2\+LPENR\+\_\+\+USART1\+LPEN))
\item 
\mbox{\Hypertarget{group___r_c_c_ga264f39462886db77a245e0f4b1b778c5}\label{group___r_c_c_ga264f39462886db77a245e0f4b1b778c5}} 
\#define {\bfseries \+\_\+\+\_\+\+USART6\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB2\+LPENR $\vert$= (RCC\+\_\+\+APB2\+LPENR\+\_\+\+USART6\+LPEN))
\item 
\mbox{\Hypertarget{group___r_c_c_ga80a6e9a53ed4cf8af2fd1129f49d99f2}\label{group___r_c_c_ga80a6e9a53ed4cf8af2fd1129f49d99f2}} 
\#define {\bfseries \+\_\+\+\_\+\+ADC1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB2\+LPENR $\vert$= (RCC\+\_\+\+APB2\+LPENR\+\_\+\+ADC1\+LPEN))
\item 
\mbox{\Hypertarget{group___r_c_c_gab3e98834e7b122676fb29cf0f38bad56}\label{group___r_c_c_gab3e98834e7b122676fb29cf0f38bad56}} 
\#define {\bfseries \+\_\+\+\_\+\+SDIO\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB2\+LPENR $\vert$= (RCC\+\_\+\+APB2\+LPENR\+\_\+\+SDIOLPEN))
\item 
\mbox{\Hypertarget{group___r_c_c_ga22b1be31f1972d6d3089e8faa1372fa3}\label{group___r_c_c_ga22b1be31f1972d6d3089e8faa1372fa3}} 
\#define {\bfseries \+\_\+\+\_\+\+SPI1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB2\+LPENR $\vert$= (RCC\+\_\+\+APB2\+LPENR\+\_\+\+SPI1\+LPEN))
\item 
\mbox{\Hypertarget{group___r_c_c_gae67f09b35ee272b465fa1c40c02a89e4}\label{group___r_c_c_gae67f09b35ee272b465fa1c40c02a89e4}} 
\#define {\bfseries \+\_\+\+\_\+\+SPI4\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB2\+LPENR $\vert$= (RCC\+\_\+\+APB2\+LPENR\+\_\+\+SPI4\+LPEN))
\item 
\mbox{\Hypertarget{group___r_c_c_ga9440005e90146348c9172c379963df62}\label{group___r_c_c_ga9440005e90146348c9172c379963df62}} 
\#define {\bfseries \+\_\+\+\_\+\+SYSCFG\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB2\+LPENR $\vert$= (RCC\+\_\+\+APB2\+LPENR\+\_\+\+SYSCFGLPEN))
\item 
\mbox{\Hypertarget{group___r_c_c_ga0d42f306cafde9841d9eb66e62c4ea80}\label{group___r_c_c_ga0d42f306cafde9841d9eb66e62c4ea80}} 
\#define {\bfseries \+\_\+\+\_\+\+TIM9\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB2\+LPENR $\vert$= (RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM9\+LPEN))
\item 
\mbox{\Hypertarget{group___r_c_c_ga704b70541b0dd37cbeed2a7871460baf}\label{group___r_c_c_ga704b70541b0dd37cbeed2a7871460baf}} 
\#define {\bfseries \+\_\+\+\_\+\+TIM10\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB2\+LPENR $\vert$= (RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM10\+LPEN))
\item 
\mbox{\Hypertarget{group___r_c_c_gad75162b5c0b0c62ddc3c6e1509c9804f}\label{group___r_c_c_gad75162b5c0b0c62ddc3c6e1509c9804f}} 
\#define {\bfseries \+\_\+\+\_\+\+TIM11\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB2\+LPENR $\vert$= (RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM11\+LPEN))
\item 
\mbox{\Hypertarget{group___r_c_c_ga9a07c5151bef57bfa0478ff31c7437fe}\label{group___r_c_c_ga9a07c5151bef57bfa0478ff31c7437fe}} 
\#define {\bfseries \+\_\+\+\_\+\+TIM1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB2\+LPENR \&= $\sim$(RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM1\+LPEN))
\item 
\mbox{\Hypertarget{group___r_c_c_ga1df637fa137457830dcc1311040d8a36}\label{group___r_c_c_ga1df637fa137457830dcc1311040d8a36}} 
\#define {\bfseries \+\_\+\+\_\+\+USART1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB2\+LPENR \&= $\sim$(RCC\+\_\+\+APB2\+LPENR\+\_\+\+USART1\+LPEN))
\item 
\mbox{\Hypertarget{group___r_c_c_ga919f39ed1442d29dd7c07f9557102c0d}\label{group___r_c_c_ga919f39ed1442d29dd7c07f9557102c0d}} 
\#define {\bfseries \+\_\+\+\_\+\+USART6\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB2\+LPENR \&= $\sim$(RCC\+\_\+\+APB2\+LPENR\+\_\+\+USART6\+LPEN))
\item 
\mbox{\Hypertarget{group___r_c_c_ga2743a40f0b1712a06947c2f368435429}\label{group___r_c_c_ga2743a40f0b1712a06947c2f368435429}} 
\#define {\bfseries \+\_\+\+\_\+\+ADC1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB2\+LPENR \&= $\sim$(RCC\+\_\+\+APB2\+LPENR\+\_\+\+ADC1\+LPEN))
\item 
\mbox{\Hypertarget{group___r_c_c_gab6fd793faa7cb2f28b96405a16b46833}\label{group___r_c_c_gab6fd793faa7cb2f28b96405a16b46833}} 
\#define {\bfseries \+\_\+\+\_\+\+SDIO\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB2\+LPENR \&= $\sim$(RCC\+\_\+\+APB2\+LPENR\+\_\+\+SDIOLPEN))
\item 
\mbox{\Hypertarget{group___r_c_c_ga448614eb6e006bffe6a77dba07e7fbae}\label{group___r_c_c_ga448614eb6e006bffe6a77dba07e7fbae}} 
\#define {\bfseries \+\_\+\+\_\+\+SPI1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB2\+LPENR \&= $\sim$(RCC\+\_\+\+APB2\+LPENR\+\_\+\+SPI1\+LPEN))
\item 
\mbox{\Hypertarget{group___r_c_c_gae19bd55db06570fb4106952d5de3fe6c}\label{group___r_c_c_gae19bd55db06570fb4106952d5de3fe6c}} 
\#define {\bfseries \+\_\+\+\_\+\+SPI4\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB2\+LPENR \&= $\sim$(RCC\+\_\+\+APB2\+LPENR\+\_\+\+SPI4\+LPEN))
\item 
\mbox{\Hypertarget{group___r_c_c_ga2c47a6b111062192d81460dc0dfa49c9}\label{group___r_c_c_ga2c47a6b111062192d81460dc0dfa49c9}} 
\#define {\bfseries \+\_\+\+\_\+\+SYSCFG\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB2\+LPENR \&= $\sim$(RCC\+\_\+\+APB2\+LPENR\+\_\+\+SYSCFGLPEN))
\item 
\mbox{\Hypertarget{group___r_c_c_gadb054752a802576d532d502bbbb5d6e1}\label{group___r_c_c_gadb054752a802576d532d502bbbb5d6e1}} 
\#define {\bfseries \+\_\+\+\_\+\+TIM9\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB2\+LPENR \&= $\sim$(RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM9\+LPEN))
\item 
\mbox{\Hypertarget{group___r_c_c_ga6408109c422cd730ae7efdc72d62101f}\label{group___r_c_c_ga6408109c422cd730ae7efdc72d62101f}} 
\#define {\bfseries \+\_\+\+\_\+\+TIM10\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB2\+LPENR \&= $\sim$(RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM10\+LPEN))
\item 
\mbox{\Hypertarget{group___r_c_c_ga83664173583e23c386ae49f7fcba6939}\label{group___r_c_c_ga83664173583e23c386ae49f7fcba6939}} 
\#define {\bfseries \+\_\+\+\_\+\+TIM11\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB2\+LPENR \&= $\sim$(RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM11\+LPEN))
\item 
\#define \mbox{\hyperlink{group___r_c_c_gaab944f562b53fc74bcc0e4958388fd42}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+HSI\+\_\+\+ENABLE}}()~($\ast$(\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t $\ast$) CR\+\_\+\+HSION\+\_\+\+BB = ENABLE)
\begin{DoxyCompactList}\small\item\em Macros to enable or disable the Internal High Speed oscillator (HSI). \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___r_c_c_ga0c0dc8bc0ef58703782f45b4e487c031}\label{group___r_c_c_ga0c0dc8bc0ef58703782f45b4e487c031}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+HSI\+\_\+\+DISABLE}()~($\ast$(\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t $\ast$) CR\+\_\+\+HSION\+\_\+\+BB = DISABLE)
\item 
\#define \mbox{\hyperlink{group___r_c_c_ga7bccced288554b8598110b465701fad0}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+HSI\+\_\+\+CALIBRATIONVALUE\+\_\+\+ADJUST}}(\+\_\+\+\_\+\+HSICalibration\+Value\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Macro to adjust the Internal High Speed oscillator (HSI) calibration value. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ga560de8b8991db4a296de878a7a8aa58b}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LSI\+\_\+\+ENABLE}}()~($\ast$(\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t $\ast$) CSR\+\_\+\+LSION\+\_\+\+BB = ENABLE)
\begin{DoxyCompactList}\small\item\em Macros to enable or disable the Internal Low Speed oscillator (LSI). \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___r_c_c_ga4f96095bb4acda60b7f66d5d927da181}\label{group___r_c_c_ga4f96095bb4acda60b7f66d5d927da181}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LSI\+\_\+\+DISABLE}()~($\ast$(\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t $\ast$) CSR\+\_\+\+LSION\+\_\+\+BB = DISABLE)
\item 
\#define \mbox{\hyperlink{group___r_c_c_gaa3d98648399f15d02645ef84f6ca8e4b}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+HSE\+\_\+\+CONFIG}}(\+\_\+\+\_\+\+STATE\+\_\+\+\_\+)~($\ast$(\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t $\ast$) CR\+\_\+\+BYTE2\+\_\+\+ADDRESS = (\+\_\+\+\_\+\+STATE\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Macro to configure the External High Speed oscillator (HSE). \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ga6b2b48f429e347c1c9c469122c64798b}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LSE\+\_\+\+CONFIG}}(\+\_\+\+\_\+\+STATE\+\_\+\+\_\+)~($\ast$(\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t $\ast$) BDCR\+\_\+\+BYTE0\+\_\+\+ADDRESS = (\+\_\+\+\_\+\+STATE\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Macro to configure the External Low Speed oscillator (LSE). \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_gab7cc36427c31da645a0e38e181f8ce0f}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RTC\+\_\+\+ENABLE}}()~($\ast$(\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t $\ast$) BDCR\+\_\+\+RTCEN\+\_\+\+BB = ENABLE)
\begin{DoxyCompactList}\small\item\em Macros to enable or disable the the RTC clock. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___r_c_c_gaab5eeb81fc9f0c8d4450069f7a751855}\label{group___r_c_c_gaab5eeb81fc9f0c8d4450069f7a751855}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RTC\+\_\+\+DISABLE}()~($\ast$(\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t $\ast$) BDCR\+\_\+\+RTCEN\+\_\+\+BB = DISABLE)
\item 
\#define \mbox{\hyperlink{group___r_c_c_ga7e10e306e7d9f3cd59d30dcb2c9cf61d}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RTC\+\_\+\+CLKPRESCALER}}(\+\_\+\+\_\+\+RTCCLKSource\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Macros to configure the RTC clock (RTCCLK). \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ga2b1e5349631886f29040d7a31c002718}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RTC\+\_\+\+CONFIG}}(\+\_\+\+\_\+\+RTCCLKSource\+\_\+\+\_\+)
\item 
\#define \mbox{\hyperlink{group___r_c_c_ga3bf7da608ff985873ca8e248fb1dc4f0}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+BACKUPRESET\+\_\+\+FORCE}}()~($\ast$(\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t $\ast$) BDCR\+\_\+\+BDRST\+\_\+\+BB = ENABLE)
\begin{DoxyCompactList}\small\item\em Macros to force or release the Backup domain reset. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___r_c_c_ga14f32622c65f4ae239ba8cb00d510321}\label{group___r_c_c_ga14f32622c65f4ae239ba8cb00d510321}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+BACKUPRESET\+\_\+\+RELEASE}()~($\ast$(\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t $\ast$) BDCR\+\_\+\+BDRST\+\_\+\+BB = DISABLE)
\item 
\#define \mbox{\hyperlink{group___r_c_c_gaaf196a2df41b0bcbc32745c2b218e696}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PLL\+\_\+\+ENABLE}}()~($\ast$(\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t $\ast$) CR\+\_\+\+PLLON\+\_\+\+BB = ENABLE)
\begin{DoxyCompactList}\small\item\em Macros to enable or disable the main PLL. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___r_c_c_ga718a6afcb1492cc2796be78445a7d5ab}\label{group___r_c_c_ga718a6afcb1492cc2796be78445a7d5ab}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PLL\+\_\+\+DISABLE}()~($\ast$(\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t $\ast$) CR\+\_\+\+PLLON\+\_\+\+BB = DISABLE)
\item 
\#define \mbox{\hyperlink{group___r_c_c_ga56d9ad48b28e7aa4ad3aadca5b4fd431}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PLL\+\_\+\+CONFIG}}(\+\_\+\+\_\+\+RCC\+\_\+\+PLLSource\+\_\+\+\_\+,  \+\_\+\+\_\+\+PLLM\+\_\+\+\_\+,  \+\_\+\+\_\+\+PLLN\+\_\+\+\_\+,  \+\_\+\+\_\+\+PLLP\+\_\+\+\_\+,  \+\_\+\+\_\+\+PLLQ\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Macro to configure the main PLL clock source, multiplication and division factors. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ga8b7e67b887e421a22722e527e734890f}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+SCLK}}(\+\_\+\+\_\+\+SOURCE\+\_\+\+\_\+)~($\ast$(\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t $\ast$) CFGR\+\_\+\+I2\+SSRC\+\_\+\+BB = (\+\_\+\+\_\+\+SOURCE\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Macro to configure the I2S clock source (I2\+SCLK). \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ga397893a952906f8caa8579a56c3a17a6}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PLLI2\+S\+\_\+\+ENABLE}}()~($\ast$(\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t $\ast$) CR\+\_\+\+PLLI2\+SON\+\_\+\+BB = ENABLE)
\begin{DoxyCompactList}\small\item\em Macros to enable or disable the PLLI2S. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___r_c_c_ga44da2cd20aaa56a79141f6142dfb6942}\label{group___r_c_c_ga44da2cd20aaa56a79141f6142dfb6942}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PLLI2\+S\+\_\+\+DISABLE}()~($\ast$(\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t $\ast$) CR\+\_\+\+PLLI2\+SON\+\_\+\+BB = DISABLE)
\item 
\#define \mbox{\hyperlink{group___r_c_c_ga5a2fa2687b621f6eda72457d09715298}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PLLI2\+S\+\_\+\+CONFIG}}(\+\_\+\+\_\+\+PLLI2\+SN\+\_\+\+\_\+,  \+\_\+\+\_\+\+PLLI2\+SR\+\_\+\+\_\+)~(RCC-\/$>$PLLI2\+SCFGR = ((\+\_\+\+\_\+\+PLLI2\+SN\+\_\+\+\_\+) $<$$<$ POSITION\+\_\+\+VAL(RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SN)) $\vert$ ((\+\_\+\+\_\+\+PLLI2\+SR\+\_\+\+\_\+) $<$$<$ POSITION\+\_\+\+VAL(RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SR)))
\begin{DoxyCompactList}\small\item\em Macro to configure the PLLI2S clock multiplication and division factors . \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_gac99c2453d9e77c8b457acc0210e754c2}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+SYSCLK\+\_\+\+SOURCE}}()~((uint32\+\_\+t)(RCC-\/$>$CFGR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15bf2269500dc97e137315f44aa015c9}{RCC\+\_\+\+CFGR\+\_\+\+SWS}}))
\begin{DoxyCompactList}\small\item\em Macro to get the clock source used as system clock. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ga3ea1390f8124e2b3b8d53e95541d6e53}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+PLL\+\_\+\+OSCSOURCE}}()~((uint32\+\_\+t)(RCC-\/$>$PLLCFGR \& RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC))
\begin{DoxyCompactList}\small\item\em Macro to get the oscillator used as PLL clock source. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ga180fb20a37b31a6e4f7e59213a6c0405}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ENABLE\+\_\+\+IT}}(\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)~($\ast$(\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t $\ast$) CIR\+\_\+\+BYTE1\+\_\+\+ADDRESS $\vert$= (\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Enable RCC interrupt (Perform Byte access to RCC\+\_\+\+CIR\mbox{[}14\+:8\mbox{]} bits to enable the selected interrupts). \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_gafc4df8cd4df0a529d11f18bf1f7e9f50}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DISABLE\+\_\+\+IT}}(\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)~($\ast$(\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t $\ast$) CIR\+\_\+\+BYTE1\+\_\+\+ADDRESS \&= $\sim$(\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Disable RCC interrupt (Perform Byte access to RCC\+\_\+\+CIR\mbox{[}14\+:8\mbox{]} bits to disable the selected interrupts). \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ga9d8ab157f58045b8daf8136bee54f139}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CLEAR\+\_\+\+IT}}(\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)~($\ast$(\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t $\ast$) CIR\+\_\+\+BYTE2\+\_\+\+ADDRESS = (\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Clear the RCC\textquotesingle{}s interrupt pending bits (Perform Byte access to RCC\+\_\+\+CIR\mbox{[}23\+:16\mbox{]} bits to clear the selected interrupt pending bits. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ga134af980b892f362c05ae21922cd828d}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+IT}}(\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)~((RCC-\/$>$CIR \& (\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)) == (\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Check the RCC\textquotesingle{}s interrupt has occurred or not. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___r_c_c_gaf28c11b36035ef1e27883ff7ee2c46b0}\label{group___r_c_c_gaf28c11b36035ef1e27883ff7ee2c46b0}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CLEAR\+\_\+\+RESET\+\_\+\+FLAGS}()~(RCC-\/$>$CSR $\vert$= RCC\+\_\+\+CSR\+\_\+\+RMVF)
\begin{DoxyCompactList}\small\item\em Set RMVF bit to clear the reset flags\+: RCC\+\_\+\+FLAG\+\_\+\+PINRST, RCC\+\_\+\+FLAG\+\_\+\+PORRST, RCC\+\_\+\+FLAG\+\_\+\+SFTRST, RCC\+\_\+\+FLAG\+\_\+\+IWDGRST, RCC\+\_\+\+FLAG\+\_\+\+WWDGRST and RCC\+\_\+\+FLAG\+\_\+\+LPWRRST. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ga80017c6bf8a5c6f53a1a21bb8db93a82}{RCC\+\_\+\+FLAG\+\_\+\+MASK}}~((uint8\+\_\+t)0x1F)
\begin{DoxyCompactList}\small\item\em Check RCC flag is set or not. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___r_c_c_gae2d7d461630562bf2a2ddb31b1f96449}\label{group___r_c_c_gae2d7d461630562bf2a2ddb31b1f96449}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+FLAG}(\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)~(((((((\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+) $>$$>$ 5) == 1)? RCC-\/$>$CR \+:((((\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+) $>$$>$ 5) == 2) ? RCC-\/$>$BDCR \+:((((\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+) $>$$>$ 5) == 3)? RCC-\/$>$CSR \+:RCC-\/$>$CIR))) \& ((uint32\+\_\+t)1 $<$$<$ ((\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+) \& \mbox{\hyperlink{group___r_c_c_ga80017c6bf8a5c6f53a1a21bb8db93a82}{RCC\+\_\+\+FLAG\+\_\+\+MASK}})))!= 0)? 1 \+: 0)
\item 
\mbox{\Hypertarget{group___r_c_c_gaee325be46063d454148a63babc9f9cd4}\label{group___r_c_c_gaee325be46063d454148a63babc9f9cd4}} 
\#define {\bfseries \+\_\+\+\_\+\+RCC\+\_\+\+PLLSRC}()~((RCC-\/$>$PLLCFGR \& RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC) $>$$>$ POSITION\+\_\+\+VAL(RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC))
\end{DoxyCompactItemize}
\doxysubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___r_c_c_ga6b82cafd84a33caa126523b3d288f14b}\label{group___r_c_c_ga6b82cafd84a33caa126523b3d288f14b}} 
void {\bfseries HAL\+\_\+\+RCC\+\_\+\+De\+Init} (void)
\item 
\mbox{\Hypertarget{group___r_c_c_ga9c504088722e03830df6caad932ad06b}\label{group___r_c_c_ga9c504088722e03830df6caad932ad06b}} 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+RCC\+\_\+\+Osc\+Config} (\mbox{\hyperlink{struct_r_c_c___osc_init_type_def}{RCC\+\_\+\+Osc\+Init\+Type\+Def}} $\ast$RCC\+\_\+\+Osc\+Init\+Struct)
\item 
\mbox{\Hypertarget{group___r_c_c_gad0a4b5c7459219fafc15f3f867563ef3}\label{group___r_c_c_gad0a4b5c7459219fafc15f3f867563ef3}} 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+RCC\+\_\+\+Clock\+Config} (\mbox{\hyperlink{struct_r_c_c___clk_init_type_def}{RCC\+\_\+\+Clk\+Init\+Type\+Def}} $\ast$RCC\+\_\+\+Clk\+Init\+Struct, uint32\+\_\+t FLatency)
\item 
\mbox{\Hypertarget{group___r_c_c_ga9de46b9c4ecdb1a5e34136b051a6132c}\label{group___r_c_c_ga9de46b9c4ecdb1a5e34136b051a6132c}} 
void {\bfseries HAL\+\_\+\+RCC\+\_\+\+MCOConfig} (uint32\+\_\+t RCC\+\_\+\+MCOx, uint32\+\_\+t RCC\+\_\+\+MCOSource, uint32\+\_\+t RCC\+\_\+\+MCODiv)
\item 
\mbox{\Hypertarget{group___r_c_c_gaa0f440ce71c18e95b12b2044cc044bea}\label{group___r_c_c_gaa0f440ce71c18e95b12b2044cc044bea}} 
void {\bfseries HAL\+\_\+\+RCC\+\_\+\+Enable\+CSS} (void)
\item 
\mbox{\Hypertarget{group___r_c_c_gac2f9cf8f56fd7b22c62ddf32aa5ee3fb}\label{group___r_c_c_gac2f9cf8f56fd7b22c62ddf32aa5ee3fb}} 
void {\bfseries HAL\+\_\+\+RCC\+\_\+\+Disable\+CSS} (void)
\item 
\mbox{\Hypertarget{group___r_c_c_ga887cafe88b21a059061b077a1e3fa7d8}\label{group___r_c_c_ga887cafe88b21a059061b077a1e3fa7d8}} 
uint32\+\_\+t {\bfseries HAL\+\_\+\+RCC\+\_\+\+Get\+Sys\+Clock\+Freq} (void)
\item 
\mbox{\Hypertarget{group___r_c_c_ga38d6c5c7a5d8758849912c9aa0a2156d}\label{group___r_c_c_ga38d6c5c7a5d8758849912c9aa0a2156d}} 
uint32\+\_\+t {\bfseries HAL\+\_\+\+RCC\+\_\+\+Get\+HCLKFreq} (void)
\item 
\mbox{\Hypertarget{group___r_c_c_gab3042d8ac5703ac696cabf0ee461c599}\label{group___r_c_c_gab3042d8ac5703ac696cabf0ee461c599}} 
uint32\+\_\+t {\bfseries HAL\+\_\+\+RCC\+\_\+\+Get\+PCLK1\+Freq} (void)
\item 
\mbox{\Hypertarget{group___r_c_c_gabbd5f8933a5ee05e4b3384e33026aca1}\label{group___r_c_c_gabbd5f8933a5ee05e4b3384e33026aca1}} 
uint32\+\_\+t {\bfseries HAL\+\_\+\+RCC\+\_\+\+Get\+PCLK2\+Freq} (void)
\item 
\mbox{\Hypertarget{group___r_c_c_gae2f9413fc447c2d7d6af3a8669c77b36}\label{group___r_c_c_gae2f9413fc447c2d7d6af3a8669c77b36}} 
void {\bfseries HAL\+\_\+\+RCC\+\_\+\+Get\+Osc\+Config} (\mbox{\hyperlink{struct_r_c_c___osc_init_type_def}{RCC\+\_\+\+Osc\+Init\+Type\+Def}} $\ast$RCC\+\_\+\+Osc\+Init\+Struct)
\item 
\mbox{\Hypertarget{group___r_c_c_gabc95375dfca279d88b9ded9d063d2323}\label{group___r_c_c_gabc95375dfca279d88b9ded9d063d2323}} 
void {\bfseries HAL\+\_\+\+RCC\+\_\+\+Get\+Clock\+Config} (\mbox{\hyperlink{struct_r_c_c___clk_init_type_def}{RCC\+\_\+\+Clk\+Init\+Type\+Def}} $\ast$RCC\+\_\+\+Clk\+Init\+Struct, uint32\+\_\+t $\ast$p\+FLatency)
\item 
\mbox{\Hypertarget{group___r_c_c_ga0c124cf403362750513cae7fb6e6b195}\label{group___r_c_c_ga0c124cf403362750513cae7fb6e6b195}} 
void {\bfseries HAL\+\_\+\+RCC\+\_\+\+NMI\+\_\+\+IRQHandler} (void)
\item 
\mbox{\Hypertarget{group___r_c_c_gaa6a4bfea38a4d69462d2f1ef8204596d}\label{group___r_c_c_gaa6a4bfea38a4d69462d2f1ef8204596d}} 
void {\bfseries HAL\+\_\+\+RCC\+\_\+\+CCSCallback} (void)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___r_c_c_ga2040fdf331db98e0fd887b244b7ff172}\label{group___r_c_c_ga2040fdf331db98e0fd887b244b7ff172}} 
\index{RCC@{RCC}!\_\_GPIOA\_CLK\_ENABLE@{\_\_GPIOA\_CLK\_ENABLE}}
\index{\_\_GPIOA\_CLK\_ENABLE@{\_\_GPIOA\_CLK\_ENABLE}!RCC@{RCC}}
\doxysubsubsection{\texorpdfstring{\_\_GPIOA\_CLK\_ENABLE}{\_\_GPIOA\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+GPIOA\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(RCC-\/$>$AHB1\+ENR $\vert$= (RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOAEN))}



Enable or disable the AHB1 peripheral clock. 

\begin{DoxyNote}{Note}
After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. ~\newline
 
\end{DoxyNote}
\mbox{\Hypertarget{group___r_c_c_gaa7226f2a8e6177a8460c6cff095b47cc}\label{group___r_c_c_gaa7226f2a8e6177a8460c6cff095b47cc}} 
\index{RCC@{RCC}!\_\_GPIOA\_CLK\_SLEEP\_ENABLE@{\_\_GPIOA\_CLK\_SLEEP\_ENABLE}}
\index{\_\_GPIOA\_CLK\_SLEEP\_ENABLE@{\_\_GPIOA\_CLK\_SLEEP\_ENABLE}!RCC@{RCC}}
\doxysubsubsection{\texorpdfstring{\_\_GPIOA\_CLK\_SLEEP\_ENABLE}{\_\_GPIOA\_CLK\_SLEEP\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+GPIOA\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(RCC-\/$>$AHB1\+LPENR $\vert$= (RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOALPEN))}



Enable or disable the AHB1 peripheral clock during Low Power (Sleep) mode. 

\begin{DoxyNote}{Note}
Peripheral clock gating in SLEEP mode can be used to further reduce power consumption. 

After wakeup from SLEEP mode, the peripheral clock is enabled again. 

By default, all peripheral clocks are enabled during SLEEP mode. 
\end{DoxyNote}
\mbox{\Hypertarget{group___r_c_c_ga3bf7da608ff985873ca8e248fb1dc4f0}\label{group___r_c_c_ga3bf7da608ff985873ca8e248fb1dc4f0}} 
\index{RCC@{RCC}!\_\_HAL\_RCC\_BACKUPRESET\_FORCE@{\_\_HAL\_RCC\_BACKUPRESET\_FORCE}}
\index{\_\_HAL\_RCC\_BACKUPRESET\_FORCE@{\_\_HAL\_RCC\_BACKUPRESET\_FORCE}!RCC@{RCC}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_BACKUPRESET\_FORCE}{\_\_HAL\_RCC\_BACKUPRESET\_FORCE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+BACKUPRESET\+\_\+\+FORCE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~($\ast$(\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t $\ast$) BDCR\+\_\+\+BDRST\+\_\+\+BB = ENABLE)}



Macros to force or release the Backup domain reset. 

\begin{DoxyNote}{Note}
This function resets the RTC peripheral (including the backup registers) and the RTC clock source selection in RCC\+\_\+\+CSR register. 

The BKPSRAM is not affected by this reset. ~\newline
 
\end{DoxyNote}
\mbox{\Hypertarget{group___r_c_c_ga9d8ab157f58045b8daf8136bee54f139}\label{group___r_c_c_ga9d8ab157f58045b8daf8136bee54f139}} 
\index{RCC@{RCC}!\_\_HAL\_RCC\_CLEAR\_IT@{\_\_HAL\_RCC\_CLEAR\_IT}}
\index{\_\_HAL\_RCC\_CLEAR\_IT@{\_\_HAL\_RCC\_CLEAR\_IT}!RCC@{RCC}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_CLEAR\_IT}{\_\_HAL\_RCC\_CLEAR\_IT}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CLEAR\+\_\+\+IT(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+ }\end{DoxyParamCaption})~($\ast$(\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t $\ast$) CIR\+\_\+\+BYTE2\+\_\+\+ADDRESS = (\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+))}



Clear the RCC\textquotesingle{}s interrupt pending bits (Perform Byte access to RCC\+\_\+\+CIR\mbox{[}23\+:16\mbox{]} bits to clear the selected interrupt pending bits. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+} & specifies the interrupt pending bit to clear. This parameter can be any combination of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+IT\+\_\+\+LSIRDY\+: LSI ready interrupt. \item RCC\+\_\+\+IT\+\_\+\+LSERDY\+: LSE ready interrupt. \item RCC\+\_\+\+IT\+\_\+\+HSIRDY\+: HSI ready interrupt. \item RCC\+\_\+\+IT\+\_\+\+HSERDY\+: HSE ready interrupt. \item RCC\+\_\+\+IT\+\_\+\+PLLRDY\+: Main PLL ready interrupt. \item RCC\+\_\+\+IT\+\_\+\+PLLI2\+SRDY\+: PLLI2S ready interrupt. ~\newline
 \item RCC\+\_\+\+IT\+\_\+\+CSS\+: Clock Security System interrupt \end{DoxyItemize}
\\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{group___r_c_c_gafc4df8cd4df0a529d11f18bf1f7e9f50}\label{group___r_c_c_gafc4df8cd4df0a529d11f18bf1f7e9f50}} 
\index{RCC@{RCC}!\_\_HAL\_RCC\_DISABLE\_IT@{\_\_HAL\_RCC\_DISABLE\_IT}}
\index{\_\_HAL\_RCC\_DISABLE\_IT@{\_\_HAL\_RCC\_DISABLE\_IT}!RCC@{RCC}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_DISABLE\_IT}{\_\_HAL\_RCC\_DISABLE\_IT}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DISABLE\+\_\+\+IT(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+ }\end{DoxyParamCaption})~($\ast$(\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t $\ast$) CIR\+\_\+\+BYTE1\+\_\+\+ADDRESS \&= $\sim$(\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+))}



Disable RCC interrupt (Perform Byte access to RCC\+\_\+\+CIR\mbox{[}14\+:8\mbox{]} bits to disable the selected interrupts). 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+} & specifies the RCC interrupt sources to be disabled. This parameter can be any combination of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+IT\+\_\+\+LSIRDY\+: LSI ready interrupt. \item RCC\+\_\+\+IT\+\_\+\+LSERDY\+: LSE ready interrupt. \item RCC\+\_\+\+IT\+\_\+\+HSIRDY\+: HSI ready interrupt. \item RCC\+\_\+\+IT\+\_\+\+HSERDY\+: HSE ready interrupt. \item RCC\+\_\+\+IT\+\_\+\+PLLRDY\+: Main PLL ready interrupt. \item RCC\+\_\+\+IT\+\_\+\+PLLI2\+SRDY\+: PLLI2S ready interrupt. \end{DoxyItemize}
\\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{group___r_c_c_ga180fb20a37b31a6e4f7e59213a6c0405}\label{group___r_c_c_ga180fb20a37b31a6e4f7e59213a6c0405}} 
\index{RCC@{RCC}!\_\_HAL\_RCC\_ENABLE\_IT@{\_\_HAL\_RCC\_ENABLE\_IT}}
\index{\_\_HAL\_RCC\_ENABLE\_IT@{\_\_HAL\_RCC\_ENABLE\_IT}!RCC@{RCC}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_ENABLE\_IT}{\_\_HAL\_RCC\_ENABLE\_IT}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ENABLE\+\_\+\+IT(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+ }\end{DoxyParamCaption})~($\ast$(\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t $\ast$) CIR\+\_\+\+BYTE1\+\_\+\+ADDRESS $\vert$= (\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+))}



Enable RCC interrupt (Perform Byte access to RCC\+\_\+\+CIR\mbox{[}14\+:8\mbox{]} bits to enable the selected interrupts). 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+} & specifies the RCC interrupt sources to be enabled. This parameter can be any combination of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+IT\+\_\+\+LSIRDY\+: LSI ready interrupt. \item RCC\+\_\+\+IT\+\_\+\+LSERDY\+: LSE ready interrupt. \item RCC\+\_\+\+IT\+\_\+\+HSIRDY\+: HSI ready interrupt. \item RCC\+\_\+\+IT\+\_\+\+HSERDY\+: HSE ready interrupt. \item RCC\+\_\+\+IT\+\_\+\+PLLRDY\+: Main PLL ready interrupt. \item RCC\+\_\+\+IT\+\_\+\+PLLI2\+SRDY\+: PLLI2S ready interrupt. \end{DoxyItemize}
\\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{group___r_c_c_ga134af980b892f362c05ae21922cd828d}\label{group___r_c_c_ga134af980b892f362c05ae21922cd828d}} 
\index{RCC@{RCC}!\_\_HAL\_RCC\_GET\_IT@{\_\_HAL\_RCC\_GET\_IT}}
\index{\_\_HAL\_RCC\_GET\_IT@{\_\_HAL\_RCC\_GET\_IT}!RCC@{RCC}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GET\_IT}{\_\_HAL\_RCC\_GET\_IT}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+IT(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+ }\end{DoxyParamCaption})~((RCC-\/$>$CIR \& (\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)) == (\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+))}



Check the RCC\textquotesingle{}s interrupt has occurred or not. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+} & specifies the RCC interrupt source to check. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+IT\+\_\+\+LSIRDY\+: LSI ready interrupt. \item RCC\+\_\+\+IT\+\_\+\+LSERDY\+: LSE ready interrupt. \item RCC\+\_\+\+IT\+\_\+\+HSIRDY\+: HSI ready interrupt. \item RCC\+\_\+\+IT\+\_\+\+HSERDY\+: HSE ready interrupt. \item RCC\+\_\+\+IT\+\_\+\+PLLRDY\+: Main PLL ready interrupt. \item RCC\+\_\+\+IT\+\_\+\+PLLI2\+SRDY\+: PLLI2S ready interrupt. \item RCC\+\_\+\+IT\+\_\+\+CSS\+: Clock Security System interrupt \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em The} & new state of {\bfseries{INTERRUPT}} (TRUE or FALSE). \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group___r_c_c_ga3ea1390f8124e2b3b8d53e95541d6e53}\label{group___r_c_c_ga3ea1390f8124e2b3b8d53e95541d6e53}} 
\index{RCC@{RCC}!\_\_HAL\_RCC\_GET\_PLL\_OSCSOURCE@{\_\_HAL\_RCC\_GET\_PLL\_OSCSOURCE}}
\index{\_\_HAL\_RCC\_GET\_PLL\_OSCSOURCE@{\_\_HAL\_RCC\_GET\_PLL\_OSCSOURCE}!RCC@{RCC}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GET\_PLL\_OSCSOURCE}{\_\_HAL\_RCC\_GET\_PLL\_OSCSOURCE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+PLL\+\_\+\+OSCSOURCE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((uint32\+\_\+t)(RCC-\/$>$PLLCFGR \& RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC))}



Macro to get the oscillator used as PLL clock source. 


\begin{DoxyRetVals}{Return values}
{\em The} & oscillator used as PLL clock source. The returned value can be one of the following\+:
\begin{DoxyItemize}
\item RCC\+\_\+\+PLLSOURCE\+\_\+\+HSI\+: HSI oscillator is used as PLL clock source.
\item RCC\+\_\+\+PLLSOURCE\+\_\+\+HSE\+: HSE oscillator is used as PLL clock source. 
\end{DoxyItemize}\\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group___r_c_c_gac99c2453d9e77c8b457acc0210e754c2}\label{group___r_c_c_gac99c2453d9e77c8b457acc0210e754c2}} 
\index{RCC@{RCC}!\_\_HAL\_RCC\_GET\_SYSCLK\_SOURCE@{\_\_HAL\_RCC\_GET\_SYSCLK\_SOURCE}}
\index{\_\_HAL\_RCC\_GET\_SYSCLK\_SOURCE@{\_\_HAL\_RCC\_GET\_SYSCLK\_SOURCE}!RCC@{RCC}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GET\_SYSCLK\_SOURCE}{\_\_HAL\_RCC\_GET\_SYSCLK\_SOURCE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+SYSCLK\+\_\+\+SOURCE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((uint32\+\_\+t)(RCC-\/$>$CFGR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15bf2269500dc97e137315f44aa015c9}{RCC\+\_\+\+CFGR\+\_\+\+SWS}}))}



Macro to get the clock source used as system clock. 


\begin{DoxyRetVals}{Return values}
{\em The} & clock source used as system clock. The returned value can be one of the following\+:
\begin{DoxyItemize}
\item RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+HSI\+: HSI used as system clock.
\item RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+HSE\+: HSE used as system clock.
\item RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+PLL\+: PLL used as system clock. 
\end{DoxyItemize}\\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group___r_c_c_gaa3d98648399f15d02645ef84f6ca8e4b}\label{group___r_c_c_gaa3d98648399f15d02645ef84f6ca8e4b}} 
\index{RCC@{RCC}!\_\_HAL\_RCC\_HSE\_CONFIG@{\_\_HAL\_RCC\_HSE\_CONFIG}}
\index{\_\_HAL\_RCC\_HSE\_CONFIG@{\_\_HAL\_RCC\_HSE\_CONFIG}!RCC@{RCC}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_HSE\_CONFIG}{\_\_HAL\_RCC\_HSE\_CONFIG}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+HSE\+\_\+\+CONFIG(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+STATE\+\_\+\+\_\+ }\end{DoxyParamCaption})~($\ast$(\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t $\ast$) CR\+\_\+\+BYTE2\+\_\+\+ADDRESS = (\+\_\+\+\_\+\+STATE\+\_\+\+\_\+))}



Macro to configure the External High Speed oscillator (HSE). 

\begin{DoxyNote}{Note}
After enabling the HSE (RCC\+\_\+\+HSE\+\_\+\+ON or RCC\+\_\+\+HSE\+\_\+\+Bypass), the application software should wait on HSERDY flag to be set indicating that HSE clock is stable and can be used to clock the PLL and/or system clock. 

HSE state can not be changed if it is used directly or through the PLL as system clock. In this case, you have to select another source of the system clock then change the HSE state (ex. disable it). 

The HSE is stopped by hardware when entering STOP and STANDBY modes. ~\newline
 

This function reset the CSSON bit, so if the clock security system(\+CSS) was previously enabled you have to enable it again after calling this function. ~\newline
 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+STATE\+\_\+\+\_\+} & specifies the new state of the HSE. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+HSE\+\_\+\+OFF\+: turn OFF the HSE oscillator, HSERDY flag goes low after 6 HSE oscillator clock cycles. \item RCC\+\_\+\+HSE\+\_\+\+ON\+: turn ON the HSE oscillator. \item RCC\+\_\+\+HSE\+\_\+\+BYPASS\+: HSE oscillator bypassed with external clock. \end{DoxyItemize}
\\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{group___r_c_c_ga7bccced288554b8598110b465701fad0}\label{group___r_c_c_ga7bccced288554b8598110b465701fad0}} 
\index{RCC@{RCC}!\_\_HAL\_RCC\_HSI\_CALIBRATIONVALUE\_ADJUST@{\_\_HAL\_RCC\_HSI\_CALIBRATIONVALUE\_ADJUST}}
\index{\_\_HAL\_RCC\_HSI\_CALIBRATIONVALUE\_ADJUST@{\_\_HAL\_RCC\_HSI\_CALIBRATIONVALUE\_ADJUST}!RCC@{RCC}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_HSI\_CALIBRATIONVALUE\_ADJUST}{\_\_HAL\_RCC\_HSI\_CALIBRATIONVALUE\_ADJUST}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+HSI\+\_\+\+CALIBRATIONVALUE\+\_\+\+ADJUST(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+HSICalibration\+Value\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        (MODIFY\_REG(RCC-\/>CR,\(\backslash\)}
\DoxyCodeLine{        RCC\_CR\_HSITRIM, (uint32\_t)(\_\_HSICalibrationValue\_\_) << POSITION\_VAL(RCC\_CR\_HSITRIM)))}

\end{DoxyCode}


Macro to adjust the Internal High Speed oscillator (HSI) calibration value. 

\begin{DoxyNote}{Note}
The calibration is used to compensate for the variations in voltage and temperature that influence the frequency of the internal HSI RC. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+HSICalibration\+Value\+\_\+\+\_\+} & specifies the calibration trimming value. This parameter must be a number between 0 and 0x1F. \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{group___r_c_c_gaab944f562b53fc74bcc0e4958388fd42}\label{group___r_c_c_gaab944f562b53fc74bcc0e4958388fd42}} 
\index{RCC@{RCC}!\_\_HAL\_RCC\_HSI\_ENABLE@{\_\_HAL\_RCC\_HSI\_ENABLE}}
\index{\_\_HAL\_RCC\_HSI\_ENABLE@{\_\_HAL\_RCC\_HSI\_ENABLE}!RCC@{RCC}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_HSI\_ENABLE}{\_\_HAL\_RCC\_HSI\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+HSI\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~($\ast$(\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t $\ast$) CR\+\_\+\+HSION\+\_\+\+BB = ENABLE)}



Macros to enable or disable the Internal High Speed oscillator (HSI). 

\begin{DoxyNote}{Note}
The HSI is stopped by hardware when entering STOP and STANDBY modes. It is used (enabled by hardware) as system clock source after startup from Reset, wakeup from STOP and STANDBY mode, or in case of failure of the HSE used directly or indirectly as system clock (if the Clock Security System CSS is enabled). ~\newline
 

HSI can not be stopped if it is used as system clock source. In this case, you have to select another source of the system clock then stop the HSI. ~\newline
 

After enabling the HSI, the application software should wait on HSIRDY flag to be set indicating that HSI clock is stable and can be used as system clock source. ~\newline
 This parameter can be\+: ENABLE or DISABLE. 

When the HSI is stopped, HSIRDY flag goes low after 6 HSI oscillator clock cycles. ~\newline
 
\end{DoxyNote}
\mbox{\Hypertarget{group___r_c_c_ga8b7e67b887e421a22722e527e734890f}\label{group___r_c_c_ga8b7e67b887e421a22722e527e734890f}} 
\index{RCC@{RCC}!\_\_HAL\_RCC\_I2SCLK@{\_\_HAL\_RCC\_I2SCLK}}
\index{\_\_HAL\_RCC\_I2SCLK@{\_\_HAL\_RCC\_I2SCLK}!RCC@{RCC}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_I2SCLK}{\_\_HAL\_RCC\_I2SCLK}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+SCLK(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+SOURCE\+\_\+\+\_\+ }\end{DoxyParamCaption})~($\ast$(\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t $\ast$) CFGR\+\_\+\+I2\+SSRC\+\_\+\+BB = (\+\_\+\+\_\+\+SOURCE\+\_\+\+\_\+))}



Macro to configure the I2S clock source (I2\+SCLK). 

\begin{DoxyNote}{Note}
This function must be called before enabling the I2S APB clock. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+SOURCE\+\_\+\+\_\+} & specifies the I2S clock source. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+I2\+SCLKSOURCE\+\_\+\+PLLI2S\+: PLLI2S clock used as I2S clock source. \item RCC\+\_\+\+I2\+SCLKSOURCE\+\_\+\+EXT\+: External clock mapped on the I2\+S\+\_\+\+CKIN pin used as I2S clock source. \end{DoxyItemize}
\\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{group___r_c_c_ga6b2b48f429e347c1c9c469122c64798b}\label{group___r_c_c_ga6b2b48f429e347c1c9c469122c64798b}} 
\index{RCC@{RCC}!\_\_HAL\_RCC\_LSE\_CONFIG@{\_\_HAL\_RCC\_LSE\_CONFIG}}
\index{\_\_HAL\_RCC\_LSE\_CONFIG@{\_\_HAL\_RCC\_LSE\_CONFIG}!RCC@{RCC}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_LSE\_CONFIG}{\_\_HAL\_RCC\_LSE\_CONFIG}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LSE\+\_\+\+CONFIG(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+STATE\+\_\+\+\_\+ }\end{DoxyParamCaption})~($\ast$(\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t $\ast$) BDCR\+\_\+\+BYTE0\+\_\+\+ADDRESS = (\+\_\+\+\_\+\+STATE\+\_\+\+\_\+))}



Macro to configure the External Low Speed oscillator (LSE). 

\begin{DoxyNote}{Note}
As the LSE is in the Backup domain and write access is denied to this domain after reset, you have to enable write access using HAL\+\_\+\+PWR\+\_\+\+Enable\+Bk\+Up\+Access() function before to configure the LSE (to be done once after reset). ~\newline
 

After enabling the LSE (RCC\+\_\+\+LSE\+\_\+\+ON or RCC\+\_\+\+LSE\+\_\+\+BYPASS), the application software should wait on LSERDY flag to be set indicating that LSE clock is stable and can be used to clock the RTC. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+STATE\+\_\+\+\_\+} & specifies the new state of the LSE. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+LSE\+\_\+\+OFF\+: turn OFF the LSE oscillator, LSERDY flag goes low after 6 LSE oscillator clock cycles. \item RCC\+\_\+\+LSE\+\_\+\+ON\+: turn ON the LSE oscillator. \item RCC\+\_\+\+LSE\+\_\+\+BYPASS\+: LSE oscillator bypassed with external clock. \end{DoxyItemize}
\\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{group___r_c_c_ga560de8b8991db4a296de878a7a8aa58b}\label{group___r_c_c_ga560de8b8991db4a296de878a7a8aa58b}} 
\index{RCC@{RCC}!\_\_HAL\_RCC\_LSI\_ENABLE@{\_\_HAL\_RCC\_LSI\_ENABLE}}
\index{\_\_HAL\_RCC\_LSI\_ENABLE@{\_\_HAL\_RCC\_LSI\_ENABLE}!RCC@{RCC}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_LSI\_ENABLE}{\_\_HAL\_RCC\_LSI\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LSI\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~($\ast$(\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t $\ast$) CSR\+\_\+\+LSION\+\_\+\+BB = ENABLE)}



Macros to enable or disable the Internal Low Speed oscillator (LSI). 

\begin{DoxyNote}{Note}
After enabling the LSI, the application software should wait on LSIRDY flag to be set indicating that LSI clock is stable and can be used to clock the IWDG and/or the RTC. 

LSI can not be disabled if the IWDG is running. 

When the LSI is stopped, LSIRDY flag goes low after 6 LSI oscillator clock cycles. 
\end{DoxyNote}
\mbox{\Hypertarget{group___r_c_c_ga56d9ad48b28e7aa4ad3aadca5b4fd431}\label{group___r_c_c_ga56d9ad48b28e7aa4ad3aadca5b4fd431}} 
\index{RCC@{RCC}!\_\_HAL\_RCC\_PLL\_CONFIG@{\_\_HAL\_RCC\_PLL\_CONFIG}}
\index{\_\_HAL\_RCC\_PLL\_CONFIG@{\_\_HAL\_RCC\_PLL\_CONFIG}!RCC@{RCC}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_PLL\_CONFIG}{\_\_HAL\_RCC\_PLL\_CONFIG}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PLL\+\_\+\+CONFIG(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+RCC\+\_\+\+PLLSource\+\_\+\+\_\+,  }\item[{}]{\+\_\+\+\_\+\+PLLM\+\_\+\+\_\+,  }\item[{}]{\+\_\+\+\_\+\+PLLN\+\_\+\+\_\+,  }\item[{}]{\+\_\+\+\_\+\+PLLP\+\_\+\+\_\+,  }\item[{}]{\+\_\+\+\_\+\+PLLQ\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                            (RCC-\/>PLLCFGR = (0x20000000 | (\_\_PLLM\_\_) | ((\_\_PLLN\_\_) << POSITION\_VAL(RCC\_PLLCFGR\_PLLN)) | \(\backslash\)}
\DoxyCodeLine{                            ((((\_\_PLLP\_\_) >> 1) -\/1) << POSITION\_VAL(RCC\_PLLCFGR\_PLLP)) | (\_\_RCC\_PLLSource\_\_) | \(\backslash\)}
\DoxyCodeLine{                            ((\_\_PLLQ\_\_) << POSITION\_VAL(RCC\_PLLCFGR\_PLLQ))))}

\end{DoxyCode}


Macro to configure the main PLL clock source, multiplication and division factors. 

\begin{DoxyNote}{Note}
This function must be used only when the main PLL is disabled. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+RCC\+\_\+\+PLLSource\+\_\+\+\_\+} & specifies the PLL entry clock source. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+PLLSOURCE\+\_\+\+HSI\+: HSI oscillator clock selected as PLL clock entry \item RCC\+\_\+\+PLLSOURCE\+\_\+\+HSE\+: HSE oscillator clock selected as PLL clock entry \end{DoxyItemize}
\\
\hline
\end{DoxyParams}
\begin{DoxyNote}{Note}
This clock source (RCC\+\_\+\+PLLSource) is common for the main PLL and PLLI2S. ~\newline
 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+PLLM\+\_\+\+\_\+} & specifies the division factor for PLL VCO input clock This parameter must be a number between Min\+\_\+\+Data = 2 and Max\+\_\+\+Data = 63. \\
\hline
\end{DoxyParams}
\begin{DoxyNote}{Note}
You have to set the PLLM parameter correctly to ensure that the VCO input frequency ranges from 1 to 2 MHz. It is recommended to select a frequency of 2 MHz to limit PLL jitter. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+PLLN\+\_\+\+\_\+} & specifies the multiplication factor for PLL VCO output clock This parameter must be a number between Min\+\_\+\+Data = 192 and Max\+\_\+\+Data = 432. \\
\hline
\end{DoxyParams}
\begin{DoxyNote}{Note}
You have to set the PLLN parameter correctly to ensure that the VCO output frequency is between 192 and 432 MHz. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+PLLP\+\_\+\+\_\+} & specifies the division factor for main system clock (SYSCLK) This parameter must be a number in the range \{2, 4, 6, or 8\}. \\
\hline
\end{DoxyParams}
\begin{DoxyNote}{Note}
You have to set the PLLP parameter correctly to not exceed 168 MHz on the System clock frequency. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+PLLQ\+\_\+\+\_\+} & specifies the division factor for OTG FS, SDIO and RNG clocks This parameter must be a number between Min\+\_\+\+Data = 2 and Max\+\_\+\+Data = 15. \\
\hline
\end{DoxyParams}
\begin{DoxyNote}{Note}
If the USB OTG FS is used in your application, you have to set the PLLQ parameter correctly to have 48 MHz clock for the USB. However, the SDIO and RNG need a frequency lower than or equal to 48 MHz to work correctly. 
\end{DoxyNote}
\mbox{\Hypertarget{group___r_c_c_gaaf196a2df41b0bcbc32745c2b218e696}\label{group___r_c_c_gaaf196a2df41b0bcbc32745c2b218e696}} 
\index{RCC@{RCC}!\_\_HAL\_RCC\_PLL\_ENABLE@{\_\_HAL\_RCC\_PLL\_ENABLE}}
\index{\_\_HAL\_RCC\_PLL\_ENABLE@{\_\_HAL\_RCC\_PLL\_ENABLE}!RCC@{RCC}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_PLL\_ENABLE}{\_\_HAL\_RCC\_PLL\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PLL\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~($\ast$(\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t $\ast$) CR\+\_\+\+PLLON\+\_\+\+BB = ENABLE)}



Macros to enable or disable the main PLL. 

\begin{DoxyNote}{Note}
After enabling the main PLL, the application software should wait on PLLRDY flag to be set indicating that PLL clock is stable and can be used as system clock source. 

The main PLL can not be disabled if it is used as system clock source 

The main PLL is disabled by hardware when entering STOP and STANDBY modes. 
\end{DoxyNote}
\mbox{\Hypertarget{group___r_c_c_ga5a2fa2687b621f6eda72457d09715298}\label{group___r_c_c_ga5a2fa2687b621f6eda72457d09715298}} 
\index{RCC@{RCC}!\_\_HAL\_RCC\_PLLI2S\_CONFIG@{\_\_HAL\_RCC\_PLLI2S\_CONFIG}}
\index{\_\_HAL\_RCC\_PLLI2S\_CONFIG@{\_\_HAL\_RCC\_PLLI2S\_CONFIG}!RCC@{RCC}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_PLLI2S\_CONFIG}{\_\_HAL\_RCC\_PLLI2S\_CONFIG}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PLLI2\+S\+\_\+\+CONFIG(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+PLLI2\+SN\+\_\+\+\_\+,  }\item[{}]{\+\_\+\+\_\+\+PLLI2\+SR\+\_\+\+\_\+ }\end{DoxyParamCaption})~(RCC-\/$>$PLLI2\+SCFGR = ((\+\_\+\+\_\+\+PLLI2\+SN\+\_\+\+\_\+) $<$$<$ POSITION\+\_\+\+VAL(RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SN)) $\vert$ ((\+\_\+\+\_\+\+PLLI2\+SR\+\_\+\+\_\+) $<$$<$ POSITION\+\_\+\+VAL(RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SR)))}



Macro to configure the PLLI2S clock multiplication and division factors . 

\begin{DoxyNote}{Note}
This macro must be used only when the PLLI2S is disabled. 

PLLI2S clock source is common with the main PLL (configured in HAL\+\_\+\+RCC\+\_\+\+Clock\+Config() API). ~\newline
 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+PLLI2\+SN\+\_\+\+\_\+} & specifies the multiplication factor for PLLI2S VCO output clock This parameter must be a number between Min\+\_\+\+Data = 192 and Max\+\_\+\+Data = 432. \\
\hline
\end{DoxyParams}
\begin{DoxyNote}{Note}
You have to set the PLLI2\+SN parameter correctly to ensure that the VCO output frequency is between Min\+\_\+\+Data = 192 and Max\+\_\+\+Data = 432 MHz. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+PLLI2\+SR\+\_\+\+\_\+} & specifies the division factor for I2S clock This parameter must be a number between Min\+\_\+\+Data = 2 and Max\+\_\+\+Data = 7. \\
\hline
\end{DoxyParams}
\begin{DoxyNote}{Note}
You have to set the PLLI2\+SR parameter correctly to not exceed 192 MHz on the I2S clock frequency. 
\end{DoxyNote}
\mbox{\Hypertarget{group___r_c_c_ga397893a952906f8caa8579a56c3a17a6}\label{group___r_c_c_ga397893a952906f8caa8579a56c3a17a6}} 
\index{RCC@{RCC}!\_\_HAL\_RCC\_PLLI2S\_ENABLE@{\_\_HAL\_RCC\_PLLI2S\_ENABLE}}
\index{\_\_HAL\_RCC\_PLLI2S\_ENABLE@{\_\_HAL\_RCC\_PLLI2S\_ENABLE}!RCC@{RCC}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_PLLI2S\_ENABLE}{\_\_HAL\_RCC\_PLLI2S\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PLLI2\+S\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~($\ast$(\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t $\ast$) CR\+\_\+\+PLLI2\+SON\+\_\+\+BB = ENABLE)}



Macros to enable or disable the PLLI2S. 

\begin{DoxyNote}{Note}
The PLLI2S is disabled by hardware when entering STOP and STANDBY modes. 
\end{DoxyNote}
\mbox{\Hypertarget{group___r_c_c_ga7e10e306e7d9f3cd59d30dcb2c9cf61d}\label{group___r_c_c_ga7e10e306e7d9f3cd59d30dcb2c9cf61d}} 
\index{RCC@{RCC}!\_\_HAL\_RCC\_RTC\_CLKPRESCALER@{\_\_HAL\_RCC\_RTC\_CLKPRESCALER}}
\index{\_\_HAL\_RCC\_RTC\_CLKPRESCALER@{\_\_HAL\_RCC\_RTC\_CLKPRESCALER}!RCC@{RCC}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_RTC\_CLKPRESCALER}{\_\_HAL\_RCC\_RTC\_CLKPRESCALER}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RTC\+\_\+\+CLKPRESCALER(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+RTCCLKSource\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                                 (((\_\_RTCCLKSource\_\_) \& RCC\_BDCR\_RTCSEL) == RCC\_BDCR\_RTCSEL) ?    \(\backslash\)}
\DoxyCodeLine{                                                 MODIFY\_REG(RCC-\/>CFGR, RCC\_CFGR\_RTCPRE, ((\_\_RTCCLKSource\_\_) \& 0xFFFFCFF)) : CLEAR\_BIT(RCC-\/>CFGR, RCC\_CFGR\_RTCPRE)}

\end{DoxyCode}


Macros to configure the RTC clock (RTCCLK). 

\begin{DoxyNote}{Note}
As the RTC clock configuration bits are in the Backup domain and write access is denied to this domain after reset, you have to enable write access using the Power Backup Access macro before to configure the RTC clock source (to be done once after reset). ~\newline
 

Once the RTC clock is configured it can\textquotesingle{}t be changed unless the ~\newline
 Backup domain is reset using \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+Backup\+Reset\+\_\+\+RELEASE() macro, or by a Power On Reset (POR). 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+RTCCLKSource\+\_\+\+\_\+} & specifies the RTC clock source. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+LSE\+: LSE selected as RTC clock. \item RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+LSI\+: LSI selected as RTC clock. \item RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIVx\+: HSE clock divided by x selected as RTC clock, where x\+:\mbox{[}2,31\mbox{]} \end{DoxyItemize}
\\
\hline
\end{DoxyParams}
\begin{DoxyNote}{Note}
If the LSE or LSI is used as RTC clock source, the RTC continues to work in STOP and STANDBY modes, and can be used as wakeup source. However, when the HSE clock is used as RTC clock source, the RTC cannot be used in STOP and STANDBY modes. ~\newline
 

The maximum input clock frequency for RTC is 1MHz (when using HSE as RTC clock source). 
\end{DoxyNote}
\mbox{\Hypertarget{group___r_c_c_ga2b1e5349631886f29040d7a31c002718}\label{group___r_c_c_ga2b1e5349631886f29040d7a31c002718}} 
\index{RCC@{RCC}!\_\_HAL\_RCC\_RTC\_CONFIG@{\_\_HAL\_RCC\_RTC\_CONFIG}}
\index{\_\_HAL\_RCC\_RTC\_CONFIG@{\_\_HAL\_RCC\_RTC\_CONFIG}!RCC@{RCC}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_RTC\_CONFIG}{\_\_HAL\_RCC\_RTC\_CONFIG}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RTC\+\_\+\+CONFIG(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+RTCCLKSource\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                                    \textcolor{keywordflow}{do} \{ \mbox{\hyperlink{group___r_c_c_ga7e10e306e7d9f3cd59d30dcb2c9cf61d}{\_\_HAL\_RCC\_RTC\_CLKPRESCALER}}(\_\_RTCCLKSource\_\_);    \(\backslash\)}
\DoxyCodeLine{                                                    RCC-\/>BDCR |= ((\_\_RTCCLKSource\_\_) \& 0x00000FFF);  \(\backslash\)}
\DoxyCodeLine{                                                   \} \textcolor{keywordflow}{while} (0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c_gab7cc36427c31da645a0e38e181f8ce0f}\label{group___r_c_c_gab7cc36427c31da645a0e38e181f8ce0f}} 
\index{RCC@{RCC}!\_\_HAL\_RCC\_RTC\_ENABLE@{\_\_HAL\_RCC\_RTC\_ENABLE}}
\index{\_\_HAL\_RCC\_RTC\_ENABLE@{\_\_HAL\_RCC\_RTC\_ENABLE}!RCC@{RCC}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_RTC\_ENABLE}{\_\_HAL\_RCC\_RTC\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RTC\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~($\ast$(\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t $\ast$) BDCR\+\_\+\+RTCEN\+\_\+\+BB = ENABLE)}



Macros to enable or disable the the RTC clock. 

\begin{DoxyNote}{Note}
These macros must be used only after the RTC clock source was selected. 
\end{DoxyNote}
\mbox{\Hypertarget{group___r_c_c_ga4dc17e29b5959769b8e6d17886a68d67}\label{group___r_c_c_ga4dc17e29b5959769b8e6d17886a68d67}} 
\index{RCC@{RCC}!\_\_OTGFS\_CLK\_SLEEP\_ENABLE@{\_\_OTGFS\_CLK\_SLEEP\_ENABLE}}
\index{\_\_OTGFS\_CLK\_SLEEP\_ENABLE@{\_\_OTGFS\_CLK\_SLEEP\_ENABLE}!RCC@{RCC}}
\doxysubsubsection{\texorpdfstring{\_\_OTGFS\_CLK\_SLEEP\_ENABLE}{\_\_OTGFS\_CLK\_SLEEP\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+OTGFS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(RCC-\/$>$AHB2\+LPENR $\vert$= (RCC\+\_\+\+AHB2\+LPENR\+\_\+\+OTGFSLPEN))}



Enable or disable the AHB2 peripheral clock during Low Power (Sleep) mode. 

\begin{DoxyNote}{Note}
Peripheral clock gating in SLEEP mode can be used to further reduce power consumption. 

After wakeup from SLEEP mode, the peripheral clock is enabled again. 

By default, all peripheral clocks are enabled during SLEEP mode. 
\end{DoxyNote}
\mbox{\Hypertarget{group___r_c_c_ga71b75f0568fc4e1b0f65067a28cefd23}\label{group___r_c_c_ga71b75f0568fc4e1b0f65067a28cefd23}} 
\index{RCC@{RCC}!\_\_TIM1\_CLK\_ENABLE@{\_\_TIM1\_CLK\_ENABLE}}
\index{\_\_TIM1\_CLK\_ENABLE@{\_\_TIM1\_CLK\_ENABLE}!RCC@{RCC}}
\doxysubsubsection{\texorpdfstring{\_\_TIM1\_CLK\_ENABLE}{\_\_TIM1\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM1\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(RCC-\/$>$APB2\+ENR $\vert$= (RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM1\+EN))}



Enable or disable the High Speed APB (APB2) peripheral clock. 

\begin{DoxyNote}{Note}
After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. 
\end{DoxyNote}
\mbox{\Hypertarget{group___r_c_c_ga76d17335ea9ac85aaff8dda26f182fe0}\label{group___r_c_c_ga76d17335ea9ac85aaff8dda26f182fe0}} 
\index{RCC@{RCC}!\_\_TIM1\_CLK\_SLEEP\_ENABLE@{\_\_TIM1\_CLK\_SLEEP\_ENABLE}}
\index{\_\_TIM1\_CLK\_SLEEP\_ENABLE@{\_\_TIM1\_CLK\_SLEEP\_ENABLE}!RCC@{RCC}}
\doxysubsubsection{\texorpdfstring{\_\_TIM1\_CLK\_SLEEP\_ENABLE}{\_\_TIM1\_CLK\_SLEEP\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(RCC-\/$>$APB2\+LPENR $\vert$= (RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM1\+LPEN))}



Enable or disable the APB2 peripheral clock during Low Power (Sleep) mode. 

\begin{DoxyNote}{Note}
Peripheral clock gating in SLEEP mode can be used to further reduce power consumption. 

After wakeup from SLEEP mode, the peripheral clock is enabled again. 

By default, all peripheral clocks are enabled during SLEEP mode. 
\end{DoxyNote}
\mbox{\Hypertarget{group___r_c_c_ga8f5db5981b04f2ef00b4d660adc7ed8f}\label{group___r_c_c_ga8f5db5981b04f2ef00b4d660adc7ed8f}} 
\index{RCC@{RCC}!\_\_TIM2\_CLK\_ENABLE@{\_\_TIM2\_CLK\_ENABLE}}
\index{\_\_TIM2\_CLK\_ENABLE@{\_\_TIM2\_CLK\_ENABLE}!RCC@{RCC}}
\doxysubsubsection{\texorpdfstring{\_\_TIM2\_CLK\_ENABLE}{\_\_TIM2\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM2\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(RCC-\/$>$APB1\+ENR $\vert$= (RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM2\+EN))}



Enable or disable the Low Speed APB (APB1) peripheral clock. 

\begin{DoxyNote}{Note}
After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. 
\end{DoxyNote}
\mbox{\Hypertarget{group___r_c_c_ga548dab344e5f4f733f10f621d5021258}\label{group___r_c_c_ga548dab344e5f4f733f10f621d5021258}} 
\index{RCC@{RCC}!\_\_TIM2\_CLK\_SLEEP\_ENABLE@{\_\_TIM2\_CLK\_SLEEP\_ENABLE}}
\index{\_\_TIM2\_CLK\_SLEEP\_ENABLE@{\_\_TIM2\_CLK\_SLEEP\_ENABLE}!RCC@{RCC}}
\doxysubsubsection{\texorpdfstring{\_\_TIM2\_CLK\_SLEEP\_ENABLE}{\_\_TIM2\_CLK\_SLEEP\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(RCC-\/$>$APB1\+LPENR $\vert$= (RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM2\+LPEN))}



Enable or disable the APB1 peripheral clock during Low Power (Sleep) mode. 

\begin{DoxyNote}{Note}
Peripheral clock gating in SLEEP mode can be used to further reduce power consumption. 

After wakeup from SLEEP mode, the peripheral clock is enabled again. 

By default, all peripheral clocks are enabled during SLEEP mode. 
\end{DoxyNote}
\mbox{\Hypertarget{group___r_c_c_ga3715cdb08c7e3d8a9cb7153294e11166}\label{group___r_c_c_ga3715cdb08c7e3d8a9cb7153294e11166}} 
\index{RCC@{RCC}!\_\_USB\_OTG\_FS\_CLK\_DISABLE@{\_\_USB\_OTG\_FS\_CLK\_DISABLE}}
\index{\_\_USB\_OTG\_FS\_CLK\_DISABLE@{\_\_USB\_OTG\_FS\_CLK\_DISABLE}!RCC@{RCC}}
\doxysubsubsection{\texorpdfstring{\_\_USB\_OTG\_FS\_CLK\_DISABLE}{\_\_USB\_OTG\_FS\_CLK\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                         \textcolor{keywordflow}{do} \{ (RCC-\/>AHB2ENR \&= \string~(RCC\_AHB2ENR\_OTGFSEN));\(\backslash\)}
\DoxyCodeLine{                                         \_\_SYSCFG\_CLK\_DISABLE();\(\backslash\)}
\DoxyCodeLine{                                    \}\textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c_ga917142dd1dd771e58ddf74254a745741}\label{group___r_c_c_ga917142dd1dd771e58ddf74254a745741}} 
\index{RCC@{RCC}!\_\_USB\_OTG\_FS\_CLK\_ENABLE@{\_\_USB\_OTG\_FS\_CLK\_ENABLE}}
\index{\_\_USB\_OTG\_FS\_CLK\_ENABLE@{\_\_USB\_OTG\_FS\_CLK\_ENABLE}!RCC@{RCC}}
\doxysubsubsection{\texorpdfstring{\_\_USB\_OTG\_FS\_CLK\_ENABLE}{\_\_USB\_OTG\_FS\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                       \textcolor{keywordflow}{do} \{(RCC-\/>AHB2ENR |= (RCC\_AHB2ENR\_OTGFSEN));\(\backslash\)}
\DoxyCodeLine{                                       \_\_SYSCFG\_CLK\_ENABLE();\(\backslash\)}
\DoxyCodeLine{                                    \}\textcolor{keywordflow}{while}(0)}

\end{DoxyCode}


Enable or disable the AHB2 peripheral clock. 

\begin{DoxyNote}{Note}
After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. 
\end{DoxyNote}
\mbox{\Hypertarget{group___r_c_c_ga80017c6bf8a5c6f53a1a21bb8db93a82}\label{group___r_c_c_ga80017c6bf8a5c6f53a1a21bb8db93a82}} 
\index{RCC@{RCC}!RCC\_FLAG\_MASK@{RCC\_FLAG\_MASK}}
\index{RCC\_FLAG\_MASK@{RCC\_FLAG\_MASK}!RCC@{RCC}}
\doxysubsubsection{\texorpdfstring{RCC\_FLAG\_MASK}{RCC\_FLAG\_MASK}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+FLAG\+\_\+\+MASK~((uint8\+\_\+t)0x1F)}



Check RCC flag is set or not. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+FLAG\+\_\+\+\_\+} & specifies the flag to check. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+FLAG\+\_\+\+HSIRDY\+: HSI oscillator clock ready. \item RCC\+\_\+\+FLAG\+\_\+\+HSERDY\+: HSE oscillator clock ready. \item RCC\+\_\+\+FLAG\+\_\+\+PLLRDY\+: Main PLL clock ready. \item RCC\+\_\+\+FLAG\+\_\+\+PLLI2\+SRDY\+: PLLI2S clock ready. \item RCC\+\_\+\+FLAG\+\_\+\+LSERDY\+: LSE oscillator clock ready. \item RCC\+\_\+\+FLAG\+\_\+\+LSIRDY\+: LSI oscillator clock ready. \item RCC\+\_\+\+FLAG\+\_\+\+BORRST\+: POR/\+PDR or BOR reset. \item RCC\+\_\+\+FLAG\+\_\+\+PINRST\+: Pin reset. \item RCC\+\_\+\+FLAG\+\_\+\+PORRST\+: POR/\+PDR reset. \item RCC\+\_\+\+FLAG\+\_\+\+SFTRST\+: Software reset. \item RCC\+\_\+\+FLAG\+\_\+\+IWDGRST\+: Independent Watchdog reset. \item RCC\+\_\+\+FLAG\+\_\+\+WWDGRST\+: Window Watchdog reset. \item RCC\+\_\+\+FLAG\+\_\+\+LPWRRST\+: Low Power reset. \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em The} & new state of {\bfseries{FLAG}} (TRUE or FALSE). \\
\hline
\end{DoxyRetVals}
