# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../synthesis_testing.srcs/sources_1/new/d_ff.v" \
"../../../../synthesis_testing.srcs/sources_1/new/debounce2.v" \
"../../../../synthesis_testing.srcs/sources_1/new/slow_clock.v" \
"../../../../synthesis_testing.srcs/sources_1/new/top.v" \
"../../../../synthesis_testing.srcs/sources_1/new/transmit_controller.v" \
"../../../../synthesis_testing.srcs/sim_1/new/tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
