Simulator report for lab06_ban1_code
Mon Dec 09 21:52:17 2024
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 616 nodes    ;
; Simulation Coverage         ;      58.44 % ;
; Total Number of Transitions ; 5011         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone II   ;
+-----------------------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                                       ;
+--------------------------------------------------------------------------------------------+-----------------------------+---------------+
; Option                                                                                     ; Setting                     ; Default Value ;
+--------------------------------------------------------------------------------------------+-----------------------------+---------------+
; Simulation mode                                                                            ; Functional                  ; Timing        ;
; Start time                                                                                 ; 0 ns                        ; 0 ns          ;
; Simulation results format                                                                  ; VWF                         ;               ;
; Vector input source                                                                        ; C:/CE118/Lab06/datapath.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On                          ; On            ;
; Check outputs                                                                              ; Off                         ; Off           ;
; Report simulation coverage                                                                 ; On                          ; On            ;
; Display complete 1/0 value coverage report                                                 ; On                          ; On            ;
; Display missing 1-value coverage report                                                    ; On                          ; On            ;
; Display missing 0-value coverage report                                                    ; On                          ; On            ;
; Detect setup and hold time violations                                                      ; Off                         ; Off           ;
; Detect glitches                                                                            ; Off                         ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off                         ; Off           ;
; Generate Signal Activity File                                                              ; Off                         ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off                         ; Off           ;
; Group bus channels in simulation results                                                   ; Off                         ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On                          ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE                  ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off                         ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off                         ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto                        ; Auto          ;
+--------------------------------------------------------------------------------------------+-----------------------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II 64-Bit to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      58.44 % ;
; Total nodes checked                                 ; 616          ;
; Total output ports checked                          ; 604          ;
; Total output ports with complete 1/0-value coverage ; 353          ;
; Total output ports with no 1/0-value coverage       ; 85           ;
; Total output ports with no 1-value coverage         ; 238          ;
; Total output ports with no 0-value coverage         ; 98           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                              ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------+
; Node Name                                                                         ; Output Port Name                                                                  ; Output Port Type ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------+
; |Data_Path|CLK                                                                    ; |Data_Path|CLK                                                                    ; out              ;
; |Data_Path|IE                                                                     ; |Data_Path|IE                                                                     ; out              ;
; |Data_Path|WAA[0]                                                                 ; |Data_Path|WAA[0]                                                                 ; out              ;
; |Data_Path|WAA[1]                                                                 ; |Data_Path|WAA[1]                                                                 ; out              ;
; |Data_Path|WEA                                                                    ; |Data_Path|WEA                                                                    ; out              ;
; |Data_Path|WEB                                                                    ; |Data_Path|WEB                                                                    ; out              ;
; |Data_Path|RAA[1]                                                                 ; |Data_Path|RAA[1]                                                                 ; out              ;
; |Data_Path|REA                                                                    ; |Data_Path|REA                                                                    ; out              ;
; |Data_Path|RAB[0]                                                                 ; |Data_Path|RAB[0]                                                                 ; out              ;
; |Data_Path|RAB[1]                                                                 ; |Data_Path|RAB[1]                                                                 ; out              ;
; |Data_Path|REB                                                                    ; |Data_Path|REB                                                                    ; out              ;
; |Data_Path|S_ALU[0]                                                               ; |Data_Path|S_ALU[0]                                                               ; out              ;
; |Data_Path|S_ALU[1]                                                               ; |Data_Path|S_ALU[1]                                                               ; out              ;
; |Data_Path|S_ALU[2]                                                               ; |Data_Path|S_ALU[2]                                                               ; out              ;
; |Data_Path|PASS                                                                   ; |Data_Path|PASS                                                                   ; out              ;
; |Data_Path|zero_flag                                                              ; |Data_Path|zero_flag                                                              ; pin_out          ;
; |Data_Path|result[0]                                                              ; |Data_Path|result[0]                                                              ; pin_out          ;
; |Data_Path|result[1]                                                              ; |Data_Path|result[1]                                                              ; pin_out          ;
; |Data_Path|result[2]                                                              ; |Data_Path|result[2]                                                              ; pin_out          ;
; |Data_Path|result[3]                                                              ; |Data_Path|result[3]                                                              ; pin_out          ;
; |Data_Path|tri_state:tri_state|out[0]                                             ; |Data_Path|tri_state:tri_state|out[0]                                             ; out              ;
; |Data_Path|tri_state:tri_state|out[1]                                             ; |Data_Path|tri_state:tri_state|out[1]                                             ; out              ;
; |Data_Path|tri_state:tri_state|out[2]                                             ; |Data_Path|tri_state:tri_state|out[2]                                             ; out              ;
; |Data_Path|tri_state:tri_state|out[3]                                             ; |Data_Path|tri_state:tri_state|out[3]                                             ; out              ;
; |Data_Path|Shift_reg:shift|data_out~12                                            ; |Data_Path|Shift_reg:shift|data_out~12                                            ; out              ;
; |Data_Path|Shift_reg:shift|data_out~13                                            ; |Data_Path|Shift_reg:shift|data_out~13                                            ; out              ;
; |Data_Path|Shift_reg:shift|data_out~14                                            ; |Data_Path|Shift_reg:shift|data_out~14                                            ; out              ;
; |Data_Path|Shift_reg:shift|data_out~15                                            ; |Data_Path|Shift_reg:shift|data_out~15                                            ; out              ;
; |Data_Path|Shift_reg:shift|data_out[0]                                            ; |Data_Path|Shift_reg:shift|data_out[0]                                            ; regout           ;
; |Data_Path|Shift_reg:shift|data_out[1]                                            ; |Data_Path|Shift_reg:shift|data_out[1]                                            ; regout           ;
; |Data_Path|Shift_reg:shift|data_out[2]                                            ; |Data_Path|Shift_reg:shift|data_out[2]                                            ; regout           ;
; |Data_Path|Shift_reg:shift|data_out[3]                                            ; |Data_Path|Shift_reg:shift|data_out[3]                                            ; regout           ;
; |Data_Path|alu:alu|result~1                                                       ; |Data_Path|alu:alu|result~1                                                       ; out0             ;
; |Data_Path|alu:alu|result~2                                                       ; |Data_Path|alu:alu|result~2                                                       ; out0             ;
; |Data_Path|alu:alu|result~3                                                       ; |Data_Path|alu:alu|result~3                                                       ; out0             ;
; |Data_Path|alu:alu|result~16                                                      ; |Data_Path|alu:alu|result~16                                                      ; out0             ;
; |Data_Path|alu:alu|result~17                                                      ; |Data_Path|alu:alu|result~17                                                      ; out0             ;
; |Data_Path|alu:alu|result~18                                                      ; |Data_Path|alu:alu|result~18                                                      ; out0             ;
; |Data_Path|alu:alu|result~19                                                      ; |Data_Path|alu:alu|result~19                                                      ; out0             ;
; |Data_Path|alu:alu|result~32                                                      ; |Data_Path|alu:alu|result~32                                                      ; out0             ;
; |Data_Path|alu:alu|result~33                                                      ; |Data_Path|alu:alu|result~33                                                      ; out0             ;
; |Data_Path|alu:alu|result~34                                                      ; |Data_Path|alu:alu|result~34                                                      ; out0             ;
; |Data_Path|alu:alu|result~35                                                      ; |Data_Path|alu:alu|result~35                                                      ; out0             ;
; |Data_Path|register_file:Reg|regfile~12                                           ; |Data_Path|register_file:Reg|regfile~12                                           ; out              ;
; |Data_Path|register_file:Reg|regfile~13                                           ; |Data_Path|register_file:Reg|regfile~13                                           ; out              ;
; |Data_Path|register_file:Reg|regfile~14                                           ; |Data_Path|register_file:Reg|regfile~14                                           ; out              ;
; |Data_Path|register_file:Reg|regfile~28                                           ; |Data_Path|register_file:Reg|regfile~28                                           ; out              ;
; |Data_Path|register_file:Reg|regfile~29                                           ; |Data_Path|register_file:Reg|regfile~29                                           ; out              ;
; |Data_Path|register_file:Reg|regfile~30                                           ; |Data_Path|register_file:Reg|regfile~30                                           ; out              ;
; |Data_Path|register_file:Reg|regfile~44                                           ; |Data_Path|register_file:Reg|regfile~44                                           ; out              ;
; |Data_Path|register_file:Reg|regfile~45                                           ; |Data_Path|register_file:Reg|regfile~45                                           ; out              ;
; |Data_Path|register_file:Reg|regfile~46                                           ; |Data_Path|register_file:Reg|regfile~46                                           ; out              ;
; |Data_Path|register_file:Reg|regfile~47                                           ; |Data_Path|register_file:Reg|regfile~47                                           ; out              ;
; |Data_Path|register_file:Reg|regfile~60                                           ; |Data_Path|register_file:Reg|regfile~60                                           ; out              ;
; |Data_Path|register_file:Reg|regfile~61                                           ; |Data_Path|register_file:Reg|regfile~61                                           ; out              ;
; |Data_Path|register_file:Reg|regfile~62                                           ; |Data_Path|register_file:Reg|regfile~62                                           ; out              ;
; |Data_Path|register_file:Reg|regfile~63                                           ; |Data_Path|register_file:Reg|regfile~63                                           ; out              ;
; |Data_Path|register_file:Reg|RDB[0]                                               ; |Data_Path|register_file:Reg|RDB[0]                                               ; out              ;
; |Data_Path|register_file:Reg|regfile[0][1]                                        ; |Data_Path|register_file:Reg|regfile[0][1]                                        ; regout           ;
; |Data_Path|register_file:Reg|regfile[0][2]                                        ; |Data_Path|register_file:Reg|regfile[0][2]                                        ; regout           ;
; |Data_Path|register_file:Reg|regfile[0][3]                                        ; |Data_Path|register_file:Reg|regfile[0][3]                                        ; regout           ;
; |Data_Path|register_file:Reg|RDB[1]                                               ; |Data_Path|register_file:Reg|RDB[1]                                               ; out              ;
; |Data_Path|register_file:Reg|RDB[2]                                               ; |Data_Path|register_file:Reg|RDB[2]                                               ; out              ;
; |Data_Path|register_file:Reg|RDB[3]                                               ; |Data_Path|register_file:Reg|RDB[3]                                               ; out              ;
; |Data_Path|register_file:Reg|RDA[1]                                               ; |Data_Path|register_file:Reg|RDA[1]                                               ; out              ;
; |Data_Path|register_file:Reg|RDA[2]                                               ; |Data_Path|register_file:Reg|RDA[2]                                               ; out              ;
; |Data_Path|register_file:Reg|RDA[3]                                               ; |Data_Path|register_file:Reg|RDA[3]                                               ; out              ;
; |Data_Path|mux2_1:mux|muxout[3]                                                   ; |Data_Path|mux2_1:mux|muxout[3]                                                   ; out              ;
; |Data_Path|mux2_1:mux|muxout[2]                                                   ; |Data_Path|mux2_1:mux|muxout[2]                                                   ; out              ;
; |Data_Path|mux2_1:mux|muxout[1]                                                   ; |Data_Path|mux2_1:mux|muxout[1]                                                   ; out              ;
; |Data_Path|mux2_1:mux|muxout[0]                                                   ; |Data_Path|mux2_1:mux|muxout[0]                                                   ; out              ;
; |Data_Path|register_file:Reg|Decoder0~0                                           ; |Data_Path|register_file:Reg|Decoder0~0                                           ; out0             ;
; |Data_Path|register_file:Reg|Decoder0~1                                           ; |Data_Path|register_file:Reg|Decoder0~1                                           ; out0             ;
; |Data_Path|register_file:Reg|Decoder0~2                                           ; |Data_Path|register_file:Reg|Decoder0~2                                           ; out0             ;
; |Data_Path|register_file:Reg|Decoder0~3                                           ; |Data_Path|register_file:Reg|Decoder0~3                                           ; out0             ;
; |Data_Path|alu:alu|Add0~0                                                         ; |Data_Path|alu:alu|Add0~0                                                         ; out0             ;
; |Data_Path|alu:alu|Add0~1                                                         ; |Data_Path|alu:alu|Add0~1                                                         ; out0             ;
; |Data_Path|alu:alu|Add0~4                                                         ; |Data_Path|alu:alu|Add0~4                                                         ; out0             ;
; |Data_Path|alu:alu|Add0~5                                                         ; |Data_Path|alu:alu|Add0~5                                                         ; out0             ;
; |Data_Path|alu:alu|Add0~6                                                         ; |Data_Path|alu:alu|Add0~6                                                         ; out0             ;
; |Data_Path|alu:alu|Add1~0                                                         ; |Data_Path|alu:alu|Add1~0                                                         ; out0             ;
; |Data_Path|alu:alu|Add1~2                                                         ; |Data_Path|alu:alu|Add1~2                                                         ; out0             ;
; |Data_Path|alu:alu|Add1~3                                                         ; |Data_Path|alu:alu|Add1~3                                                         ; out0             ;
; |Data_Path|alu:alu|Add1~5                                                         ; |Data_Path|alu:alu|Add1~5                                                         ; out0             ;
; |Data_Path|alu:alu|Add1~7                                                         ; |Data_Path|alu:alu|Add1~7                                                         ; out0             ;
; |Data_Path|alu:alu|Add1~8                                                         ; |Data_Path|alu:alu|Add1~8                                                         ; out0             ;
; |Data_Path|alu:alu|Add1~9                                                         ; |Data_Path|alu:alu|Add1~9                                                         ; out0             ;
; |Data_Path|alu:alu|Add1~10                                                        ; |Data_Path|alu:alu|Add1~10                                                        ; out0             ;
; |Data_Path|alu:alu|Add1~11                                                        ; |Data_Path|alu:alu|Add1~11                                                        ; out0             ;
; |Data_Path|alu:alu|Add1~12                                                        ; |Data_Path|alu:alu|Add1~12                                                        ; out0             ;
; |Data_Path|alu:alu|Add2~0                                                         ; |Data_Path|alu:alu|Add2~0                                                         ; out0             ;
; |Data_Path|alu:alu|Add2~1                                                         ; |Data_Path|alu:alu|Add2~1                                                         ; out0             ;
; |Data_Path|alu:alu|Add2~3                                                         ; |Data_Path|alu:alu|Add2~3                                                         ; out0             ;
; |Data_Path|alu:alu|Add2~4                                                         ; |Data_Path|alu:alu|Add2~4                                                         ; out0             ;
; |Data_Path|alu:alu|Add2~5                                                         ; |Data_Path|alu:alu|Add2~5                                                         ; out0             ;
; |Data_Path|alu:alu|Add2~6                                                         ; |Data_Path|alu:alu|Add2~6                                                         ; out0             ;
; |Data_Path|alu:alu|Add2~7                                                         ; |Data_Path|alu:alu|Add2~7                                                         ; out0             ;
; |Data_Path|alu:alu|Add2~8                                                         ; |Data_Path|alu:alu|Add2~8                                                         ; out0             ;
; |Data_Path|alu:alu|Add2~9                                                         ; |Data_Path|alu:alu|Add2~9                                                         ; out0             ;
; |Data_Path|alu:alu|Add2~10                                                        ; |Data_Path|alu:alu|Add2~10                                                        ; out0             ;
; |Data_Path|alu:alu|Add2~11                                                        ; |Data_Path|alu:alu|Add2~11                                                        ; out0             ;
; |Data_Path|alu:alu|Add2~12                                                        ; |Data_Path|alu:alu|Add2~12                                                        ; out0             ;
; |Data_Path|alu:alu|Add2~13                                                        ; |Data_Path|alu:alu|Add2~13                                                        ; out0             ;
; |Data_Path|alu:alu|Add3~0                                                         ; |Data_Path|alu:alu|Add3~0                                                         ; out0             ;
; |Data_Path|alu:alu|Add3~2                                                         ; |Data_Path|alu:alu|Add3~2                                                         ; out0             ;
; |Data_Path|alu:alu|Add3~4                                                         ; |Data_Path|alu:alu|Add3~4                                                         ; out0             ;
; |Data_Path|Equal0~0                                                               ; |Data_Path|Equal0~0                                                               ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux7|mux_umc:auto_generated|_~0              ; |Data_Path|register_file:Reg|lpm_mux:Mux7|mux_umc:auto_generated|_~0              ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux7|mux_umc:auto_generated|_~1              ; |Data_Path|register_file:Reg|lpm_mux:Mux7|mux_umc:auto_generated|_~1              ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux7|mux_umc:auto_generated|_~3              ; |Data_Path|register_file:Reg|lpm_mux:Mux7|mux_umc:auto_generated|_~3              ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux7|mux_umc:auto_generated|_~5              ; |Data_Path|register_file:Reg|lpm_mux:Mux7|mux_umc:auto_generated|_~5              ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux7|mux_umc:auto_generated|_~6              ; |Data_Path|register_file:Reg|lpm_mux:Mux7|mux_umc:auto_generated|_~6              ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux7|mux_umc:auto_generated|_~7              ; |Data_Path|register_file:Reg|lpm_mux:Mux7|mux_umc:auto_generated|_~7              ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux7|mux_umc:auto_generated|_~8              ; |Data_Path|register_file:Reg|lpm_mux:Mux7|mux_umc:auto_generated|_~8              ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux7|mux_umc:auto_generated|result_node[0]~0 ; |Data_Path|register_file:Reg|lpm_mux:Mux7|mux_umc:auto_generated|result_node[0]~0 ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux7|mux_umc:auto_generated|_~9              ; |Data_Path|register_file:Reg|lpm_mux:Mux7|mux_umc:auto_generated|_~9              ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux7|mux_umc:auto_generated|_~11             ; |Data_Path|register_file:Reg|lpm_mux:Mux7|mux_umc:auto_generated|_~11             ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux7|mux_umc:auto_generated|_~13             ; |Data_Path|register_file:Reg|lpm_mux:Mux7|mux_umc:auto_generated|_~13             ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux7|mux_umc:auto_generated|_~14             ; |Data_Path|register_file:Reg|lpm_mux:Mux7|mux_umc:auto_generated|_~14             ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux7|mux_umc:auto_generated|_~15             ; |Data_Path|register_file:Reg|lpm_mux:Mux7|mux_umc:auto_generated|_~15             ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux7|mux_umc:auto_generated|_~16             ; |Data_Path|register_file:Reg|lpm_mux:Mux7|mux_umc:auto_generated|_~16             ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux7|mux_umc:auto_generated|_~17             ; |Data_Path|register_file:Reg|lpm_mux:Mux7|mux_umc:auto_generated|_~17             ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux7|mux_umc:auto_generated|result_node[0]   ; |Data_Path|register_file:Reg|lpm_mux:Mux7|mux_umc:auto_generated|result_node[0]   ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux6|mux_umc:auto_generated|_~1              ; |Data_Path|register_file:Reg|lpm_mux:Mux6|mux_umc:auto_generated|_~1              ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux6|mux_umc:auto_generated|_~2              ; |Data_Path|register_file:Reg|lpm_mux:Mux6|mux_umc:auto_generated|_~2              ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux6|mux_umc:auto_generated|_~3              ; |Data_Path|register_file:Reg|lpm_mux:Mux6|mux_umc:auto_generated|_~3              ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux6|mux_umc:auto_generated|_~4              ; |Data_Path|register_file:Reg|lpm_mux:Mux6|mux_umc:auto_generated|_~4              ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux6|mux_umc:auto_generated|_~5              ; |Data_Path|register_file:Reg|lpm_mux:Mux6|mux_umc:auto_generated|_~5              ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux6|mux_umc:auto_generated|_~6              ; |Data_Path|register_file:Reg|lpm_mux:Mux6|mux_umc:auto_generated|_~6              ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux6|mux_umc:auto_generated|_~7              ; |Data_Path|register_file:Reg|lpm_mux:Mux6|mux_umc:auto_generated|_~7              ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux6|mux_umc:auto_generated|_~8              ; |Data_Path|register_file:Reg|lpm_mux:Mux6|mux_umc:auto_generated|_~8              ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux6|mux_umc:auto_generated|_~9              ; |Data_Path|register_file:Reg|lpm_mux:Mux6|mux_umc:auto_generated|_~9              ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux6|mux_umc:auto_generated|_~10             ; |Data_Path|register_file:Reg|lpm_mux:Mux6|mux_umc:auto_generated|_~10             ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux6|mux_umc:auto_generated|_~11             ; |Data_Path|register_file:Reg|lpm_mux:Mux6|mux_umc:auto_generated|_~11             ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux6|mux_umc:auto_generated|_~12             ; |Data_Path|register_file:Reg|lpm_mux:Mux6|mux_umc:auto_generated|_~12             ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux6|mux_umc:auto_generated|_~13             ; |Data_Path|register_file:Reg|lpm_mux:Mux6|mux_umc:auto_generated|_~13             ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux6|mux_umc:auto_generated|_~14             ; |Data_Path|register_file:Reg|lpm_mux:Mux6|mux_umc:auto_generated|_~14             ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux6|mux_umc:auto_generated|_~15             ; |Data_Path|register_file:Reg|lpm_mux:Mux6|mux_umc:auto_generated|_~15             ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux6|mux_umc:auto_generated|_~16             ; |Data_Path|register_file:Reg|lpm_mux:Mux6|mux_umc:auto_generated|_~16             ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux6|mux_umc:auto_generated|_~17             ; |Data_Path|register_file:Reg|lpm_mux:Mux6|mux_umc:auto_generated|_~17             ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux6|mux_umc:auto_generated|result_node[0]~1 ; |Data_Path|register_file:Reg|lpm_mux:Mux6|mux_umc:auto_generated|result_node[0]~1 ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux6|mux_umc:auto_generated|result_node[0]   ; |Data_Path|register_file:Reg|lpm_mux:Mux6|mux_umc:auto_generated|result_node[0]   ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux5|mux_umc:auto_generated|_~1              ; |Data_Path|register_file:Reg|lpm_mux:Mux5|mux_umc:auto_generated|_~1              ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux5|mux_umc:auto_generated|_~2              ; |Data_Path|register_file:Reg|lpm_mux:Mux5|mux_umc:auto_generated|_~2              ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux5|mux_umc:auto_generated|_~3              ; |Data_Path|register_file:Reg|lpm_mux:Mux5|mux_umc:auto_generated|_~3              ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux5|mux_umc:auto_generated|_~4              ; |Data_Path|register_file:Reg|lpm_mux:Mux5|mux_umc:auto_generated|_~4              ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux5|mux_umc:auto_generated|_~5              ; |Data_Path|register_file:Reg|lpm_mux:Mux5|mux_umc:auto_generated|_~5              ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux5|mux_umc:auto_generated|_~6              ; |Data_Path|register_file:Reg|lpm_mux:Mux5|mux_umc:auto_generated|_~6              ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux5|mux_umc:auto_generated|_~7              ; |Data_Path|register_file:Reg|lpm_mux:Mux5|mux_umc:auto_generated|_~7              ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux5|mux_umc:auto_generated|_~8              ; |Data_Path|register_file:Reg|lpm_mux:Mux5|mux_umc:auto_generated|_~8              ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux5|mux_umc:auto_generated|_~9              ; |Data_Path|register_file:Reg|lpm_mux:Mux5|mux_umc:auto_generated|_~9              ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux5|mux_umc:auto_generated|_~10             ; |Data_Path|register_file:Reg|lpm_mux:Mux5|mux_umc:auto_generated|_~10             ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux5|mux_umc:auto_generated|_~11             ; |Data_Path|register_file:Reg|lpm_mux:Mux5|mux_umc:auto_generated|_~11             ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux5|mux_umc:auto_generated|_~12             ; |Data_Path|register_file:Reg|lpm_mux:Mux5|mux_umc:auto_generated|_~12             ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux5|mux_umc:auto_generated|_~13             ; |Data_Path|register_file:Reg|lpm_mux:Mux5|mux_umc:auto_generated|_~13             ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux5|mux_umc:auto_generated|_~14             ; |Data_Path|register_file:Reg|lpm_mux:Mux5|mux_umc:auto_generated|_~14             ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux5|mux_umc:auto_generated|_~15             ; |Data_Path|register_file:Reg|lpm_mux:Mux5|mux_umc:auto_generated|_~15             ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux5|mux_umc:auto_generated|_~16             ; |Data_Path|register_file:Reg|lpm_mux:Mux5|mux_umc:auto_generated|_~16             ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux5|mux_umc:auto_generated|_~17             ; |Data_Path|register_file:Reg|lpm_mux:Mux5|mux_umc:auto_generated|_~17             ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux5|mux_umc:auto_generated|result_node[0]~1 ; |Data_Path|register_file:Reg|lpm_mux:Mux5|mux_umc:auto_generated|result_node[0]~1 ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux5|mux_umc:auto_generated|result_node[0]   ; |Data_Path|register_file:Reg|lpm_mux:Mux5|mux_umc:auto_generated|result_node[0]   ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux4|mux_umc:auto_generated|_~1              ; |Data_Path|register_file:Reg|lpm_mux:Mux4|mux_umc:auto_generated|_~1              ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux4|mux_umc:auto_generated|_~2              ; |Data_Path|register_file:Reg|lpm_mux:Mux4|mux_umc:auto_generated|_~2              ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux4|mux_umc:auto_generated|_~3              ; |Data_Path|register_file:Reg|lpm_mux:Mux4|mux_umc:auto_generated|_~3              ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux4|mux_umc:auto_generated|_~4              ; |Data_Path|register_file:Reg|lpm_mux:Mux4|mux_umc:auto_generated|_~4              ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux4|mux_umc:auto_generated|_~5              ; |Data_Path|register_file:Reg|lpm_mux:Mux4|mux_umc:auto_generated|_~5              ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux4|mux_umc:auto_generated|_~6              ; |Data_Path|register_file:Reg|lpm_mux:Mux4|mux_umc:auto_generated|_~6              ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux4|mux_umc:auto_generated|_~7              ; |Data_Path|register_file:Reg|lpm_mux:Mux4|mux_umc:auto_generated|_~7              ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux4|mux_umc:auto_generated|_~8              ; |Data_Path|register_file:Reg|lpm_mux:Mux4|mux_umc:auto_generated|_~8              ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux4|mux_umc:auto_generated|_~9              ; |Data_Path|register_file:Reg|lpm_mux:Mux4|mux_umc:auto_generated|_~9              ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux4|mux_umc:auto_generated|_~10             ; |Data_Path|register_file:Reg|lpm_mux:Mux4|mux_umc:auto_generated|_~10             ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux4|mux_umc:auto_generated|_~11             ; |Data_Path|register_file:Reg|lpm_mux:Mux4|mux_umc:auto_generated|_~11             ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux4|mux_umc:auto_generated|_~12             ; |Data_Path|register_file:Reg|lpm_mux:Mux4|mux_umc:auto_generated|_~12             ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux4|mux_umc:auto_generated|_~13             ; |Data_Path|register_file:Reg|lpm_mux:Mux4|mux_umc:auto_generated|_~13             ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux4|mux_umc:auto_generated|_~14             ; |Data_Path|register_file:Reg|lpm_mux:Mux4|mux_umc:auto_generated|_~14             ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux4|mux_umc:auto_generated|_~15             ; |Data_Path|register_file:Reg|lpm_mux:Mux4|mux_umc:auto_generated|_~15             ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux4|mux_umc:auto_generated|_~16             ; |Data_Path|register_file:Reg|lpm_mux:Mux4|mux_umc:auto_generated|_~16             ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux4|mux_umc:auto_generated|_~17             ; |Data_Path|register_file:Reg|lpm_mux:Mux4|mux_umc:auto_generated|_~17             ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux4|mux_umc:auto_generated|result_node[0]~1 ; |Data_Path|register_file:Reg|lpm_mux:Mux4|mux_umc:auto_generated|result_node[0]~1 ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux4|mux_umc:auto_generated|result_node[0]   ; |Data_Path|register_file:Reg|lpm_mux:Mux4|mux_umc:auto_generated|result_node[0]   ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux3|mux_umc:auto_generated|_~1              ; |Data_Path|register_file:Reg|lpm_mux:Mux3|mux_umc:auto_generated|_~1              ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux3|mux_umc:auto_generated|_~9              ; |Data_Path|register_file:Reg|lpm_mux:Mux3|mux_umc:auto_generated|_~9              ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux2|mux_umc:auto_generated|_~1              ; |Data_Path|register_file:Reg|lpm_mux:Mux2|mux_umc:auto_generated|_~1              ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux2|mux_umc:auto_generated|_~2              ; |Data_Path|register_file:Reg|lpm_mux:Mux2|mux_umc:auto_generated|_~2              ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux2|mux_umc:auto_generated|_~4              ; |Data_Path|register_file:Reg|lpm_mux:Mux2|mux_umc:auto_generated|_~4              ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux2|mux_umc:auto_generated|_~7              ; |Data_Path|register_file:Reg|lpm_mux:Mux2|mux_umc:auto_generated|_~7              ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux2|mux_umc:auto_generated|_~8              ; |Data_Path|register_file:Reg|lpm_mux:Mux2|mux_umc:auto_generated|_~8              ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux2|mux_umc:auto_generated|_~9              ; |Data_Path|register_file:Reg|lpm_mux:Mux2|mux_umc:auto_generated|_~9              ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux2|mux_umc:auto_generated|_~10             ; |Data_Path|register_file:Reg|lpm_mux:Mux2|mux_umc:auto_generated|_~10             ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux2|mux_umc:auto_generated|_~12             ; |Data_Path|register_file:Reg|lpm_mux:Mux2|mux_umc:auto_generated|_~12             ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux2|mux_umc:auto_generated|_~15             ; |Data_Path|register_file:Reg|lpm_mux:Mux2|mux_umc:auto_generated|_~15             ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux2|mux_umc:auto_generated|result_node[0]~1 ; |Data_Path|register_file:Reg|lpm_mux:Mux2|mux_umc:auto_generated|result_node[0]~1 ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux2|mux_umc:auto_generated|result_node[0]   ; |Data_Path|register_file:Reg|lpm_mux:Mux2|mux_umc:auto_generated|result_node[0]   ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux1|mux_umc:auto_generated|_~1              ; |Data_Path|register_file:Reg|lpm_mux:Mux1|mux_umc:auto_generated|_~1              ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux1|mux_umc:auto_generated|_~2              ; |Data_Path|register_file:Reg|lpm_mux:Mux1|mux_umc:auto_generated|_~2              ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux1|mux_umc:auto_generated|_~4              ; |Data_Path|register_file:Reg|lpm_mux:Mux1|mux_umc:auto_generated|_~4              ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux1|mux_umc:auto_generated|_~7              ; |Data_Path|register_file:Reg|lpm_mux:Mux1|mux_umc:auto_generated|_~7              ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux1|mux_umc:auto_generated|_~8              ; |Data_Path|register_file:Reg|lpm_mux:Mux1|mux_umc:auto_generated|_~8              ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux1|mux_umc:auto_generated|_~9              ; |Data_Path|register_file:Reg|lpm_mux:Mux1|mux_umc:auto_generated|_~9              ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux1|mux_umc:auto_generated|_~10             ; |Data_Path|register_file:Reg|lpm_mux:Mux1|mux_umc:auto_generated|_~10             ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux1|mux_umc:auto_generated|_~12             ; |Data_Path|register_file:Reg|lpm_mux:Mux1|mux_umc:auto_generated|_~12             ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux1|mux_umc:auto_generated|_~15             ; |Data_Path|register_file:Reg|lpm_mux:Mux1|mux_umc:auto_generated|_~15             ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux1|mux_umc:auto_generated|result_node[0]~1 ; |Data_Path|register_file:Reg|lpm_mux:Mux1|mux_umc:auto_generated|result_node[0]~1 ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux1|mux_umc:auto_generated|result_node[0]   ; |Data_Path|register_file:Reg|lpm_mux:Mux1|mux_umc:auto_generated|result_node[0]   ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux0|mux_umc:auto_generated|_~1              ; |Data_Path|register_file:Reg|lpm_mux:Mux0|mux_umc:auto_generated|_~1              ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux0|mux_umc:auto_generated|_~2              ; |Data_Path|register_file:Reg|lpm_mux:Mux0|mux_umc:auto_generated|_~2              ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux0|mux_umc:auto_generated|_~4              ; |Data_Path|register_file:Reg|lpm_mux:Mux0|mux_umc:auto_generated|_~4              ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux0|mux_umc:auto_generated|_~7              ; |Data_Path|register_file:Reg|lpm_mux:Mux0|mux_umc:auto_generated|_~7              ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux0|mux_umc:auto_generated|_~8              ; |Data_Path|register_file:Reg|lpm_mux:Mux0|mux_umc:auto_generated|_~8              ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux0|mux_umc:auto_generated|_~9              ; |Data_Path|register_file:Reg|lpm_mux:Mux0|mux_umc:auto_generated|_~9              ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux0|mux_umc:auto_generated|_~10             ; |Data_Path|register_file:Reg|lpm_mux:Mux0|mux_umc:auto_generated|_~10             ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux0|mux_umc:auto_generated|_~12             ; |Data_Path|register_file:Reg|lpm_mux:Mux0|mux_umc:auto_generated|_~12             ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux0|mux_umc:auto_generated|_~15             ; |Data_Path|register_file:Reg|lpm_mux:Mux0|mux_umc:auto_generated|_~15             ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux0|mux_umc:auto_generated|result_node[0]~1 ; |Data_Path|register_file:Reg|lpm_mux:Mux0|mux_umc:auto_generated|result_node[0]~1 ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux0|mux_umc:auto_generated|result_node[0]   ; |Data_Path|register_file:Reg|lpm_mux:Mux0|mux_umc:auto_generated|result_node[0]   ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux15|mux_3nc:auto_generated|_~0                       ; |Data_Path|alu:alu|lpm_mux:Mux15|mux_3nc:auto_generated|_~0                       ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux15|mux_3nc:auto_generated|_~1                       ; |Data_Path|alu:alu|lpm_mux:Mux15|mux_3nc:auto_generated|_~1                       ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux15|mux_3nc:auto_generated|_~2                       ; |Data_Path|alu:alu|lpm_mux:Mux15|mux_3nc:auto_generated|_~2                       ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux15|mux_3nc:auto_generated|_~3                       ; |Data_Path|alu:alu|lpm_mux:Mux15|mux_3nc:auto_generated|_~3                       ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux15|mux_3nc:auto_generated|_~5                       ; |Data_Path|alu:alu|lpm_mux:Mux15|mux_3nc:auto_generated|_~5                       ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux15|mux_3nc:auto_generated|_~6                       ; |Data_Path|alu:alu|lpm_mux:Mux15|mux_3nc:auto_generated|_~6                       ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux15|mux_3nc:auto_generated|_~7                       ; |Data_Path|alu:alu|lpm_mux:Mux15|mux_3nc:auto_generated|_~7                       ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux15|mux_3nc:auto_generated|_~8                       ; |Data_Path|alu:alu|lpm_mux:Mux15|mux_3nc:auto_generated|_~8                       ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux15|mux_3nc:auto_generated|_~9                       ; |Data_Path|alu:alu|lpm_mux:Mux15|mux_3nc:auto_generated|_~9                       ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux15|mux_3nc:auto_generated|_~10                      ; |Data_Path|alu:alu|lpm_mux:Mux15|mux_3nc:auto_generated|_~10                      ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux15|mux_3nc:auto_generated|_~11                      ; |Data_Path|alu:alu|lpm_mux:Mux15|mux_3nc:auto_generated|_~11                      ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux15|mux_3nc:auto_generated|_~12                      ; |Data_Path|alu:alu|lpm_mux:Mux15|mux_3nc:auto_generated|_~12                      ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux15|mux_3nc:auto_generated|_~14                      ; |Data_Path|alu:alu|lpm_mux:Mux15|mux_3nc:auto_generated|_~14                      ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux15|mux_3nc:auto_generated|_~15                      ; |Data_Path|alu:alu|lpm_mux:Mux15|mux_3nc:auto_generated|_~15                      ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux15|mux_3nc:auto_generated|_~16                      ; |Data_Path|alu:alu|lpm_mux:Mux15|mux_3nc:auto_generated|_~16                      ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux15|mux_3nc:auto_generated|_~17                      ; |Data_Path|alu:alu|lpm_mux:Mux15|mux_3nc:auto_generated|_~17                      ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux15|mux_3nc:auto_generated|_~19                      ; |Data_Path|alu:alu|lpm_mux:Mux15|mux_3nc:auto_generated|_~19                      ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux15|mux_3nc:auto_generated|_~20                      ; |Data_Path|alu:alu|lpm_mux:Mux15|mux_3nc:auto_generated|_~20                      ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux15|mux_3nc:auto_generated|result_node[0]~0          ; |Data_Path|alu:alu|lpm_mux:Mux15|mux_3nc:auto_generated|result_node[0]~0          ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux15|mux_3nc:auto_generated|_~21                      ; |Data_Path|alu:alu|lpm_mux:Mux15|mux_3nc:auto_generated|_~21                      ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux15|mux_3nc:auto_generated|_~23                      ; |Data_Path|alu:alu|lpm_mux:Mux15|mux_3nc:auto_generated|_~23                      ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux15|mux_3nc:auto_generated|_~24                      ; |Data_Path|alu:alu|lpm_mux:Mux15|mux_3nc:auto_generated|_~24                      ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux15|mux_3nc:auto_generated|_~25                      ; |Data_Path|alu:alu|lpm_mux:Mux15|mux_3nc:auto_generated|_~25                      ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux15|mux_3nc:auto_generated|_~27                      ; |Data_Path|alu:alu|lpm_mux:Mux15|mux_3nc:auto_generated|_~27                      ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux15|mux_3nc:auto_generated|_~28                      ; |Data_Path|alu:alu|lpm_mux:Mux15|mux_3nc:auto_generated|_~28                      ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux15|mux_3nc:auto_generated|_~29                      ; |Data_Path|alu:alu|lpm_mux:Mux15|mux_3nc:auto_generated|_~29                      ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux15|mux_3nc:auto_generated|_~30                      ; |Data_Path|alu:alu|lpm_mux:Mux15|mux_3nc:auto_generated|_~30                      ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux15|mux_3nc:auto_generated|_~32                      ; |Data_Path|alu:alu|lpm_mux:Mux15|mux_3nc:auto_generated|_~32                      ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux15|mux_3nc:auto_generated|_~33                      ; |Data_Path|alu:alu|lpm_mux:Mux15|mux_3nc:auto_generated|_~33                      ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux15|mux_3nc:auto_generated|_~34                      ; |Data_Path|alu:alu|lpm_mux:Mux15|mux_3nc:auto_generated|_~34                      ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux15|mux_3nc:auto_generated|_~36                      ; |Data_Path|alu:alu|lpm_mux:Mux15|mux_3nc:auto_generated|_~36                      ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux15|mux_3nc:auto_generated|_~37                      ; |Data_Path|alu:alu|lpm_mux:Mux15|mux_3nc:auto_generated|_~37                      ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux15|mux_3nc:auto_generated|_~38                      ; |Data_Path|alu:alu|lpm_mux:Mux15|mux_3nc:auto_generated|_~38                      ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux15|mux_3nc:auto_generated|_~39                      ; |Data_Path|alu:alu|lpm_mux:Mux15|mux_3nc:auto_generated|_~39                      ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux15|mux_3nc:auto_generated|_~40                      ; |Data_Path|alu:alu|lpm_mux:Mux15|mux_3nc:auto_generated|_~40                      ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux15|mux_3nc:auto_generated|result_node[0]            ; |Data_Path|alu:alu|lpm_mux:Mux15|mux_3nc:auto_generated|result_node[0]            ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux14|mux_3nc:auto_generated|_~0                       ; |Data_Path|alu:alu|lpm_mux:Mux14|mux_3nc:auto_generated|_~0                       ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux14|mux_3nc:auto_generated|_~1                       ; |Data_Path|alu:alu|lpm_mux:Mux14|mux_3nc:auto_generated|_~1                       ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux14|mux_3nc:auto_generated|_~2                       ; |Data_Path|alu:alu|lpm_mux:Mux14|mux_3nc:auto_generated|_~2                       ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux14|mux_3nc:auto_generated|_~3                       ; |Data_Path|alu:alu|lpm_mux:Mux14|mux_3nc:auto_generated|_~3                       ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux14|mux_3nc:auto_generated|_~5                       ; |Data_Path|alu:alu|lpm_mux:Mux14|mux_3nc:auto_generated|_~5                       ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux14|mux_3nc:auto_generated|_~6                       ; |Data_Path|alu:alu|lpm_mux:Mux14|mux_3nc:auto_generated|_~6                       ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux14|mux_3nc:auto_generated|_~7                       ; |Data_Path|alu:alu|lpm_mux:Mux14|mux_3nc:auto_generated|_~7                       ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux14|mux_3nc:auto_generated|_~8                       ; |Data_Path|alu:alu|lpm_mux:Mux14|mux_3nc:auto_generated|_~8                       ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux14|mux_3nc:auto_generated|_~9                       ; |Data_Path|alu:alu|lpm_mux:Mux14|mux_3nc:auto_generated|_~9                       ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux14|mux_3nc:auto_generated|_~10                      ; |Data_Path|alu:alu|lpm_mux:Mux14|mux_3nc:auto_generated|_~10                      ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux14|mux_3nc:auto_generated|_~11                      ; |Data_Path|alu:alu|lpm_mux:Mux14|mux_3nc:auto_generated|_~11                      ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux14|mux_3nc:auto_generated|_~12                      ; |Data_Path|alu:alu|lpm_mux:Mux14|mux_3nc:auto_generated|_~12                      ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux14|mux_3nc:auto_generated|_~14                      ; |Data_Path|alu:alu|lpm_mux:Mux14|mux_3nc:auto_generated|_~14                      ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux14|mux_3nc:auto_generated|_~15                      ; |Data_Path|alu:alu|lpm_mux:Mux14|mux_3nc:auto_generated|_~15                      ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux14|mux_3nc:auto_generated|_~16                      ; |Data_Path|alu:alu|lpm_mux:Mux14|mux_3nc:auto_generated|_~16                      ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux14|mux_3nc:auto_generated|_~17                      ; |Data_Path|alu:alu|lpm_mux:Mux14|mux_3nc:auto_generated|_~17                      ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux14|mux_3nc:auto_generated|_~18                      ; |Data_Path|alu:alu|lpm_mux:Mux14|mux_3nc:auto_generated|_~18                      ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux14|mux_3nc:auto_generated|_~20                      ; |Data_Path|alu:alu|lpm_mux:Mux14|mux_3nc:auto_generated|_~20                      ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux14|mux_3nc:auto_generated|_~21                      ; |Data_Path|alu:alu|lpm_mux:Mux14|mux_3nc:auto_generated|_~21                      ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux14|mux_3nc:auto_generated|_~23                      ; |Data_Path|alu:alu|lpm_mux:Mux14|mux_3nc:auto_generated|_~23                      ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux14|mux_3nc:auto_generated|_~24                      ; |Data_Path|alu:alu|lpm_mux:Mux14|mux_3nc:auto_generated|_~24                      ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux14|mux_3nc:auto_generated|_~25                      ; |Data_Path|alu:alu|lpm_mux:Mux14|mux_3nc:auto_generated|_~25                      ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux14|mux_3nc:auto_generated|_~28                      ; |Data_Path|alu:alu|lpm_mux:Mux14|mux_3nc:auto_generated|_~28                      ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux14|mux_3nc:auto_generated|_~29                      ; |Data_Path|alu:alu|lpm_mux:Mux14|mux_3nc:auto_generated|_~29                      ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux14|mux_3nc:auto_generated|_~30                      ; |Data_Path|alu:alu|lpm_mux:Mux14|mux_3nc:auto_generated|_~30                      ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux14|mux_3nc:auto_generated|_~32                      ; |Data_Path|alu:alu|lpm_mux:Mux14|mux_3nc:auto_generated|_~32                      ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux14|mux_3nc:auto_generated|_~33                      ; |Data_Path|alu:alu|lpm_mux:Mux14|mux_3nc:auto_generated|_~33                      ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux14|mux_3nc:auto_generated|_~34                      ; |Data_Path|alu:alu|lpm_mux:Mux14|mux_3nc:auto_generated|_~34                      ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux14|mux_3nc:auto_generated|_~37                      ; |Data_Path|alu:alu|lpm_mux:Mux14|mux_3nc:auto_generated|_~37                      ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux14|mux_3nc:auto_generated|_~38                      ; |Data_Path|alu:alu|lpm_mux:Mux14|mux_3nc:auto_generated|_~38                      ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux14|mux_3nc:auto_generated|_~39                      ; |Data_Path|alu:alu|lpm_mux:Mux14|mux_3nc:auto_generated|_~39                      ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux14|mux_3nc:auto_generated|_~40                      ; |Data_Path|alu:alu|lpm_mux:Mux14|mux_3nc:auto_generated|_~40                      ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux14|mux_3nc:auto_generated|_~41                      ; |Data_Path|alu:alu|lpm_mux:Mux14|mux_3nc:auto_generated|_~41                      ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux14|mux_3nc:auto_generated|_~42                      ; |Data_Path|alu:alu|lpm_mux:Mux14|mux_3nc:auto_generated|_~42                      ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux13|mux_3nc:auto_generated|_~0                       ; |Data_Path|alu:alu|lpm_mux:Mux13|mux_3nc:auto_generated|_~0                       ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux13|mux_3nc:auto_generated|_~1                       ; |Data_Path|alu:alu|lpm_mux:Mux13|mux_3nc:auto_generated|_~1                       ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux13|mux_3nc:auto_generated|_~2                       ; |Data_Path|alu:alu|lpm_mux:Mux13|mux_3nc:auto_generated|_~2                       ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux13|mux_3nc:auto_generated|_~3                       ; |Data_Path|alu:alu|lpm_mux:Mux13|mux_3nc:auto_generated|_~3                       ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux13|mux_3nc:auto_generated|_~5                       ; |Data_Path|alu:alu|lpm_mux:Mux13|mux_3nc:auto_generated|_~5                       ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux13|mux_3nc:auto_generated|_~6                       ; |Data_Path|alu:alu|lpm_mux:Mux13|mux_3nc:auto_generated|_~6                       ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux13|mux_3nc:auto_generated|_~7                       ; |Data_Path|alu:alu|lpm_mux:Mux13|mux_3nc:auto_generated|_~7                       ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux13|mux_3nc:auto_generated|_~8                       ; |Data_Path|alu:alu|lpm_mux:Mux13|mux_3nc:auto_generated|_~8                       ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux13|mux_3nc:auto_generated|_~9                       ; |Data_Path|alu:alu|lpm_mux:Mux13|mux_3nc:auto_generated|_~9                       ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux13|mux_3nc:auto_generated|_~10                      ; |Data_Path|alu:alu|lpm_mux:Mux13|mux_3nc:auto_generated|_~10                      ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux13|mux_3nc:auto_generated|_~11                      ; |Data_Path|alu:alu|lpm_mux:Mux13|mux_3nc:auto_generated|_~11                      ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux13|mux_3nc:auto_generated|_~12                      ; |Data_Path|alu:alu|lpm_mux:Mux13|mux_3nc:auto_generated|_~12                      ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux13|mux_3nc:auto_generated|_~14                      ; |Data_Path|alu:alu|lpm_mux:Mux13|mux_3nc:auto_generated|_~14                      ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux13|mux_3nc:auto_generated|_~15                      ; |Data_Path|alu:alu|lpm_mux:Mux13|mux_3nc:auto_generated|_~15                      ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux13|mux_3nc:auto_generated|_~16                      ; |Data_Path|alu:alu|lpm_mux:Mux13|mux_3nc:auto_generated|_~16                      ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux13|mux_3nc:auto_generated|_~17                      ; |Data_Path|alu:alu|lpm_mux:Mux13|mux_3nc:auto_generated|_~17                      ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux13|mux_3nc:auto_generated|_~18                      ; |Data_Path|alu:alu|lpm_mux:Mux13|mux_3nc:auto_generated|_~18                      ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux13|mux_3nc:auto_generated|_~20                      ; |Data_Path|alu:alu|lpm_mux:Mux13|mux_3nc:auto_generated|_~20                      ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux13|mux_3nc:auto_generated|_~21                      ; |Data_Path|alu:alu|lpm_mux:Mux13|mux_3nc:auto_generated|_~21                      ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux13|mux_3nc:auto_generated|_~23                      ; |Data_Path|alu:alu|lpm_mux:Mux13|mux_3nc:auto_generated|_~23                      ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux13|mux_3nc:auto_generated|_~24                      ; |Data_Path|alu:alu|lpm_mux:Mux13|mux_3nc:auto_generated|_~24                      ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux13|mux_3nc:auto_generated|_~25                      ; |Data_Path|alu:alu|lpm_mux:Mux13|mux_3nc:auto_generated|_~25                      ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux13|mux_3nc:auto_generated|_~28                      ; |Data_Path|alu:alu|lpm_mux:Mux13|mux_3nc:auto_generated|_~28                      ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux13|mux_3nc:auto_generated|_~29                      ; |Data_Path|alu:alu|lpm_mux:Mux13|mux_3nc:auto_generated|_~29                      ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux13|mux_3nc:auto_generated|_~30                      ; |Data_Path|alu:alu|lpm_mux:Mux13|mux_3nc:auto_generated|_~30                      ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux13|mux_3nc:auto_generated|_~32                      ; |Data_Path|alu:alu|lpm_mux:Mux13|mux_3nc:auto_generated|_~32                      ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux13|mux_3nc:auto_generated|_~33                      ; |Data_Path|alu:alu|lpm_mux:Mux13|mux_3nc:auto_generated|_~33                      ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux13|mux_3nc:auto_generated|_~34                      ; |Data_Path|alu:alu|lpm_mux:Mux13|mux_3nc:auto_generated|_~34                      ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux13|mux_3nc:auto_generated|_~37                      ; |Data_Path|alu:alu|lpm_mux:Mux13|mux_3nc:auto_generated|_~37                      ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux13|mux_3nc:auto_generated|_~38                      ; |Data_Path|alu:alu|lpm_mux:Mux13|mux_3nc:auto_generated|_~38                      ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux13|mux_3nc:auto_generated|_~39                      ; |Data_Path|alu:alu|lpm_mux:Mux13|mux_3nc:auto_generated|_~39                      ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux13|mux_3nc:auto_generated|_~40                      ; |Data_Path|alu:alu|lpm_mux:Mux13|mux_3nc:auto_generated|_~40                      ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux13|mux_3nc:auto_generated|_~41                      ; |Data_Path|alu:alu|lpm_mux:Mux13|mux_3nc:auto_generated|_~41                      ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux13|mux_3nc:auto_generated|_~42                      ; |Data_Path|alu:alu|lpm_mux:Mux13|mux_3nc:auto_generated|_~42                      ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux12|mux_3nc:auto_generated|_~0                       ; |Data_Path|alu:alu|lpm_mux:Mux12|mux_3nc:auto_generated|_~0                       ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux12|mux_3nc:auto_generated|_~1                       ; |Data_Path|alu:alu|lpm_mux:Mux12|mux_3nc:auto_generated|_~1                       ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux12|mux_3nc:auto_generated|_~2                       ; |Data_Path|alu:alu|lpm_mux:Mux12|mux_3nc:auto_generated|_~2                       ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux12|mux_3nc:auto_generated|_~3                       ; |Data_Path|alu:alu|lpm_mux:Mux12|mux_3nc:auto_generated|_~3                       ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux12|mux_3nc:auto_generated|_~5                       ; |Data_Path|alu:alu|lpm_mux:Mux12|mux_3nc:auto_generated|_~5                       ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux12|mux_3nc:auto_generated|_~6                       ; |Data_Path|alu:alu|lpm_mux:Mux12|mux_3nc:auto_generated|_~6                       ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux12|mux_3nc:auto_generated|_~7                       ; |Data_Path|alu:alu|lpm_mux:Mux12|mux_3nc:auto_generated|_~7                       ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux12|mux_3nc:auto_generated|_~8                       ; |Data_Path|alu:alu|lpm_mux:Mux12|mux_3nc:auto_generated|_~8                       ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux12|mux_3nc:auto_generated|_~9                       ; |Data_Path|alu:alu|lpm_mux:Mux12|mux_3nc:auto_generated|_~9                       ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux12|mux_3nc:auto_generated|_~10                      ; |Data_Path|alu:alu|lpm_mux:Mux12|mux_3nc:auto_generated|_~10                      ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux12|mux_3nc:auto_generated|_~11                      ; |Data_Path|alu:alu|lpm_mux:Mux12|mux_3nc:auto_generated|_~11                      ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux12|mux_3nc:auto_generated|_~12                      ; |Data_Path|alu:alu|lpm_mux:Mux12|mux_3nc:auto_generated|_~12                      ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux12|mux_3nc:auto_generated|_~14                      ; |Data_Path|alu:alu|lpm_mux:Mux12|mux_3nc:auto_generated|_~14                      ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux12|mux_3nc:auto_generated|_~15                      ; |Data_Path|alu:alu|lpm_mux:Mux12|mux_3nc:auto_generated|_~15                      ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux12|mux_3nc:auto_generated|_~16                      ; |Data_Path|alu:alu|lpm_mux:Mux12|mux_3nc:auto_generated|_~16                      ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux12|mux_3nc:auto_generated|_~17                      ; |Data_Path|alu:alu|lpm_mux:Mux12|mux_3nc:auto_generated|_~17                      ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux12|mux_3nc:auto_generated|_~18                      ; |Data_Path|alu:alu|lpm_mux:Mux12|mux_3nc:auto_generated|_~18                      ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux12|mux_3nc:auto_generated|_~20                      ; |Data_Path|alu:alu|lpm_mux:Mux12|mux_3nc:auto_generated|_~20                      ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux12|mux_3nc:auto_generated|_~21                      ; |Data_Path|alu:alu|lpm_mux:Mux12|mux_3nc:auto_generated|_~21                      ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux12|mux_3nc:auto_generated|_~23                      ; |Data_Path|alu:alu|lpm_mux:Mux12|mux_3nc:auto_generated|_~23                      ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux12|mux_3nc:auto_generated|_~24                      ; |Data_Path|alu:alu|lpm_mux:Mux12|mux_3nc:auto_generated|_~24                      ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux12|mux_3nc:auto_generated|_~25                      ; |Data_Path|alu:alu|lpm_mux:Mux12|mux_3nc:auto_generated|_~25                      ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux12|mux_3nc:auto_generated|_~28                      ; |Data_Path|alu:alu|lpm_mux:Mux12|mux_3nc:auto_generated|_~28                      ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux12|mux_3nc:auto_generated|_~29                      ; |Data_Path|alu:alu|lpm_mux:Mux12|mux_3nc:auto_generated|_~29                      ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux12|mux_3nc:auto_generated|_~30                      ; |Data_Path|alu:alu|lpm_mux:Mux12|mux_3nc:auto_generated|_~30                      ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux12|mux_3nc:auto_generated|_~32                      ; |Data_Path|alu:alu|lpm_mux:Mux12|mux_3nc:auto_generated|_~32                      ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux12|mux_3nc:auto_generated|_~33                      ; |Data_Path|alu:alu|lpm_mux:Mux12|mux_3nc:auto_generated|_~33                      ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux12|mux_3nc:auto_generated|_~34                      ; |Data_Path|alu:alu|lpm_mux:Mux12|mux_3nc:auto_generated|_~34                      ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux12|mux_3nc:auto_generated|_~37                      ; |Data_Path|alu:alu|lpm_mux:Mux12|mux_3nc:auto_generated|_~37                      ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux12|mux_3nc:auto_generated|_~38                      ; |Data_Path|alu:alu|lpm_mux:Mux12|mux_3nc:auto_generated|_~38                      ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux12|mux_3nc:auto_generated|_~39                      ; |Data_Path|alu:alu|lpm_mux:Mux12|mux_3nc:auto_generated|_~39                      ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux12|mux_3nc:auto_generated|_~40                      ; |Data_Path|alu:alu|lpm_mux:Mux12|mux_3nc:auto_generated|_~40                      ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux12|mux_3nc:auto_generated|_~41                      ; |Data_Path|alu:alu|lpm_mux:Mux12|mux_3nc:auto_generated|_~41                      ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux12|mux_3nc:auto_generated|_~42                      ; |Data_Path|alu:alu|lpm_mux:Mux12|mux_3nc:auto_generated|_~42                      ; out0             ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------+
; Node Name                                                                         ; Output Port Name                                                                  ; Output Port Type ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------+
; |Data_Path|DataIn[0]                                                              ; |Data_Path|DataIn[0]                                                              ; out              ;
; |Data_Path|DataIn[1]                                                              ; |Data_Path|DataIn[1]                                                              ; out              ;
; |Data_Path|DataIn[2]                                                              ; |Data_Path|DataIn[2]                                                              ; out              ;
; |Data_Path|DataIn[3]                                                              ; |Data_Path|DataIn[3]                                                              ; out              ;
; |Data_Path|WAB[0]                                                                 ; |Data_Path|WAB[0]                                                                 ; out              ;
; |Data_Path|WAB[1]                                                                 ; |Data_Path|WAB[1]                                                                 ; out              ;
; |Data_Path|RAA[0]                                                                 ; |Data_Path|RAA[0]                                                                 ; out              ;
; |Data_Path|OE                                                                     ; |Data_Path|OE                                                                     ; out              ;
; |Data_Path|result[4]                                                              ; |Data_Path|result[4]                                                              ; pin_out          ;
; |Data_Path|result[5]                                                              ; |Data_Path|result[5]                                                              ; pin_out          ;
; |Data_Path|result[6]                                                              ; |Data_Path|result[6]                                                              ; pin_out          ;
; |Data_Path|result[7]                                                              ; |Data_Path|result[7]                                                              ; pin_out          ;
; |Data_Path|result[8]                                                              ; |Data_Path|result[8]                                                              ; pin_out          ;
; |Data_Path|result[9]                                                              ; |Data_Path|result[9]                                                              ; pin_out          ;
; |Data_Path|result[10]                                                             ; |Data_Path|result[10]                                                             ; pin_out          ;
; |Data_Path|result[11]                                                             ; |Data_Path|result[11]                                                             ; pin_out          ;
; |Data_Path|result[12]                                                             ; |Data_Path|result[12]                                                             ; pin_out          ;
; |Data_Path|result[13]                                                             ; |Data_Path|result[13]                                                             ; pin_out          ;
; |Data_Path|result[14]                                                             ; |Data_Path|result[14]                                                             ; pin_out          ;
; |Data_Path|result[15]                                                             ; |Data_Path|result[15]                                                             ; pin_out          ;
; |Data_Path|tri_state:tri_state|out[4]                                             ; |Data_Path|tri_state:tri_state|out[4]                                             ; out              ;
; |Data_Path|tri_state:tri_state|out[5]                                             ; |Data_Path|tri_state:tri_state|out[5]                                             ; out              ;
; |Data_Path|tri_state:tri_state|out[6]                                             ; |Data_Path|tri_state:tri_state|out[6]                                             ; out              ;
; |Data_Path|tri_state:tri_state|out[7]                                             ; |Data_Path|tri_state:tri_state|out[7]                                             ; out              ;
; |Data_Path|tri_state:tri_state|out[8]                                             ; |Data_Path|tri_state:tri_state|out[8]                                             ; out              ;
; |Data_Path|tri_state:tri_state|out[9]                                             ; |Data_Path|tri_state:tri_state|out[9]                                             ; out              ;
; |Data_Path|tri_state:tri_state|out[10]                                            ; |Data_Path|tri_state:tri_state|out[10]                                            ; out              ;
; |Data_Path|tri_state:tri_state|out[11]                                            ; |Data_Path|tri_state:tri_state|out[11]                                            ; out              ;
; |Data_Path|tri_state:tri_state|out[12]                                            ; |Data_Path|tri_state:tri_state|out[12]                                            ; out              ;
; |Data_Path|tri_state:tri_state|out[13]                                            ; |Data_Path|tri_state:tri_state|out[13]                                            ; out              ;
; |Data_Path|tri_state:tri_state|out[14]                                            ; |Data_Path|tri_state:tri_state|out[14]                                            ; out              ;
; |Data_Path|tri_state:tri_state|out[15]                                            ; |Data_Path|tri_state:tri_state|out[15]                                            ; out              ;
; |Data_Path|Shift_reg:shift|data_out~0                                             ; |Data_Path|Shift_reg:shift|data_out~0                                             ; out              ;
; |Data_Path|Shift_reg:shift|data_out~1                                             ; |Data_Path|Shift_reg:shift|data_out~1                                             ; out              ;
; |Data_Path|Shift_reg:shift|data_out~2                                             ; |Data_Path|Shift_reg:shift|data_out~2                                             ; out              ;
; |Data_Path|Shift_reg:shift|data_out~3                                             ; |Data_Path|Shift_reg:shift|data_out~3                                             ; out              ;
; |Data_Path|Shift_reg:shift|data_out~4                                             ; |Data_Path|Shift_reg:shift|data_out~4                                             ; out              ;
; |Data_Path|Shift_reg:shift|data_out~5                                             ; |Data_Path|Shift_reg:shift|data_out~5                                             ; out              ;
; |Data_Path|Shift_reg:shift|data_out~6                                             ; |Data_Path|Shift_reg:shift|data_out~6                                             ; out              ;
; |Data_Path|Shift_reg:shift|data_out~7                                             ; |Data_Path|Shift_reg:shift|data_out~7                                             ; out              ;
; |Data_Path|Shift_reg:shift|data_out~8                                             ; |Data_Path|Shift_reg:shift|data_out~8                                             ; out              ;
; |Data_Path|Shift_reg:shift|data_out~9                                             ; |Data_Path|Shift_reg:shift|data_out~9                                             ; out              ;
; |Data_Path|Shift_reg:shift|data_out~10                                            ; |Data_Path|Shift_reg:shift|data_out~10                                            ; out              ;
; |Data_Path|Shift_reg:shift|data_out~11                                            ; |Data_Path|Shift_reg:shift|data_out~11                                            ; out              ;
; |Data_Path|Shift_reg:shift|data_out[4]                                            ; |Data_Path|Shift_reg:shift|data_out[4]                                            ; regout           ;
; |Data_Path|Shift_reg:shift|data_out[5]                                            ; |Data_Path|Shift_reg:shift|data_out[5]                                            ; regout           ;
; |Data_Path|Shift_reg:shift|data_out[6]                                            ; |Data_Path|Shift_reg:shift|data_out[6]                                            ; regout           ;
; |Data_Path|Shift_reg:shift|data_out[7]                                            ; |Data_Path|Shift_reg:shift|data_out[7]                                            ; regout           ;
; |Data_Path|Shift_reg:shift|data_out[8]                                            ; |Data_Path|Shift_reg:shift|data_out[8]                                            ; regout           ;
; |Data_Path|Shift_reg:shift|data_out[9]                                            ; |Data_Path|Shift_reg:shift|data_out[9]                                            ; regout           ;
; |Data_Path|Shift_reg:shift|data_out[10]                                           ; |Data_Path|Shift_reg:shift|data_out[10]                                           ; regout           ;
; |Data_Path|Shift_reg:shift|data_out[11]                                           ; |Data_Path|Shift_reg:shift|data_out[11]                                           ; regout           ;
; |Data_Path|Shift_reg:shift|data_out[12]                                           ; |Data_Path|Shift_reg:shift|data_out[12]                                           ; regout           ;
; |Data_Path|Shift_reg:shift|data_out[13]                                           ; |Data_Path|Shift_reg:shift|data_out[13]                                           ; regout           ;
; |Data_Path|Shift_reg:shift|data_out[14]                                           ; |Data_Path|Shift_reg:shift|data_out[14]                                           ; regout           ;
; |Data_Path|Shift_reg:shift|data_out[15]                                           ; |Data_Path|Shift_reg:shift|data_out[15]                                           ; regout           ;
; |Data_Path|alu:alu|result~0                                                       ; |Data_Path|alu:alu|result~0                                                       ; out0             ;
; |Data_Path|register_file:Reg|regfile~0                                            ; |Data_Path|register_file:Reg|regfile~0                                            ; out              ;
; |Data_Path|register_file:Reg|regfile~1                                            ; |Data_Path|register_file:Reg|regfile~1                                            ; out              ;
; |Data_Path|register_file:Reg|regfile~2                                            ; |Data_Path|register_file:Reg|regfile~2                                            ; out              ;
; |Data_Path|register_file:Reg|regfile~3                                            ; |Data_Path|register_file:Reg|regfile~3                                            ; out              ;
; |Data_Path|register_file:Reg|regfile~4                                            ; |Data_Path|register_file:Reg|regfile~4                                            ; out              ;
; |Data_Path|register_file:Reg|regfile~5                                            ; |Data_Path|register_file:Reg|regfile~5                                            ; out              ;
; |Data_Path|register_file:Reg|regfile~6                                            ; |Data_Path|register_file:Reg|regfile~6                                            ; out              ;
; |Data_Path|register_file:Reg|regfile~7                                            ; |Data_Path|register_file:Reg|regfile~7                                            ; out              ;
; |Data_Path|register_file:Reg|regfile~8                                            ; |Data_Path|register_file:Reg|regfile~8                                            ; out              ;
; |Data_Path|register_file:Reg|regfile~9                                            ; |Data_Path|register_file:Reg|regfile~9                                            ; out              ;
; |Data_Path|register_file:Reg|regfile~10                                           ; |Data_Path|register_file:Reg|regfile~10                                           ; out              ;
; |Data_Path|register_file:Reg|regfile~15                                           ; |Data_Path|register_file:Reg|regfile~15                                           ; out              ;
; |Data_Path|register_file:Reg|regfile~16                                           ; |Data_Path|register_file:Reg|regfile~16                                           ; out              ;
; |Data_Path|register_file:Reg|regfile~17                                           ; |Data_Path|register_file:Reg|regfile~17                                           ; out              ;
; |Data_Path|register_file:Reg|regfile~18                                           ; |Data_Path|register_file:Reg|regfile~18                                           ; out              ;
; |Data_Path|register_file:Reg|regfile~19                                           ; |Data_Path|register_file:Reg|regfile~19                                           ; out              ;
; |Data_Path|register_file:Reg|regfile~20                                           ; |Data_Path|register_file:Reg|regfile~20                                           ; out              ;
; |Data_Path|register_file:Reg|regfile~21                                           ; |Data_Path|register_file:Reg|regfile~21                                           ; out              ;
; |Data_Path|register_file:Reg|regfile~22                                           ; |Data_Path|register_file:Reg|regfile~22                                           ; out              ;
; |Data_Path|register_file:Reg|regfile~23                                           ; |Data_Path|register_file:Reg|regfile~23                                           ; out              ;
; |Data_Path|register_file:Reg|regfile~24                                           ; |Data_Path|register_file:Reg|regfile~24                                           ; out              ;
; |Data_Path|register_file:Reg|regfile~25                                           ; |Data_Path|register_file:Reg|regfile~25                                           ; out              ;
; |Data_Path|register_file:Reg|regfile~26                                           ; |Data_Path|register_file:Reg|regfile~26                                           ; out              ;
; |Data_Path|register_file:Reg|regfile~31                                           ; |Data_Path|register_file:Reg|regfile~31                                           ; out              ;
; |Data_Path|register_file:Reg|regfile~32                                           ; |Data_Path|register_file:Reg|regfile~32                                           ; out              ;
; |Data_Path|register_file:Reg|regfile~33                                           ; |Data_Path|register_file:Reg|regfile~33                                           ; out              ;
; |Data_Path|register_file:Reg|regfile~34                                           ; |Data_Path|register_file:Reg|regfile~34                                           ; out              ;
; |Data_Path|register_file:Reg|regfile~35                                           ; |Data_Path|register_file:Reg|regfile~35                                           ; out              ;
; |Data_Path|register_file:Reg|regfile~36                                           ; |Data_Path|register_file:Reg|regfile~36                                           ; out              ;
; |Data_Path|register_file:Reg|regfile~37                                           ; |Data_Path|register_file:Reg|regfile~37                                           ; out              ;
; |Data_Path|register_file:Reg|regfile~38                                           ; |Data_Path|register_file:Reg|regfile~38                                           ; out              ;
; |Data_Path|register_file:Reg|regfile~39                                           ; |Data_Path|register_file:Reg|regfile~39                                           ; out              ;
; |Data_Path|register_file:Reg|regfile~40                                           ; |Data_Path|register_file:Reg|regfile~40                                           ; out              ;
; |Data_Path|register_file:Reg|regfile~41                                           ; |Data_Path|register_file:Reg|regfile~41                                           ; out              ;
; |Data_Path|register_file:Reg|regfile~42                                           ; |Data_Path|register_file:Reg|regfile~42                                           ; out              ;
; |Data_Path|register_file:Reg|regfile~48                                           ; |Data_Path|register_file:Reg|regfile~48                                           ; out              ;
; |Data_Path|register_file:Reg|regfile~49                                           ; |Data_Path|register_file:Reg|regfile~49                                           ; out              ;
; |Data_Path|register_file:Reg|regfile~50                                           ; |Data_Path|register_file:Reg|regfile~50                                           ; out              ;
; |Data_Path|register_file:Reg|regfile~51                                           ; |Data_Path|register_file:Reg|regfile~51                                           ; out              ;
; |Data_Path|register_file:Reg|regfile~52                                           ; |Data_Path|register_file:Reg|regfile~52                                           ; out              ;
; |Data_Path|register_file:Reg|regfile~53                                           ; |Data_Path|register_file:Reg|regfile~53                                           ; out              ;
; |Data_Path|register_file:Reg|regfile~54                                           ; |Data_Path|register_file:Reg|regfile~54                                           ; out              ;
; |Data_Path|register_file:Reg|regfile~55                                           ; |Data_Path|register_file:Reg|regfile~55                                           ; out              ;
; |Data_Path|register_file:Reg|regfile~56                                           ; |Data_Path|register_file:Reg|regfile~56                                           ; out              ;
; |Data_Path|register_file:Reg|regfile~57                                           ; |Data_Path|register_file:Reg|regfile~57                                           ; out              ;
; |Data_Path|register_file:Reg|regfile~58                                           ; |Data_Path|register_file:Reg|regfile~58                                           ; out              ;
; |Data_Path|register_file:Reg|regfile[0][0]                                        ; |Data_Path|register_file:Reg|regfile[0][0]                                        ; regout           ;
; |Data_Path|register_file:Reg|regfile[1][1]                                        ; |Data_Path|register_file:Reg|regfile[1][1]                                        ; regout           ;
; |Data_Path|register_file:Reg|regfile[1][2]                                        ; |Data_Path|register_file:Reg|regfile[1][2]                                        ; regout           ;
; |Data_Path|register_file:Reg|regfile[1][3]                                        ; |Data_Path|register_file:Reg|regfile[1][3]                                        ; regout           ;
; |Data_Path|register_file:Reg|regfile[2][0]                                        ; |Data_Path|register_file:Reg|regfile[2][0]                                        ; regout           ;
; |Data_Path|register_file:Reg|regfile[2][1]                                        ; |Data_Path|register_file:Reg|regfile[2][1]                                        ; regout           ;
; |Data_Path|register_file:Reg|regfile[2][2]                                        ; |Data_Path|register_file:Reg|regfile[2][2]                                        ; regout           ;
; |Data_Path|register_file:Reg|regfile[2][3]                                        ; |Data_Path|register_file:Reg|regfile[2][3]                                        ; regout           ;
; |Data_Path|register_file:Reg|regfile[3][0]                                        ; |Data_Path|register_file:Reg|regfile[3][0]                                        ; regout           ;
; |Data_Path|register_file:Reg|regfile[3][1]                                        ; |Data_Path|register_file:Reg|regfile[3][1]                                        ; regout           ;
; |Data_Path|register_file:Reg|regfile[3][2]                                        ; |Data_Path|register_file:Reg|regfile[3][2]                                        ; regout           ;
; |Data_Path|register_file:Reg|regfile[3][3]                                        ; |Data_Path|register_file:Reg|regfile[3][3]                                        ; regout           ;
; |Data_Path|register_file:Reg|RDA[0]                                               ; |Data_Path|register_file:Reg|RDA[0]                                               ; out              ;
; |Data_Path|register_file:Reg|RDA[4]                                               ; |Data_Path|register_file:Reg|RDA[4]                                               ; out              ;
; |Data_Path|register_file:Reg|RDA[5]                                               ; |Data_Path|register_file:Reg|RDA[5]                                               ; out              ;
; |Data_Path|register_file:Reg|RDA[6]                                               ; |Data_Path|register_file:Reg|RDA[6]                                               ; out              ;
; |Data_Path|register_file:Reg|RDA[7]                                               ; |Data_Path|register_file:Reg|RDA[7]                                               ; out              ;
; |Data_Path|register_file:Reg|RDA[8]                                               ; |Data_Path|register_file:Reg|RDA[8]                                               ; out              ;
; |Data_Path|register_file:Reg|RDA[9]                                               ; |Data_Path|register_file:Reg|RDA[9]                                               ; out              ;
; |Data_Path|register_file:Reg|RDA[10]                                              ; |Data_Path|register_file:Reg|RDA[10]                                              ; out              ;
; |Data_Path|register_file:Reg|RDA[11]                                              ; |Data_Path|register_file:Reg|RDA[11]                                              ; out              ;
; |Data_Path|register_file:Reg|RDA[12]                                              ; |Data_Path|register_file:Reg|RDA[12]                                              ; out              ;
; |Data_Path|register_file:Reg|RDA[13]                                              ; |Data_Path|register_file:Reg|RDA[13]                                              ; out              ;
; |Data_Path|register_file:Reg|RDA[14]                                              ; |Data_Path|register_file:Reg|RDA[14]                                              ; out              ;
; |Data_Path|register_file:Reg|RDA[15]                                              ; |Data_Path|register_file:Reg|RDA[15]                                              ; out              ;
; |Data_Path|register_file:Reg|Decoder1~0                                           ; |Data_Path|register_file:Reg|Decoder1~0                                           ; out0             ;
; |Data_Path|register_file:Reg|Decoder1~1                                           ; |Data_Path|register_file:Reg|Decoder1~1                                           ; out0             ;
; |Data_Path|register_file:Reg|Decoder1~2                                           ; |Data_Path|register_file:Reg|Decoder1~2                                           ; out0             ;
; |Data_Path|register_file:Reg|Decoder1~3                                           ; |Data_Path|register_file:Reg|Decoder1~3                                           ; out0             ;
; |Data_Path|alu:alu|Add0~2                                                         ; |Data_Path|alu:alu|Add0~2                                                         ; out0             ;
; |Data_Path|alu:alu|Add1~1                                                         ; |Data_Path|alu:alu|Add1~1                                                         ; out0             ;
; |Data_Path|alu:alu|Add1~4                                                         ; |Data_Path|alu:alu|Add1~4                                                         ; out0             ;
; |Data_Path|alu:alu|Add1~6                                                         ; |Data_Path|alu:alu|Add1~6                                                         ; out0             ;
; |Data_Path|alu:alu|Add2~2                                                         ; |Data_Path|alu:alu|Add2~2                                                         ; out0             ;
; |Data_Path|alu:alu|Add3~1                                                         ; |Data_Path|alu:alu|Add3~1                                                         ; out0             ;
; |Data_Path|alu:alu|Add3~3                                                         ; |Data_Path|alu:alu|Add3~3                                                         ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux7|mux_umc:auto_generated|_~2              ; |Data_Path|register_file:Reg|lpm_mux:Mux7|mux_umc:auto_generated|_~2              ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux7|mux_umc:auto_generated|_~4              ; |Data_Path|register_file:Reg|lpm_mux:Mux7|mux_umc:auto_generated|_~4              ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux7|mux_umc:auto_generated|_~10             ; |Data_Path|register_file:Reg|lpm_mux:Mux7|mux_umc:auto_generated|_~10             ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux7|mux_umc:auto_generated|_~12             ; |Data_Path|register_file:Reg|lpm_mux:Mux7|mux_umc:auto_generated|_~12             ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux7|mux_umc:auto_generated|result_node[0]~1 ; |Data_Path|register_file:Reg|lpm_mux:Mux7|mux_umc:auto_generated|result_node[0]~1 ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux6|mux_umc:auto_generated|_~0              ; |Data_Path|register_file:Reg|lpm_mux:Mux6|mux_umc:auto_generated|_~0              ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux6|mux_umc:auto_generated|result_node[0]~0 ; |Data_Path|register_file:Reg|lpm_mux:Mux6|mux_umc:auto_generated|result_node[0]~0 ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux5|mux_umc:auto_generated|_~0              ; |Data_Path|register_file:Reg|lpm_mux:Mux5|mux_umc:auto_generated|_~0              ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux5|mux_umc:auto_generated|result_node[0]~0 ; |Data_Path|register_file:Reg|lpm_mux:Mux5|mux_umc:auto_generated|result_node[0]~0 ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux4|mux_umc:auto_generated|_~0              ; |Data_Path|register_file:Reg|lpm_mux:Mux4|mux_umc:auto_generated|_~0              ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux4|mux_umc:auto_generated|result_node[0]~0 ; |Data_Path|register_file:Reg|lpm_mux:Mux4|mux_umc:auto_generated|result_node[0]~0 ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux3|mux_umc:auto_generated|_~0              ; |Data_Path|register_file:Reg|lpm_mux:Mux3|mux_umc:auto_generated|_~0              ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux3|mux_umc:auto_generated|_~2              ; |Data_Path|register_file:Reg|lpm_mux:Mux3|mux_umc:auto_generated|_~2              ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux3|mux_umc:auto_generated|_~3              ; |Data_Path|register_file:Reg|lpm_mux:Mux3|mux_umc:auto_generated|_~3              ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux3|mux_umc:auto_generated|_~4              ; |Data_Path|register_file:Reg|lpm_mux:Mux3|mux_umc:auto_generated|_~4              ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux3|mux_umc:auto_generated|_~5              ; |Data_Path|register_file:Reg|lpm_mux:Mux3|mux_umc:auto_generated|_~5              ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux3|mux_umc:auto_generated|_~6              ; |Data_Path|register_file:Reg|lpm_mux:Mux3|mux_umc:auto_generated|_~6              ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux3|mux_umc:auto_generated|_~7              ; |Data_Path|register_file:Reg|lpm_mux:Mux3|mux_umc:auto_generated|_~7              ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux3|mux_umc:auto_generated|_~8              ; |Data_Path|register_file:Reg|lpm_mux:Mux3|mux_umc:auto_generated|_~8              ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux3|mux_umc:auto_generated|result_node[0]~0 ; |Data_Path|register_file:Reg|lpm_mux:Mux3|mux_umc:auto_generated|result_node[0]~0 ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux3|mux_umc:auto_generated|_~10             ; |Data_Path|register_file:Reg|lpm_mux:Mux3|mux_umc:auto_generated|_~10             ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux3|mux_umc:auto_generated|_~11             ; |Data_Path|register_file:Reg|lpm_mux:Mux3|mux_umc:auto_generated|_~11             ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux3|mux_umc:auto_generated|_~12             ; |Data_Path|register_file:Reg|lpm_mux:Mux3|mux_umc:auto_generated|_~12             ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux3|mux_umc:auto_generated|_~13             ; |Data_Path|register_file:Reg|lpm_mux:Mux3|mux_umc:auto_generated|_~13             ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux3|mux_umc:auto_generated|_~14             ; |Data_Path|register_file:Reg|lpm_mux:Mux3|mux_umc:auto_generated|_~14             ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux3|mux_umc:auto_generated|_~15             ; |Data_Path|register_file:Reg|lpm_mux:Mux3|mux_umc:auto_generated|_~15             ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux3|mux_umc:auto_generated|_~16             ; |Data_Path|register_file:Reg|lpm_mux:Mux3|mux_umc:auto_generated|_~16             ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux3|mux_umc:auto_generated|_~17             ; |Data_Path|register_file:Reg|lpm_mux:Mux3|mux_umc:auto_generated|_~17             ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux3|mux_umc:auto_generated|result_node[0]~1 ; |Data_Path|register_file:Reg|lpm_mux:Mux3|mux_umc:auto_generated|result_node[0]~1 ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux3|mux_umc:auto_generated|result_node[0]   ; |Data_Path|register_file:Reg|lpm_mux:Mux3|mux_umc:auto_generated|result_node[0]   ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux2|mux_umc:auto_generated|_~0              ; |Data_Path|register_file:Reg|lpm_mux:Mux2|mux_umc:auto_generated|_~0              ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux2|mux_umc:auto_generated|_~3              ; |Data_Path|register_file:Reg|lpm_mux:Mux2|mux_umc:auto_generated|_~3              ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux2|mux_umc:auto_generated|_~5              ; |Data_Path|register_file:Reg|lpm_mux:Mux2|mux_umc:auto_generated|_~5              ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux2|mux_umc:auto_generated|_~6              ; |Data_Path|register_file:Reg|lpm_mux:Mux2|mux_umc:auto_generated|_~6              ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux2|mux_umc:auto_generated|result_node[0]~0 ; |Data_Path|register_file:Reg|lpm_mux:Mux2|mux_umc:auto_generated|result_node[0]~0 ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux2|mux_umc:auto_generated|_~11             ; |Data_Path|register_file:Reg|lpm_mux:Mux2|mux_umc:auto_generated|_~11             ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux2|mux_umc:auto_generated|_~13             ; |Data_Path|register_file:Reg|lpm_mux:Mux2|mux_umc:auto_generated|_~13             ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux2|mux_umc:auto_generated|_~14             ; |Data_Path|register_file:Reg|lpm_mux:Mux2|mux_umc:auto_generated|_~14             ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux2|mux_umc:auto_generated|_~16             ; |Data_Path|register_file:Reg|lpm_mux:Mux2|mux_umc:auto_generated|_~16             ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux2|mux_umc:auto_generated|_~17             ; |Data_Path|register_file:Reg|lpm_mux:Mux2|mux_umc:auto_generated|_~17             ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux1|mux_umc:auto_generated|_~0              ; |Data_Path|register_file:Reg|lpm_mux:Mux1|mux_umc:auto_generated|_~0              ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux1|mux_umc:auto_generated|_~3              ; |Data_Path|register_file:Reg|lpm_mux:Mux1|mux_umc:auto_generated|_~3              ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux1|mux_umc:auto_generated|_~5              ; |Data_Path|register_file:Reg|lpm_mux:Mux1|mux_umc:auto_generated|_~5              ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux1|mux_umc:auto_generated|_~6              ; |Data_Path|register_file:Reg|lpm_mux:Mux1|mux_umc:auto_generated|_~6              ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux1|mux_umc:auto_generated|result_node[0]~0 ; |Data_Path|register_file:Reg|lpm_mux:Mux1|mux_umc:auto_generated|result_node[0]~0 ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux1|mux_umc:auto_generated|_~11             ; |Data_Path|register_file:Reg|lpm_mux:Mux1|mux_umc:auto_generated|_~11             ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux1|mux_umc:auto_generated|_~13             ; |Data_Path|register_file:Reg|lpm_mux:Mux1|mux_umc:auto_generated|_~13             ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux1|mux_umc:auto_generated|_~14             ; |Data_Path|register_file:Reg|lpm_mux:Mux1|mux_umc:auto_generated|_~14             ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux1|mux_umc:auto_generated|_~16             ; |Data_Path|register_file:Reg|lpm_mux:Mux1|mux_umc:auto_generated|_~16             ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux1|mux_umc:auto_generated|_~17             ; |Data_Path|register_file:Reg|lpm_mux:Mux1|mux_umc:auto_generated|_~17             ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux0|mux_umc:auto_generated|_~0              ; |Data_Path|register_file:Reg|lpm_mux:Mux0|mux_umc:auto_generated|_~0              ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux0|mux_umc:auto_generated|_~3              ; |Data_Path|register_file:Reg|lpm_mux:Mux0|mux_umc:auto_generated|_~3              ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux0|mux_umc:auto_generated|_~5              ; |Data_Path|register_file:Reg|lpm_mux:Mux0|mux_umc:auto_generated|_~5              ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux0|mux_umc:auto_generated|_~6              ; |Data_Path|register_file:Reg|lpm_mux:Mux0|mux_umc:auto_generated|_~6              ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux0|mux_umc:auto_generated|result_node[0]~0 ; |Data_Path|register_file:Reg|lpm_mux:Mux0|mux_umc:auto_generated|result_node[0]~0 ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux0|mux_umc:auto_generated|_~11             ; |Data_Path|register_file:Reg|lpm_mux:Mux0|mux_umc:auto_generated|_~11             ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux0|mux_umc:auto_generated|_~13             ; |Data_Path|register_file:Reg|lpm_mux:Mux0|mux_umc:auto_generated|_~13             ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux0|mux_umc:auto_generated|_~14             ; |Data_Path|register_file:Reg|lpm_mux:Mux0|mux_umc:auto_generated|_~14             ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux0|mux_umc:auto_generated|_~16             ; |Data_Path|register_file:Reg|lpm_mux:Mux0|mux_umc:auto_generated|_~16             ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux0|mux_umc:auto_generated|_~17             ; |Data_Path|register_file:Reg|lpm_mux:Mux0|mux_umc:auto_generated|_~17             ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux15|mux_3nc:auto_generated|_~4                       ; |Data_Path|alu:alu|lpm_mux:Mux15|mux_3nc:auto_generated|_~4                       ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux15|mux_3nc:auto_generated|_~13                      ; |Data_Path|alu:alu|lpm_mux:Mux15|mux_3nc:auto_generated|_~13                      ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux15|mux_3nc:auto_generated|_~22                      ; |Data_Path|alu:alu|lpm_mux:Mux15|mux_3nc:auto_generated|_~22                      ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux15|mux_3nc:auto_generated|_~26                      ; |Data_Path|alu:alu|lpm_mux:Mux15|mux_3nc:auto_generated|_~26                      ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux15|mux_3nc:auto_generated|_~31                      ; |Data_Path|alu:alu|lpm_mux:Mux15|mux_3nc:auto_generated|_~31                      ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux15|mux_3nc:auto_generated|_~35                      ; |Data_Path|alu:alu|lpm_mux:Mux15|mux_3nc:auto_generated|_~35                      ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux15|mux_3nc:auto_generated|_~41                      ; |Data_Path|alu:alu|lpm_mux:Mux15|mux_3nc:auto_generated|_~41                      ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux15|mux_3nc:auto_generated|_~42                      ; |Data_Path|alu:alu|lpm_mux:Mux15|mux_3nc:auto_generated|_~42                      ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux15|mux_3nc:auto_generated|result_node[0]~1          ; |Data_Path|alu:alu|lpm_mux:Mux15|mux_3nc:auto_generated|result_node[0]~1          ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux14|mux_3nc:auto_generated|_~4                       ; |Data_Path|alu:alu|lpm_mux:Mux14|mux_3nc:auto_generated|_~4                       ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux14|mux_3nc:auto_generated|_~13                      ; |Data_Path|alu:alu|lpm_mux:Mux14|mux_3nc:auto_generated|_~13                      ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux14|mux_3nc:auto_generated|_~19                      ; |Data_Path|alu:alu|lpm_mux:Mux14|mux_3nc:auto_generated|_~19                      ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux14|mux_3nc:auto_generated|result_node[0]~0          ; |Data_Path|alu:alu|lpm_mux:Mux14|mux_3nc:auto_generated|result_node[0]~0          ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux14|mux_3nc:auto_generated|_~22                      ; |Data_Path|alu:alu|lpm_mux:Mux14|mux_3nc:auto_generated|_~22                      ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux14|mux_3nc:auto_generated|_~26                      ; |Data_Path|alu:alu|lpm_mux:Mux14|mux_3nc:auto_generated|_~26                      ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux14|mux_3nc:auto_generated|_~31                      ; |Data_Path|alu:alu|lpm_mux:Mux14|mux_3nc:auto_generated|_~31                      ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux14|mux_3nc:auto_generated|_~35                      ; |Data_Path|alu:alu|lpm_mux:Mux14|mux_3nc:auto_generated|_~35                      ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux14|mux_3nc:auto_generated|result_node[0]~1          ; |Data_Path|alu:alu|lpm_mux:Mux14|mux_3nc:auto_generated|result_node[0]~1          ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux14|mux_3nc:auto_generated|result_node[0]            ; |Data_Path|alu:alu|lpm_mux:Mux14|mux_3nc:auto_generated|result_node[0]            ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux13|mux_3nc:auto_generated|_~4                       ; |Data_Path|alu:alu|lpm_mux:Mux13|mux_3nc:auto_generated|_~4                       ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux13|mux_3nc:auto_generated|_~13                      ; |Data_Path|alu:alu|lpm_mux:Mux13|mux_3nc:auto_generated|_~13                      ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux13|mux_3nc:auto_generated|_~19                      ; |Data_Path|alu:alu|lpm_mux:Mux13|mux_3nc:auto_generated|_~19                      ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux13|mux_3nc:auto_generated|result_node[0]~0          ; |Data_Path|alu:alu|lpm_mux:Mux13|mux_3nc:auto_generated|result_node[0]~0          ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux13|mux_3nc:auto_generated|_~22                      ; |Data_Path|alu:alu|lpm_mux:Mux13|mux_3nc:auto_generated|_~22                      ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux13|mux_3nc:auto_generated|_~26                      ; |Data_Path|alu:alu|lpm_mux:Mux13|mux_3nc:auto_generated|_~26                      ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux13|mux_3nc:auto_generated|_~31                      ; |Data_Path|alu:alu|lpm_mux:Mux13|mux_3nc:auto_generated|_~31                      ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux13|mux_3nc:auto_generated|_~35                      ; |Data_Path|alu:alu|lpm_mux:Mux13|mux_3nc:auto_generated|_~35                      ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux13|mux_3nc:auto_generated|result_node[0]~1          ; |Data_Path|alu:alu|lpm_mux:Mux13|mux_3nc:auto_generated|result_node[0]~1          ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux13|mux_3nc:auto_generated|result_node[0]            ; |Data_Path|alu:alu|lpm_mux:Mux13|mux_3nc:auto_generated|result_node[0]            ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux12|mux_3nc:auto_generated|_~4                       ; |Data_Path|alu:alu|lpm_mux:Mux12|mux_3nc:auto_generated|_~4                       ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux12|mux_3nc:auto_generated|_~13                      ; |Data_Path|alu:alu|lpm_mux:Mux12|mux_3nc:auto_generated|_~13                      ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux12|mux_3nc:auto_generated|_~19                      ; |Data_Path|alu:alu|lpm_mux:Mux12|mux_3nc:auto_generated|_~19                      ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux12|mux_3nc:auto_generated|result_node[0]~0          ; |Data_Path|alu:alu|lpm_mux:Mux12|mux_3nc:auto_generated|result_node[0]~0          ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux12|mux_3nc:auto_generated|_~22                      ; |Data_Path|alu:alu|lpm_mux:Mux12|mux_3nc:auto_generated|_~22                      ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux12|mux_3nc:auto_generated|_~26                      ; |Data_Path|alu:alu|lpm_mux:Mux12|mux_3nc:auto_generated|_~26                      ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux12|mux_3nc:auto_generated|_~31                      ; |Data_Path|alu:alu|lpm_mux:Mux12|mux_3nc:auto_generated|_~31                      ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux12|mux_3nc:auto_generated|_~35                      ; |Data_Path|alu:alu|lpm_mux:Mux12|mux_3nc:auto_generated|_~35                      ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux12|mux_3nc:auto_generated|result_node[0]~1          ; |Data_Path|alu:alu|lpm_mux:Mux12|mux_3nc:auto_generated|result_node[0]~1          ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux12|mux_3nc:auto_generated|result_node[0]            ; |Data_Path|alu:alu|lpm_mux:Mux12|mux_3nc:auto_generated|result_node[0]            ; out0             ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------+
; Node Name                                                                         ; Output Port Name                                                                  ; Output Port Type ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------+
; |Data_Path|DataIn[0]                                                              ; |Data_Path|DataIn[0]                                                              ; out              ;
; |Data_Path|DataIn[1]                                                              ; |Data_Path|DataIn[1]                                                              ; out              ;
; |Data_Path|DataIn[2]                                                              ; |Data_Path|DataIn[2]                                                              ; out              ;
; |Data_Path|DataIn[3]                                                              ; |Data_Path|DataIn[3]                                                              ; out              ;
; |Data_Path|WAB[0]                                                                 ; |Data_Path|WAB[0]                                                                 ; out              ;
; |Data_Path|WAB[1]                                                                 ; |Data_Path|WAB[1]                                                                 ; out              ;
; |Data_Path|RAA[0]                                                                 ; |Data_Path|RAA[0]                                                                 ; out              ;
; |Data_Path|OE                                                                     ; |Data_Path|OE                                                                     ; out              ;
; |Data_Path|register_file:Reg|regfile~11                                           ; |Data_Path|register_file:Reg|regfile~11                                           ; out              ;
; |Data_Path|register_file:Reg|regfile~27                                           ; |Data_Path|register_file:Reg|regfile~27                                           ; out              ;
; |Data_Path|register_file:Reg|regfile~31                                           ; |Data_Path|register_file:Reg|regfile~31                                           ; out              ;
; |Data_Path|register_file:Reg|regfile~43                                           ; |Data_Path|register_file:Reg|regfile~43                                           ; out              ;
; |Data_Path|register_file:Reg|regfile~59                                           ; |Data_Path|register_file:Reg|regfile~59                                           ; out              ;
; |Data_Path|register_file:Reg|regfile[0][0]                                        ; |Data_Path|register_file:Reg|regfile[0][0]                                        ; regout           ;
; |Data_Path|register_file:Reg|regfile[1][0]                                        ; |Data_Path|register_file:Reg|regfile[1][0]                                        ; regout           ;
; |Data_Path|register_file:Reg|regfile[1][1]                                        ; |Data_Path|register_file:Reg|regfile[1][1]                                        ; regout           ;
; |Data_Path|register_file:Reg|regfile[1][2]                                        ; |Data_Path|register_file:Reg|regfile[1][2]                                        ; regout           ;
; |Data_Path|register_file:Reg|regfile[1][3]                                        ; |Data_Path|register_file:Reg|regfile[1][3]                                        ; regout           ;
; |Data_Path|register_file:Reg|regfile[2][0]                                        ; |Data_Path|register_file:Reg|regfile[2][0]                                        ; regout           ;
; |Data_Path|register_file:Reg|regfile[2][1]                                        ; |Data_Path|register_file:Reg|regfile[2][1]                                        ; regout           ;
; |Data_Path|register_file:Reg|regfile[2][2]                                        ; |Data_Path|register_file:Reg|regfile[2][2]                                        ; regout           ;
; |Data_Path|register_file:Reg|regfile[2][3]                                        ; |Data_Path|register_file:Reg|regfile[2][3]                                        ; regout           ;
; |Data_Path|register_file:Reg|regfile[3][0]                                        ; |Data_Path|register_file:Reg|regfile[3][0]                                        ; regout           ;
; |Data_Path|register_file:Reg|regfile[3][1]                                        ; |Data_Path|register_file:Reg|regfile[3][1]                                        ; regout           ;
; |Data_Path|register_file:Reg|regfile[3][2]                                        ; |Data_Path|register_file:Reg|regfile[3][2]                                        ; regout           ;
; |Data_Path|register_file:Reg|regfile[3][3]                                        ; |Data_Path|register_file:Reg|regfile[3][3]                                        ; regout           ;
; |Data_Path|register_file:Reg|Decoder1~0                                           ; |Data_Path|register_file:Reg|Decoder1~0                                           ; out0             ;
; |Data_Path|register_file:Reg|Decoder1~1                                           ; |Data_Path|register_file:Reg|Decoder1~1                                           ; out0             ;
; |Data_Path|register_file:Reg|Decoder1~2                                           ; |Data_Path|register_file:Reg|Decoder1~2                                           ; out0             ;
; |Data_Path|register_file:Reg|Decoder1~3                                           ; |Data_Path|register_file:Reg|Decoder1~3                                           ; out0             ;
; |Data_Path|alu:alu|Add0~3                                                         ; |Data_Path|alu:alu|Add0~3                                                         ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux7|mux_umc:auto_generated|_~2              ; |Data_Path|register_file:Reg|lpm_mux:Mux7|mux_umc:auto_generated|_~2              ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux7|mux_umc:auto_generated|_~4              ; |Data_Path|register_file:Reg|lpm_mux:Mux7|mux_umc:auto_generated|_~4              ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux7|mux_umc:auto_generated|_~10             ; |Data_Path|register_file:Reg|lpm_mux:Mux7|mux_umc:auto_generated|_~10             ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux7|mux_umc:auto_generated|_~12             ; |Data_Path|register_file:Reg|lpm_mux:Mux7|mux_umc:auto_generated|_~12             ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux7|mux_umc:auto_generated|result_node[0]~1 ; |Data_Path|register_file:Reg|lpm_mux:Mux7|mux_umc:auto_generated|result_node[0]~1 ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux6|mux_umc:auto_generated|_~0              ; |Data_Path|register_file:Reg|lpm_mux:Mux6|mux_umc:auto_generated|_~0              ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux6|mux_umc:auto_generated|result_node[0]~0 ; |Data_Path|register_file:Reg|lpm_mux:Mux6|mux_umc:auto_generated|result_node[0]~0 ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux5|mux_umc:auto_generated|_~0              ; |Data_Path|register_file:Reg|lpm_mux:Mux5|mux_umc:auto_generated|_~0              ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux5|mux_umc:auto_generated|result_node[0]~0 ; |Data_Path|register_file:Reg|lpm_mux:Mux5|mux_umc:auto_generated|result_node[0]~0 ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux4|mux_umc:auto_generated|_~0              ; |Data_Path|register_file:Reg|lpm_mux:Mux4|mux_umc:auto_generated|_~0              ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux4|mux_umc:auto_generated|result_node[0]~0 ; |Data_Path|register_file:Reg|lpm_mux:Mux4|mux_umc:auto_generated|result_node[0]~0 ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux3|mux_umc:auto_generated|_~0              ; |Data_Path|register_file:Reg|lpm_mux:Mux3|mux_umc:auto_generated|_~0              ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux3|mux_umc:auto_generated|_~2              ; |Data_Path|register_file:Reg|lpm_mux:Mux3|mux_umc:auto_generated|_~2              ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux3|mux_umc:auto_generated|_~3              ; |Data_Path|register_file:Reg|lpm_mux:Mux3|mux_umc:auto_generated|_~3              ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux3|mux_umc:auto_generated|_~4              ; |Data_Path|register_file:Reg|lpm_mux:Mux3|mux_umc:auto_generated|_~4              ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux3|mux_umc:auto_generated|_~5              ; |Data_Path|register_file:Reg|lpm_mux:Mux3|mux_umc:auto_generated|_~5              ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux3|mux_umc:auto_generated|_~6              ; |Data_Path|register_file:Reg|lpm_mux:Mux3|mux_umc:auto_generated|_~6              ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux3|mux_umc:auto_generated|_~7              ; |Data_Path|register_file:Reg|lpm_mux:Mux3|mux_umc:auto_generated|_~7              ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux3|mux_umc:auto_generated|_~8              ; |Data_Path|register_file:Reg|lpm_mux:Mux3|mux_umc:auto_generated|_~8              ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux3|mux_umc:auto_generated|result_node[0]~0 ; |Data_Path|register_file:Reg|lpm_mux:Mux3|mux_umc:auto_generated|result_node[0]~0 ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux3|mux_umc:auto_generated|_~10             ; |Data_Path|register_file:Reg|lpm_mux:Mux3|mux_umc:auto_generated|_~10             ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux3|mux_umc:auto_generated|_~11             ; |Data_Path|register_file:Reg|lpm_mux:Mux3|mux_umc:auto_generated|_~11             ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux3|mux_umc:auto_generated|_~12             ; |Data_Path|register_file:Reg|lpm_mux:Mux3|mux_umc:auto_generated|_~12             ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux3|mux_umc:auto_generated|_~13             ; |Data_Path|register_file:Reg|lpm_mux:Mux3|mux_umc:auto_generated|_~13             ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux3|mux_umc:auto_generated|_~14             ; |Data_Path|register_file:Reg|lpm_mux:Mux3|mux_umc:auto_generated|_~14             ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux3|mux_umc:auto_generated|_~15             ; |Data_Path|register_file:Reg|lpm_mux:Mux3|mux_umc:auto_generated|_~15             ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux3|mux_umc:auto_generated|_~16             ; |Data_Path|register_file:Reg|lpm_mux:Mux3|mux_umc:auto_generated|_~16             ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux3|mux_umc:auto_generated|_~17             ; |Data_Path|register_file:Reg|lpm_mux:Mux3|mux_umc:auto_generated|_~17             ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux3|mux_umc:auto_generated|result_node[0]~1 ; |Data_Path|register_file:Reg|lpm_mux:Mux3|mux_umc:auto_generated|result_node[0]~1 ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux3|mux_umc:auto_generated|result_node[0]   ; |Data_Path|register_file:Reg|lpm_mux:Mux3|mux_umc:auto_generated|result_node[0]   ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux2|mux_umc:auto_generated|_~0              ; |Data_Path|register_file:Reg|lpm_mux:Mux2|mux_umc:auto_generated|_~0              ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux2|mux_umc:auto_generated|_~3              ; |Data_Path|register_file:Reg|lpm_mux:Mux2|mux_umc:auto_generated|_~3              ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux2|mux_umc:auto_generated|_~5              ; |Data_Path|register_file:Reg|lpm_mux:Mux2|mux_umc:auto_generated|_~5              ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux2|mux_umc:auto_generated|_~6              ; |Data_Path|register_file:Reg|lpm_mux:Mux2|mux_umc:auto_generated|_~6              ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux2|mux_umc:auto_generated|result_node[0]~0 ; |Data_Path|register_file:Reg|lpm_mux:Mux2|mux_umc:auto_generated|result_node[0]~0 ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux2|mux_umc:auto_generated|_~11             ; |Data_Path|register_file:Reg|lpm_mux:Mux2|mux_umc:auto_generated|_~11             ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux2|mux_umc:auto_generated|_~13             ; |Data_Path|register_file:Reg|lpm_mux:Mux2|mux_umc:auto_generated|_~13             ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux2|mux_umc:auto_generated|_~14             ; |Data_Path|register_file:Reg|lpm_mux:Mux2|mux_umc:auto_generated|_~14             ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux2|mux_umc:auto_generated|_~16             ; |Data_Path|register_file:Reg|lpm_mux:Mux2|mux_umc:auto_generated|_~16             ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux2|mux_umc:auto_generated|_~17             ; |Data_Path|register_file:Reg|lpm_mux:Mux2|mux_umc:auto_generated|_~17             ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux1|mux_umc:auto_generated|_~0              ; |Data_Path|register_file:Reg|lpm_mux:Mux1|mux_umc:auto_generated|_~0              ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux1|mux_umc:auto_generated|_~3              ; |Data_Path|register_file:Reg|lpm_mux:Mux1|mux_umc:auto_generated|_~3              ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux1|mux_umc:auto_generated|_~5              ; |Data_Path|register_file:Reg|lpm_mux:Mux1|mux_umc:auto_generated|_~5              ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux1|mux_umc:auto_generated|_~6              ; |Data_Path|register_file:Reg|lpm_mux:Mux1|mux_umc:auto_generated|_~6              ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux1|mux_umc:auto_generated|result_node[0]~0 ; |Data_Path|register_file:Reg|lpm_mux:Mux1|mux_umc:auto_generated|result_node[0]~0 ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux1|mux_umc:auto_generated|_~11             ; |Data_Path|register_file:Reg|lpm_mux:Mux1|mux_umc:auto_generated|_~11             ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux1|mux_umc:auto_generated|_~13             ; |Data_Path|register_file:Reg|lpm_mux:Mux1|mux_umc:auto_generated|_~13             ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux1|mux_umc:auto_generated|_~14             ; |Data_Path|register_file:Reg|lpm_mux:Mux1|mux_umc:auto_generated|_~14             ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux1|mux_umc:auto_generated|_~16             ; |Data_Path|register_file:Reg|lpm_mux:Mux1|mux_umc:auto_generated|_~16             ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux1|mux_umc:auto_generated|_~17             ; |Data_Path|register_file:Reg|lpm_mux:Mux1|mux_umc:auto_generated|_~17             ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux0|mux_umc:auto_generated|_~0              ; |Data_Path|register_file:Reg|lpm_mux:Mux0|mux_umc:auto_generated|_~0              ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux0|mux_umc:auto_generated|_~3              ; |Data_Path|register_file:Reg|lpm_mux:Mux0|mux_umc:auto_generated|_~3              ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux0|mux_umc:auto_generated|_~5              ; |Data_Path|register_file:Reg|lpm_mux:Mux0|mux_umc:auto_generated|_~5              ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux0|mux_umc:auto_generated|_~6              ; |Data_Path|register_file:Reg|lpm_mux:Mux0|mux_umc:auto_generated|_~6              ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux0|mux_umc:auto_generated|result_node[0]~0 ; |Data_Path|register_file:Reg|lpm_mux:Mux0|mux_umc:auto_generated|result_node[0]~0 ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux0|mux_umc:auto_generated|_~11             ; |Data_Path|register_file:Reg|lpm_mux:Mux0|mux_umc:auto_generated|_~11             ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux0|mux_umc:auto_generated|_~13             ; |Data_Path|register_file:Reg|lpm_mux:Mux0|mux_umc:auto_generated|_~13             ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux0|mux_umc:auto_generated|_~14             ; |Data_Path|register_file:Reg|lpm_mux:Mux0|mux_umc:auto_generated|_~14             ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux0|mux_umc:auto_generated|_~16             ; |Data_Path|register_file:Reg|lpm_mux:Mux0|mux_umc:auto_generated|_~16             ; out0             ;
; |Data_Path|register_file:Reg|lpm_mux:Mux0|mux_umc:auto_generated|_~17             ; |Data_Path|register_file:Reg|lpm_mux:Mux0|mux_umc:auto_generated|_~17             ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux15|mux_3nc:auto_generated|_~18                      ; |Data_Path|alu:alu|lpm_mux:Mux15|mux_3nc:auto_generated|_~18                      ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux14|mux_3nc:auto_generated|_~27                      ; |Data_Path|alu:alu|lpm_mux:Mux14|mux_3nc:auto_generated|_~27                      ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux14|mux_3nc:auto_generated|_~36                      ; |Data_Path|alu:alu|lpm_mux:Mux14|mux_3nc:auto_generated|_~36                      ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux13|mux_3nc:auto_generated|_~27                      ; |Data_Path|alu:alu|lpm_mux:Mux13|mux_3nc:auto_generated|_~27                      ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux13|mux_3nc:auto_generated|_~36                      ; |Data_Path|alu:alu|lpm_mux:Mux13|mux_3nc:auto_generated|_~36                      ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux12|mux_3nc:auto_generated|_~27                      ; |Data_Path|alu:alu|lpm_mux:Mux12|mux_3nc:auto_generated|_~27                      ; out0             ;
; |Data_Path|alu:alu|lpm_mux:Mux12|mux_3nc:auto_generated|_~36                      ; |Data_Path|alu:alu|lpm_mux:Mux12|mux_3nc:auto_generated|_~36                      ; out0             ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Simulator
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Dec 09 21:52:17 2024
Info: Command: quartus_sim --simulation_results_format=VWF lab06_ban1_code -c lab06_ban1_code
Info (324025): Using vector source file "C:/CE118/Lab06/datapath.vwf"
Info (310003): Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info (310004): Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Warning (324036): Found clock-sensitive change during active clock edge at time 20.0 ns on register "|Data_Path|register_file:Reg|regfile[0][1]"
Warning (324036): Found clock-sensitive change during active clock edge at time 20.0 ns on register "|Data_Path|register_file:Reg|regfile[0][2]"
Warning (324036): Found clock-sensitive change during active clock edge at time 20.0 ns on register "|Data_Path|register_file:Reg|regfile[0][3]"
Warning (324036): Found clock-sensitive change during active clock edge at time 60.0 ns on register "|Data_Path|Shift_reg:shift|data_out[0]"
Warning (324036): Found clock-sensitive change during active clock edge at time 60.0 ns on register "|Data_Path|Shift_reg:shift|data_out[1]"
Warning (324036): Found clock-sensitive change during active clock edge at time 60.0 ns on register "|Data_Path|Shift_reg:shift|data_out[2]"
Warning (324036): Found clock-sensitive change during active clock edge at time 60.0 ns on register "|Data_Path|Shift_reg:shift|data_out[3]"
Warning (324036): Found clock-sensitive change during active clock edge at time 60.0 ns on register "|Data_Path|Shift_reg:shift|data_out[4]"
Warning (324036): Found clock-sensitive change during active clock edge at time 60.0 ns on register "|Data_Path|Shift_reg:shift|data_out[5]"
Warning (324036): Found clock-sensitive change during active clock edge at time 60.0 ns on register "|Data_Path|Shift_reg:shift|data_out[6]"
Warning (324036): Found clock-sensitive change during active clock edge at time 60.0 ns on register "|Data_Path|Shift_reg:shift|data_out[7]"
Warning (324036): Found clock-sensitive change during active clock edge at time 60.0 ns on register "|Data_Path|Shift_reg:shift|data_out[8]"
Warning (324036): Found clock-sensitive change during active clock edge at time 60.0 ns on register "|Data_Path|Shift_reg:shift|data_out[9]"
Warning (324036): Found clock-sensitive change during active clock edge at time 60.0 ns on register "|Data_Path|Shift_reg:shift|data_out[10]"
Warning (324036): Found clock-sensitive change during active clock edge at time 60.0 ns on register "|Data_Path|Shift_reg:shift|data_out[11]"
Warning (324036): Found clock-sensitive change during active clock edge at time 60.0 ns on register "|Data_Path|Shift_reg:shift|data_out[12]"
Warning (324036): Found clock-sensitive change during active clock edge at time 60.0 ns on register "|Data_Path|Shift_reg:shift|data_out[13]"
Warning (324036): Found clock-sensitive change during active clock edge at time 60.0 ns on register "|Data_Path|Shift_reg:shift|data_out[14]"
Warning (324036): Found clock-sensitive change during active clock edge at time 60.0 ns on register "|Data_Path|Shift_reg:shift|data_out[15]"
Warning (324036): Found clock-sensitive change during active clock edge at time 60.0 ns on register "|Data_Path|register_file:Reg|regfile[2][0]"
Warning (324036): Found clock-sensitive change during active clock edge at time 60.0 ns on register "|Data_Path|register_file:Reg|regfile[2][1]"
Warning (324036): Found clock-sensitive change during active clock edge at time 60.0 ns on register "|Data_Path|register_file:Reg|regfile[2][2]"
Warning (324036): Found clock-sensitive change during active clock edge at time 60.0 ns on register "|Data_Path|register_file:Reg|regfile[2][3]"
Warning (324036): Found clock-sensitive change during active clock edge at time 100.0 ns on register "|Data_Path|register_file:Reg|regfile[1][0]"
Warning (324036): Found clock-sensitive change during active clock edge at time 100.0 ns on register "|Data_Path|register_file:Reg|regfile[1][1]"
Warning (324036): Found clock-sensitive change during active clock edge at time 100.0 ns on register "|Data_Path|register_file:Reg|regfile[1][2]"
Warning (324036): Found clock-sensitive change during active clock edge at time 100.0 ns on register "|Data_Path|register_file:Reg|regfile[1][3]"
Warning (324036): Found clock-sensitive change during active clock edge at time 140.0 ns on register "|Data_Path|register_file:Reg|regfile[3][0]"
Warning (324036): Found clock-sensitive change during active clock edge at time 140.0 ns on register "|Data_Path|register_file:Reg|regfile[3][1]"
Warning (324036): Found clock-sensitive change during active clock edge at time 140.0 ns on register "|Data_Path|register_file:Reg|regfile[3][2]"
Warning (324036): Found clock-sensitive change during active clock edge at time 140.0 ns on register "|Data_Path|register_file:Reg|regfile[3][3]"
Info (310002): Simulation partitioned into 1 sub-simulations
Info (328053): Simulation coverage is      58.44 %
Info (328052): Number of transitions in simulation is 5011
Info (324045): Vector file lab06_ban1_code.sim.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II 64-Bit Simulator was successful. 0 errors, 31 warnings
    Info: Peak virtual memory: 4444 megabytes
    Info: Processing ended: Mon Dec 09 21:52:17 2024
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


