--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml unoxt_top.twx unoxt_top.ncd -o unoxt_top.twr unoxt_top.pcf

Design file:              unoxt_top.ncd
Physical constraint file: unoxt_top.pcf
Device,package,speed:     xc6slx25,ftg256,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3223 - Timing constraint PATH "TS_IGNORE1_path" TIG; ignored 
   during timing analysis.
WARNING:Timing:3223 - Timing constraint PATH "TS_IGNORE3_path" TIG; ignored 
   during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk50 = PERIOD TIMEGRP "clock_50_i" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk50 = PERIOD TIMEGRP "clock_50_i" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.948ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: dcm_system/pll_base_inst/PLL_ADV/CLKOUT0
  Logical resource: dcm_system/pll_base_inst/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y0.CLKOUT0
  Clock network: dcm_system/clkout0
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: dcm_system/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: dcm_system/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: dcm_system/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: dcm_system/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: dcm_system/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: dcm_system/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_IGNORE1_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_IGNORE2_path" TIG;

 10890710 paths analyzed, 345 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point sys_inst/sndval_30 (SLICE_X12Y55.CIN), 1814364 paths
--------------------------------------------------------------------------------
Delay (setup path):     18.150ns (data path - clock path skew + uncertainty)
  Source:               sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_0 (FF)
  Destination:          sys_inst/sndval_30 (FF)
  Data Path Delay:      17.428ns (Levels of Logic = 14)
  Clock Path Skew:      -0.454ns (1.915 - 2.369)
  Source Clock:         clk_50 rising at 100.000ns
  Destination Clock:    clk_28_571 rising at 105.000ns
  Clock Uncertainty:    0.268ns

  Clock Uncertainty:          0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_0 to sys_inst/sndval_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y30.AQ      Tcko                  0.430   sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_0
    SLICE_X7Y33.A1       net (fanout=6)        1.662   sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q<0>
    SLICE_X7Y33.A        Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_s<5>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/attenuator_b/Mmux_product_o31
    SLICE_X8Y32.C2       net (fanout=2)        1.014   sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_s<5>
    SLICE_X8Y32.COUT     Topcyc                0.325   sys_inst/ADDERTREE_INTERNAL_Madd1_cy<3>
                                                       sys_inst/ADDERTREE_INTERNAL_Madd1_lut<2>
                                                       sys_inst/ADDERTREE_INTERNAL_Madd1_cy<3>
    SLICE_X8Y33.CIN      net (fanout=1)        0.003   sys_inst/ADDERTREE_INTERNAL_Madd1_cy<3>
    SLICE_X8Y33.AMUX     Tcina                 0.210   sys_inst/ADDERTREE_INTERNAL_Madd_51
                                                       sys_inst/ADDERTREE_INTERNAL_Madd1_xor<5>
    SLICE_X12Y36.A1      net (fanout=1)        1.009   sys_inst/ADDERTREE_INTERNAL_Madd_41
    SLICE_X12Y36.AMUX    Tilo                  0.298   sys_inst/ADDERTREE_INTERNAL_Madd_42
                                                       sys_inst/ADDERTREE_INTERNAL_Madd24
    SLICE_X12Y36.B3      net (fanout=2)        0.697   sys_inst/ADDERTREE_INTERNAL_Madd24
    SLICE_X12Y36.BMUX    Topbb                 0.428   sys_inst/ADDERTREE_INTERNAL_Madd_42
                                                       sys_inst/ADDERTREE_INTERNAL_Madd2_lut<0>5
                                                       sys_inst/ADDERTREE_INTERNAL_Madd2_xor<0>_6
    SLICE_X24Y50.D3      net (fanout=1)        2.361   sys_inst/ADDERTREE_INTERNAL_Madd_52
    SLICE_X24Y50.DMUX    Tilo                  0.298   sys_inst/n0114<11>
                                                       sys_inst/Madd_n0114_Madd5
    SLICE_X24Y51.A2      net (fanout=2)        0.915   sys_inst/Madd_n0114_Madd5
    SLICE_X24Y51.DMUX    Topad                 0.667   sys_inst/n0114<12>
                                                       sys_inst/Madd_n0114_Madd_lut<0>11
                                                       sys_inst/Madd_n0114_Madd_cy<0>_14
    SLICE_X25Y50.A5      net (fanout=8)        0.680   sys_inst/n0114<15>
    SLICE_X25Y50.AMUX    Tilo                  0.337   sys_inst/sndamp<4>
                                                       sys_inst/Mmux_sndamp141
    SLICE_X24Y53.D2      net (fanout=1)        1.252   sys_inst/sndamp<7>
    SLICE_X24Y53.COUT    Topcyd                0.335   sys_inst/Mcompar_sndsign_cy<3>
                                                       sys_inst/Mcompar_sndsign_lutdi3
                                                       sys_inst/Mcompar_sndsign_cy<3>
    SLICE_X24Y54.CIN     net (fanout=1)        0.003   sys_inst/Mcompar_sndsign_cy<3>
    SLICE_X24Y54.CMUX    Tcinc                 0.296   sys_inst/Mcompar_sndsign_cy<6>
                                                       sys_inst/Mcompar_sndsign_cy<6>
    SLICE_X22Y53.C3      net (fanout=1)        0.638   sys_inst/Mcompar_sndsign_cy<6>
    SLICE_X22Y53.C       Tilo                  0.255   sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_4_17
                                                       sys_inst/Mcompar_sndsign_cy<7>_inv1
    SLICE_X12Y54.B4      net (fanout=3)        1.812   audioext_l_o_OBUF
    SLICE_X12Y54.BMUX    Tilo                  0.298   sys_inst/sndval<27>
                                                       sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT25
    SLICE_X12Y54.CX      net (fanout=2)        0.490   sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT25
    SLICE_X12Y54.COUT    Tcxcy                 0.134   sys_inst/sndval<27>
                                                       sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT_cy<0>_26
    SLICE_X12Y55.CIN     net (fanout=1)        0.003   sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT_cy<0>27
    SLICE_X12Y55.CLK     Tcinck                0.319   sys_inst/sndval<31>
                                                       sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT_xor<0>_30
                                                       sys_inst/sndval_30
    -------------------------------------------------  ---------------------------
    Total                                     17.428ns (4.889ns logic, 12.539ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     18.105ns (data path - clock path skew + uncertainty)
  Source:               sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_0 (FF)
  Destination:          sys_inst/sndval_30 (FF)
  Data Path Delay:      17.383ns (Levels of Logic = 14)
  Clock Path Skew:      -0.454ns (1.915 - 2.369)
  Source Clock:         clk_50 rising at 100.000ns
  Destination Clock:    clk_28_571 rising at 105.000ns
  Clock Uncertainty:    0.268ns

  Clock Uncertainty:          0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_0 to sys_inst/sndval_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y30.AQ      Tcko                  0.430   sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_0
    SLICE_X7Y33.A1       net (fanout=6)        1.662   sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q<0>
    SLICE_X7Y33.A        Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_s<5>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/attenuator_b/Mmux_product_o31
    SLICE_X8Y32.C2       net (fanout=2)        1.014   sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_s<5>
    SLICE_X8Y32.COUT     Topcyc                0.325   sys_inst/ADDERTREE_INTERNAL_Madd1_cy<3>
                                                       sys_inst/ADDERTREE_INTERNAL_Madd1_lut<2>
                                                       sys_inst/ADDERTREE_INTERNAL_Madd1_cy<3>
    SLICE_X8Y33.CIN      net (fanout=1)        0.003   sys_inst/ADDERTREE_INTERNAL_Madd1_cy<3>
    SLICE_X8Y33.AMUX     Tcina                 0.210   sys_inst/ADDERTREE_INTERNAL_Madd_51
                                                       sys_inst/ADDERTREE_INTERNAL_Madd1_xor<5>
    SLICE_X12Y36.A1      net (fanout=1)        1.009   sys_inst/ADDERTREE_INTERNAL_Madd_41
    SLICE_X12Y36.AMUX    Tilo                  0.298   sys_inst/ADDERTREE_INTERNAL_Madd_42
                                                       sys_inst/ADDERTREE_INTERNAL_Madd24
    SLICE_X12Y36.B3      net (fanout=2)        0.697   sys_inst/ADDERTREE_INTERNAL_Madd24
    SLICE_X12Y36.BMUX    Topbb                 0.428   sys_inst/ADDERTREE_INTERNAL_Madd_42
                                                       sys_inst/ADDERTREE_INTERNAL_Madd2_lut<0>5
                                                       sys_inst/ADDERTREE_INTERNAL_Madd2_xor<0>_6
    SLICE_X24Y50.D3      net (fanout=1)        2.361   sys_inst/ADDERTREE_INTERNAL_Madd_52
    SLICE_X24Y50.DMUX    Tilo                  0.298   sys_inst/n0114<11>
                                                       sys_inst/Madd_n0114_Madd5
    SLICE_X24Y51.A2      net (fanout=2)        0.915   sys_inst/Madd_n0114_Madd5
    SLICE_X24Y51.DMUX    Topad                 0.667   sys_inst/n0114<12>
                                                       sys_inst/Madd_n0114_Madd_lut<0>11
                                                       sys_inst/Madd_n0114_Madd_cy<0>_14
    SLICE_X25Y50.A5      net (fanout=8)        0.680   sys_inst/n0114<15>
    SLICE_X25Y50.AMUX    Tilo                  0.337   sys_inst/sndamp<4>
                                                       sys_inst/Mmux_sndamp141
    SLICE_X24Y53.D2      net (fanout=1)        1.252   sys_inst/sndamp<7>
    SLICE_X24Y53.COUT    Topcyd                0.290   sys_inst/Mcompar_sndsign_cy<3>
                                                       sys_inst/Mcompar_sndsign_lut<3>
                                                       sys_inst/Mcompar_sndsign_cy<3>
    SLICE_X24Y54.CIN     net (fanout=1)        0.003   sys_inst/Mcompar_sndsign_cy<3>
    SLICE_X24Y54.CMUX    Tcinc                 0.296   sys_inst/Mcompar_sndsign_cy<6>
                                                       sys_inst/Mcompar_sndsign_cy<6>
    SLICE_X22Y53.C3      net (fanout=1)        0.638   sys_inst/Mcompar_sndsign_cy<6>
    SLICE_X22Y53.C       Tilo                  0.255   sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_4_17
                                                       sys_inst/Mcompar_sndsign_cy<7>_inv1
    SLICE_X12Y54.B4      net (fanout=3)        1.812   audioext_l_o_OBUF
    SLICE_X12Y54.BMUX    Tilo                  0.298   sys_inst/sndval<27>
                                                       sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT25
    SLICE_X12Y54.CX      net (fanout=2)        0.490   sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT25
    SLICE_X12Y54.COUT    Tcxcy                 0.134   sys_inst/sndval<27>
                                                       sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT_cy<0>_26
    SLICE_X12Y55.CIN     net (fanout=1)        0.003   sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT_cy<0>27
    SLICE_X12Y55.CLK     Tcinck                0.319   sys_inst/sndval<31>
                                                       sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT_xor<0>_30
                                                       sys_inst/sndval_30
    -------------------------------------------------  ---------------------------
    Total                                     17.383ns (4.844ns logic, 12.539ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     18.102ns (data path - clock path skew + uncertainty)
  Source:               sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_0 (FF)
  Destination:          sys_inst/sndval_30 (FF)
  Data Path Delay:      17.380ns (Levels of Logic = 14)
  Clock Path Skew:      -0.454ns (1.915 - 2.369)
  Source Clock:         clk_50 rising at 100.000ns
  Destination Clock:    clk_28_571 rising at 105.000ns
  Clock Uncertainty:    0.268ns

  Clock Uncertainty:          0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_0 to sys_inst/sndval_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y30.AQ      Tcko                  0.430   sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_0
    SLICE_X7Y33.A1       net (fanout=6)        1.662   sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q<0>
    SLICE_X7Y33.A        Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_s<5>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/attenuator_b/Mmux_product_o31
    SLICE_X8Y32.C2       net (fanout=2)        1.014   sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_s<5>
    SLICE_X8Y32.COUT     Topcyc                0.325   sys_inst/ADDERTREE_INTERNAL_Madd1_cy<3>
                                                       sys_inst/ADDERTREE_INTERNAL_Madd1_lut<2>
                                                       sys_inst/ADDERTREE_INTERNAL_Madd1_cy<3>
    SLICE_X8Y33.CIN      net (fanout=1)        0.003   sys_inst/ADDERTREE_INTERNAL_Madd1_cy<3>
    SLICE_X8Y33.AMUX     Tcina                 0.210   sys_inst/ADDERTREE_INTERNAL_Madd_51
                                                       sys_inst/ADDERTREE_INTERNAL_Madd1_xor<5>
    SLICE_X12Y36.A1      net (fanout=1)        1.009   sys_inst/ADDERTREE_INTERNAL_Madd_41
    SLICE_X12Y36.AMUX    Tilo                  0.298   sys_inst/ADDERTREE_INTERNAL_Madd_42
                                                       sys_inst/ADDERTREE_INTERNAL_Madd24
    SLICE_X12Y36.B3      net (fanout=2)        0.697   sys_inst/ADDERTREE_INTERNAL_Madd24
    SLICE_X12Y36.BMUX    Topbb                 0.428   sys_inst/ADDERTREE_INTERNAL_Madd_42
                                                       sys_inst/ADDERTREE_INTERNAL_Madd2_lut<0>5
                                                       sys_inst/ADDERTREE_INTERNAL_Madd2_xor<0>_6
    SLICE_X24Y50.D3      net (fanout=1)        2.361   sys_inst/ADDERTREE_INTERNAL_Madd_52
    SLICE_X24Y50.DMUX    Tilo                  0.298   sys_inst/n0114<11>
                                                       sys_inst/Madd_n0114_Madd5
    SLICE_X24Y51.A2      net (fanout=2)        0.915   sys_inst/Madd_n0114_Madd5
    SLICE_X24Y51.DMUX    Topad                 0.667   sys_inst/n0114<12>
                                                       sys_inst/Madd_n0114_Madd_lut<0>11
                                                       sys_inst/Madd_n0114_Madd_cy<0>_14
    SLICE_X22Y50.A1      net (fanout=8)        0.861   sys_inst/n0114<15>
    SLICE_X22Y50.A       Tilo                  0.254   sys_inst/sndamp<3>
                                                       sys_inst/Mmux_sndamp101
    SLICE_X24Y53.B2      net (fanout=1)        0.993   sys_inst/sndamp<3>
    SLICE_X24Y53.COUT    Topcyb                0.448   sys_inst/Mcompar_sndsign_cy<3>
                                                       sys_inst/Mcompar_sndsign_lut<1>
                                                       sys_inst/Mcompar_sndsign_cy<3>
    SLICE_X24Y54.CIN     net (fanout=1)        0.003   sys_inst/Mcompar_sndsign_cy<3>
    SLICE_X24Y54.CMUX    Tcinc                 0.296   sys_inst/Mcompar_sndsign_cy<6>
                                                       sys_inst/Mcompar_sndsign_cy<6>
    SLICE_X22Y53.C3      net (fanout=1)        0.638   sys_inst/Mcompar_sndsign_cy<6>
    SLICE_X22Y53.C       Tilo                  0.255   sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_4_17
                                                       sys_inst/Mcompar_sndsign_cy<7>_inv1
    SLICE_X12Y54.B4      net (fanout=3)        1.812   audioext_l_o_OBUF
    SLICE_X12Y54.BMUX    Tilo                  0.298   sys_inst/sndval<27>
                                                       sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT25
    SLICE_X12Y54.CX      net (fanout=2)        0.490   sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT25
    SLICE_X12Y54.COUT    Tcxcy                 0.134   sys_inst/sndval<27>
                                                       sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT_cy<0>_26
    SLICE_X12Y55.CIN     net (fanout=1)        0.003   sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT_cy<0>27
    SLICE_X12Y55.CLK     Tcinck                0.319   sys_inst/sndval<31>
                                                       sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT_xor<0>_30
                                                       sys_inst/sndval_30
    -------------------------------------------------  ---------------------------
    Total                                     17.380ns (4.919ns logic, 12.461ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------

Paths for end point sys_inst/sndval_31 (SLICE_X12Y55.CIN), 1814364 paths
--------------------------------------------------------------------------------
Delay (setup path):     18.150ns (data path - clock path skew + uncertainty)
  Source:               sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_0 (FF)
  Destination:          sys_inst/sndval_31 (FF)
  Data Path Delay:      17.428ns (Levels of Logic = 14)
  Clock Path Skew:      -0.454ns (1.915 - 2.369)
  Source Clock:         clk_50 rising at 100.000ns
  Destination Clock:    clk_28_571 rising at 105.000ns
  Clock Uncertainty:    0.268ns

  Clock Uncertainty:          0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_0 to sys_inst/sndval_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y30.AQ      Tcko                  0.430   sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_0
    SLICE_X7Y33.A1       net (fanout=6)        1.662   sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q<0>
    SLICE_X7Y33.A        Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_s<5>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/attenuator_b/Mmux_product_o31
    SLICE_X8Y32.C2       net (fanout=2)        1.014   sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_s<5>
    SLICE_X8Y32.COUT     Topcyc                0.325   sys_inst/ADDERTREE_INTERNAL_Madd1_cy<3>
                                                       sys_inst/ADDERTREE_INTERNAL_Madd1_lut<2>
                                                       sys_inst/ADDERTREE_INTERNAL_Madd1_cy<3>
    SLICE_X8Y33.CIN      net (fanout=1)        0.003   sys_inst/ADDERTREE_INTERNAL_Madd1_cy<3>
    SLICE_X8Y33.AMUX     Tcina                 0.210   sys_inst/ADDERTREE_INTERNAL_Madd_51
                                                       sys_inst/ADDERTREE_INTERNAL_Madd1_xor<5>
    SLICE_X12Y36.A1      net (fanout=1)        1.009   sys_inst/ADDERTREE_INTERNAL_Madd_41
    SLICE_X12Y36.AMUX    Tilo                  0.298   sys_inst/ADDERTREE_INTERNAL_Madd_42
                                                       sys_inst/ADDERTREE_INTERNAL_Madd24
    SLICE_X12Y36.B3      net (fanout=2)        0.697   sys_inst/ADDERTREE_INTERNAL_Madd24
    SLICE_X12Y36.BMUX    Topbb                 0.428   sys_inst/ADDERTREE_INTERNAL_Madd_42
                                                       sys_inst/ADDERTREE_INTERNAL_Madd2_lut<0>5
                                                       sys_inst/ADDERTREE_INTERNAL_Madd2_xor<0>_6
    SLICE_X24Y50.D3      net (fanout=1)        2.361   sys_inst/ADDERTREE_INTERNAL_Madd_52
    SLICE_X24Y50.DMUX    Tilo                  0.298   sys_inst/n0114<11>
                                                       sys_inst/Madd_n0114_Madd5
    SLICE_X24Y51.A2      net (fanout=2)        0.915   sys_inst/Madd_n0114_Madd5
    SLICE_X24Y51.DMUX    Topad                 0.667   sys_inst/n0114<12>
                                                       sys_inst/Madd_n0114_Madd_lut<0>11
                                                       sys_inst/Madd_n0114_Madd_cy<0>_14
    SLICE_X25Y50.A5      net (fanout=8)        0.680   sys_inst/n0114<15>
    SLICE_X25Y50.AMUX    Tilo                  0.337   sys_inst/sndamp<4>
                                                       sys_inst/Mmux_sndamp141
    SLICE_X24Y53.D2      net (fanout=1)        1.252   sys_inst/sndamp<7>
    SLICE_X24Y53.COUT    Topcyd                0.335   sys_inst/Mcompar_sndsign_cy<3>
                                                       sys_inst/Mcompar_sndsign_lutdi3
                                                       sys_inst/Mcompar_sndsign_cy<3>
    SLICE_X24Y54.CIN     net (fanout=1)        0.003   sys_inst/Mcompar_sndsign_cy<3>
    SLICE_X24Y54.CMUX    Tcinc                 0.296   sys_inst/Mcompar_sndsign_cy<6>
                                                       sys_inst/Mcompar_sndsign_cy<6>
    SLICE_X22Y53.C3      net (fanout=1)        0.638   sys_inst/Mcompar_sndsign_cy<6>
    SLICE_X22Y53.C       Tilo                  0.255   sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_4_17
                                                       sys_inst/Mcompar_sndsign_cy<7>_inv1
    SLICE_X12Y54.B4      net (fanout=3)        1.812   audioext_l_o_OBUF
    SLICE_X12Y54.BMUX    Tilo                  0.298   sys_inst/sndval<27>
                                                       sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT25
    SLICE_X12Y54.CX      net (fanout=2)        0.490   sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT25
    SLICE_X12Y54.COUT    Tcxcy                 0.134   sys_inst/sndval<27>
                                                       sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT_cy<0>_26
    SLICE_X12Y55.CIN     net (fanout=1)        0.003   sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT_cy<0>27
    SLICE_X12Y55.CLK     Tcinck                0.319   sys_inst/sndval<31>
                                                       sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT_xor<0>_30
                                                       sys_inst/sndval_31
    -------------------------------------------------  ---------------------------
    Total                                     17.428ns (4.889ns logic, 12.539ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     18.105ns (data path - clock path skew + uncertainty)
  Source:               sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_0 (FF)
  Destination:          sys_inst/sndval_31 (FF)
  Data Path Delay:      17.383ns (Levels of Logic = 14)
  Clock Path Skew:      -0.454ns (1.915 - 2.369)
  Source Clock:         clk_50 rising at 100.000ns
  Destination Clock:    clk_28_571 rising at 105.000ns
  Clock Uncertainty:    0.268ns

  Clock Uncertainty:          0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_0 to sys_inst/sndval_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y30.AQ      Tcko                  0.430   sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_0
    SLICE_X7Y33.A1       net (fanout=6)        1.662   sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q<0>
    SLICE_X7Y33.A        Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_s<5>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/attenuator_b/Mmux_product_o31
    SLICE_X8Y32.C2       net (fanout=2)        1.014   sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_s<5>
    SLICE_X8Y32.COUT     Topcyc                0.325   sys_inst/ADDERTREE_INTERNAL_Madd1_cy<3>
                                                       sys_inst/ADDERTREE_INTERNAL_Madd1_lut<2>
                                                       sys_inst/ADDERTREE_INTERNAL_Madd1_cy<3>
    SLICE_X8Y33.CIN      net (fanout=1)        0.003   sys_inst/ADDERTREE_INTERNAL_Madd1_cy<3>
    SLICE_X8Y33.AMUX     Tcina                 0.210   sys_inst/ADDERTREE_INTERNAL_Madd_51
                                                       sys_inst/ADDERTREE_INTERNAL_Madd1_xor<5>
    SLICE_X12Y36.A1      net (fanout=1)        1.009   sys_inst/ADDERTREE_INTERNAL_Madd_41
    SLICE_X12Y36.AMUX    Tilo                  0.298   sys_inst/ADDERTREE_INTERNAL_Madd_42
                                                       sys_inst/ADDERTREE_INTERNAL_Madd24
    SLICE_X12Y36.B3      net (fanout=2)        0.697   sys_inst/ADDERTREE_INTERNAL_Madd24
    SLICE_X12Y36.BMUX    Topbb                 0.428   sys_inst/ADDERTREE_INTERNAL_Madd_42
                                                       sys_inst/ADDERTREE_INTERNAL_Madd2_lut<0>5
                                                       sys_inst/ADDERTREE_INTERNAL_Madd2_xor<0>_6
    SLICE_X24Y50.D3      net (fanout=1)        2.361   sys_inst/ADDERTREE_INTERNAL_Madd_52
    SLICE_X24Y50.DMUX    Tilo                  0.298   sys_inst/n0114<11>
                                                       sys_inst/Madd_n0114_Madd5
    SLICE_X24Y51.A2      net (fanout=2)        0.915   sys_inst/Madd_n0114_Madd5
    SLICE_X24Y51.DMUX    Topad                 0.667   sys_inst/n0114<12>
                                                       sys_inst/Madd_n0114_Madd_lut<0>11
                                                       sys_inst/Madd_n0114_Madd_cy<0>_14
    SLICE_X25Y50.A5      net (fanout=8)        0.680   sys_inst/n0114<15>
    SLICE_X25Y50.AMUX    Tilo                  0.337   sys_inst/sndamp<4>
                                                       sys_inst/Mmux_sndamp141
    SLICE_X24Y53.D2      net (fanout=1)        1.252   sys_inst/sndamp<7>
    SLICE_X24Y53.COUT    Topcyd                0.290   sys_inst/Mcompar_sndsign_cy<3>
                                                       sys_inst/Mcompar_sndsign_lut<3>
                                                       sys_inst/Mcompar_sndsign_cy<3>
    SLICE_X24Y54.CIN     net (fanout=1)        0.003   sys_inst/Mcompar_sndsign_cy<3>
    SLICE_X24Y54.CMUX    Tcinc                 0.296   sys_inst/Mcompar_sndsign_cy<6>
                                                       sys_inst/Mcompar_sndsign_cy<6>
    SLICE_X22Y53.C3      net (fanout=1)        0.638   sys_inst/Mcompar_sndsign_cy<6>
    SLICE_X22Y53.C       Tilo                  0.255   sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_4_17
                                                       sys_inst/Mcompar_sndsign_cy<7>_inv1
    SLICE_X12Y54.B4      net (fanout=3)        1.812   audioext_l_o_OBUF
    SLICE_X12Y54.BMUX    Tilo                  0.298   sys_inst/sndval<27>
                                                       sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT25
    SLICE_X12Y54.CX      net (fanout=2)        0.490   sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT25
    SLICE_X12Y54.COUT    Tcxcy                 0.134   sys_inst/sndval<27>
                                                       sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT_cy<0>_26
    SLICE_X12Y55.CIN     net (fanout=1)        0.003   sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT_cy<0>27
    SLICE_X12Y55.CLK     Tcinck                0.319   sys_inst/sndval<31>
                                                       sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT_xor<0>_30
                                                       sys_inst/sndval_31
    -------------------------------------------------  ---------------------------
    Total                                     17.383ns (4.844ns logic, 12.539ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     18.102ns (data path - clock path skew + uncertainty)
  Source:               sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_0 (FF)
  Destination:          sys_inst/sndval_31 (FF)
  Data Path Delay:      17.380ns (Levels of Logic = 14)
  Clock Path Skew:      -0.454ns (1.915 - 2.369)
  Source Clock:         clk_50 rising at 100.000ns
  Destination Clock:    clk_28_571 rising at 105.000ns
  Clock Uncertainty:    0.268ns

  Clock Uncertainty:          0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_0 to sys_inst/sndval_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y30.AQ      Tcko                  0.430   sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_0
    SLICE_X7Y33.A1       net (fanout=6)        1.662   sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q<0>
    SLICE_X7Y33.A        Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_s<5>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/attenuator_b/Mmux_product_o31
    SLICE_X8Y32.C2       net (fanout=2)        1.014   sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_s<5>
    SLICE_X8Y32.COUT     Topcyc                0.325   sys_inst/ADDERTREE_INTERNAL_Madd1_cy<3>
                                                       sys_inst/ADDERTREE_INTERNAL_Madd1_lut<2>
                                                       sys_inst/ADDERTREE_INTERNAL_Madd1_cy<3>
    SLICE_X8Y33.CIN      net (fanout=1)        0.003   sys_inst/ADDERTREE_INTERNAL_Madd1_cy<3>
    SLICE_X8Y33.AMUX     Tcina                 0.210   sys_inst/ADDERTREE_INTERNAL_Madd_51
                                                       sys_inst/ADDERTREE_INTERNAL_Madd1_xor<5>
    SLICE_X12Y36.A1      net (fanout=1)        1.009   sys_inst/ADDERTREE_INTERNAL_Madd_41
    SLICE_X12Y36.AMUX    Tilo                  0.298   sys_inst/ADDERTREE_INTERNAL_Madd_42
                                                       sys_inst/ADDERTREE_INTERNAL_Madd24
    SLICE_X12Y36.B3      net (fanout=2)        0.697   sys_inst/ADDERTREE_INTERNAL_Madd24
    SLICE_X12Y36.BMUX    Topbb                 0.428   sys_inst/ADDERTREE_INTERNAL_Madd_42
                                                       sys_inst/ADDERTREE_INTERNAL_Madd2_lut<0>5
                                                       sys_inst/ADDERTREE_INTERNAL_Madd2_xor<0>_6
    SLICE_X24Y50.D3      net (fanout=1)        2.361   sys_inst/ADDERTREE_INTERNAL_Madd_52
    SLICE_X24Y50.DMUX    Tilo                  0.298   sys_inst/n0114<11>
                                                       sys_inst/Madd_n0114_Madd5
    SLICE_X24Y51.A2      net (fanout=2)        0.915   sys_inst/Madd_n0114_Madd5
    SLICE_X24Y51.DMUX    Topad                 0.667   sys_inst/n0114<12>
                                                       sys_inst/Madd_n0114_Madd_lut<0>11
                                                       sys_inst/Madd_n0114_Madd_cy<0>_14
    SLICE_X22Y50.A1      net (fanout=8)        0.861   sys_inst/n0114<15>
    SLICE_X22Y50.A       Tilo                  0.254   sys_inst/sndamp<3>
                                                       sys_inst/Mmux_sndamp101
    SLICE_X24Y53.B2      net (fanout=1)        0.993   sys_inst/sndamp<3>
    SLICE_X24Y53.COUT    Topcyb                0.448   sys_inst/Mcompar_sndsign_cy<3>
                                                       sys_inst/Mcompar_sndsign_lut<1>
                                                       sys_inst/Mcompar_sndsign_cy<3>
    SLICE_X24Y54.CIN     net (fanout=1)        0.003   sys_inst/Mcompar_sndsign_cy<3>
    SLICE_X24Y54.CMUX    Tcinc                 0.296   sys_inst/Mcompar_sndsign_cy<6>
                                                       sys_inst/Mcompar_sndsign_cy<6>
    SLICE_X22Y53.C3      net (fanout=1)        0.638   sys_inst/Mcompar_sndsign_cy<6>
    SLICE_X22Y53.C       Tilo                  0.255   sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_4_17
                                                       sys_inst/Mcompar_sndsign_cy<7>_inv1
    SLICE_X12Y54.B4      net (fanout=3)        1.812   audioext_l_o_OBUF
    SLICE_X12Y54.BMUX    Tilo                  0.298   sys_inst/sndval<27>
                                                       sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT25
    SLICE_X12Y54.CX      net (fanout=2)        0.490   sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT25
    SLICE_X12Y54.COUT    Tcxcy                 0.134   sys_inst/sndval<27>
                                                       sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT_cy<0>_26
    SLICE_X12Y55.CIN     net (fanout=1)        0.003   sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT_cy<0>27
    SLICE_X12Y55.CLK     Tcinck                0.319   sys_inst/sndval<31>
                                                       sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT_xor<0>_30
                                                       sys_inst/sndval_31
    -------------------------------------------------  ---------------------------
    Total                                     17.380ns (4.919ns logic, 12.461ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------

Paths for end point sys_inst/sndval_29 (SLICE_X12Y55.CIN), 1814364 paths
--------------------------------------------------------------------------------
Delay (setup path):     18.138ns (data path - clock path skew + uncertainty)
  Source:               sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_0 (FF)
  Destination:          sys_inst/sndval_29 (FF)
  Data Path Delay:      17.416ns (Levels of Logic = 14)
  Clock Path Skew:      -0.454ns (1.915 - 2.369)
  Source Clock:         clk_50 rising at 100.000ns
  Destination Clock:    clk_28_571 rising at 105.000ns
  Clock Uncertainty:    0.268ns

  Clock Uncertainty:          0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_0 to sys_inst/sndval_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y30.AQ      Tcko                  0.430   sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_0
    SLICE_X7Y33.A1       net (fanout=6)        1.662   sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q<0>
    SLICE_X7Y33.A        Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_s<5>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/attenuator_b/Mmux_product_o31
    SLICE_X8Y32.C2       net (fanout=2)        1.014   sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_s<5>
    SLICE_X8Y32.COUT     Topcyc                0.325   sys_inst/ADDERTREE_INTERNAL_Madd1_cy<3>
                                                       sys_inst/ADDERTREE_INTERNAL_Madd1_lut<2>
                                                       sys_inst/ADDERTREE_INTERNAL_Madd1_cy<3>
    SLICE_X8Y33.CIN      net (fanout=1)        0.003   sys_inst/ADDERTREE_INTERNAL_Madd1_cy<3>
    SLICE_X8Y33.AMUX     Tcina                 0.210   sys_inst/ADDERTREE_INTERNAL_Madd_51
                                                       sys_inst/ADDERTREE_INTERNAL_Madd1_xor<5>
    SLICE_X12Y36.A1      net (fanout=1)        1.009   sys_inst/ADDERTREE_INTERNAL_Madd_41
    SLICE_X12Y36.AMUX    Tilo                  0.298   sys_inst/ADDERTREE_INTERNAL_Madd_42
                                                       sys_inst/ADDERTREE_INTERNAL_Madd24
    SLICE_X12Y36.B3      net (fanout=2)        0.697   sys_inst/ADDERTREE_INTERNAL_Madd24
    SLICE_X12Y36.BMUX    Topbb                 0.428   sys_inst/ADDERTREE_INTERNAL_Madd_42
                                                       sys_inst/ADDERTREE_INTERNAL_Madd2_lut<0>5
                                                       sys_inst/ADDERTREE_INTERNAL_Madd2_xor<0>_6
    SLICE_X24Y50.D3      net (fanout=1)        2.361   sys_inst/ADDERTREE_INTERNAL_Madd_52
    SLICE_X24Y50.DMUX    Tilo                  0.298   sys_inst/n0114<11>
                                                       sys_inst/Madd_n0114_Madd5
    SLICE_X24Y51.A2      net (fanout=2)        0.915   sys_inst/Madd_n0114_Madd5
    SLICE_X24Y51.DMUX    Topad                 0.667   sys_inst/n0114<12>
                                                       sys_inst/Madd_n0114_Madd_lut<0>11
                                                       sys_inst/Madd_n0114_Madd_cy<0>_14
    SLICE_X25Y50.A5      net (fanout=8)        0.680   sys_inst/n0114<15>
    SLICE_X25Y50.AMUX    Tilo                  0.337   sys_inst/sndamp<4>
                                                       sys_inst/Mmux_sndamp141
    SLICE_X24Y53.D2      net (fanout=1)        1.252   sys_inst/sndamp<7>
    SLICE_X24Y53.COUT    Topcyd                0.335   sys_inst/Mcompar_sndsign_cy<3>
                                                       sys_inst/Mcompar_sndsign_lutdi3
                                                       sys_inst/Mcompar_sndsign_cy<3>
    SLICE_X24Y54.CIN     net (fanout=1)        0.003   sys_inst/Mcompar_sndsign_cy<3>
    SLICE_X24Y54.CMUX    Tcinc                 0.296   sys_inst/Mcompar_sndsign_cy<6>
                                                       sys_inst/Mcompar_sndsign_cy<6>
    SLICE_X22Y53.C3      net (fanout=1)        0.638   sys_inst/Mcompar_sndsign_cy<6>
    SLICE_X22Y53.C       Tilo                  0.255   sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_4_17
                                                       sys_inst/Mcompar_sndsign_cy<7>_inv1
    SLICE_X12Y54.B4      net (fanout=3)        1.812   audioext_l_o_OBUF
    SLICE_X12Y54.BMUX    Tilo                  0.298   sys_inst/sndval<27>
                                                       sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT25
    SLICE_X12Y54.CX      net (fanout=2)        0.490   sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT25
    SLICE_X12Y54.COUT    Tcxcy                 0.134   sys_inst/sndval<27>
                                                       sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT_cy<0>_26
    SLICE_X12Y55.CIN     net (fanout=1)        0.003   sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT_cy<0>27
    SLICE_X12Y55.CLK     Tcinck                0.307   sys_inst/sndval<31>
                                                       sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT_xor<0>_30
                                                       sys_inst/sndval_29
    -------------------------------------------------  ---------------------------
    Total                                     17.416ns (4.877ns logic, 12.539ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     18.093ns (data path - clock path skew + uncertainty)
  Source:               sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_0 (FF)
  Destination:          sys_inst/sndval_29 (FF)
  Data Path Delay:      17.371ns (Levels of Logic = 14)
  Clock Path Skew:      -0.454ns (1.915 - 2.369)
  Source Clock:         clk_50 rising at 100.000ns
  Destination Clock:    clk_28_571 rising at 105.000ns
  Clock Uncertainty:    0.268ns

  Clock Uncertainty:          0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_0 to sys_inst/sndval_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y30.AQ      Tcko                  0.430   sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_0
    SLICE_X7Y33.A1       net (fanout=6)        1.662   sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q<0>
    SLICE_X7Y33.A        Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_s<5>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/attenuator_b/Mmux_product_o31
    SLICE_X8Y32.C2       net (fanout=2)        1.014   sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_s<5>
    SLICE_X8Y32.COUT     Topcyc                0.325   sys_inst/ADDERTREE_INTERNAL_Madd1_cy<3>
                                                       sys_inst/ADDERTREE_INTERNAL_Madd1_lut<2>
                                                       sys_inst/ADDERTREE_INTERNAL_Madd1_cy<3>
    SLICE_X8Y33.CIN      net (fanout=1)        0.003   sys_inst/ADDERTREE_INTERNAL_Madd1_cy<3>
    SLICE_X8Y33.AMUX     Tcina                 0.210   sys_inst/ADDERTREE_INTERNAL_Madd_51
                                                       sys_inst/ADDERTREE_INTERNAL_Madd1_xor<5>
    SLICE_X12Y36.A1      net (fanout=1)        1.009   sys_inst/ADDERTREE_INTERNAL_Madd_41
    SLICE_X12Y36.AMUX    Tilo                  0.298   sys_inst/ADDERTREE_INTERNAL_Madd_42
                                                       sys_inst/ADDERTREE_INTERNAL_Madd24
    SLICE_X12Y36.B3      net (fanout=2)        0.697   sys_inst/ADDERTREE_INTERNAL_Madd24
    SLICE_X12Y36.BMUX    Topbb                 0.428   sys_inst/ADDERTREE_INTERNAL_Madd_42
                                                       sys_inst/ADDERTREE_INTERNAL_Madd2_lut<0>5
                                                       sys_inst/ADDERTREE_INTERNAL_Madd2_xor<0>_6
    SLICE_X24Y50.D3      net (fanout=1)        2.361   sys_inst/ADDERTREE_INTERNAL_Madd_52
    SLICE_X24Y50.DMUX    Tilo                  0.298   sys_inst/n0114<11>
                                                       sys_inst/Madd_n0114_Madd5
    SLICE_X24Y51.A2      net (fanout=2)        0.915   sys_inst/Madd_n0114_Madd5
    SLICE_X24Y51.DMUX    Topad                 0.667   sys_inst/n0114<12>
                                                       sys_inst/Madd_n0114_Madd_lut<0>11
                                                       sys_inst/Madd_n0114_Madd_cy<0>_14
    SLICE_X25Y50.A5      net (fanout=8)        0.680   sys_inst/n0114<15>
    SLICE_X25Y50.AMUX    Tilo                  0.337   sys_inst/sndamp<4>
                                                       sys_inst/Mmux_sndamp141
    SLICE_X24Y53.D2      net (fanout=1)        1.252   sys_inst/sndamp<7>
    SLICE_X24Y53.COUT    Topcyd                0.290   sys_inst/Mcompar_sndsign_cy<3>
                                                       sys_inst/Mcompar_sndsign_lut<3>
                                                       sys_inst/Mcompar_sndsign_cy<3>
    SLICE_X24Y54.CIN     net (fanout=1)        0.003   sys_inst/Mcompar_sndsign_cy<3>
    SLICE_X24Y54.CMUX    Tcinc                 0.296   sys_inst/Mcompar_sndsign_cy<6>
                                                       sys_inst/Mcompar_sndsign_cy<6>
    SLICE_X22Y53.C3      net (fanout=1)        0.638   sys_inst/Mcompar_sndsign_cy<6>
    SLICE_X22Y53.C       Tilo                  0.255   sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_4_17
                                                       sys_inst/Mcompar_sndsign_cy<7>_inv1
    SLICE_X12Y54.B4      net (fanout=3)        1.812   audioext_l_o_OBUF
    SLICE_X12Y54.BMUX    Tilo                  0.298   sys_inst/sndval<27>
                                                       sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT25
    SLICE_X12Y54.CX      net (fanout=2)        0.490   sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT25
    SLICE_X12Y54.COUT    Tcxcy                 0.134   sys_inst/sndval<27>
                                                       sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT_cy<0>_26
    SLICE_X12Y55.CIN     net (fanout=1)        0.003   sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT_cy<0>27
    SLICE_X12Y55.CLK     Tcinck                0.307   sys_inst/sndval<31>
                                                       sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT_xor<0>_30
                                                       sys_inst/sndval_29
    -------------------------------------------------  ---------------------------
    Total                                     17.371ns (4.832ns logic, 12.539ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     18.090ns (data path - clock path skew + uncertainty)
  Source:               sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_0 (FF)
  Destination:          sys_inst/sndval_29 (FF)
  Data Path Delay:      17.368ns (Levels of Logic = 14)
  Clock Path Skew:      -0.454ns (1.915 - 2.369)
  Source Clock:         clk_50 rising at 100.000ns
  Destination Clock:    clk_28_571 rising at 105.000ns
  Clock Uncertainty:    0.268ns

  Clock Uncertainty:          0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_0 to sys_inst/sndval_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y30.AQ      Tcko                  0.430   sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q_0
    SLICE_X7Y33.A1       net (fanout=6)        1.662   sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/a_q<0>
    SLICE_X7Y33.A        Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_s<5>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_b/attenuator_b/Mmux_product_o31
    SLICE_X8Y32.C2       net (fanout=2)        1.014   sys_inst/u_CHIPSET/u_PERIPHERALS/sn76489/tone3_s<5>
    SLICE_X8Y32.COUT     Topcyc                0.325   sys_inst/ADDERTREE_INTERNAL_Madd1_cy<3>
                                                       sys_inst/ADDERTREE_INTERNAL_Madd1_lut<2>
                                                       sys_inst/ADDERTREE_INTERNAL_Madd1_cy<3>
    SLICE_X8Y33.CIN      net (fanout=1)        0.003   sys_inst/ADDERTREE_INTERNAL_Madd1_cy<3>
    SLICE_X8Y33.AMUX     Tcina                 0.210   sys_inst/ADDERTREE_INTERNAL_Madd_51
                                                       sys_inst/ADDERTREE_INTERNAL_Madd1_xor<5>
    SLICE_X12Y36.A1      net (fanout=1)        1.009   sys_inst/ADDERTREE_INTERNAL_Madd_41
    SLICE_X12Y36.AMUX    Tilo                  0.298   sys_inst/ADDERTREE_INTERNAL_Madd_42
                                                       sys_inst/ADDERTREE_INTERNAL_Madd24
    SLICE_X12Y36.B3      net (fanout=2)        0.697   sys_inst/ADDERTREE_INTERNAL_Madd24
    SLICE_X12Y36.BMUX    Topbb                 0.428   sys_inst/ADDERTREE_INTERNAL_Madd_42
                                                       sys_inst/ADDERTREE_INTERNAL_Madd2_lut<0>5
                                                       sys_inst/ADDERTREE_INTERNAL_Madd2_xor<0>_6
    SLICE_X24Y50.D3      net (fanout=1)        2.361   sys_inst/ADDERTREE_INTERNAL_Madd_52
    SLICE_X24Y50.DMUX    Tilo                  0.298   sys_inst/n0114<11>
                                                       sys_inst/Madd_n0114_Madd5
    SLICE_X24Y51.A2      net (fanout=2)        0.915   sys_inst/Madd_n0114_Madd5
    SLICE_X24Y51.DMUX    Topad                 0.667   sys_inst/n0114<12>
                                                       sys_inst/Madd_n0114_Madd_lut<0>11
                                                       sys_inst/Madd_n0114_Madd_cy<0>_14
    SLICE_X22Y50.A1      net (fanout=8)        0.861   sys_inst/n0114<15>
    SLICE_X22Y50.A       Tilo                  0.254   sys_inst/sndamp<3>
                                                       sys_inst/Mmux_sndamp101
    SLICE_X24Y53.B2      net (fanout=1)        0.993   sys_inst/sndamp<3>
    SLICE_X24Y53.COUT    Topcyb                0.448   sys_inst/Mcompar_sndsign_cy<3>
                                                       sys_inst/Mcompar_sndsign_lut<1>
                                                       sys_inst/Mcompar_sndsign_cy<3>
    SLICE_X24Y54.CIN     net (fanout=1)        0.003   sys_inst/Mcompar_sndsign_cy<3>
    SLICE_X24Y54.CMUX    Tcinc                 0.296   sys_inst/Mcompar_sndsign_cy<6>
                                                       sys_inst/Mcompar_sndsign_cy<6>
    SLICE_X22Y53.C3      net (fanout=1)        0.638   sys_inst/Mcompar_sndsign_cy<6>
    SLICE_X22Y53.C       Tilo                  0.255   sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_csr/u_regch/bits_4_17
                                                       sys_inst/Mcompar_sndsign_cy<7>_inv1
    SLICE_X12Y54.B4      net (fanout=3)        1.812   audioext_l_o_OBUF
    SLICE_X12Y54.BMUX    Tilo                  0.298   sys_inst/sndval<27>
                                                       sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT25
    SLICE_X12Y54.CX      net (fanout=2)        0.490   sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT25
    SLICE_X12Y54.COUT    Tcxcy                 0.134   sys_inst/sndval<27>
                                                       sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT_cy<0>_26
    SLICE_X12Y55.CIN     net (fanout=1)        0.003   sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT_cy<0>27
    SLICE_X12Y55.CLK     Tcinck                0.307   sys_inst/sndval<31>
                                                       sys_inst/Madd_sndval[31]_GND_6_o_add_43_OUT_xor<0>_30
                                                       sys_inst/sndval_29
    -------------------------------------------------  ---------------------------
    Total                                     17.368ns (4.907ns logic, 12.461ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_IGNORE2_path" TIG;
--------------------------------------------------------------------------------

Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/bus_iow_synced_l (SLICE_X14Y36.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.545ns (datapath - clock path skew - uncertainty)
  Source:               sys_inst/u_CHIPSET/u_PERIPHERALS/prev_io_write_n (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/bus_iow_synced_l (FF)
  Data Path Delay:      1.009ns (Levels of Logic = 0)
  Clock Path Skew:      0.196ns (0.928 - 0.732)
  Source Clock:         clk_50 rising at 120.000ns
  Destination Clock:    clk_28_571 rising at 105.000ns
  Clock Uncertainty:    0.268ns

  Clock Uncertainty:          0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: sys_inst/u_CHIPSET/u_PERIPHERALS/prev_io_write_n to sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/bus_iow_synced_l
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y34.AQ      Tcko                  0.198   sys_inst/u_CHIPSET/u_PERIPHERALS/prev_io_write_n
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/prev_io_write_n
    SLICE_X14Y36.AX      net (fanout=3)        0.770   sys_inst/u_CHIPSET/u_PERIPHERALS/prev_io_write_n
    SLICE_X14Y36.CLK     Tckdi       (-Th)    -0.041   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/bus_iow_synced_l
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/bus_iow_synced_l
    -------------------------------------------------  ---------------------------
    Total                                      1.009ns (0.239ns logic, 0.770ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------

Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_4 (SLICE_X4Y29.A1), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.711ns (datapath - clock path skew - uncertainty)
  Source:               sys_inst/u_CHIPSET/u_PERIPHERALS/tandy_page_data_0 (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_4 (FF)
  Data Path Delay:      1.092ns (Levels of Logic = 1)
  Clock Path Skew:      0.113ns (0.988 - 0.875)
  Source Clock:         clk_50 rising at 120.000ns
  Destination Clock:    clk_28_571 rising at 105.000ns
  Clock Uncertainty:    0.268ns

  Clock Uncertainty:          0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: sys_inst/u_CHIPSET/u_PERIPHERALS/tandy_page_data_0 to sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y28.AQ      Tcko                  0.234   sys_inst/u_CHIPSET/u_PERIPHERALS/tandy_page_data<4>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/tandy_page_data_0
    SLICE_X4Y29.A1       net (fanout=1)        0.668   sys_inst/u_CHIPSET/u_PERIPHERALS/tandy_page_data<0>
    SLICE_X4Y29.CLK      Tah         (-Th)    -0.190   sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/Mmux_n043561
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_4
    -------------------------------------------------  ---------------------------
    Total                                      1.092ns (0.424ns logic, 0.668ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------

Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_color_reg_7 (SLICE_X13Y39.DX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.625ns (datapath - clock path skew - uncertainty)
  Source:               sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_data_7 (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_color_reg_7 (FF)
  Data Path Delay:      0.993ns (Levels of Logic = 0)
  Clock Path Skew:      0.100ns (0.933 - 0.833)
  Source Clock:         clk_50 rising at 120.000ns
  Destination Clock:    clk_28_571 rising at 105.000ns
  Clock Uncertainty:    0.268ns

  Clock Uncertainty:          0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_data_7 to sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_color_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y26.DQ      Tcko                  0.198   sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_data<7>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_data_7
    SLICE_X13Y39.DX      net (fanout=5)        0.736   sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_data<7>
    SLICE_X13Y39.CLK     Tckdi       (-Th)    -0.059   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_color_reg<7>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_color_reg_7
    -------------------------------------------------  ---------------------------
    Total                                      0.993ns (0.257ns logic, 0.736ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_IGNORE3_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_IGNORE4_path" TIG;

 247 paths analyzed, 40 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAMB16_X1Y18.ENB), 2 paths
--------------------------------------------------------------------------------
Delay (setup path):     8.340ns (data path - clock path skew + uncertainty)
  Source:               sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0 (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Data Path Delay:      7.706ns (Levels of Logic = 3)
  Clock Path Skew:      -0.366ns (1.896 - 2.262)
  Source Clock:         clk_28_571 rising at 35.000ns
  Destination Clock:    clk_50 rising at 40.000ns
  Clock Uncertainty:    0.268ns

  Clock Uncertainty:          0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0 to sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y40.AQ      Tcko                  0.476   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0
    SLICE_X7Y30.C1       net (fanout=14)       2.877   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg<0>
    SLICE_X7Y30.C        Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_ADDR<20>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/tandy_16_gfx_latch_address[20]_AND_2062_o1
    SLICE_X7Y29.B3       net (fanout=3)        0.565   sys_inst/u_CHIPSET/u_PERIPHERALS/tandy_16_gfx_latch_address[20]_AND_2062_o
    SLICE_X7Y29.BMUX     Tilo                  0.337   sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_ADDR<15>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/n0436<14>3
    SLICE_X15Y29.A4      net (fanout=10)       1.327   sys_inst/u_CHIPSET/u_PERIPHERALS/n0436<14>
    SLICE_X15Y29.A       Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_ADDR<14>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/out251
    RAMB16_X1Y18.ENB     net (fanout=1)        1.356   sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_enb
    RAMB16_X1Y18.CLKB    Trcck_ENB             0.250   sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      7.706ns (1.581ns logic, 6.125ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     8.088ns (data path - clock path skew + uncertainty)
  Source:               sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_1 (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Data Path Delay:      7.454ns (Levels of Logic = 3)
  Clock Path Skew:      -0.366ns (1.896 - 2.262)
  Source Clock:         clk_28_571 rising at 35.000ns
  Destination Clock:    clk_50 rising at 40.000ns
  Clock Uncertainty:    0.268ns

  Clock Uncertainty:          0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_1 to sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y40.BQ      Tcko                  0.476   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_1
    SLICE_X7Y30.C4       net (fanout=7)        2.625   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg<1>
    SLICE_X7Y30.C        Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_ADDR<20>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/tandy_16_gfx_latch_address[20]_AND_2062_o1
    SLICE_X7Y29.B3       net (fanout=3)        0.565   sys_inst/u_CHIPSET/u_PERIPHERALS/tandy_16_gfx_latch_address[20]_AND_2062_o
    SLICE_X7Y29.BMUX     Tilo                  0.337   sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_ADDR<15>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/n0436<14>3
    SLICE_X15Y29.A4      net (fanout=10)       1.327   sys_inst/u_CHIPSET/u_PERIPHERALS/n0436<14>
    SLICE_X15Y29.A       Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_ADDR<14>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/out251
    RAMB16_X1Y18.ENB     net (fanout=1)        1.356   sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_enb
    RAMB16_X1Y18.CLKB    Trcck_ENB             0.250   sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      7.454ns (1.581ns logic, 5.873ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------

Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAMB16_X1Y6.ENB), 2 paths
--------------------------------------------------------------------------------
Delay (setup path):     8.310ns (data path - clock path skew + uncertainty)
  Source:               sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0 (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Data Path Delay:      7.682ns (Levels of Logic = 3)
  Clock Path Skew:      -0.360ns (1.902 - 2.262)
  Source Clock:         clk_28_571 rising at 35.000ns
  Destination Clock:    clk_50 rising at 40.000ns
  Clock Uncertainty:    0.268ns

  Clock Uncertainty:          0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0 to sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y40.AQ      Tcko                  0.476   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0
    SLICE_X7Y30.C1       net (fanout=14)       2.877   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg<0>
    SLICE_X7Y30.C        Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_ADDR<20>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/tandy_16_gfx_latch_address[20]_AND_2062_o1
    SLICE_X7Y29.B3       net (fanout=3)        0.565   sys_inst/u_CHIPSET/u_PERIPHERALS/tandy_16_gfx_latch_address[20]_AND_2062_o
    SLICE_X7Y29.BMUX     Tilo                  0.337   sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_ADDR<15>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/n0436<14>3
    SLICE_X12Y19.A5      net (fanout=10)       1.730   sys_inst/u_CHIPSET/u_PERIPHERALS/n0436<14>
    SLICE_X12Y19.AMUX    Tilo                  0.298   sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/_n1478_inv10
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/out201
    RAMB16_X1Y6.ENB      net (fanout=1)        0.890   sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_enb
    RAMB16_X1Y6.CLKB     Trcck_ENB             0.250   sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      7.682ns (1.620ns logic, 6.062ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     8.058ns (data path - clock path skew + uncertainty)
  Source:               sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_1 (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Data Path Delay:      7.430ns (Levels of Logic = 3)
  Clock Path Skew:      -0.360ns (1.902 - 2.262)
  Source Clock:         clk_28_571 rising at 35.000ns
  Destination Clock:    clk_50 rising at 40.000ns
  Clock Uncertainty:    0.268ns

  Clock Uncertainty:          0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_1 to sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y40.BQ      Tcko                  0.476   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_1
    SLICE_X7Y30.C4       net (fanout=7)        2.625   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg<1>
    SLICE_X7Y30.C        Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_ADDR<20>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/tandy_16_gfx_latch_address[20]_AND_2062_o1
    SLICE_X7Y29.B3       net (fanout=3)        0.565   sys_inst/u_CHIPSET/u_PERIPHERALS/tandy_16_gfx_latch_address[20]_AND_2062_o
    SLICE_X7Y29.BMUX     Tilo                  0.337   sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_ADDR<15>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/n0436<14>3
    SLICE_X12Y19.A5      net (fanout=10)       1.730   sys_inst/u_CHIPSET/u_PERIPHERALS/n0436<14>
    SLICE_X12Y19.AMUX    Tilo                  0.298   sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/_n1478_inv10
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/out201
    RAMB16_X1Y6.ENB      net (fanout=1)        0.890   sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_enb
    RAMB16_X1Y6.CLKB     Trcck_ENB             0.250   sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      7.430ns (1.620ns logic, 5.810ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------

Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAMB16_X0Y6.ENB), 2 paths
--------------------------------------------------------------------------------
Delay (setup path):     8.242ns (data path - clock path skew + uncertainty)
  Source:               sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0 (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Data Path Delay:      7.717ns (Levels of Logic = 3)
  Clock Path Skew:      -0.257ns (2.005 - 2.262)
  Source Clock:         clk_28_571 rising at 35.000ns
  Destination Clock:    clk_50 rising at 40.000ns
  Clock Uncertainty:    0.268ns

  Clock Uncertainty:          0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0 to sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y40.AQ      Tcko                  0.476   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0
    SLICE_X7Y30.C1       net (fanout=14)       2.877   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg<0>
    SLICE_X7Y30.C        Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_ADDR<20>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/tandy_16_gfx_latch_address[20]_AND_2062_o1
    SLICE_X7Y29.B3       net (fanout=3)        0.565   sys_inst/u_CHIPSET/u_PERIPHERALS/tandy_16_gfx_latch_address[20]_AND_2062_o
    SLICE_X7Y29.BMUX     Tilo                  0.337   sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_ADDR<15>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/n0436<14>3
    SLICE_X7Y17.A1       net (fanout=10)       1.750   sys_inst/u_CHIPSET/u_PERIPHERALS/n0436<14>
    SLICE_X7Y17.A        Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_1/count_latched<7>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/out231
    RAMB16_X0Y6.ENB      net (fanout=1)        0.944   sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_enb
    RAMB16_X0Y6.CLKB     Trcck_ENB             0.250   sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      7.717ns (1.581ns logic, 6.136ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     7.990ns (data path - clock path skew + uncertainty)
  Source:               sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_1 (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Data Path Delay:      7.465ns (Levels of Logic = 3)
  Clock Path Skew:      -0.257ns (2.005 - 2.262)
  Source Clock:         clk_28_571 rising at 35.000ns
  Destination Clock:    clk_50 rising at 40.000ns
  Clock Uncertainty:    0.268ns

  Clock Uncertainty:          0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_1 to sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y40.BQ      Tcko                  0.476   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_1
    SLICE_X7Y30.C4       net (fanout=7)        2.625   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg<1>
    SLICE_X7Y30.C        Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_ADDR<20>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/tandy_16_gfx_latch_address[20]_AND_2062_o1
    SLICE_X7Y29.B3       net (fanout=3)        0.565   sys_inst/u_CHIPSET/u_PERIPHERALS/tandy_16_gfx_latch_address[20]_AND_2062_o
    SLICE_X7Y29.BMUX     Tilo                  0.337   sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_ADDR<15>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/n0436<14>3
    SLICE_X7Y17.A1       net (fanout=10)       1.750   sys_inst/u_CHIPSET/u_PERIPHERALS/n0436<14>
    SLICE_X7Y17.A        Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/u_KF8253/u_KF8253_Counter_1/count_latched<7>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/out231
    RAMB16_X0Y6.ENB      net (fanout=1)        0.944   sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_enb
    RAMB16_X0Y6.CLKB     Trcck_ENB             0.250   sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      7.465ns (1.581ns logic, 5.884ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_IGNORE4_path" TIG;
--------------------------------------------------------------------------------

Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_4 (SLICE_X14Y37.A6), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.369ns (datapath - clock path skew - uncertainty)
  Source:               sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cur_addr_4 (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_4 (FF)
  Data Path Delay:      0.697ns (Levels of Logic = 1)
  Clock Path Skew:      0.060ns (0.927 - 0.867)
  Source Clock:         clk_28_571 rising at 35.000ns
  Destination Clock:    clk_50 rising at 20.000ns
  Clock Uncertainty:    0.268ns

  Clock Uncertainty:          0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cur_addr_4 to sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y38.AQ      Tcko                  0.198   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cur_addr<4>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cur_addr_4
    SLICE_X14Y37.A6      net (fanout=10)       0.302   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cur_addr<4>
    SLICE_X14Y37.CLK     Tah         (-Th)    -0.197   sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1<5>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/Mmux_bus_int_out56
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_4
    -------------------------------------------------  ---------------------------
    Total                                      0.697ns (0.395ns logic, 0.302ns route)
                                                       (56.7% logic, 43.3% route)

--------------------------------------------------------------------------------

Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_2 (SLICE_X14Y38.B2), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.472ns (datapath - clock path skew - uncertainty)
  Source:               sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cur_addr_4 (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_2 (FF)
  Data Path Delay:      0.797ns (Levels of Logic = 1)
  Clock Path Skew:      0.057ns (0.924 - 0.867)
  Source Clock:         clk_28_571 rising at 35.000ns
  Destination Clock:    clk_50 rising at 20.000ns
  Clock Uncertainty:    0.268ns

  Clock Uncertainty:          0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cur_addr_4 to sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y38.AQ      Tcko                  0.198   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cur_addr<4>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cur_addr_4
    SLICE_X14Y38.B2      net (fanout=10)       0.402   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cur_addr<4>
    SLICE_X14Y38.CLK     Tah         (-Th)    -0.197   sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/Mmux_bus_int_out36
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_2
    -------------------------------------------------  ---------------------------
    Total                                      0.797ns (0.395ns logic, 0.402ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------

Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_1 (SLICE_X13Y40.C3), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.582ns (datapath - clock path skew - uncertainty)
  Source:               sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cur_addr_4 (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_1 (FF)
  Data Path Delay:      0.921ns (Levels of Logic = 1)
  Clock Path Skew:      0.071ns (0.938 - 0.867)
  Source Clock:         clk_28_571 rising at 35.000ns
  Destination Clock:    clk_50 rising at 20.000ns
  Clock Uncertainty:    0.268ns

  Clock Uncertainty:          0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cur_addr_4 to sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y38.AQ      Tcko                  0.198   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cur_addr<4>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cur_addr_4
    SLICE_X13Y40.C3      net (fanout=10)       0.508   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/crtc/cur_addr<4>
    SLICE_X13Y40.CLK     Tah         (-Th)    -0.215   sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1<1>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/Mmux_bus_int_out26
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/CGA_CRTC_DOUT_1_1
    -------------------------------------------------  ---------------------------
    Total                                      0.921ns (0.413ns logic, 0.508ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dcm_system_clkout3 = PERIOD TIMEGRP "dcm_system_clkout3" 
TS_clk50 /         0.296296296 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_dcm_system_clkout3 = PERIOD TIMEGRP "dcm_system_clkout3" TS_clk50 /
        0.296296296 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 64.834ns (period - min period limit)
  Period: 67.500ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: dcm_system/clkout4_buf/I0
  Logical resource: dcm_system/clkout4_buf/I0
  Location pin: BUFGMUX_X2Y4.I0
  Clock network: dcm_system/clkout3
--------------------------------------------------------------------------------
Slack: 66.101ns (period - min period limit)
  Period: 67.500ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: sys_inst/clk_uart_ff_3/CLK
  Logical resource: sys_inst/Mshreg_clk_uart_ff_2/CLK
  Location pin: SLICE_X34Y41.CLK
  Clock network: clk_50
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dcm_system_clkout1 = PERIOD TIMEGRP "dcm_system_clkout1" 
TS_clk50 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 19351184 paths analyzed, 19758 endpoints analyzed, 108 failing endpoints
 108 timing errors detected. (108 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  23.510ns.
--------------------------------------------------------------------------------

Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/bios/Mram_bram2 (RAMB16_X2Y16.DIA0), 1111 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.755ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_inst/cpu_address_9 (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/bios/Mram_bram2 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      11.137ns (Levels of Logic = 10)
  Clock Path Skew:      -0.364ns (1.895 - 2.259)
  Source Clock:         clk_100 rising at 10.000ns
  Destination Clock:    clk_50 rising at 20.000ns
  Clock Uncertainty:    0.254ns

  Clock Uncertainty:          0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.258ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: sys_inst/cpu_address_9 to sys_inst/u_CHIPSET/u_PERIPHERALS/bios/Mram_bram2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y26.DQ      Tcko                  0.476   sys_inst/cpu_address<9>
                                                       sys_inst/cpu_address_9
    SLICE_X20Y26.A1      net (fanout=2)        0.748   sys_inst/cpu_address<9>
    SLICE_X20Y26.A       Tilo                  0.235   sys_inst/cpu_address<9>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/dma_chip_select_n111
    SLICE_X15Y21.A6      net (fanout=14)       0.991   sys_inst/u_CHIPSET/u_PERIPHERALS/dma_chip_select_n11
    SLICE_X15Y21.A       Tilo                  0.259   sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/prev_read_current_word_count<1>
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/read_flag1
    SLICE_X15Y22.B6      net (fanout=9)        0.376   sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/read_flag
    SLICE_X15Y22.B       Tilo                  0.259   sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/prev_read_current_word_count<3>
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/read_current_word_count<2>1
    SLICE_X14Y21.B6      net (fanout=14)       0.581   sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/read_current_word_count<2>
    SLICE_X14Y21.B       Tilo                  0.254   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus35
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/Mmux_read_address_or_count1101
    SLICE_X17Y21.A6      net (fanout=14)       0.393   sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/Mmux_read_address_or_count110
    SLICE_X17Y21.A       Tilo                  0.259   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus59
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus37
    SLICE_X14Y21.C4      net (fanout=1)        0.534   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus36
    SLICE_X14Y21.C       Tilo                  0.255   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus35
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus38
    SLICE_X13Y25.B6      net (fanout=1)        0.724   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus37
    SLICE_X13Y25.B       Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/nmi_mask_register_data<7>
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus39
    SLICE_X13Y25.A5      net (fanout=1)        0.230   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus38
    SLICE_X13Y25.A       Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/nmi_mask_register_data<7>
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus310
    SLICE_X12Y27.B6      net (fanout=1)        0.358   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus39
    SLICE_X12Y27.B       Tilo                  0.235   sys_inst/u_CHIPSET/u_PERIPHERALS/lpt_data<3>
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus311
    SLICE_X13Y27.D4      net (fanout=9)        0.331   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus310
    SLICE_X13Y27.D       Tilo                  0.259   sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/internal_data_bus<6>
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus312
    RAMB16_X2Y16.DIA0    net (fanout=43)       2.562   sys_inst/data_bus<2>
    RAMB16_X2Y16.CLKA    Trdck_DIA             0.300   sys_inst/u_CHIPSET/u_PERIPHERALS/bios/Mram_bram2
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/bios/Mram_bram2
    -------------------------------------------------  ---------------------------
    Total                                     11.137ns (3.309ns logic, 7.828ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.705ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_inst/cpu_address_9 (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/bios/Mram_bram2 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      11.087ns (Levels of Logic = 10)
  Clock Path Skew:      -0.364ns (1.895 - 2.259)
  Source Clock:         clk_100 rising at 10.000ns
  Destination Clock:    clk_50 rising at 20.000ns
  Clock Uncertainty:    0.254ns

  Clock Uncertainty:          0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.258ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: sys_inst/cpu_address_9 to sys_inst/u_CHIPSET/u_PERIPHERALS/bios/Mram_bram2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y26.DQ      Tcko                  0.476   sys_inst/cpu_address<9>
                                                       sys_inst/cpu_address_9
    SLICE_X20Y26.A1      net (fanout=2)        0.748   sys_inst/cpu_address<9>
    SLICE_X20Y26.A       Tilo                  0.235   sys_inst/cpu_address<9>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/dma_chip_select_n111
    SLICE_X15Y21.A6      net (fanout=14)       0.991   sys_inst/u_CHIPSET/u_PERIPHERALS/dma_chip_select_n11
    SLICE_X15Y21.A       Tilo                  0.259   sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/prev_read_current_word_count<1>
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/read_flag1
    SLICE_X15Y21.D3      net (fanout=9)        0.434   sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/read_flag
    SLICE_X15Y21.D       Tilo                  0.259   sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/prev_read_current_word_count<1>
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/read_current_word_count<1>1
    SLICE_X14Y21.B3      net (fanout=14)       0.473   sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/read_current_word_count<1>
    SLICE_X14Y21.B       Tilo                  0.254   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus35
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/Mmux_read_address_or_count1101
    SLICE_X17Y21.A6      net (fanout=14)       0.393   sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/Mmux_read_address_or_count110
    SLICE_X17Y21.A       Tilo                  0.259   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus59
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus37
    SLICE_X14Y21.C4      net (fanout=1)        0.534   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus36
    SLICE_X14Y21.C       Tilo                  0.255   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus35
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus38
    SLICE_X13Y25.B6      net (fanout=1)        0.724   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus37
    SLICE_X13Y25.B       Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/nmi_mask_register_data<7>
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus39
    SLICE_X13Y25.A5      net (fanout=1)        0.230   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus38
    SLICE_X13Y25.A       Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/nmi_mask_register_data<7>
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus310
    SLICE_X12Y27.B6      net (fanout=1)        0.358   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus39
    SLICE_X12Y27.B       Tilo                  0.235   sys_inst/u_CHIPSET/u_PERIPHERALS/lpt_data<3>
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus311
    SLICE_X13Y27.D4      net (fanout=9)        0.331   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus310
    SLICE_X13Y27.D       Tilo                  0.259   sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/internal_data_bus<6>
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus312
    RAMB16_X2Y16.DIA0    net (fanout=43)       2.562   sys_inst/data_bus<2>
    RAMB16_X2Y16.CLKA    Trdck_DIA             0.300   sys_inst/u_CHIPSET/u_PERIPHERALS/bios/Mram_bram2
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/bios/Mram_bram2
    -------------------------------------------------  ---------------------------
    Total                                     11.087ns (3.309ns logic, 7.778ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.704ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_inst/cpu_address_9 (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/bios/Mram_bram2 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      11.086ns (Levels of Logic = 10)
  Clock Path Skew:      -0.364ns (1.895 - 2.259)
  Source Clock:         clk_100 rising at 10.000ns
  Destination Clock:    clk_50 rising at 20.000ns
  Clock Uncertainty:    0.254ns

  Clock Uncertainty:          0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.258ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: sys_inst/cpu_address_9 to sys_inst/u_CHIPSET/u_PERIPHERALS/bios/Mram_bram2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y26.DQ      Tcko                  0.476   sys_inst/cpu_address<9>
                                                       sys_inst/cpu_address_9
    SLICE_X20Y26.A1      net (fanout=2)        0.748   sys_inst/cpu_address<9>
    SLICE_X20Y26.A       Tilo                  0.235   sys_inst/cpu_address<9>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/dma_chip_select_n111
    SLICE_X15Y21.A6      net (fanout=14)       0.991   sys_inst/u_CHIPSET/u_PERIPHERALS/dma_chip_select_n11
    SLICE_X15Y21.A       Tilo                  0.259   sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/prev_read_current_word_count<1>
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/read_flag1
    SLICE_X15Y22.C6      net (fanout=9)        0.376   sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/read_flag
    SLICE_X15Y22.C       Tilo                  0.259   sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/prev_read_current_word_count<3>
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/read_current_word_count<3>1
    SLICE_X14Y21.B4      net (fanout=6)        0.530   sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/read_current_word_count<3>
    SLICE_X14Y21.B       Tilo                  0.254   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus35
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/Mmux_read_address_or_count1101
    SLICE_X17Y21.A6      net (fanout=14)       0.393   sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/Mmux_read_address_or_count110
    SLICE_X17Y21.A       Tilo                  0.259   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus59
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus37
    SLICE_X14Y21.C4      net (fanout=1)        0.534   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus36
    SLICE_X14Y21.C       Tilo                  0.255   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus35
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus38
    SLICE_X13Y25.B6      net (fanout=1)        0.724   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus37
    SLICE_X13Y25.B       Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/nmi_mask_register_data<7>
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus39
    SLICE_X13Y25.A5      net (fanout=1)        0.230   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus38
    SLICE_X13Y25.A       Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/nmi_mask_register_data<7>
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus310
    SLICE_X12Y27.B6      net (fanout=1)        0.358   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus39
    SLICE_X12Y27.B       Tilo                  0.235   sys_inst/u_CHIPSET/u_PERIPHERALS/lpt_data<3>
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus311
    SLICE_X13Y27.D4      net (fanout=9)        0.331   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus310
    SLICE_X13Y27.D       Tilo                  0.259   sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/internal_data_bus<6>
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus312
    RAMB16_X2Y16.DIA0    net (fanout=43)       2.562   sys_inst/data_bus<2>
    RAMB16_X2Y16.CLKA    Trdck_DIA             0.300   sys_inst/u_CHIPSET/u_PERIPHERALS/bios/Mram_bram2
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/bios/Mram_bram2
    -------------------------------------------------  ---------------------------
    Total                                     11.086ns (3.309ns logic, 7.777ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------

Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/bios/Mram_bram1 (RAMB16_X2Y14.DIA0), 1427 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.562ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_inst/cpu_address_9 (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/bios/Mram_bram1 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      10.940ns (Levels of Logic = 9)
  Clock Path Skew:      -0.368ns (1.891 - 2.259)
  Source Clock:         clk_100 rising at 10.000ns
  Destination Clock:    clk_50 rising at 20.000ns
  Clock Uncertainty:    0.254ns

  Clock Uncertainty:          0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.258ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: sys_inst/cpu_address_9 to sys_inst/u_CHIPSET/u_PERIPHERALS/bios/Mram_bram1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y26.DQ      Tcko                  0.476   sys_inst/cpu_address<9>
                                                       sys_inst/cpu_address_9
    SLICE_X20Y26.A1      net (fanout=2)        0.748   sys_inst/cpu_address<9>
    SLICE_X20Y26.A       Tilo                  0.235   sys_inst/cpu_address<9>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/dma_chip_select_n111
    SLICE_X15Y21.A6      net (fanout=14)       0.991   sys_inst/u_CHIPSET/u_PERIPHERALS/dma_chip_select_n11
    SLICE_X15Y21.A       Tilo                  0.259   sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/prev_read_current_word_count<1>
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/read_flag1
    SLICE_X15Y22.B6      net (fanout=9)        0.376   sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/read_flag
    SLICE_X15Y22.B       Tilo                  0.259   sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/prev_read_current_word_count<3>
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/read_current_word_count<2>1
    SLICE_X14Y21.B6      net (fanout=14)       0.581   sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/read_current_word_count<2>
    SLICE_X14Y21.B       Tilo                  0.254   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus35
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/Mmux_read_address_or_count1101
    SLICE_X14Y22.B6      net (fanout=14)       0.367   sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/Mmux_read_address_or_count110
    SLICE_X14Y22.B       Tilo                  0.254   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus19
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus16
    SLICE_X14Y22.A5      net (fanout=1)        0.247   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus18
    SLICE_X14Y22.A       Tilo                  0.254   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus19
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus18
    SLICE_X10Y23.B5      net (fanout=1)        0.619   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus110
    SLICE_X10Y23.B       Tilo                  0.254   sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/internal_data_bus<2>
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus19
    SLICE_X10Y23.D1      net (fanout=1)        0.598   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus111
    SLICE_X10Y23.CMUX    Topdc                 0.456   sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/internal_data_bus<2>
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus111_F
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus111
    SLICE_X10Y27.C6      net (fanout=8)        0.800   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus113
    SLICE_X10Y27.C       Tilo                  0.255   sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_data<3>
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus112
    RAMB16_X2Y14.DIA0    net (fanout=46)       2.357   sys_inst/data_bus<0>
    RAMB16_X2Y14.CLKA    Trdck_DIA             0.300   sys_inst/u_CHIPSET/u_PERIPHERALS/bios/Mram_bram1
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/bios/Mram_bram1
    -------------------------------------------------  ---------------------------
    Total                                     10.940ns (3.256ns logic, 7.684ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.512ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_inst/cpu_address_9 (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/bios/Mram_bram1 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      10.890ns (Levels of Logic = 9)
  Clock Path Skew:      -0.368ns (1.891 - 2.259)
  Source Clock:         clk_100 rising at 10.000ns
  Destination Clock:    clk_50 rising at 20.000ns
  Clock Uncertainty:    0.254ns

  Clock Uncertainty:          0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.258ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: sys_inst/cpu_address_9 to sys_inst/u_CHIPSET/u_PERIPHERALS/bios/Mram_bram1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y26.DQ      Tcko                  0.476   sys_inst/cpu_address<9>
                                                       sys_inst/cpu_address_9
    SLICE_X20Y26.A1      net (fanout=2)        0.748   sys_inst/cpu_address<9>
    SLICE_X20Y26.A       Tilo                  0.235   sys_inst/cpu_address<9>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/dma_chip_select_n111
    SLICE_X15Y21.A6      net (fanout=14)       0.991   sys_inst/u_CHIPSET/u_PERIPHERALS/dma_chip_select_n11
    SLICE_X15Y21.A       Tilo                  0.259   sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/prev_read_current_word_count<1>
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/read_flag1
    SLICE_X15Y21.D3      net (fanout=9)        0.434   sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/read_flag
    SLICE_X15Y21.D       Tilo                  0.259   sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/prev_read_current_word_count<1>
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/read_current_word_count<1>1
    SLICE_X14Y21.B3      net (fanout=14)       0.473   sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/read_current_word_count<1>
    SLICE_X14Y21.B       Tilo                  0.254   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus35
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/Mmux_read_address_or_count1101
    SLICE_X14Y22.B6      net (fanout=14)       0.367   sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/Mmux_read_address_or_count110
    SLICE_X14Y22.B       Tilo                  0.254   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus19
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus16
    SLICE_X14Y22.A5      net (fanout=1)        0.247   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus18
    SLICE_X14Y22.A       Tilo                  0.254   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus19
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus18
    SLICE_X10Y23.B5      net (fanout=1)        0.619   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus110
    SLICE_X10Y23.B       Tilo                  0.254   sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/internal_data_bus<2>
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus19
    SLICE_X10Y23.D1      net (fanout=1)        0.598   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus111
    SLICE_X10Y23.CMUX    Topdc                 0.456   sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/internal_data_bus<2>
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus111_F
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus111
    SLICE_X10Y27.C6      net (fanout=8)        0.800   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus113
    SLICE_X10Y27.C       Tilo                  0.255   sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_data<3>
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus112
    RAMB16_X2Y14.DIA0    net (fanout=46)       2.357   sys_inst/data_bus<0>
    RAMB16_X2Y14.CLKA    Trdck_DIA             0.300   sys_inst/u_CHIPSET/u_PERIPHERALS/bios/Mram_bram1
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/bios/Mram_bram1
    -------------------------------------------------  ---------------------------
    Total                                     10.890ns (3.256ns logic, 7.634ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.511ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_inst/cpu_address_9 (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/bios/Mram_bram1 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      10.889ns (Levels of Logic = 9)
  Clock Path Skew:      -0.368ns (1.891 - 2.259)
  Source Clock:         clk_100 rising at 10.000ns
  Destination Clock:    clk_50 rising at 20.000ns
  Clock Uncertainty:    0.254ns

  Clock Uncertainty:          0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.258ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: sys_inst/cpu_address_9 to sys_inst/u_CHIPSET/u_PERIPHERALS/bios/Mram_bram1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y26.DQ      Tcko                  0.476   sys_inst/cpu_address<9>
                                                       sys_inst/cpu_address_9
    SLICE_X20Y26.A1      net (fanout=2)        0.748   sys_inst/cpu_address<9>
    SLICE_X20Y26.A       Tilo                  0.235   sys_inst/cpu_address<9>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/dma_chip_select_n111
    SLICE_X15Y21.A6      net (fanout=14)       0.991   sys_inst/u_CHIPSET/u_PERIPHERALS/dma_chip_select_n11
    SLICE_X15Y21.A       Tilo                  0.259   sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/prev_read_current_word_count<1>
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/read_flag1
    SLICE_X15Y22.C6      net (fanout=9)        0.376   sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/read_flag
    SLICE_X15Y22.C       Tilo                  0.259   sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/prev_read_current_word_count<3>
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/read_current_word_count<3>1
    SLICE_X14Y21.B4      net (fanout=6)        0.530   sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/read_current_word_count<3>
    SLICE_X14Y21.B       Tilo                  0.254   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus35
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/Mmux_read_address_or_count1101
    SLICE_X14Y22.B6      net (fanout=14)       0.367   sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/Mmux_read_address_or_count110
    SLICE_X14Y22.B       Tilo                  0.254   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus19
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus16
    SLICE_X14Y22.A5      net (fanout=1)        0.247   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus18
    SLICE_X14Y22.A       Tilo                  0.254   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus19
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus18
    SLICE_X10Y23.B5      net (fanout=1)        0.619   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus110
    SLICE_X10Y23.B       Tilo                  0.254   sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/internal_data_bus<2>
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus19
    SLICE_X10Y23.D1      net (fanout=1)        0.598   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus111
    SLICE_X10Y23.CMUX    Topdc                 0.456   sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/internal_data_bus<2>
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus111_F
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus111
    SLICE_X10Y27.C6      net (fanout=8)        0.800   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus113
    SLICE_X10Y27.C       Tilo                  0.255   sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_data<3>
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus112
    RAMB16_X2Y14.DIA0    net (fanout=46)       2.357   sys_inst/data_bus<0>
    RAMB16_X2Y14.CLKA    Trdck_DIA             0.300   sys_inst/u_CHIPSET/u_PERIPHERALS/bios/Mram_bram1
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/bios/Mram_bram1
    -------------------------------------------------  ---------------------------
    Total                                     10.889ns (3.256ns logic, 7.633ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------

Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/bios/Mram_bram4 (RAMB16_X2Y18.DIA1), 1254 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.379ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_inst/cpu_address_9 (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/bios/Mram_bram4 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      10.754ns (Levels of Logic = 8)
  Clock Path Skew:      -0.371ns (1.888 - 2.259)
  Source Clock:         clk_100 rising at 10.000ns
  Destination Clock:    clk_50 rising at 20.000ns
  Clock Uncertainty:    0.254ns

  Clock Uncertainty:          0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.258ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: sys_inst/cpu_address_9 to sys_inst/u_CHIPSET/u_PERIPHERALS/bios/Mram_bram4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y26.DQ      Tcko                  0.476   sys_inst/cpu_address<9>
                                                       sys_inst/cpu_address_9
    SLICE_X20Y26.A1      net (fanout=2)        0.748   sys_inst/cpu_address<9>
    SLICE_X20Y26.A       Tilo                  0.235   sys_inst/cpu_address<9>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/dma_chip_select_n111
    SLICE_X15Y21.A6      net (fanout=14)       0.991   sys_inst/u_CHIPSET/u_PERIPHERALS/dma_chip_select_n11
    SLICE_X15Y21.A       Tilo                  0.259   sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/prev_read_current_word_count<1>
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/read_flag1
    SLICE_X15Y22.B6      net (fanout=9)        0.376   sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/read_flag
    SLICE_X15Y22.B       Tilo                  0.259   sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/prev_read_current_word_count<3>
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/read_current_word_count<2>1
    SLICE_X14Y21.B6      net (fanout=14)       0.581   sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/read_current_word_count<2>
    SLICE_X14Y21.B       Tilo                  0.254   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus35
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/Mmux_read_address_or_count1101
    SLICE_X15Y20.B5      net (fanout=14)       0.474   sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/Mmux_read_address_or_count110
    SLICE_X15Y20.B       Tilo                  0.259   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus34
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus812
    SLICE_X12Y20.B4      net (fanout=1)        0.507   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus811
    SLICE_X12Y20.B       Tilo                  0.235   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus812
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus813
    SLICE_X12Y20.D1      net (fanout=1)        0.548   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus812
    SLICE_X12Y20.CMUX    Topdc                 0.402   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus812
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus814_F
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus814
    SLICE_X12Y26.A6      net (fanout=1)        0.789   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus813
    SLICE_X12Y26.A       Tilo                  0.235   sys_inst/u_CHIPSET/u_PERIPHERALS/xt2ide0/ide_data_bus_out_15
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus815
    RAMB16_X2Y18.DIA1    net (fanout=72)       2.826   sys_inst/data_bus<7>
    RAMB16_X2Y18.CLKA    Trdck_DIA             0.300   sys_inst/u_CHIPSET/u_PERIPHERALS/bios/Mram_bram4
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/bios/Mram_bram4
    -------------------------------------------------  ---------------------------
    Total                                     10.754ns (2.914ns logic, 7.840ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.329ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_inst/cpu_address_9 (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/bios/Mram_bram4 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      10.704ns (Levels of Logic = 8)
  Clock Path Skew:      -0.371ns (1.888 - 2.259)
  Source Clock:         clk_100 rising at 10.000ns
  Destination Clock:    clk_50 rising at 20.000ns
  Clock Uncertainty:    0.254ns

  Clock Uncertainty:          0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.258ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: sys_inst/cpu_address_9 to sys_inst/u_CHIPSET/u_PERIPHERALS/bios/Mram_bram4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y26.DQ      Tcko                  0.476   sys_inst/cpu_address<9>
                                                       sys_inst/cpu_address_9
    SLICE_X20Y26.A1      net (fanout=2)        0.748   sys_inst/cpu_address<9>
    SLICE_X20Y26.A       Tilo                  0.235   sys_inst/cpu_address<9>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/dma_chip_select_n111
    SLICE_X15Y21.A6      net (fanout=14)       0.991   sys_inst/u_CHIPSET/u_PERIPHERALS/dma_chip_select_n11
    SLICE_X15Y21.A       Tilo                  0.259   sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/prev_read_current_word_count<1>
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/read_flag1
    SLICE_X15Y21.D3      net (fanout=9)        0.434   sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/read_flag
    SLICE_X15Y21.D       Tilo                  0.259   sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/prev_read_current_word_count<1>
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/read_current_word_count<1>1
    SLICE_X14Y21.B3      net (fanout=14)       0.473   sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/read_current_word_count<1>
    SLICE_X14Y21.B       Tilo                  0.254   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus35
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/Mmux_read_address_or_count1101
    SLICE_X15Y20.B5      net (fanout=14)       0.474   sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/Mmux_read_address_or_count110
    SLICE_X15Y20.B       Tilo                  0.259   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus34
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus812
    SLICE_X12Y20.B4      net (fanout=1)        0.507   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus811
    SLICE_X12Y20.B       Tilo                  0.235   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus812
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus813
    SLICE_X12Y20.D1      net (fanout=1)        0.548   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus812
    SLICE_X12Y20.CMUX    Topdc                 0.402   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus812
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus814_F
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus814
    SLICE_X12Y26.A6      net (fanout=1)        0.789   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus813
    SLICE_X12Y26.A       Tilo                  0.235   sys_inst/u_CHIPSET/u_PERIPHERALS/xt2ide0/ide_data_bus_out_15
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus815
    RAMB16_X2Y18.DIA1    net (fanout=72)       2.826   sys_inst/data_bus<7>
    RAMB16_X2Y18.CLKA    Trdck_DIA             0.300   sys_inst/u_CHIPSET/u_PERIPHERALS/bios/Mram_bram4
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/bios/Mram_bram4
    -------------------------------------------------  ---------------------------
    Total                                     10.704ns (2.914ns logic, 7.790ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.328ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_inst/cpu_address_9 (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/bios/Mram_bram4 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      10.703ns (Levels of Logic = 8)
  Clock Path Skew:      -0.371ns (1.888 - 2.259)
  Source Clock:         clk_100 rising at 10.000ns
  Destination Clock:    clk_50 rising at 20.000ns
  Clock Uncertainty:    0.254ns

  Clock Uncertainty:          0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.258ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: sys_inst/cpu_address_9 to sys_inst/u_CHIPSET/u_PERIPHERALS/bios/Mram_bram4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y26.DQ      Tcko                  0.476   sys_inst/cpu_address<9>
                                                       sys_inst/cpu_address_9
    SLICE_X20Y26.A1      net (fanout=2)        0.748   sys_inst/cpu_address<9>
    SLICE_X20Y26.A       Tilo                  0.235   sys_inst/cpu_address<9>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/dma_chip_select_n111
    SLICE_X15Y21.A6      net (fanout=14)       0.991   sys_inst/u_CHIPSET/u_PERIPHERALS/dma_chip_select_n11
    SLICE_X15Y21.A       Tilo                  0.259   sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/prev_read_current_word_count<1>
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/read_flag1
    SLICE_X15Y22.C6      net (fanout=9)        0.376   sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/read_flag
    SLICE_X15Y22.C       Tilo                  0.259   sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/prev_read_current_word_count<3>
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Bus_Control_Logic/read_current_word_count<3>1
    SLICE_X14Y21.B4      net (fanout=6)        0.530   sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/read_current_word_count<3>
    SLICE_X14Y21.B       Tilo                  0.254   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus35
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/Mmux_read_address_or_count1101
    SLICE_X15Y20.B5      net (fanout=14)       0.474   sys_inst/u_CHIPSET/u_BUS_ARBITER/u_KF8237/u_Address_And_Count_Registers/Mmux_read_address_or_count110
    SLICE_X15Y20.B       Tilo                  0.259   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus34
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus812
    SLICE_X12Y20.B4      net (fanout=1)        0.507   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus811
    SLICE_X12Y20.B       Tilo                  0.235   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus812
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus813
    SLICE_X12Y20.D1      net (fanout=1)        0.548   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus812
    SLICE_X12Y20.CMUX    Topdc                 0.402   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus812
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus814_F
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus814
    SLICE_X12Y26.A6      net (fanout=1)        0.789   sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus813
    SLICE_X12Y26.A       Tilo                  0.235   sys_inst/u_CHIPSET/u_PERIPHERALS/xt2ide0/ide_data_bus_out_15
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_internal_data_bus815
    RAMB16_X2Y18.DIA1    net (fanout=72)       2.826   sys_inst/data_bus<7>
    RAMB16_X2Y18.CLKA    Trdck_DIA             0.300   sys_inst/u_CHIPSET/u_PERIPHERALS/bios/Mram_bram4
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/bios/Mram_bram4
    -------------------------------------------------  ---------------------------
    Total                                     10.703ns (2.914ns logic, 7.789ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_dcm_system_clkout1 = PERIOD TIMEGRP "dcm_system_clkout1" TS_clk50 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_ADDR_4 (SLICE_X18Y26.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.181ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sys_inst/cpu_address_4 (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_ADDR_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.527ns (Levels of Logic = 1)
  Clock Path Skew:      0.092ns (0.860 - 0.768)
  Source Clock:         clk_100 rising at 20.000ns
  Destination Clock:    clk_50 rising at 20.000ns
  Clock Uncertainty:    0.254ns

  Clock Uncertainty:          0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.258ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: sys_inst/cpu_address_4 to sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_ADDR_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y26.AQ      Tcko                  0.198   sys_inst/cpu_address<5>
                                                       sys_inst/cpu_address_4
    SLICE_X18Y26.A6      net (fanout=2)        0.132   sys_inst/cpu_address<4>
    SLICE_X18Y26.CLK     Tah         (-Th)    -0.197   sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_ADDR<5>
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_address151
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_ADDR_4
    -------------------------------------------------  ---------------------------
    Total                                      0.527ns (0.395ns logic, 0.132ns route)
                                                       (75.0% logic, 25.0% route)

--------------------------------------------------------------------------------

Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address_14 (SLICE_X16Y30.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.188ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sys_inst/cpu_address_14 (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.514ns (Levels of Logic = 1)
  Clock Path Skew:      0.072ns (0.921 - 0.849)
  Source Clock:         clk_100 rising at 20.000ns
  Destination Clock:    clk_50 rising at 20.000ns
  Clock Uncertainty:    0.254ns

  Clock Uncertainty:          0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.258ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: sys_inst/cpu_address_14 to sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y30.CQ      Tcko                  0.198   sys_inst/cpu_address<15>
                                                       sys_inst/cpu_address_14
    SLICE_X16Y30.C6      net (fanout=1)        0.126   sys_inst/cpu_address<14>
    SLICE_X16Y30.CLK     Tah         (-Th)    -0.190   sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address<14>
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_address61
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/video_io_address_14
    -------------------------------------------------  ---------------------------
    Total                                      0.514ns (0.388ns logic, 0.126ns route)
                                                       (75.5% logic, 24.5% route)

--------------------------------------------------------------------------------

Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_ADDR_9 (SLICE_X19Y26.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.201ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sys_inst/cpu_address_9 (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_ADDR_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.547ns (Levels of Logic = 1)
  Clock Path Skew:      0.092ns (0.860 - 0.768)
  Source Clock:         clk_100 rising at 20.000ns
  Destination Clock:    clk_50 rising at 20.000ns
  Clock Uncertainty:    0.254ns

  Clock Uncertainty:          0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.258ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: sys_inst/cpu_address_9 to sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_ADDR_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y26.DQ      Tcko                  0.200   sys_inst/cpu_address<9>
                                                       sys_inst/cpu_address_9
    SLICE_X19Y26.C6      net (fanout=2)        0.132   sys_inst/cpu_address<9>
    SLICE_X19Y26.CLK     Tah         (-Th)    -0.215   sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_ADDR<10>
                                                       sys_inst/u_CHIPSET/u_BUS_ARBITER/Mmux_address201
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/ram/SRAM_ADDR_9
    -------------------------------------------------  ---------------------------
    Total                                      0.547ns (0.415ns logic, 0.132ns route)
                                                       (75.9% logic, 24.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_dcm_system_clkout1 = PERIOD TIMEGRP "dcm_system_clkout1" TS_clk50 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X1Y10.CLKB
  Clock network: clk_50
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X0Y16.CLKB
  Clock network: clk_50
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X1Y12.CLKB
  Clock network: clk_50
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dcm_system_clkout4 = PERIOD TIMEGRP "dcm_system_clkout4" 
TS_clk50 /         0.071428571 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_dcm_system_clkout4 = PERIOD TIMEGRP "dcm_system_clkout4" TS_clk50 /
        0.071428571 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 277.334ns (period - min period limit)
  Period: 280.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: dcm_system/clkout5_buf/I0
  Logical resource: dcm_system/clkout5_buf/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: dcm_system/clkout4
--------------------------------------------------------------------------------
Slack: 278.601ns (period - min period limit)
  Period: 280.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: sys_inst/clk_opl2_ff_3/CLK
  Logical resource: sys_inst/Mshreg_clk_opl2_ff_2/CLK
  Location pin: SLICE_X26Y38.CLK
  Clock network: clk_50
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dcm_system_clkout0 = PERIOD TIMEGRP "dcm_system_clkout0" 
TS_clk50 / 2 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 205230 paths analyzed, 3292 endpoints analyzed, 96 failing endpoints
 96 timing errors detected. (96 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.330ns.
--------------------------------------------------------------------------------

Paths for end point sys_inst/B1/EU_CORE/eu_register_bx_14 (SLICE_X52Y49.DX), 1101 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.330ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory5 (RAM)
  Destination:          sys_inst/B1/EU_CORE/eu_register_bx_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      11.219ns (Levels of Logic = 9)
  Clock Path Skew:      0.007ns (0.408 - 0.401)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.118ns

  Clock Uncertainty:          0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.226ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory5 to sys_inst/B1/EU_CORE/eu_register_bx_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y28.DOA2    Trcko_DOA             2.100   sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory5
                                                       sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory5
    SLICE_X48Y56.CX      net (fanout=30)       1.355   sys_inst/B1/EU_CORE/eu_rom_data<18>
    SLICE_X48Y56.BMUX    Tcxb                  0.220   sys_inst/B1/EU_CORE/eu_alu_last_result<7>
                                                       sys_inst/B1/EU_CORE/mux8_4_f7
                                                       sys_inst/B1/EU_CORE/mux8_2_f8
    SLICE_X49Y52.D1      net (fanout=3)        1.269   sys_inst/B1/EU_CORE/eu_operand1<2>
    SLICE_X49Y52.D       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_register_bp<12>
                                                       sys_inst/B1/EU_CORE/carry<3>1
    SLICE_X49Y52.C6      net (fanout=3)        0.148   sys_inst/B1/EU_CORE/carry<3>
    SLICE_X49Y52.C       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_register_bp<12>
                                                       sys_inst/B1/EU_CORE/carry<5>1
    SLICE_X48Y52.A4      net (fanout=3)        0.302   sys_inst/B1/EU_CORE/carry<5>
    SLICE_X48Y52.A       Tilo                  0.235   sys_inst/B1/EU_CORE/eu_add_carry8
                                                       sys_inst/B1/EU_CORE/carry<7>1
    SLICE_X48Y52.B4      net (fanout=3)        0.438   sys_inst/B1/EU_CORE/carry<7>
    SLICE_X48Y52.BMUX    Tilo                  0.298   sys_inst/B1/EU_CORE/eu_add_carry8
                                                       sys_inst/B1/EU_CORE/carry<9>1
    SLICE_X47Y54.B5      net (fanout=2)        0.717   sys_inst/B1/EU_CORE/carry<9>
    SLICE_X47Y54.B       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_register_r2<13>
                                                       sys_inst/B1/EU_CORE/carry<11>1
    SLICE_X47Y54.A5      net (fanout=3)        0.245   sys_inst/B1/EU_CORE/carry<11>
    SLICE_X47Y54.A       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_register_r2<13>
                                                       sys_inst/B1/EU_CORE/carry<13>1
    SLICE_X47Y54.D3      net (fanout=3)        0.404   sys_inst/B1/EU_CORE/carry<13>
    SLICE_X47Y54.D       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_register_r2<13>
                                                       sys_inst/B1/EU_CORE/Mmux_n045763
    SLICE_X48Y53.CX      net (fanout=1)        0.694   sys_inst/B1/EU_CORE/Mmux_n045762
    SLICE_X48Y53.CMUX    Tcxc                  0.192   sys_inst/B1/EU_CORE/eu_register_bx<15>
                                                       sys_inst/B1/EU_CORE/Mmux_n045765
    SLICE_X52Y49.DX      net (fanout=16)       1.193   sys_inst/B1/EU_CORE/n0457<14>
    SLICE_X52Y49.CLK     Tdick                 0.114   sys_inst/B1/EU_CORE/eu_register_bx<14>
                                                       sys_inst/B1/EU_CORE/eu_register_bx_14
    -------------------------------------------------  ---------------------------
    Total                                     11.219ns (4.454ns logic, 6.765ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.325ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory1 (RAM)
  Destination:          sys_inst/B1/EU_CORE/eu_register_bx_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      11.212ns (Levels of Logic = 9)
  Clock Path Skew:      0.005ns (0.408 - 0.403)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.118ns

  Clock Uncertainty:          0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.226ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory1 to sys_inst/B1/EU_CORE/eu_register_bx_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y26.DOA2    Trcko_DOA             2.100   sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory1
                                                       sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory1
    SLICE_X48Y56.A4      net (fanout=5)        1.130   sys_inst/B1/EU_CORE/eu_rom_data<2>
    SLICE_X48Y56.BMUX    Topab                 0.438   sys_inst/B1/EU_CORE/eu_alu_last_result<7>
                                                       sys_inst/B1/EU_CORE/mux8_4
                                                       sys_inst/B1/EU_CORE/mux8_3_f7
                                                       sys_inst/B1/EU_CORE/mux8_2_f8
    SLICE_X49Y52.D1      net (fanout=3)        1.269   sys_inst/B1/EU_CORE/eu_operand1<2>
    SLICE_X49Y52.D       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_register_bp<12>
                                                       sys_inst/B1/EU_CORE/carry<3>1
    SLICE_X49Y52.C6      net (fanout=3)        0.148   sys_inst/B1/EU_CORE/carry<3>
    SLICE_X49Y52.C       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_register_bp<12>
                                                       sys_inst/B1/EU_CORE/carry<5>1
    SLICE_X48Y52.A4      net (fanout=3)        0.302   sys_inst/B1/EU_CORE/carry<5>
    SLICE_X48Y52.A       Tilo                  0.235   sys_inst/B1/EU_CORE/eu_add_carry8
                                                       sys_inst/B1/EU_CORE/carry<7>1
    SLICE_X48Y52.B4      net (fanout=3)        0.438   sys_inst/B1/EU_CORE/carry<7>
    SLICE_X48Y52.BMUX    Tilo                  0.298   sys_inst/B1/EU_CORE/eu_add_carry8
                                                       sys_inst/B1/EU_CORE/carry<9>1
    SLICE_X47Y54.B5      net (fanout=2)        0.717   sys_inst/B1/EU_CORE/carry<9>
    SLICE_X47Y54.B       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_register_r2<13>
                                                       sys_inst/B1/EU_CORE/carry<11>1
    SLICE_X47Y54.A5      net (fanout=3)        0.245   sys_inst/B1/EU_CORE/carry<11>
    SLICE_X47Y54.A       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_register_r2<13>
                                                       sys_inst/B1/EU_CORE/carry<13>1
    SLICE_X47Y54.D3      net (fanout=3)        0.404   sys_inst/B1/EU_CORE/carry<13>
    SLICE_X47Y54.D       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_register_r2<13>
                                                       sys_inst/B1/EU_CORE/Mmux_n045763
    SLICE_X48Y53.CX      net (fanout=1)        0.694   sys_inst/B1/EU_CORE/Mmux_n045762
    SLICE_X48Y53.CMUX    Tcxc                  0.192   sys_inst/B1/EU_CORE/eu_register_bx<15>
                                                       sys_inst/B1/EU_CORE/Mmux_n045765
    SLICE_X52Y49.DX      net (fanout=16)       1.193   sys_inst/B1/EU_CORE/n0457<14>
    SLICE_X52Y49.CLK     Tdick                 0.114   sys_inst/B1/EU_CORE/eu_register_bx<14>
                                                       sys_inst/B1/EU_CORE/eu_register_bx_14
    -------------------------------------------------  ---------------------------
    Total                                     11.212ns (4.672ns logic, 6.540ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.209ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6 (RAM)
  Destination:          sys_inst/B1/EU_CORE/eu_register_bx_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      11.089ns (Levels of Logic = 9)
  Clock Path Skew:      -0.002ns (0.408 - 0.410)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.118ns

  Clock Uncertainty:          0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.226ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6 to sys_inst/B1/EU_CORE/eu_register_bx_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y24.DOA2    Trcko_DOA             2.100   sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6
                                                       sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6
    SLICE_X48Y46.AX      net (fanout=55)       1.279   sys_inst/B1/EU_CORE/eu_rom_data<22>
    SLICE_X48Y46.BMUX    Taxb                  0.214   sys_inst/B1/EU_CORE/eu_operand0<0>1
                                                       sys_inst/B1/EU_CORE/mux16_3_f7
                                                       sys_inst/B1/EU_CORE/mux16_2_f8
    SLICE_X49Y52.D2      net (fanout=5)        1.221   sys_inst/B1/EU_CORE/eu_operand0<0>1
    SLICE_X49Y52.D       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_register_bp<12>
                                                       sys_inst/B1/EU_CORE/carry<3>1
    SLICE_X49Y52.C6      net (fanout=3)        0.148   sys_inst/B1/EU_CORE/carry<3>
    SLICE_X49Y52.C       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_register_bp<12>
                                                       sys_inst/B1/EU_CORE/carry<5>1
    SLICE_X48Y52.A4      net (fanout=3)        0.302   sys_inst/B1/EU_CORE/carry<5>
    SLICE_X48Y52.A       Tilo                  0.235   sys_inst/B1/EU_CORE/eu_add_carry8
                                                       sys_inst/B1/EU_CORE/carry<7>1
    SLICE_X48Y52.B4      net (fanout=3)        0.438   sys_inst/B1/EU_CORE/carry<7>
    SLICE_X48Y52.BMUX    Tilo                  0.298   sys_inst/B1/EU_CORE/eu_add_carry8
                                                       sys_inst/B1/EU_CORE/carry<9>1
    SLICE_X47Y54.B5      net (fanout=2)        0.717   sys_inst/B1/EU_CORE/carry<9>
    SLICE_X47Y54.B       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_register_r2<13>
                                                       sys_inst/B1/EU_CORE/carry<11>1
    SLICE_X47Y54.A5      net (fanout=3)        0.245   sys_inst/B1/EU_CORE/carry<11>
    SLICE_X47Y54.A       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_register_r2<13>
                                                       sys_inst/B1/EU_CORE/carry<13>1
    SLICE_X47Y54.D3      net (fanout=3)        0.404   sys_inst/B1/EU_CORE/carry<13>
    SLICE_X47Y54.D       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_register_r2<13>
                                                       sys_inst/B1/EU_CORE/Mmux_n045763
    SLICE_X48Y53.CX      net (fanout=1)        0.694   sys_inst/B1/EU_CORE/Mmux_n045762
    SLICE_X48Y53.CMUX    Tcxc                  0.192   sys_inst/B1/EU_CORE/eu_register_bx<15>
                                                       sys_inst/B1/EU_CORE/Mmux_n045765
    SLICE_X52Y49.DX      net (fanout=16)       1.193   sys_inst/B1/EU_CORE/n0457<14>
    SLICE_X52Y49.CLK     Tdick                 0.114   sys_inst/B1/EU_CORE/eu_register_bx<14>
                                                       sys_inst/B1/EU_CORE/eu_register_bx_14
    -------------------------------------------------  ---------------------------
    Total                                     11.089ns (4.448ns logic, 6.641ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------

Paths for end point sys_inst/B1/EU_CORE/eu_register_r2_14 (SLICE_X41Y52.AX), 1101 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.296ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory5 (RAM)
  Destination:          sys_inst/B1/EU_CORE/eu_register_r2_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      11.114ns (Levels of Logic = 9)
  Clock Path Skew:      -0.064ns (0.337 - 0.401)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.118ns

  Clock Uncertainty:          0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.226ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory5 to sys_inst/B1/EU_CORE/eu_register_r2_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y28.DOA2    Trcko_DOA             2.100   sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory5
                                                       sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory5
    SLICE_X48Y56.CX      net (fanout=30)       1.355   sys_inst/B1/EU_CORE/eu_rom_data<18>
    SLICE_X48Y56.BMUX    Tcxb                  0.220   sys_inst/B1/EU_CORE/eu_alu_last_result<7>
                                                       sys_inst/B1/EU_CORE/mux8_4_f7
                                                       sys_inst/B1/EU_CORE/mux8_2_f8
    SLICE_X49Y52.D1      net (fanout=3)        1.269   sys_inst/B1/EU_CORE/eu_operand1<2>
    SLICE_X49Y52.D       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_register_bp<12>
                                                       sys_inst/B1/EU_CORE/carry<3>1
    SLICE_X49Y52.C6      net (fanout=3)        0.148   sys_inst/B1/EU_CORE/carry<3>
    SLICE_X49Y52.C       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_register_bp<12>
                                                       sys_inst/B1/EU_CORE/carry<5>1
    SLICE_X48Y52.A4      net (fanout=3)        0.302   sys_inst/B1/EU_CORE/carry<5>
    SLICE_X48Y52.A       Tilo                  0.235   sys_inst/B1/EU_CORE/eu_add_carry8
                                                       sys_inst/B1/EU_CORE/carry<7>1
    SLICE_X48Y52.B4      net (fanout=3)        0.438   sys_inst/B1/EU_CORE/carry<7>
    SLICE_X48Y52.BMUX    Tilo                  0.298   sys_inst/B1/EU_CORE/eu_add_carry8
                                                       sys_inst/B1/EU_CORE/carry<9>1
    SLICE_X47Y54.B5      net (fanout=2)        0.717   sys_inst/B1/EU_CORE/carry<9>
    SLICE_X47Y54.B       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_register_r2<13>
                                                       sys_inst/B1/EU_CORE/carry<11>1
    SLICE_X47Y54.A5      net (fanout=3)        0.245   sys_inst/B1/EU_CORE/carry<11>
    SLICE_X47Y54.A       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_register_r2<13>
                                                       sys_inst/B1/EU_CORE/carry<13>1
    SLICE_X47Y54.D3      net (fanout=3)        0.404   sys_inst/B1/EU_CORE/carry<13>
    SLICE_X47Y54.D       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_register_r2<13>
                                                       sys_inst/B1/EU_CORE/Mmux_n045763
    SLICE_X48Y53.CX      net (fanout=1)        0.694   sys_inst/B1/EU_CORE/Mmux_n045762
    SLICE_X48Y53.CMUX    Tcxc                  0.192   sys_inst/B1/EU_CORE/eu_register_bx<15>
                                                       sys_inst/B1/EU_CORE/Mmux_n045765
    SLICE_X41Y52.AX      net (fanout=16)       1.088   sys_inst/B1/EU_CORE/n0457<14>
    SLICE_X41Y52.CLK     Tdick                 0.114   sys_inst/B1/EU_CORE/eu_register_r2<15>
                                                       sys_inst/B1/EU_CORE/eu_register_r2_14
    -------------------------------------------------  ---------------------------
    Total                                     11.114ns (4.454ns logic, 6.660ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.291ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory1 (RAM)
  Destination:          sys_inst/B1/EU_CORE/eu_register_r2_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      11.107ns (Levels of Logic = 9)
  Clock Path Skew:      -0.066ns (0.337 - 0.403)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.118ns

  Clock Uncertainty:          0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.226ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory1 to sys_inst/B1/EU_CORE/eu_register_r2_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y26.DOA2    Trcko_DOA             2.100   sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory1
                                                       sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory1
    SLICE_X48Y56.A4      net (fanout=5)        1.130   sys_inst/B1/EU_CORE/eu_rom_data<2>
    SLICE_X48Y56.BMUX    Topab                 0.438   sys_inst/B1/EU_CORE/eu_alu_last_result<7>
                                                       sys_inst/B1/EU_CORE/mux8_4
                                                       sys_inst/B1/EU_CORE/mux8_3_f7
                                                       sys_inst/B1/EU_CORE/mux8_2_f8
    SLICE_X49Y52.D1      net (fanout=3)        1.269   sys_inst/B1/EU_CORE/eu_operand1<2>
    SLICE_X49Y52.D       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_register_bp<12>
                                                       sys_inst/B1/EU_CORE/carry<3>1
    SLICE_X49Y52.C6      net (fanout=3)        0.148   sys_inst/B1/EU_CORE/carry<3>
    SLICE_X49Y52.C       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_register_bp<12>
                                                       sys_inst/B1/EU_CORE/carry<5>1
    SLICE_X48Y52.A4      net (fanout=3)        0.302   sys_inst/B1/EU_CORE/carry<5>
    SLICE_X48Y52.A       Tilo                  0.235   sys_inst/B1/EU_CORE/eu_add_carry8
                                                       sys_inst/B1/EU_CORE/carry<7>1
    SLICE_X48Y52.B4      net (fanout=3)        0.438   sys_inst/B1/EU_CORE/carry<7>
    SLICE_X48Y52.BMUX    Tilo                  0.298   sys_inst/B1/EU_CORE/eu_add_carry8
                                                       sys_inst/B1/EU_CORE/carry<9>1
    SLICE_X47Y54.B5      net (fanout=2)        0.717   sys_inst/B1/EU_CORE/carry<9>
    SLICE_X47Y54.B       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_register_r2<13>
                                                       sys_inst/B1/EU_CORE/carry<11>1
    SLICE_X47Y54.A5      net (fanout=3)        0.245   sys_inst/B1/EU_CORE/carry<11>
    SLICE_X47Y54.A       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_register_r2<13>
                                                       sys_inst/B1/EU_CORE/carry<13>1
    SLICE_X47Y54.D3      net (fanout=3)        0.404   sys_inst/B1/EU_CORE/carry<13>
    SLICE_X47Y54.D       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_register_r2<13>
                                                       sys_inst/B1/EU_CORE/Mmux_n045763
    SLICE_X48Y53.CX      net (fanout=1)        0.694   sys_inst/B1/EU_CORE/Mmux_n045762
    SLICE_X48Y53.CMUX    Tcxc                  0.192   sys_inst/B1/EU_CORE/eu_register_bx<15>
                                                       sys_inst/B1/EU_CORE/Mmux_n045765
    SLICE_X41Y52.AX      net (fanout=16)       1.088   sys_inst/B1/EU_CORE/n0457<14>
    SLICE_X41Y52.CLK     Tdick                 0.114   sys_inst/B1/EU_CORE/eu_register_r2<15>
                                                       sys_inst/B1/EU_CORE/eu_register_r2_14
    -------------------------------------------------  ---------------------------
    Total                                     11.107ns (4.672ns logic, 6.435ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.175ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6 (RAM)
  Destination:          sys_inst/B1/EU_CORE/eu_register_r2_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      10.984ns (Levels of Logic = 9)
  Clock Path Skew:      -0.073ns (0.337 - 0.410)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.118ns

  Clock Uncertainty:          0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.226ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6 to sys_inst/B1/EU_CORE/eu_register_r2_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y24.DOA2    Trcko_DOA             2.100   sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6
                                                       sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6
    SLICE_X48Y46.AX      net (fanout=55)       1.279   sys_inst/B1/EU_CORE/eu_rom_data<22>
    SLICE_X48Y46.BMUX    Taxb                  0.214   sys_inst/B1/EU_CORE/eu_operand0<0>1
                                                       sys_inst/B1/EU_CORE/mux16_3_f7
                                                       sys_inst/B1/EU_CORE/mux16_2_f8
    SLICE_X49Y52.D2      net (fanout=5)        1.221   sys_inst/B1/EU_CORE/eu_operand0<0>1
    SLICE_X49Y52.D       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_register_bp<12>
                                                       sys_inst/B1/EU_CORE/carry<3>1
    SLICE_X49Y52.C6      net (fanout=3)        0.148   sys_inst/B1/EU_CORE/carry<3>
    SLICE_X49Y52.C       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_register_bp<12>
                                                       sys_inst/B1/EU_CORE/carry<5>1
    SLICE_X48Y52.A4      net (fanout=3)        0.302   sys_inst/B1/EU_CORE/carry<5>
    SLICE_X48Y52.A       Tilo                  0.235   sys_inst/B1/EU_CORE/eu_add_carry8
                                                       sys_inst/B1/EU_CORE/carry<7>1
    SLICE_X48Y52.B4      net (fanout=3)        0.438   sys_inst/B1/EU_CORE/carry<7>
    SLICE_X48Y52.BMUX    Tilo                  0.298   sys_inst/B1/EU_CORE/eu_add_carry8
                                                       sys_inst/B1/EU_CORE/carry<9>1
    SLICE_X47Y54.B5      net (fanout=2)        0.717   sys_inst/B1/EU_CORE/carry<9>
    SLICE_X47Y54.B       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_register_r2<13>
                                                       sys_inst/B1/EU_CORE/carry<11>1
    SLICE_X47Y54.A5      net (fanout=3)        0.245   sys_inst/B1/EU_CORE/carry<11>
    SLICE_X47Y54.A       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_register_r2<13>
                                                       sys_inst/B1/EU_CORE/carry<13>1
    SLICE_X47Y54.D3      net (fanout=3)        0.404   sys_inst/B1/EU_CORE/carry<13>
    SLICE_X47Y54.D       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_register_r2<13>
                                                       sys_inst/B1/EU_CORE/Mmux_n045763
    SLICE_X48Y53.CX      net (fanout=1)        0.694   sys_inst/B1/EU_CORE/Mmux_n045762
    SLICE_X48Y53.CMUX    Tcxc                  0.192   sys_inst/B1/EU_CORE/eu_register_bx<15>
                                                       sys_inst/B1/EU_CORE/Mmux_n045765
    SLICE_X41Y52.AX      net (fanout=16)       1.088   sys_inst/B1/EU_CORE/n0457<14>
    SLICE_X41Y52.CLK     Tdick                 0.114   sys_inst/B1/EU_CORE/eu_register_r2<15>
                                                       sys_inst/B1/EU_CORE/eu_register_r2_14
    -------------------------------------------------  ---------------------------
    Total                                     10.984ns (4.448ns logic, 6.536ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------

Paths for end point sys_inst/B1/EU_CORE/eu_register_r3_14 (SLICE_X51Y54.CX), 1101 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.288ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory5 (RAM)
  Destination:          sys_inst/B1/EU_CORE/eu_register_r3_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      11.163ns (Levels of Logic = 9)
  Clock Path Skew:      -0.007ns (0.394 - 0.401)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.118ns

  Clock Uncertainty:          0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.226ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory5 to sys_inst/B1/EU_CORE/eu_register_r3_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y28.DOA2    Trcko_DOA             2.100   sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory5
                                                       sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory5
    SLICE_X48Y56.CX      net (fanout=30)       1.355   sys_inst/B1/EU_CORE/eu_rom_data<18>
    SLICE_X48Y56.BMUX    Tcxb                  0.220   sys_inst/B1/EU_CORE/eu_alu_last_result<7>
                                                       sys_inst/B1/EU_CORE/mux8_4_f7
                                                       sys_inst/B1/EU_CORE/mux8_2_f8
    SLICE_X49Y52.D1      net (fanout=3)        1.269   sys_inst/B1/EU_CORE/eu_operand1<2>
    SLICE_X49Y52.D       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_register_bp<12>
                                                       sys_inst/B1/EU_CORE/carry<3>1
    SLICE_X49Y52.C6      net (fanout=3)        0.148   sys_inst/B1/EU_CORE/carry<3>
    SLICE_X49Y52.C       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_register_bp<12>
                                                       sys_inst/B1/EU_CORE/carry<5>1
    SLICE_X48Y52.A4      net (fanout=3)        0.302   sys_inst/B1/EU_CORE/carry<5>
    SLICE_X48Y52.A       Tilo                  0.235   sys_inst/B1/EU_CORE/eu_add_carry8
                                                       sys_inst/B1/EU_CORE/carry<7>1
    SLICE_X48Y52.B4      net (fanout=3)        0.438   sys_inst/B1/EU_CORE/carry<7>
    SLICE_X48Y52.BMUX    Tilo                  0.298   sys_inst/B1/EU_CORE/eu_add_carry8
                                                       sys_inst/B1/EU_CORE/carry<9>1
    SLICE_X47Y54.B5      net (fanout=2)        0.717   sys_inst/B1/EU_CORE/carry<9>
    SLICE_X47Y54.B       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_register_r2<13>
                                                       sys_inst/B1/EU_CORE/carry<11>1
    SLICE_X47Y54.A5      net (fanout=3)        0.245   sys_inst/B1/EU_CORE/carry<11>
    SLICE_X47Y54.A       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_register_r2<13>
                                                       sys_inst/B1/EU_CORE/carry<13>1
    SLICE_X47Y54.D3      net (fanout=3)        0.404   sys_inst/B1/EU_CORE/carry<13>
    SLICE_X47Y54.D       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_register_r2<13>
                                                       sys_inst/B1/EU_CORE/Mmux_n045763
    SLICE_X48Y53.CX      net (fanout=1)        0.694   sys_inst/B1/EU_CORE/Mmux_n045762
    SLICE_X48Y53.CMUX    Tcxc                  0.192   sys_inst/B1/EU_CORE/eu_register_bx<15>
                                                       sys_inst/B1/EU_CORE/Mmux_n045765
    SLICE_X51Y54.CX      net (fanout=16)       1.137   sys_inst/B1/EU_CORE/n0457<14>
    SLICE_X51Y54.CLK     Tdick                 0.114   sys_inst/B1/EU_CORE/eu_register_r3<15>
                                                       sys_inst/B1/EU_CORE/eu_register_r3_14
    -------------------------------------------------  ---------------------------
    Total                                     11.163ns (4.454ns logic, 6.709ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.283ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory1 (RAM)
  Destination:          sys_inst/B1/EU_CORE/eu_register_r3_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      11.156ns (Levels of Logic = 9)
  Clock Path Skew:      -0.009ns (0.394 - 0.403)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.118ns

  Clock Uncertainty:          0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.226ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory1 to sys_inst/B1/EU_CORE/eu_register_r3_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y26.DOA2    Trcko_DOA             2.100   sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory1
                                                       sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory1
    SLICE_X48Y56.A4      net (fanout=5)        1.130   sys_inst/B1/EU_CORE/eu_rom_data<2>
    SLICE_X48Y56.BMUX    Topab                 0.438   sys_inst/B1/EU_CORE/eu_alu_last_result<7>
                                                       sys_inst/B1/EU_CORE/mux8_4
                                                       sys_inst/B1/EU_CORE/mux8_3_f7
                                                       sys_inst/B1/EU_CORE/mux8_2_f8
    SLICE_X49Y52.D1      net (fanout=3)        1.269   sys_inst/B1/EU_CORE/eu_operand1<2>
    SLICE_X49Y52.D       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_register_bp<12>
                                                       sys_inst/B1/EU_CORE/carry<3>1
    SLICE_X49Y52.C6      net (fanout=3)        0.148   sys_inst/B1/EU_CORE/carry<3>
    SLICE_X49Y52.C       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_register_bp<12>
                                                       sys_inst/B1/EU_CORE/carry<5>1
    SLICE_X48Y52.A4      net (fanout=3)        0.302   sys_inst/B1/EU_CORE/carry<5>
    SLICE_X48Y52.A       Tilo                  0.235   sys_inst/B1/EU_CORE/eu_add_carry8
                                                       sys_inst/B1/EU_CORE/carry<7>1
    SLICE_X48Y52.B4      net (fanout=3)        0.438   sys_inst/B1/EU_CORE/carry<7>
    SLICE_X48Y52.BMUX    Tilo                  0.298   sys_inst/B1/EU_CORE/eu_add_carry8
                                                       sys_inst/B1/EU_CORE/carry<9>1
    SLICE_X47Y54.B5      net (fanout=2)        0.717   sys_inst/B1/EU_CORE/carry<9>
    SLICE_X47Y54.B       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_register_r2<13>
                                                       sys_inst/B1/EU_CORE/carry<11>1
    SLICE_X47Y54.A5      net (fanout=3)        0.245   sys_inst/B1/EU_CORE/carry<11>
    SLICE_X47Y54.A       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_register_r2<13>
                                                       sys_inst/B1/EU_CORE/carry<13>1
    SLICE_X47Y54.D3      net (fanout=3)        0.404   sys_inst/B1/EU_CORE/carry<13>
    SLICE_X47Y54.D       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_register_r2<13>
                                                       sys_inst/B1/EU_CORE/Mmux_n045763
    SLICE_X48Y53.CX      net (fanout=1)        0.694   sys_inst/B1/EU_CORE/Mmux_n045762
    SLICE_X48Y53.CMUX    Tcxc                  0.192   sys_inst/B1/EU_CORE/eu_register_bx<15>
                                                       sys_inst/B1/EU_CORE/Mmux_n045765
    SLICE_X51Y54.CX      net (fanout=16)       1.137   sys_inst/B1/EU_CORE/n0457<14>
    SLICE_X51Y54.CLK     Tdick                 0.114   sys_inst/B1/EU_CORE/eu_register_r3<15>
                                                       sys_inst/B1/EU_CORE/eu_register_r3_14
    -------------------------------------------------  ---------------------------
    Total                                     11.156ns (4.672ns logic, 6.484ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.167ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6 (RAM)
  Destination:          sys_inst/B1/EU_CORE/eu_register_r3_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      11.033ns (Levels of Logic = 9)
  Clock Path Skew:      -0.016ns (0.394 - 0.410)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.118ns

  Clock Uncertainty:          0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.226ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6 to sys_inst/B1/EU_CORE/eu_register_r3_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y24.DOA2    Trcko_DOA             2.100   sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6
                                                       sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory6
    SLICE_X48Y46.AX      net (fanout=55)       1.279   sys_inst/B1/EU_CORE/eu_rom_data<22>
    SLICE_X48Y46.BMUX    Taxb                  0.214   sys_inst/B1/EU_CORE/eu_operand0<0>1
                                                       sys_inst/B1/EU_CORE/mux16_3_f7
                                                       sys_inst/B1/EU_CORE/mux16_2_f8
    SLICE_X49Y52.D2      net (fanout=5)        1.221   sys_inst/B1/EU_CORE/eu_operand0<0>1
    SLICE_X49Y52.D       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_register_bp<12>
                                                       sys_inst/B1/EU_CORE/carry<3>1
    SLICE_X49Y52.C6      net (fanout=3)        0.148   sys_inst/B1/EU_CORE/carry<3>
    SLICE_X49Y52.C       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_register_bp<12>
                                                       sys_inst/B1/EU_CORE/carry<5>1
    SLICE_X48Y52.A4      net (fanout=3)        0.302   sys_inst/B1/EU_CORE/carry<5>
    SLICE_X48Y52.A       Tilo                  0.235   sys_inst/B1/EU_CORE/eu_add_carry8
                                                       sys_inst/B1/EU_CORE/carry<7>1
    SLICE_X48Y52.B4      net (fanout=3)        0.438   sys_inst/B1/EU_CORE/carry<7>
    SLICE_X48Y52.BMUX    Tilo                  0.298   sys_inst/B1/EU_CORE/eu_add_carry8
                                                       sys_inst/B1/EU_CORE/carry<9>1
    SLICE_X47Y54.B5      net (fanout=2)        0.717   sys_inst/B1/EU_CORE/carry<9>
    SLICE_X47Y54.B       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_register_r2<13>
                                                       sys_inst/B1/EU_CORE/carry<11>1
    SLICE_X47Y54.A5      net (fanout=3)        0.245   sys_inst/B1/EU_CORE/carry<11>
    SLICE_X47Y54.A       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_register_r2<13>
                                                       sys_inst/B1/EU_CORE/carry<13>1
    SLICE_X47Y54.D3      net (fanout=3)        0.404   sys_inst/B1/EU_CORE/carry<13>
    SLICE_X47Y54.D       Tilo                  0.259   sys_inst/B1/EU_CORE/eu_register_r2<13>
                                                       sys_inst/B1/EU_CORE/Mmux_n045763
    SLICE_X48Y53.CX      net (fanout=1)        0.694   sys_inst/B1/EU_CORE/Mmux_n045762
    SLICE_X48Y53.CMUX    Tcxc                  0.192   sys_inst/B1/EU_CORE/eu_register_bx<15>
                                                       sys_inst/B1/EU_CORE/Mmux_n045765
    SLICE_X51Y54.CX      net (fanout=16)       1.137   sys_inst/B1/EU_CORE/n0457<14>
    SLICE_X51Y54.CLK     Tdick                 0.114   sys_inst/B1/EU_CORE/eu_register_r3<15>
                                                       sys_inst/B1/EU_CORE/eu_register_r3_14
    -------------------------------------------------  ---------------------------
    Total                                     11.033ns (4.448ns logic, 6.585ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_dcm_system_clkout0 = PERIOD TIMEGRP "dcm_system_clkout0" TS_clk50 / 2 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point sys_inst/B1/BIU_CORE/Mshreg_biu_register_rm_d2_7 (SLICE_X46Y59.BI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.285ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sys_inst/B1/BIU_CORE/biu_register_rm_7 (FF)
  Destination:          sys_inst/B1/BIU_CORE/Mshreg_biu_register_rm_d2_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.287ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.040 - 0.038)
  Source Clock:         clk_100 rising at 10.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: sys_inst/B1/BIU_CORE/biu_register_rm_7 to sys_inst/B1/BIU_CORE/Mshreg_biu_register_rm_d2_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y59.DMUX    Tshcko                0.244   sys_inst/B1/BIU_CORE/biu_register_rm<3>
                                                       sys_inst/B1/BIU_CORE/biu_register_rm_7
    SLICE_X46Y59.BI      net (fanout=1)        0.014   sys_inst/B1/BIU_CORE/biu_register_rm<7>
    SLICE_X46Y59.CLK     Tdh         (-Th)    -0.029   sys_inst/B1/BIU_CORE/biu_register_rm_d2<4>
                                                       sys_inst/B1/BIU_CORE/Mshreg_biu_register_rm_d2_7
    -------------------------------------------------  ---------------------------
    Total                                      0.287ns (0.273ns logic, 0.014ns route)
                                                       (95.1% logic, 4.9% route)

--------------------------------------------------------------------------------

Paths for end point sys_inst/B1/BIU_CORE/Mshreg_biu_register_es_d2_8 (SLICE_X46Y60.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.315ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sys_inst/B1/BIU_CORE/biu_register_es_8 (FF)
  Destination:          sys_inst/B1/BIU_CORE/Mshreg_biu_register_es_d2_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.316ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.042 - 0.041)
  Source Clock:         clk_100 rising at 10.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: sys_inst/B1/BIU_CORE/biu_register_es_8 to sys_inst/B1/BIU_CORE/Mshreg_biu_register_es_d2_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y61.AQ      Tcko                  0.198   sys_inst/B1/BIU_CORE/biu_register_es<11>
                                                       sys_inst/B1/BIU_CORE/biu_register_es_8
    SLICE_X46Y60.DX      net (fanout=2)        0.218   sys_inst/B1/BIU_CORE/biu_register_es<8>
    SLICE_X46Y60.CLK     Tdh         (-Th)     0.100   sys_inst/B1/BIU_CORE/biu_register_es_d2<10>
                                                       sys_inst/B1/BIU_CORE/Mshreg_biu_register_es_d2_8
    -------------------------------------------------  ---------------------------
    Total                                      0.316ns (0.098ns logic, 0.218ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------

Paths for end point sys_inst/B1/BIU_CORE/Mshreg_biu_register_reg_d2_15 (SLICE_X50Y59.BI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.342ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sys_inst/B1/BIU_CORE/biu_register_reg_15 (FF)
  Destination:          sys_inst/B1/BIU_CORE/Mshreg_biu_register_reg_d2_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.342ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100 rising at 10.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: sys_inst/B1/BIU_CORE/biu_register_reg_15 to sys_inst/B1/BIU_CORE/Mshreg_biu_register_reg_d2_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y60.DQ      Tcko                  0.198   sys_inst/B1/BIU_CORE/biu_register_reg<15>
                                                       sys_inst/B1/BIU_CORE/biu_register_reg_15
    SLICE_X50Y59.BI      net (fanout=1)        0.115   sys_inst/B1/BIU_CORE/biu_register_reg<15>
    SLICE_X50Y59.CLK     Tdh         (-Th)    -0.029   sys_inst/B1/BIU_CORE/biu_register_reg_d2<12>
                                                       sys_inst/B1/BIU_CORE/Mshreg_biu_register_reg_d2_15
    -------------------------------------------------  ---------------------------
    Total                                      0.342ns (0.227ns logic, 0.115ns route)
                                                       (66.4% logic, 33.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_dcm_system_clkout0 = PERIOD TIMEGRP "dcm_system_clkout0" TS_clk50 / 2 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory1/CLKA
  Logical resource: sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory1/CLKA
  Location pin: RAMB16_X2Y26.CLKA
  Clock network: clk_100
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory2/CLKA
  Logical resource: sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory2/CLKA
  Location pin: RAMB16_X2Y30.CLKA
  Clock network: clk_100
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory3/CLKA
  Logical resource: sys_inst/B1/EU_CORE_EU_4Kx32/Mram_memory3/CLKA
  Location pin: RAMB16_X2Y32.CLKA
  Clock network: clk_100
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dcm_system_clkout2 = PERIOD TIMEGRP "dcm_system_clkout2" 
TS_clk50 /         0.571428571 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 36798 paths analyzed, 1332 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.037ns.
--------------------------------------------------------------------------------

Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_6 (SLICE_X22Y56.D2), 1047 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.963ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0 (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_6 (FF)
  Requirement:          35.000ns
  Data Path Delay:      18.844ns (Levels of Logic = 10)
  Clock Path Skew:      -0.045ns (0.539 - 0.584)
  Source Clock:         clk_28_571 rising at 0.000ns
  Destination Clock:    clk_28_571 rising at 35.000ns
  Clock Uncertainty:    0.148ns

  Clock Uncertainty:          0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0 to sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y40.AQ      Tcko                  0.476   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0
    SLICE_X25Y17.B3      net (fanout=14)       3.129   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg<0>
    SLICE_X25Y17.BMUX    Tilo                  0.337   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mmux_muxin_rs_lut<0>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin<1>1
    SLICE_X22Y22.C2      net (fanout=6)        1.015   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin<1>
    SLICE_X22Y22.CMUX    Tilo                  0.430   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin[2]_attr_byte[1]_wide_mux_13_OUT<0>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/mux_3
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/mux_2_f7
    SLICE_X21Y41.B5      net (fanout=4)        3.039   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin[2]_attr_byte[1]_wide_mux_13_OUT<0>
    SLICE_X21Y41.BMUX    Tilo                  0.337   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/tandy_bits<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>2
    SLICE_X20Y36.A3      net (fanout=1)        0.827   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>2
    SLICE_X20Y36.A       Tilo                  0.235   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg<5>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>3
    SLICE_X23Y41.B1      net (fanout=9)        1.339   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>
    SLICE_X23Y41.B       Tilo                  0.259   N851
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out22_SW0
    SLICE_X18Y45.C2      net (fanout=1)        1.382   N851
    SLICE_X18Y45.C       Tilo                  0.255   sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group0/bits_10_2
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out22
    SLICE_X18Y45.D5      net (fanout=1)        0.239   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out21
    SLICE_X18Y45.D       Tilo                  0.254   sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group0/bits_10_2
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out24
    SLICE_X14Y46.B2      net (fanout=3)        1.339   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video_out<0>
    SLICE_X14Y46.B       Tilo                  0.254   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette4/DP
    SLICE_X22Y56.B5      net (fanout=1)        1.523   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093<3>
    SLICE_X22Y56.BMUX    Tilo                  0.326   sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c<6>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video<3>1
    SLICE_X22Y56.D2      net (fanout=2)        1.510   sys_inst/u_CHIPSET/u_PERIPHERALS/video_cga<3>
    SLICE_X22Y56.CLK     Tas                   0.339   sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c<6>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/Mram_video[3]_PWR_117_o_wide_mux_4_OUT101
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_6
    -------------------------------------------------  ---------------------------
    Total                                     18.844ns (3.502ns logic, 15.342ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.160ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0 (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_6 (FF)
  Requirement:          35.000ns
  Data Path Delay:      18.647ns (Levels of Logic = 9)
  Clock Path Skew:      -0.045ns (0.539 - 0.584)
  Source Clock:         clk_28_571 rising at 0.000ns
  Destination Clock:    clk_28_571 rising at 35.000ns
  Clock Uncertainty:    0.148ns

  Clock Uncertainty:          0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0 to sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y40.AQ      Tcko                  0.476   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0
    SLICE_X25Y17.B3      net (fanout=14)       3.129   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg<0>
    SLICE_X25Y17.BMUX    Tilo                  0.337   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mmux_muxin_rs_lut<0>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin<1>1
    SLICE_X22Y22.C2      net (fanout=6)        1.015   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin<1>
    SLICE_X22Y22.CMUX    Tilo                  0.430   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin[2]_attr_byte[1]_wide_mux_13_OUT<0>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/mux_3
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/mux_2_f7
    SLICE_X21Y41.B5      net (fanout=4)        3.039   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin[2]_attr_byte[1]_wide_mux_13_OUT<0>
    SLICE_X21Y41.BMUX    Tilo                  0.337   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/tandy_bits<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>2
    SLICE_X20Y36.A3      net (fanout=1)        0.827   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>2
    SLICE_X20Y36.A       Tilo                  0.235   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg<5>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>3
    SLICE_X6Y44.B1       net (fanout=9)        2.792   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>
    SLICE_X6Y44.B        Tilo                  0.254   N535
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out6_SW0
    SLICE_X6Y44.A5       net (fanout=1)        0.247   N535
    SLICE_X6Y44.A        Tilo                  0.254   N535
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out6
    SLICE_X14Y46.B4      net (fanout=3)        1.323   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video_out<2>
    SLICE_X14Y46.B       Tilo                  0.254   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette4/DP
    SLICE_X22Y56.B5      net (fanout=1)        1.523   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093<3>
    SLICE_X22Y56.BMUX    Tilo                  0.326   sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c<6>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video<3>1
    SLICE_X22Y56.D2      net (fanout=2)        1.510   sys_inst/u_CHIPSET/u_PERIPHERALS/video_cga<3>
    SLICE_X22Y56.CLK     Tas                   0.339   sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c<6>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/Mram_video[3]_PWR_117_o_wide_mux_4_OUT101
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_6
    -------------------------------------------------  ---------------------------
    Total                                     18.647ns (3.242ns logic, 15.405ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.181ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0 (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_6 (FF)
  Requirement:          35.000ns
  Data Path Delay:      18.626ns (Levels of Logic = 10)
  Clock Path Skew:      -0.045ns (0.539 - 0.584)
  Source Clock:         clk_28_571 rising at 0.000ns
  Destination Clock:    clk_28_571 rising at 35.000ns
  Clock Uncertainty:    0.148ns

  Clock Uncertainty:          0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0 to sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y40.AQ      Tcko                  0.476   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0
    SLICE_X25Y17.B3      net (fanout=14)       3.129   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg<0>
    SLICE_X25Y17.B       Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mmux_muxin_rs_lut<0>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mmux_muxin_rs_lut<0>11
    SLICE_X22Y22.C3      net (fanout=6)        0.875   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mmux_muxin_rs_lut<0>
    SLICE_X22Y22.CMUX    Tilo                  0.430   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin[2]_attr_byte[1]_wide_mux_13_OUT<0>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/mux_3
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/mux_2_f7
    SLICE_X21Y41.B5      net (fanout=4)        3.039   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin[2]_attr_byte[1]_wide_mux_13_OUT<0>
    SLICE_X21Y41.BMUX    Tilo                  0.337   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/tandy_bits<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>2
    SLICE_X20Y36.A3      net (fanout=1)        0.827   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>2
    SLICE_X20Y36.A       Tilo                  0.235   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg<5>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>3
    SLICE_X23Y41.B1      net (fanout=9)        1.339   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>
    SLICE_X23Y41.B       Tilo                  0.259   N851
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out22_SW0
    SLICE_X18Y45.C2      net (fanout=1)        1.382   N851
    SLICE_X18Y45.C       Tilo                  0.255   sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group0/bits_10_2
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out22
    SLICE_X18Y45.D5      net (fanout=1)        0.239   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out21
    SLICE_X18Y45.D       Tilo                  0.254   sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group0/bits_10_2
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out24
    SLICE_X14Y46.B2      net (fanout=3)        1.339   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video_out<0>
    SLICE_X14Y46.B       Tilo                  0.254   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette4/DP
    SLICE_X22Y56.B5      net (fanout=1)        1.523   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093<3>
    SLICE_X22Y56.BMUX    Tilo                  0.326   sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c<6>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video<3>1
    SLICE_X22Y56.D2      net (fanout=2)        1.510   sys_inst/u_CHIPSET/u_PERIPHERALS/video_cga<3>
    SLICE_X22Y56.CLK     Tas                   0.339   sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c<6>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/Mram_video[3]_PWR_117_o_wide_mux_4_OUT101
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_6
    -------------------------------------------------  ---------------------------
    Total                                     18.626ns (3.424ns logic, 15.202ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------

Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_6 (SLICE_X22Y56.D4), 1070 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.038ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0 (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_6 (FF)
  Requirement:          35.000ns
  Data Path Delay:      18.769ns (Levels of Logic = 10)
  Clock Path Skew:      -0.045ns (0.539 - 0.584)
  Source Clock:         clk_28_571 rising at 0.000ns
  Destination Clock:    clk_28_571 rising at 35.000ns
  Clock Uncertainty:    0.148ns

  Clock Uncertainty:          0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0 to sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y40.AQ      Tcko                  0.476   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0
    SLICE_X25Y17.B3      net (fanout=14)       3.129   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg<0>
    SLICE_X25Y17.BMUX    Tilo                  0.337   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mmux_muxin_rs_lut<0>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin<1>1
    SLICE_X22Y22.C2      net (fanout=6)        1.015   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin<1>
    SLICE_X22Y22.CMUX    Tilo                  0.430   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin[2]_attr_byte[1]_wide_mux_13_OUT<0>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/mux_3
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/mux_2_f7
    SLICE_X21Y41.B5      net (fanout=4)        3.039   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin[2]_attr_byte[1]_wide_mux_13_OUT<0>
    SLICE_X21Y41.BMUX    Tilo                  0.337   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/tandy_bits<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>2
    SLICE_X20Y36.A3      net (fanout=1)        0.827   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>2
    SLICE_X20Y36.A       Tilo                  0.235   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg<5>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>3
    SLICE_X23Y41.B1      net (fanout=9)        1.339   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>
    SLICE_X23Y41.B       Tilo                  0.259   N851
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out22_SW0
    SLICE_X18Y45.C2      net (fanout=1)        1.382   N851
    SLICE_X18Y45.C       Tilo                  0.255   sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group0/bits_10_2
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out22
    SLICE_X18Y45.D5      net (fanout=1)        0.239   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out21
    SLICE_X18Y45.D       Tilo                  0.254   sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group0/bits_10_2
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out24
    SLICE_X14Y46.B2      net (fanout=3)        1.339   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video_out<0>
    SLICE_X14Y46.BMUX    Tilo                  0.326   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette3/DP
    SLICE_X22Y58.A4      net (fanout=1)        2.434   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093<2>
    SLICE_X22Y58.A       Tilo                  0.254   sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c<13>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video<2>1
    SLICE_X22Y56.D4      net (fanout=1)        0.524   sys_inst/u_CHIPSET/u_PERIPHERALS/video_cga<2>
    SLICE_X22Y56.CLK     Tas                   0.339   sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c<6>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/Mram_video[3]_PWR_117_o_wide_mux_4_OUT101
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_6
    -------------------------------------------------  ---------------------------
    Total                                     18.769ns (3.502ns logic, 15.267ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.235ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0 (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_6 (FF)
  Requirement:          35.000ns
  Data Path Delay:      18.572ns (Levels of Logic = 9)
  Clock Path Skew:      -0.045ns (0.539 - 0.584)
  Source Clock:         clk_28_571 rising at 0.000ns
  Destination Clock:    clk_28_571 rising at 35.000ns
  Clock Uncertainty:    0.148ns

  Clock Uncertainty:          0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0 to sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y40.AQ      Tcko                  0.476   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0
    SLICE_X25Y17.B3      net (fanout=14)       3.129   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg<0>
    SLICE_X25Y17.BMUX    Tilo                  0.337   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mmux_muxin_rs_lut<0>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin<1>1
    SLICE_X22Y22.C2      net (fanout=6)        1.015   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin<1>
    SLICE_X22Y22.CMUX    Tilo                  0.430   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin[2]_attr_byte[1]_wide_mux_13_OUT<0>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/mux_3
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/mux_2_f7
    SLICE_X21Y41.B5      net (fanout=4)        3.039   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin[2]_attr_byte[1]_wide_mux_13_OUT<0>
    SLICE_X21Y41.BMUX    Tilo                  0.337   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/tandy_bits<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>2
    SLICE_X20Y36.A3      net (fanout=1)        0.827   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>2
    SLICE_X20Y36.A       Tilo                  0.235   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg<5>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>3
    SLICE_X6Y44.B1       net (fanout=9)        2.792   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>
    SLICE_X6Y44.B        Tilo                  0.254   N535
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out6_SW0
    SLICE_X6Y44.A5       net (fanout=1)        0.247   N535
    SLICE_X6Y44.A        Tilo                  0.254   N535
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out6
    SLICE_X14Y46.B4      net (fanout=3)        1.323   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video_out<2>
    SLICE_X14Y46.BMUX    Tilo                  0.326   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette3/DP
    SLICE_X22Y58.A4      net (fanout=1)        2.434   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093<2>
    SLICE_X22Y58.A       Tilo                  0.254   sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c<13>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video<2>1
    SLICE_X22Y56.D4      net (fanout=1)        0.524   sys_inst/u_CHIPSET/u_PERIPHERALS/video_cga<2>
    SLICE_X22Y56.CLK     Tas                   0.339   sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c<6>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/Mram_video[3]_PWR_117_o_wide_mux_4_OUT101
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_6
    -------------------------------------------------  ---------------------------
    Total                                     18.572ns (3.242ns logic, 15.330ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.256ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0 (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_6 (FF)
  Requirement:          35.000ns
  Data Path Delay:      18.551ns (Levels of Logic = 10)
  Clock Path Skew:      -0.045ns (0.539 - 0.584)
  Source Clock:         clk_28_571 rising at 0.000ns
  Destination Clock:    clk_28_571 rising at 35.000ns
  Clock Uncertainty:    0.148ns

  Clock Uncertainty:          0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0 to sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y40.AQ      Tcko                  0.476   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0
    SLICE_X25Y17.B3      net (fanout=14)       3.129   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg<0>
    SLICE_X25Y17.B       Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mmux_muxin_rs_lut<0>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mmux_muxin_rs_lut<0>11
    SLICE_X22Y22.C3      net (fanout=6)        0.875   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mmux_muxin_rs_lut<0>
    SLICE_X22Y22.CMUX    Tilo                  0.430   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin[2]_attr_byte[1]_wide_mux_13_OUT<0>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/mux_3
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/mux_2_f7
    SLICE_X21Y41.B5      net (fanout=4)        3.039   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin[2]_attr_byte[1]_wide_mux_13_OUT<0>
    SLICE_X21Y41.BMUX    Tilo                  0.337   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/tandy_bits<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>2
    SLICE_X20Y36.A3      net (fanout=1)        0.827   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>2
    SLICE_X20Y36.A       Tilo                  0.235   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg<5>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>3
    SLICE_X23Y41.B1      net (fanout=9)        1.339   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>
    SLICE_X23Y41.B       Tilo                  0.259   N851
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out22_SW0
    SLICE_X18Y45.C2      net (fanout=1)        1.382   N851
    SLICE_X18Y45.C       Tilo                  0.255   sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group0/bits_10_2
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out22
    SLICE_X18Y45.D5      net (fanout=1)        0.239   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out21
    SLICE_X18Y45.D       Tilo                  0.254   sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group0/bits_10_2
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out24
    SLICE_X14Y46.B2      net (fanout=3)        1.339   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video_out<0>
    SLICE_X14Y46.BMUX    Tilo                  0.326   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette3/DP
    SLICE_X22Y58.A4      net (fanout=1)        2.434   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093<2>
    SLICE_X22Y58.A       Tilo                  0.254   sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c<13>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video<2>1
    SLICE_X22Y56.D4      net (fanout=1)        0.524   sys_inst/u_CHIPSET/u_PERIPHERALS/video_cga<2>
    SLICE_X22Y56.CLK     Tas                   0.339   sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c<6>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/Mram_video[3]_PWR_117_o_wide_mux_4_OUT101
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_6
    -------------------------------------------------  ---------------------------
    Total                                     18.551ns (3.424ns logic, 15.127ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------

Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_7 (SLICE_X22Y56.D2), 1047 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.102ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0 (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_7 (FF)
  Requirement:          35.000ns
  Data Path Delay:      18.705ns (Levels of Logic = 10)
  Clock Path Skew:      -0.045ns (0.539 - 0.584)
  Source Clock:         clk_28_571 rising at 0.000ns
  Destination Clock:    clk_28_571 rising at 35.000ns
  Clock Uncertainty:    0.148ns

  Clock Uncertainty:          0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0 to sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y40.AQ      Tcko                  0.476   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0
    SLICE_X25Y17.B3      net (fanout=14)       3.129   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg<0>
    SLICE_X25Y17.BMUX    Tilo                  0.337   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mmux_muxin_rs_lut<0>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin<1>1
    SLICE_X22Y22.C2      net (fanout=6)        1.015   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin<1>
    SLICE_X22Y22.CMUX    Tilo                  0.430   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin[2]_attr_byte[1]_wide_mux_13_OUT<0>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/mux_3
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/mux_2_f7
    SLICE_X21Y41.B5      net (fanout=4)        3.039   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin[2]_attr_byte[1]_wide_mux_13_OUT<0>
    SLICE_X21Y41.BMUX    Tilo                  0.337   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/tandy_bits<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>2
    SLICE_X20Y36.A3      net (fanout=1)        0.827   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>2
    SLICE_X20Y36.A       Tilo                  0.235   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg<5>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>3
    SLICE_X23Y41.B1      net (fanout=9)        1.339   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>
    SLICE_X23Y41.B       Tilo                  0.259   N851
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out22_SW0
    SLICE_X18Y45.C2      net (fanout=1)        1.382   N851
    SLICE_X18Y45.C       Tilo                  0.255   sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group0/bits_10_2
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out22
    SLICE_X18Y45.D5      net (fanout=1)        0.239   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out21
    SLICE_X18Y45.D       Tilo                  0.254   sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group0/bits_10_2
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out24
    SLICE_X14Y46.B2      net (fanout=3)        1.339   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video_out<0>
    SLICE_X14Y46.B       Tilo                  0.254   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette4/DP
    SLICE_X22Y56.B5      net (fanout=1)        1.523   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093<3>
    SLICE_X22Y56.BMUX    Tilo                  0.326   sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c<6>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video<3>1
    SLICE_X22Y56.D2      net (fanout=2)        1.510   sys_inst/u_CHIPSET/u_PERIPHERALS/video_cga<3>
    SLICE_X22Y56.CLK     Tas                   0.200   sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c<6>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/Mram_video[3]_PWR_117_o_wide_mux_4_OUT111
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_7
    -------------------------------------------------  ---------------------------
    Total                                     18.705ns (3.363ns logic, 15.342ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.299ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0 (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_7 (FF)
  Requirement:          35.000ns
  Data Path Delay:      18.508ns (Levels of Logic = 9)
  Clock Path Skew:      -0.045ns (0.539 - 0.584)
  Source Clock:         clk_28_571 rising at 0.000ns
  Destination Clock:    clk_28_571 rising at 35.000ns
  Clock Uncertainty:    0.148ns

  Clock Uncertainty:          0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0 to sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y40.AQ      Tcko                  0.476   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0
    SLICE_X25Y17.B3      net (fanout=14)       3.129   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg<0>
    SLICE_X25Y17.BMUX    Tilo                  0.337   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mmux_muxin_rs_lut<0>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin<1>1
    SLICE_X22Y22.C2      net (fanout=6)        1.015   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin<1>
    SLICE_X22Y22.CMUX    Tilo                  0.430   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin[2]_attr_byte[1]_wide_mux_13_OUT<0>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/mux_3
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/mux_2_f7
    SLICE_X21Y41.B5      net (fanout=4)        3.039   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin[2]_attr_byte[1]_wide_mux_13_OUT<0>
    SLICE_X21Y41.BMUX    Tilo                  0.337   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/tandy_bits<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>2
    SLICE_X20Y36.A3      net (fanout=1)        0.827   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>2
    SLICE_X20Y36.A       Tilo                  0.235   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg<5>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>3
    SLICE_X6Y44.B1       net (fanout=9)        2.792   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>
    SLICE_X6Y44.B        Tilo                  0.254   N535
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out6_SW0
    SLICE_X6Y44.A5       net (fanout=1)        0.247   N535
    SLICE_X6Y44.A        Tilo                  0.254   N535
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out6
    SLICE_X14Y46.B4      net (fanout=3)        1.323   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video_out<2>
    SLICE_X14Y46.B       Tilo                  0.254   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette4/DP
    SLICE_X22Y56.B5      net (fanout=1)        1.523   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093<3>
    SLICE_X22Y56.BMUX    Tilo                  0.326   sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c<6>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video<3>1
    SLICE_X22Y56.D2      net (fanout=2)        1.510   sys_inst/u_CHIPSET/u_PERIPHERALS/video_cga<3>
    SLICE_X22Y56.CLK     Tas                   0.200   sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c<6>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/Mram_video[3]_PWR_117_o_wide_mux_4_OUT111
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_7
    -------------------------------------------------  ---------------------------
    Total                                     18.508ns (3.103ns logic, 15.405ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.320ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0 (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_7 (FF)
  Requirement:          35.000ns
  Data Path Delay:      18.487ns (Levels of Logic = 10)
  Clock Path Skew:      -0.045ns (0.539 - 0.584)
  Source Clock:         clk_28_571 rising at 0.000ns
  Destination Clock:    clk_28_571 rising at 35.000ns
  Clock Uncertainty:    0.148ns

  Clock Uncertainty:          0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0 to sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y40.AQ      Tcko                  0.476   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg_0
    SLICE_X25Y17.B3      net (fanout=14)       3.129   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg<0>
    SLICE_X25Y17.B       Tilo                  0.259   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mmux_muxin_rs_lut<0>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mmux_muxin_rs_lut<0>11
    SLICE_X22Y22.C3      net (fanout=6)        0.875   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mmux_muxin_rs_lut<0>
    SLICE_X22Y22.CMUX    Tilo                  0.430   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin[2]_attr_byte[1]_wide_mux_13_OUT<0>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/mux_3
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/mux_2_f7
    SLICE_X21Y41.B5      net (fanout=4)        3.039   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/muxin[2]_attr_byte[1]_wide_mux_13_OUT<0>
    SLICE_X21Y41.BMUX    Tilo                  0.337   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/tandy_bits<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>2
    SLICE_X20Y36.A3      net (fanout=1)        0.827   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>2
    SLICE_X20Y36.A       Tilo                  0.235   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/cga_control_reg<5>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>3
    SLICE_X23Y41.B1      net (fanout=9)        1.339   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/n0059<0>
    SLICE_X23Y41.B       Tilo                  0.259   N851
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out22_SW0
    SLICE_X18Y45.C2      net (fanout=1)        1.382   N851
    SLICE_X18Y45.C       Tilo                  0.255   sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group0/bits_10_2
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out22
    SLICE_X18Y45.D5      net (fanout=1)        0.239   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out21
    SLICE_X18Y45.D       Tilo                  0.254   sys_inst/u_CHIPSET/u_PERIPHERALS/jtopl2_inst/u_mmr/u_reg/u_reg_ch/u_group0/bits_10_2
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/attrib/Mmux_pix_out24
    SLICE_X14Y46.B2      net (fanout=3)        1.339   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video_out<0>
    SLICE_X14Y46.B       Tilo                  0.254   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette4/DP
    SLICE_X22Y56.B5      net (fanout=1)        1.523   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093<3>
    SLICE_X22Y56.BMUX    Tilo                  0.326   sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c<6>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/video<3>1
    SLICE_X22Y56.D2      net (fanout=2)        1.510   sys_inst/u_CHIPSET/u_PERIPHERALS/video_cga<3>
    SLICE_X22Y56.CLK     Tas                   0.200   sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c<6>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/Mram_video[3]_PWR_117_o_wide_mux_4_OUT111
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/vga_cga/c_7
    -------------------------------------------------  ---------------------------
    Total                                     18.487ns (3.285ns logic, 15.202ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_dcm_system_clkout2 = PERIOD TIMEGRP "dcm_system_clkout2" TS_clk50 /
        0.571428571 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette4/SP (SLICE_X14Y46.DI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.220ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_newcolor_3 (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette4/SP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.222ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.050 - 0.048)
  Source Clock:         clk_28_571 rising at 35.000ns
  Destination Clock:    clk_28_571 rising at 35.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_newcolor_3 to sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette4/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y46.DQ      Tcko                  0.198   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_newcolor<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_newcolor_3
    SLICE_X14Y46.DI      net (fanout=2)        0.026   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_newcolor<3>
    SLICE_X14Y46.CLK     Tdh         (-Th)     0.002   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette4/SP
    -------------------------------------------------  ---------------------------
    Total                                      0.222ns (0.196ns logic, 0.026ns route)
                                                       (88.3% logic, 11.7% route)

--------------------------------------------------------------------------------

Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette1/DP (SLICE_X14Y46.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.401ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_color_reg_0 (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette1/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.414ns (Levels of Logic = 0)
  Clock Path Skew:      0.013ns (0.050 - 0.037)
  Source Clock:         clk_28_571 rising at 35.000ns
  Destination Clock:    clk_28_571 rising at 35.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_color_reg_0 to sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette1/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y41.AQ      Tcko                  0.198   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_color_reg<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_color_reg_0
    SLICE_X14Y46.D2      net (fanout=3)        0.511   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_color_reg<0>
    SLICE_X14Y46.CLK     Tah         (-Th)     0.295   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette1/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.414ns (-0.097ns logic, 0.511ns route)
                                                       (-23.4% logic, 123.4% route)

--------------------------------------------------------------------------------

Paths for end point sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette2/DP (SLICE_X14Y46.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.401ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_color_reg_0 (FF)
  Destination:          sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette2/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.414ns (Levels of Logic = 0)
  Clock Path Skew:      0.013ns (0.050 - 0.037)
  Source Clock:         clk_28_571 rising at 35.000ns
  Destination Clock:    clk_28_571 rising at 35.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_color_reg_0 to sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette2/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y41.AQ      Tcko                  0.198   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_color_reg<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_color_reg_0
    SLICE_X14Y46.D2      net (fanout=3)        0.511   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/tandy_color_reg<0>
    SLICE_X14Y46.CLK     Tah         (-Th)     0.295   sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/_n0093<3>
                                                       sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel/Mram_tandy_palette2/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.414ns (-0.097ns logic, 0.511ns route)
                                                       (-23.4% logic, 123.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_dcm_system_clkout2 = PERIOD TIMEGRP "dcm_system_clkout2" TS_clk50 /
        0.571428571 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 31.430ns (period - min period limit)
  Period: 35.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel_Mram_char_rom1/CLKA
  Logical resource: sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel_Mram_char_rom1/CLKA
  Location pin: RAMB16_X2Y4.CLKA
  Clock network: clk_28_571
--------------------------------------------------------------------------------
Slack: 31.430ns (period - min period limit)
  Period: 35.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel_Mram_char_rom2/CLKA
  Logical resource: sys_inst/u_CHIPSET/u_PERIPHERALS/cga1/pixel_Mram_char_rom2/CLKA
  Location pin: RAMB16_X2Y6.CLKA
  Clock network: clk_28_571
--------------------------------------------------------------------------------
Slack: 31.430ns (period - min period limit)
  Period: 35.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: sys_inst/u_CHIPSET/u_PERIPHERALS/vram_video/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y10.CLKA
  Clock network: clk_28_571
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk50
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk50                       |     20.000ns|      5.000ns|     23.510ns|            0|          204|            0|     19593212|
| TS_dcm_system_clkout3         |     67.500ns|      2.666ns|          N/A|            0|            0|            0|            0|
| TS_dcm_system_clkout1         |     20.000ns|     23.510ns|          N/A|          108|            0|     19351184|            0|
| TS_dcm_system_clkout4         |    280.000ns|      2.666ns|          N/A|            0|            0|            0|            0|
| TS_dcm_system_clkout0         |     10.000ns|     11.330ns|          N/A|           96|            0|       205230|            0|
| TS_dcm_system_clkout2         |     35.000ns|     19.037ns|          N/A|            0|            0|        36798|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

2 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clock_50_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock_50_i     |   19.608|    8.663|    2.264|    5.792|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 204  Score: 109157  (Setup/Max: 109157, Hold: 0)

Constraints cover 30484169 paths, 0 nets, and 34871 connections

Design statistics:
   Minimum period:  23.510ns{1}   (Maximum frequency:  42.535MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Mar 04 20:44:32 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4761 MB



