<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-passed">
description: Tests imported from utd-sv
rc: 0 (means success: 1)
tags: utd-sv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/utd-sv
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v</a>
defines: 
time_elapsed: 1.224s
ram usage: 37716 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpj5vf7pa2/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/utd-sv <a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-28" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:28</a>: No timescale set for &#34;sparc_exu_eclcomp7&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-28" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:28</a>: Compile module &#34;work@sparc_exu_eclcomp7&#34;.

[NTE:CP0309] <a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-30" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:30</a>: Implicit port type (wire) for &#34;out&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-28" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:28</a>: Top level module &#34;work@sparc_exu_eclcomp7&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 6
+ cat /tmpfs/tmp/tmpj5vf7pa2/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_sparc_exu_eclcomp7
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpj5vf7pa2/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpj5vf7pa2/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@sparc_exu_eclcomp7)
 |vpiName:work@sparc_exu_eclcomp7
 |uhdmallPackages:
 \_package: builtin, parent:work@sparc_exu_eclcomp7
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@sparc_exu_eclcomp7, file:<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v</a>, line:28, parent:work@sparc_exu_eclcomp7
   |vpiDefName:work@sparc_exu_eclcomp7
   |vpiFullName:work@sparc_exu_eclcomp7
   |vpiPort:
   \_port: (out), line:30
     |vpiName:out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (out), line:30
         |vpiName:out
         |vpiFullName:work@sparc_exu_eclcomp7.out
   |vpiPort:
   \_port: (in1), line:32
     |vpiName:in1
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (in1), line:32
         |vpiName:in1
         |vpiFullName:work@sparc_exu_eclcomp7.in1
   |vpiPort:
   \_port: (in2), line:32
     |vpiName:in2
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (in2), line:32
         |vpiName:in2
         |vpiFullName:work@sparc_exu_eclcomp7.in2
   |vpiContAssign:
   \_cont_assign: , line:44
     |vpiRhs:
     \_operation: , line:44
       |vpiOpType:30
       |vpiOperand:
       \_ref_obj: (in1), line:44
         |vpiName:in1
         |vpiFullName:work@sparc_exu_eclcomp7.in1
       |vpiOperand:
       \_ref_obj: (in2), line:44
         |vpiName:in2
         |vpiFullName:work@sparc_exu_eclcomp7.in2
     |vpiLhs:
     \_ref_obj: (in1xorin2), line:44
       |vpiName:in1xorin2
       |vpiFullName:work@sparc_exu_eclcomp7.in1xorin2
   |vpiContAssign:
   \_cont_assign: , line:45
     |vpiRhs:
     \_operation: , line:45
       |vpiOpType:4
       |vpiOperand:
       \_operation: , line:45
         |vpiOpType:29
         |vpiOperand:
         \_bit_select: (in1xorin2), line:45
           |vpiName:in1xorin2
           |vpiFullName:work@sparc_exu_eclcomp7.in1xorin2
           |vpiIndex:
           \_constant: , line:45
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
         |vpiOperand:
         \_bit_select: (in1xorin2), line:45
           |vpiName:in1xorin2
           |vpiFullName:work@sparc_exu_eclcomp7.in1xorin2
           |vpiIndex:
           \_constant: , line:45
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
     |vpiLhs:
     \_ref_obj: (nor1out), line:45
       |vpiName:nor1out
       |vpiFullName:work@sparc_exu_eclcomp7.nor1out
   |vpiContAssign:
   \_cont_assign: , line:46
     |vpiRhs:
     \_operation: , line:46
       |vpiOpType:4
       |vpiOperand:
       \_operation: , line:46
         |vpiOpType:29
         |vpiOperand:
         \_bit_select: (in1xorin2), line:46
           |vpiName:in1xorin2
           |vpiFullName:work@sparc_exu_eclcomp7.in1xorin2
           |vpiIndex:
           \_constant: , line:46
             |vpiConstType:7
             |vpiDecompile:2
             |vpiSize:32
             |INT:2
         |vpiOperand:
         \_bit_select: (in1xorin2), line:46
           |vpiName:in1xorin2
           |vpiFullName:work@sparc_exu_eclcomp7.in1xorin2
           |vpiIndex:
           \_constant: , line:46
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
     |vpiLhs:
     \_ref_obj: (nor2out), line:46
       |vpiName:nor2out
       |vpiFullName:work@sparc_exu_eclcomp7.nor2out
   |vpiContAssign:
   \_cont_assign: , line:47
     |vpiRhs:
     \_operation: , line:47
       |vpiOpType:4
       |vpiOperand:
       \_operation: , line:47
         |vpiOpType:29
         |vpiOperand:
         \_bit_select: (in1xorin2), line:47
           |vpiName:in1xorin2
           |vpiFullName:work@sparc_exu_eclcomp7.in1xorin2
           |vpiIndex:
           \_constant: , line:47
             |vpiConstType:7
             |vpiDecompile:4
             |vpiSize:32
             |INT:4
         |vpiOperand:
         \_bit_select: (in1xorin2), line:47
           |vpiName:in1xorin2
           |vpiFullName:work@sparc_exu_eclcomp7.in1xorin2
           |vpiIndex:
           \_constant: , line:47
             |vpiConstType:7
             |vpiDecompile:5
             |vpiSize:32
             |INT:5
     |vpiLhs:
     \_ref_obj: (nor3out), line:47
       |vpiName:nor3out
       |vpiFullName:work@sparc_exu_eclcomp7.nor3out
   |vpiContAssign:
   \_cont_assign: , line:48
     |vpiRhs:
     \_operation: , line:48
       |vpiOpType:4
       |vpiOperand:
       \_operation: , line:48
         |vpiOpType:28
         |vpiOperand:
         \_operation: , line:48
           |vpiOpType:28
           |vpiOperand:
           \_ref_obj: (nor1out), line:48
             |vpiName:nor1out
             |vpiFullName:work@sparc_exu_eclcomp7.nor1out
           |vpiOperand:
           \_ref_obj: (nor2out), line:48
             |vpiName:nor2out
             |vpiFullName:work@sparc_exu_eclcomp7.nor2out
         |vpiOperand:
         \_ref_obj: (nor3out), line:48
           |vpiName:nor3out
           |vpiFullName:work@sparc_exu_eclcomp7.nor3out
     |vpiLhs:
     \_ref_obj: (nandout), line:48
       |vpiName:nandout
       |vpiFullName:work@sparc_exu_eclcomp7.nandout
   |vpiContAssign:
   \_cont_assign: , line:49
     |vpiRhs:
     \_operation: , line:49
       |vpiOpType:4
       |vpiOperand:
       \_operation: , line:49
         |vpiOpType:29
         |vpiOperand:
         \_bit_select: (in1xorin2), line:49
           |vpiName:in1xorin2
           |vpiFullName:work@sparc_exu_eclcomp7.in1xorin2
           |vpiIndex:
           \_constant: , line:49
             |vpiConstType:7
             |vpiDecompile:6
             |vpiSize:32
             |INT:6
         |vpiOperand:
         \_ref_obj: (nandout), line:49
           |vpiName:nandout
           |vpiFullName:work@sparc_exu_eclcomp7.nandout
     |vpiLhs:
     \_ref_obj: (out), line:49
       |vpiName:out
       |vpiFullName:work@sparc_exu_eclcomp7.out
   |vpiNet:
   \_logic_net: (in1xorin2), line:38
     |vpiName:in1xorin2
     |vpiFullName:work@sparc_exu_eclcomp7.in1xorin2
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (nor1out), line:39
     |vpiName:nor1out
     |vpiFullName:work@sparc_exu_eclcomp7.nor1out
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (nor2out), line:40
     |vpiName:nor2out
     |vpiFullName:work@sparc_exu_eclcomp7.nor2out
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (nor3out), line:41
     |vpiName:nor3out
     |vpiFullName:work@sparc_exu_eclcomp7.nor3out
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (nandout), line:42
     |vpiName:nandout
     |vpiFullName:work@sparc_exu_eclcomp7.nandout
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (out), line:30
   |vpiNet:
   \_logic_net: (in1), line:32
   |vpiNet:
   \_logic_net: (in2), line:32
 |uhdmtopModules:
 \_module: work@sparc_exu_eclcomp7 (work@sparc_exu_eclcomp7), file:<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v</a>, line:28
   |vpiDefName:work@sparc_exu_eclcomp7
   |vpiName:work@sparc_exu_eclcomp7
   |vpiPort:
   \_port: (out), line:30, parent:work@sparc_exu_eclcomp7
     |vpiName:out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (out), line:30, parent:work@sparc_exu_eclcomp7
         |vpiName:out
         |vpiFullName:work@sparc_exu_eclcomp7.out
   |vpiPort:
   \_port: (in1), line:32, parent:work@sparc_exu_eclcomp7
     |vpiName:in1
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (in1), line:32, parent:work@sparc_exu_eclcomp7
         |vpiName:in1
         |vpiFullName:work@sparc_exu_eclcomp7.in1
         |vpiRange:
         \_range: , line:34
           |vpiLeftRange:
           \_constant: , line:34
             |vpiConstType:7
             |vpiDecompile:6
             |vpiSize:32
             |INT:6
           |vpiRightRange:
           \_constant: , line:34
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (in2), line:32, parent:work@sparc_exu_eclcomp7
     |vpiName:in2
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (in2), line:32, parent:work@sparc_exu_eclcomp7
         |vpiName:in2
         |vpiFullName:work@sparc_exu_eclcomp7.in2
         |vpiRange:
         \_range: , line:35
           |vpiLeftRange:
           \_constant: , line:35
             |vpiConstType:7
             |vpiDecompile:6
             |vpiSize:32
             |INT:6
           |vpiRightRange:
           \_constant: , line:35
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiNet:
   \_logic_net: (in1xorin2), line:38, parent:work@sparc_exu_eclcomp7
     |vpiName:in1xorin2
     |vpiFullName:work@sparc_exu_eclcomp7.in1xorin2
     |vpiNetType:1
     |vpiRange:
     \_range: , line:38
       |vpiLeftRange:
       \_constant: , line:38
         |vpiConstType:7
         |vpiDecompile:6
         |vpiSize:32
         |INT:6
       |vpiRightRange:
       \_constant: , line:38
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (nor1out), line:39, parent:work@sparc_exu_eclcomp7
     |vpiName:nor1out
     |vpiFullName:work@sparc_exu_eclcomp7.nor1out
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (nor2out), line:40, parent:work@sparc_exu_eclcomp7
     |vpiName:nor2out
     |vpiFullName:work@sparc_exu_eclcomp7.nor2out
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (nor3out), line:41, parent:work@sparc_exu_eclcomp7
     |vpiName:nor3out
     |vpiFullName:work@sparc_exu_eclcomp7.nor3out
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (nandout), line:42, parent:work@sparc_exu_eclcomp7
     |vpiName:nandout
     |vpiFullName:work@sparc_exu_eclcomp7.nandout
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (out), line:30, parent:work@sparc_exu_eclcomp7
   |vpiNet:
   \_logic_net: (in1), line:32, parent:work@sparc_exu_eclcomp7
   |vpiNet:
   \_logic_net: (in2), line:32, parent:work@sparc_exu_eclcomp7
Object: \work_sparc_exu_eclcomp7 of type 3000
Object: \work_sparc_exu_eclcomp7 of type 32
Object: \out of type 44
Object: \in1 of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \in2 of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \in1xorin2 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \nor1out of type 36
Object: \nor2out of type 36
Object: \nor3out of type 36
Object: \nandout of type 36
Object: \out of type 36
Object: \in1 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \in2 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \work_sparc_exu_eclcomp7 of type 32
Object: \out of type 44
Object: \in1 of type 44
Object: \in2 of type 44
Object:  of type 8
Object: \in1xorin2 of type 608
Object:  of type 39
Object: \in1 of type 608
Object: \in2 of type 608
Object:  of type 8
Object: \nor1out of type 608
Object:  of type 39
Object:  of type 39
Object: \in1xorin2 of type 106
Object:  of type 7
Object: \in1xorin2 of type 106
Object:  of type 7
Object:  of type 8
Object: \nor2out of type 608
Object:  of type 39
Object:  of type 39
Object: \in1xorin2 of type 106
Object:  of type 7
Object: \in1xorin2 of type 106
Object:  of type 7
Object:  of type 8
Object: \nor3out of type 608
Object:  of type 39
Object:  of type 39
Object: \in1xorin2 of type 106
Object:  of type 7
Object: \in1xorin2 of type 106
Object:  of type 7
Object:  of type 8
Object: \nandout of type 608
Object:  of type 39
Object:  of type 39
Object:  of type 39
Object: \nor1out of type 608
Object: \nor2out of type 608
Object: \nor3out of type 608
Object:  of type 8
Object: \out of type 608
Object:  of type 39
Object:  of type 39
Object: \in1xorin2 of type 106
Object:  of type 7
Object: \nandout of type 608
Object: \in1xorin2 of type 36
Object: \nor1out of type 36
Object: \nor2out of type 36
Object: \nor3out of type 36
Object: \nandout of type 36
Object: \out of type 36
Object: \in1 of type 36
Object: \in2 of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_sparc_exu_eclcomp7&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e97ad0] str=&#39;\work_sparc_exu_eclcomp7&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-30" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:30</a>.0-30.0&gt; [0x2e97d40] str=&#39;\out&#39; output reg port=1
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-32" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:32</a>.0-32.0&gt; [0x2eac360] str=&#39;\in1&#39; input port=2
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-34" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:34</a>.0-34.0&gt; [0x2eac530]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-34" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:34</a>.0-34.0&gt; [0x2eaca70] bits=&#39;00000000000000000000000000000110&#39;(32) range=[31:0] int=6
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-34" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:34</a>.0-34.0&gt; [0x2eacc60] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-32" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:32</a>.0-32.0&gt; [0x2eac8a0] str=&#39;\in2&#39; input port=3
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-35" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:35</a>.0-35.0&gt; [0x2eace20]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-35" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:35</a>.0-35.0&gt; [0x2ead160] bits=&#39;00000000000000000000000000000110&#39;(32) range=[31:0] int=6
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-35" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:35</a>.0-35.0&gt; [0x2ead320] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-38" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:38</a>.0-38.0&gt; [0x2ead4e0] str=&#39;\in1xorin2&#39;
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-38" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:38</a>.0-38.0&gt; [0x2ead600]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-38" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:38</a>.0-38.0&gt; [0x2ead840] bits=&#39;00000000000000000000000000000110&#39;(32) range=[31:0] int=6
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-38" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:38</a>.0-38.0&gt; [0x2eada00] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-39" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:39</a>.0-39.0&gt; [0x2ead720] str=&#39;\nor1out&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-40" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:40</a>.0-40.0&gt; [0x2eadc20] str=&#39;\nor2out&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-41" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:41</a>.0-41.0&gt; [0x2eadda0] str=&#39;\nor3out&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-42" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:42</a>.0-42.0&gt; [0x2eadf20] str=&#39;\nandout&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-44" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:44</a>.0-44.0&gt; [0x2eae4c0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-44" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:44</a>.0-44.0&gt; [0x2eae680] str=&#39;\in1xorin2&#39;
        AST_BIT_XOR &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-44" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:44</a>.0-44.0&gt; [0x2eae220]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-44" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:44</a>.0-44.0&gt; [0x2eae880] str=&#39;\in1&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-44" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:44</a>.0-44.0&gt; [0x2eae9a0] str=&#39;\in2&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:45</a>.0-45.0&gt; [0x2eaebb0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:45</a>.0-45.0&gt; [0x2eaecd0] str=&#39;\nor1out&#39;
        AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:45</a>.0-45.0&gt; [0x2eaeeb0]
          AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:45</a>.0-45.0&gt; [0x2eaefd0]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:45</a>.0-45.0&gt; [0x2eaf190] str=&#39;\in1xorin2&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:45</a>.0-45.0&gt; [0x2eaf350]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:45</a>.0-45.0&gt; [0x2eaf4f0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:45</a>.0-45.0&gt; [0x2eaf710] str=&#39;\in1xorin2&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:45</a>.0-45.0&gt; [0x2eaf850]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:45</a>.0-45.0&gt; [0x2eaf9f0] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:46</a>.0-46.0&gt; [0x2eafc10]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:46</a>.0-46.0&gt; [0x2eafd30] str=&#39;\nor2out&#39;
        AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:46</a>.0-46.0&gt; [0x2eaff10]
          AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:46</a>.0-46.0&gt; [0x2eb0030]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:46</a>.0-46.0&gt; [0x2eb01b0] str=&#39;\in1xorin2&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:46</a>.0-46.0&gt; [0x2eb0370]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:46</a>.0-46.0&gt; [0x2eb0510] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:46</a>.0-46.0&gt; [0x2eb0730] str=&#39;\in1xorin2&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:46</a>.0-46.0&gt; [0x2eb0870]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:46</a>.0-46.0&gt; [0x2eb0a10] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-47" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:47</a>.0-47.0&gt; [0x2eb0c30]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-47" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:47</a>.0-47.0&gt; [0x2eb0d50] str=&#39;\nor3out&#39;
        AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-47" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:47</a>.0-47.0&gt; [0x2eb0f30]
          AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-47" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:47</a>.0-47.0&gt; [0x2eb1050]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-47" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:47</a>.0-47.0&gt; [0x2eb11d0] str=&#39;\in1xorin2&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-47" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:47</a>.0-47.0&gt; [0x2eb1390]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-47" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:47</a>.0-47.0&gt; [0x2eb1530] bits=&#39;00000000000000000000000000000100&#39;(32) range=[31:0] int=4
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-47" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:47</a>.0-47.0&gt; [0x2eb1750] str=&#39;\in1xorin2&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-47" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:47</a>.0-47.0&gt; [0x2eb1890]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-47" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:47</a>.0-47.0&gt; [0x2eb1a30] bits=&#39;00000000000000000000000000000101&#39;(32) range=[31:0] int=5
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-48" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:48</a>.0-48.0&gt; [0x2eb1c50]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-48" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:48</a>.0-48.0&gt; [0x2eb1d70] str=&#39;\nandout&#39;
        AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-48" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:48</a>.0-48.0&gt; [0x2eb1f50]
          AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-48" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:48</a>.0-48.0&gt; [0x2eb2070]
            AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-48" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:48</a>.0-48.0&gt; [0x2eb21f0]
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-48" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:48</a>.0-48.0&gt; [0x2eb23d0] str=&#39;\nor1out&#39;
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-48" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:48</a>.0-48.0&gt; [0x2eb25d0] str=&#39;\nor2out&#39;
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-48" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:48</a>.0-48.0&gt; [0x2eb2770] str=&#39;\nor3out&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-49" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:49</a>.0-49.0&gt; [0x2eb28f0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-49" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:49</a>.0-49.0&gt; [0x2eb2a10] str=&#39;\out&#39;
        AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-49" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:49</a>.0-49.0&gt; [0x2eb2bf0]
          AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-49" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:49</a>.0-49.0&gt; [0x2eb2d10]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-49" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:49</a>.0-49.0&gt; [0x2eb2e90] str=&#39;\in1xorin2&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-49" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:49</a>.0-49.0&gt; [0x2eb3030]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-49" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:49</a>.0-49.0&gt; [0x2eb31d0] bits=&#39;00000000000000000000000000000110&#39;(32) range=[31:0] int=6
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-49" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:49</a>.0-49.0&gt; [0x2eb33f0] str=&#39;\nandout&#39;
--- END OF AST DUMP ---
Warning: reg &#39;\out&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-49" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:49</a>.0-49.0.
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e97ad0] str=&#39;\work_sparc_exu_eclcomp7&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-30" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:30</a>.0-30.0&gt; [0x2e97d40] str=&#39;\out&#39; output reg basic_prep port=1 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-32" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:32</a>.0-32.0&gt; [0x2eac360] str=&#39;\in1&#39; input basic_prep port=2 range=[6:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-34" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:34</a>.0-34.0&gt; [0x2eac530] basic_prep range=[6:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-34" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:34</a>.0-34.0&gt; [0x2eaca70] bits=&#39;00000000000000000000000000000110&#39;(32) basic_prep range=[31:0] int=6
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-34" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:34</a>.0-34.0&gt; [0x2eacc60] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-32" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:32</a>.0-32.0&gt; [0x2eac8a0] str=&#39;\in2&#39; input basic_prep port=3 range=[6:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-35" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:35</a>.0-35.0&gt; [0x2eace20] basic_prep range=[6:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-35" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:35</a>.0-35.0&gt; [0x2ead160] bits=&#39;00000000000000000000000000000110&#39;(32) basic_prep range=[31:0] int=6
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-35" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:35</a>.0-35.0&gt; [0x2ead320] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-38" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:38</a>.0-38.0&gt; [0x2ead4e0] str=&#39;\in1xorin2&#39; basic_prep range=[6:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-38" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:38</a>.0-38.0&gt; [0x2ead600] basic_prep range=[6:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-38" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:38</a>.0-38.0&gt; [0x2ead840] bits=&#39;00000000000000000000000000000110&#39;(32) basic_prep range=[31:0] int=6
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-38" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:38</a>.0-38.0&gt; [0x2eada00] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-39" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:39</a>.0-39.0&gt; [0x2ead720] str=&#39;\nor1out&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-40" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:40</a>.0-40.0&gt; [0x2eadc20] str=&#39;\nor2out&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-41" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:41</a>.0-41.0&gt; [0x2eadda0] str=&#39;\nor3out&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-42" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:42</a>.0-42.0&gt; [0x2eadf20] str=&#39;\nandout&#39; basic_prep range=[0:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-44" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:44</a>.0-44.0&gt; [0x2eae4c0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-44" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:44</a>.0-44.0&gt; [0x2eae680 -&gt; 0x2ead4e0] str=&#39;\in1xorin2&#39; basic_prep
        AST_BIT_XOR &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-44" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:44</a>.0-44.0&gt; [0x2eae220] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-44" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:44</a>.0-44.0&gt; [0x2eae880 -&gt; 0x2eac360] str=&#39;\in1&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-44" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:44</a>.0-44.0&gt; [0x2eae9a0 -&gt; 0x2eac8a0] str=&#39;\in2&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:45</a>.0-45.0&gt; [0x2eaebb0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:45</a>.0-45.0&gt; [0x2eaecd0 -&gt; 0x2ead720] str=&#39;\nor1out&#39; basic_prep
        AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:45</a>.0-45.0&gt; [0x2eaeeb0] basic_prep
          AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:45</a>.0-45.0&gt; [0x2eaefd0] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:45</a>.0-45.0&gt; [0x2eaf190 -&gt; 0x2ead4e0] str=&#39;\in1xorin2&#39; basic_prep
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:45</a>.0-45.0&gt; [0x2eaf350] basic_prep range=[0:0]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:45</a>.0-45.0&gt; [0x2eaf4f0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:45</a>.0-45.0&gt; [0x2eaf710 -&gt; 0x2ead4e0] str=&#39;\in1xorin2&#39; basic_prep
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:45</a>.0-45.0&gt; [0x2eaf850] basic_prep range=[1:1]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:45</a>.0-45.0&gt; [0x2eaf9f0] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:46</a>.0-46.0&gt; [0x2eafc10] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:46</a>.0-46.0&gt; [0x2eafd30 -&gt; 0x2eadc20] str=&#39;\nor2out&#39; basic_prep
        AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:46</a>.0-46.0&gt; [0x2eaff10] basic_prep
          AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:46</a>.0-46.0&gt; [0x2eb0030] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:46</a>.0-46.0&gt; [0x2eb01b0 -&gt; 0x2ead4e0] str=&#39;\in1xorin2&#39; basic_prep
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:46</a>.0-46.0&gt; [0x2eb0370] basic_prep range=[2:2]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:46</a>.0-46.0&gt; [0x2eb0510] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:46</a>.0-46.0&gt; [0x2eb0730 -&gt; 0x2ead4e0] str=&#39;\in1xorin2&#39; basic_prep
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:46</a>.0-46.0&gt; [0x2eb0870] basic_prep range=[3:3]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:46</a>.0-46.0&gt; [0x2eb0a10] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-47" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:47</a>.0-47.0&gt; [0x2eb0c30] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-47" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:47</a>.0-47.0&gt; [0x2eb0d50 -&gt; 0x2eadda0] str=&#39;\nor3out&#39; basic_prep
        AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-47" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:47</a>.0-47.0&gt; [0x2eb0f30] basic_prep
          AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-47" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:47</a>.0-47.0&gt; [0x2eb1050] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-47" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:47</a>.0-47.0&gt; [0x2eb11d0 -&gt; 0x2ead4e0] str=&#39;\in1xorin2&#39; basic_prep
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-47" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:47</a>.0-47.0&gt; [0x2eb1390] basic_prep range=[4:4]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-47" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:47</a>.0-47.0&gt; [0x2eb1530] bits=&#39;00000000000000000000000000000100&#39;(32) basic_prep range=[31:0] int=4
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-47" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:47</a>.0-47.0&gt; [0x2eb1750 -&gt; 0x2ead4e0] str=&#39;\in1xorin2&#39; basic_prep
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-47" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:47</a>.0-47.0&gt; [0x2eb1890] basic_prep range=[5:5]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-47" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:47</a>.0-47.0&gt; [0x2eb1a30] bits=&#39;00000000000000000000000000000101&#39;(32) basic_prep range=[31:0] int=5
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-48" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:48</a>.0-48.0&gt; [0x2eb1c50] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-48" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:48</a>.0-48.0&gt; [0x2eb1d70 -&gt; 0x2eadf20] str=&#39;\nandout&#39; basic_prep
        AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-48" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:48</a>.0-48.0&gt; [0x2eb1f50] basic_prep
          AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-48" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:48</a>.0-48.0&gt; [0x2eb2070] basic_prep
            AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-48" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:48</a>.0-48.0&gt; [0x2eb21f0] basic_prep
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-48" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:48</a>.0-48.0&gt; [0x2eb23d0 -&gt; 0x2ead720] str=&#39;\nor1out&#39; basic_prep
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-48" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:48</a>.0-48.0&gt; [0x2eb25d0 -&gt; 0x2eadc20] str=&#39;\nor2out&#39; basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-48" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:48</a>.0-48.0&gt; [0x2eb2770 -&gt; 0x2eadda0] str=&#39;\nor3out&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-49" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:49</a>.0-49.0&gt; [0x2eb28f0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-49" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:49</a>.0-49.0&gt; [0x2eb2a10 -&gt; 0x2e97d40] str=&#39;\out&#39; basic_prep
        AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-49" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:49</a>.0-49.0&gt; [0x2eb2bf0] basic_prep
          AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-49" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:49</a>.0-49.0&gt; [0x2eb2d10] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-49" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:49</a>.0-49.0&gt; [0x2eb2e90 -&gt; 0x2ead4e0] str=&#39;\in1xorin2&#39; basic_prep
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-49" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:49</a>.0-49.0&gt; [0x2eb3030] basic_prep range=[6:6]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-49" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:49</a>.0-49.0&gt; [0x2eb31d0] bits=&#39;00000000000000000000000000000110&#39;(32) basic_prep range=[31:0] int=6
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-49" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:49</a>.0-49.0&gt; [0x2eb33f0 -&gt; 0x2eadf20] str=&#39;\nandout&#39; basic_prep
--- END OF AST DUMP ---

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \work_sparc_exu_eclcomp7

2.2. Analyzing design hierarchy..
Top module:  \work_sparc_exu_eclcomp7
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).

3.8. Executing PROC_DFF pass (convert process syncs to FFs).

3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4. Executing CHECK pass (checking for obvious problems).
checking module work_sparc_exu_eclcomp7..
found and reported 0 problems.

5. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

6. Executing MEMORY_COLLECT pass (generating $mem cells).

7. Printing statistics.

=== work_sparc_exu_eclcomp7 ===

   Number of wires:                 20
   Number of wire bits:             44
   Number of public wires:           8
   Number of public wire bits:      26
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 12
     $and                            2
     $not                            5
     $or                             4
     $xor                            1

8. Executing CHECK pass (checking for obvious problems).
checking module work_sparc_exu_eclcomp7..
found and reported 0 problems.

9. Executing JSON backend.
{
  &#34;creator&#34;: &#34;Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)&#34;,
  &#34;modules&#34;: {
    &#34;work_sparc_exu_eclcomp7&#34;: {
      &#34;attributes&#34;: {
        &#34;top&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
      },
      &#34;ports&#34;: {
        &#34;out&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 2 ]
        },
        &#34;in1&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 3, 4, 5, 6, 7, 8, 9 ]
        },
        &#34;in2&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 10, 11, 12, 13, 14, 15, 16 ]
        }
      },
      &#34;cells&#34;: {
        &#34;$and$<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-48" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:48</a>$8&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$and&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-48" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:48</a>.0-48.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 17 ],
            &#34;B&#34;: [ 18 ],
            &#34;Y&#34;: [ 19 ]
          }
        },
        &#34;$and$<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-48" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:48</a>$9&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$and&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-48" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:48</a>.0-48.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 19 ],
            &#34;B&#34;: [ 20 ],
            &#34;Y&#34;: [ 21 ]
          }
        },
        &#34;$not$<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:45</a>$3&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$not&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:45</a>.0-45.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 22 ],
            &#34;Y&#34;: [ 17 ]
          }
        },
        &#34;$not$<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:46</a>$5&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$not&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:46</a>.0-46.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 23 ],
            &#34;Y&#34;: [ 18 ]
          }
        },
        &#34;$not$<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-47" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:47</a>$7&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$not&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-47" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:47</a>.0-47.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 24 ],
            &#34;Y&#34;: [ 20 ]
          }
        },
        &#34;$not$<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-48" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:48</a>$10&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$not&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-48" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:48</a>.0-48.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 21 ],
            &#34;Y&#34;: [ 25 ]
          }
        },
        &#34;$not$<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-49" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:49</a>$12&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$not&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-49" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:49</a>.0-49.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 26 ],
            &#34;Y&#34;: [ 2 ]
          }
        },
        &#34;$or$<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:45</a>$2&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$or&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:45</a>.0-45.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 27 ],
            &#34;B&#34;: [ 28 ],
            &#34;Y&#34;: [ 22 ]
          }
        },
        &#34;$or$<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:46</a>$4&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$or&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:46</a>.0-46.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 29 ],
            &#34;B&#34;: [ 30 ],
            &#34;Y&#34;: [ 23 ]
          }
        },
        &#34;$or$<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-47" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:47</a>$6&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$or&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-47" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:47</a>.0-47.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 31 ],
            &#34;B&#34;: [ 32 ],
            &#34;Y&#34;: [ 24 ]
          }
        },
        &#34;$or$<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-49" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:49</a>$11&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$or&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-49" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:49</a>.0-49.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 33 ],
            &#34;B&#34;: [ 25 ],
            &#34;Y&#34;: [ 26 ]
          }
        },
        &#34;$xor$<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-44" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:44</a>$1&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$xor&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000111&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000111&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000111&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-44" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:44</a>.0-44.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 3, 4, 5, 6, 7, 8, 9 ],
            &#34;B&#34;: [ 10, 11, 12, 13, 14, 15, 16 ],
            &#34;Y&#34;: [ 27, 28, 29, 30, 31, 32, 33 ]
          }
        }
      },
      &#34;netnames&#34;: {
        &#34;$and$<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-48" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:48</a>$8_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 19 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-48" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:48</a>.0-48.0&#34;
          }
        },
        &#34;$and$<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-48" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:48</a>$9_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 21 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-48" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:48</a>.0-48.0&#34;
          }
        },
        &#34;$not$<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:45</a>$3_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 17 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:45</a>.0-45.0&#34;
          }
        },
        &#34;$not$<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:46</a>$5_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 18 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:46</a>.0-46.0&#34;
          }
        },
        &#34;$not$<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-47" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:47</a>$7_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 20 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-47" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:47</a>.0-47.0&#34;
          }
        },
        &#34;$not$<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-48" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:48</a>$10_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 25 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-48" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:48</a>.0-48.0&#34;
          }
        },
        &#34;$not$<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-49" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:49</a>$12_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 2 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-49" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:49</a>.0-49.0&#34;
          }
        },
        &#34;$or$<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:45</a>$2_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 22 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:45</a>.0-45.0&#34;
          }
        },
        &#34;$or$<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:46</a>$4_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 23 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:46</a>.0-46.0&#34;
          }
        },
        &#34;$or$<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-47" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:47</a>$6_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 24 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-47" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:47</a>.0-47.0&#34;
          }
        },
        &#34;$or$<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-49" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:49</a>$11_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 26 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-49" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:49</a>.0-49.0&#34;
          }
        },
        &#34;$xor$<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-44" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:44</a>$1_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 27, 28, 29, 30, 31, 32, 33 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-44" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:44</a>.0-44.0&#34;
          }
        },
        &#34;in1&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 3, 4, 5, 6, 7, 8, 9 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-32" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:32</a>.0-32.0&#34;
          }
        },
        &#34;in1xorin2&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 27, 28, 29, 30, 31, 32, 33 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-38" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:38</a>.0-38.0&#34;
          }
        },
        &#34;in2&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 10, 11, 12, 13, 14, 15, 16 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-32" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:32</a>.0-32.0&#34;
          }
        },
        &#34;nandout&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 25 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-42" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:42</a>.0-42.0&#34;
          }
        },
        &#34;nor1out&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 17 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-39" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:39</a>.0-39.0&#34;
          }
        },
        &#34;nor2out&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 18 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-40" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:40</a>.0-40.0&#34;
          }
        },
        &#34;nor3out&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 20 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-41" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:41</a>.0-41.0&#34;
          }
        },
        &#34;out&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 2 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-30" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:30</a>.0-30.0&#34;
          }
        }
      }
    }
  }
}

10. Executing Verilog backend.
/* Generated by Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os) */
Dumping module `\work_sparc_exu_eclcomp7&#39;.

(* top =  1  *)
(* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
module work_sparc_exu_eclcomp7(out, in1, in2);
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-48" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:48</a>.0-48.0&#34; *)
  wire _00_;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-48" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:48</a>.0-48.0&#34; *)
  wire _01_;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:45</a>.0-45.0&#34; *)
  wire _02_;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:46</a>.0-46.0&#34; *)
  wire _03_;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-47" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:47</a>.0-47.0&#34; *)
  wire _04_;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-48" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:48</a>.0-48.0&#34; *)
  wire _05_;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-49" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:49</a>.0-49.0&#34; *)
  wire _06_;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:45</a>.0-45.0&#34; *)
  wire _07_;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:46</a>.0-46.0&#34; *)
  wire _08_;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-47" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:47</a>.0-47.0&#34; *)
  wire _09_;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-49" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:49</a>.0-49.0&#34; *)
  wire _10_;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-44" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:44</a>.0-44.0&#34; *)
  wire [6:0] _11_;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-32" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:32</a>.0-32.0&#34; *)
  input [6:0] in1;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-38" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:38</a>.0-38.0&#34; *)
  wire [6:0] in1xorin2;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-32" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:32</a>.0-32.0&#34; *)
  input [6:0] in2;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-42" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:42</a>.0-42.0&#34; *)
  wire nandout;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-39" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:39</a>.0-39.0&#34; *)
  wire nor1out;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-40" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:40</a>.0-40.0&#34; *)
  wire nor2out;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-41" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:41</a>.0-41.0&#34; *)
  wire nor3out;
  (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-30" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:30</a>.0-30.0&#34; *)
  output out;
  assign _00_ = nor1out &amp; (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-48" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:48</a>.0-48.0&#34; *) nor2out;
  assign _01_ = _00_ &amp; (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-48" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:48</a>.0-48.0&#34; *) nor3out;
  assign _02_ = ~ (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:45</a>.0-45.0&#34; *) _07_;
  assign _03_ = ~ (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:46</a>.0-46.0&#34; *) _08_;
  assign _04_ = ~ (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-47" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:47</a>.0-47.0&#34; *) _09_;
  assign _05_ = ~ (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-48" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:48</a>.0-48.0&#34; *) _01_;
  assign _06_ = ~ (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-49" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:49</a>.0-49.0&#34; *) _10_;
  assign _07_ = in1xorin2[0] | (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:45</a>.0-45.0&#34; *) in1xorin2[1];
  assign _08_ = in1xorin2[2] | (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:46</a>.0-46.0&#34; *) in1xorin2[3];
  assign _09_ = in1xorin2[4] | (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-47" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:47</a>.0-47.0&#34; *) in1xorin2[5];
  assign _10_ = in1xorin2[6] | (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-49" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:49</a>.0-49.0&#34; *) nandout;
  assign _11_ = in1 ^ (* src = &#34;<a href="../../../../third_party/tests/utd-sv/sparc_exu_eclcomp7.v.html#l-44" target="file-frame">third_party/tests/utd-sv/sparc_exu_eclcomp7.v:44</a>.0-44.0&#34; *) in2;
  assign in1xorin2 = _11_;
  assign nor1out = _02_;
  assign nor2out = _03_;
  assign nor3out = _04_;
  assign nandout = _05_;
  assign out = _06_;
endmodule

Warnings: 1 unique messages, 1 total
End of script. Logfile hash: 14528640ce, CPU: user 0.01s system 0.01s, MEM: 14.84 MB peak
Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)
Time spent: 33% 2x write_verilog (0 sec), 33% 2x read_uhdm (0 sec), ...

</pre>
</body>