; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@global_smem = external addrspace(3) global [0 x i8], align 16
@.str = private unnamed_addr constant [11 x i8] c"__CUDA_FTZ\00", align 1

define void @triton_poi_fused_native_layer_norm_1(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, ptr addrspace(1) %4, i32 %5, i32 %6) local_unnamed_addr !dbg !7 {
  %8 = tail call i32 asm "mov.u32 $0, %ctaid.y;", "=r"() #4, !dbg !10
  %9 = shl i32 %8, 6, !dbg !11
  %10 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %11 = shl i32 %10, 1, !dbg !12
  %12 = and i32 %11, 62, !dbg !12
  %13 = or disjoint i32 %9, %12, !dbg !13
  %14 = icmp slt i32 %13, 64, !dbg !14
  %15 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #4, !dbg !15
  %16 = shl i32 %15, 2, !dbg !16
  %17 = lshr i32 %10, 5, !dbg !17
  %18 = and i32 %17, 3, !dbg !17
  %19 = or disjoint i32 %16, %18, !dbg !18
  %20 = icmp slt i32 %19, 4, !dbg !19
  %.frozen = freeze i32 %13, !dbg !20
  %21 = sdiv i32 %.frozen, 16, !dbg !20
  %22 = mul i32 %21, 16, !dbg !21
  %.decomposed = sub i32 %.frozen, %22, !dbg !21
  %23 = shl i32 %19, 4, !dbg !22
  %24 = add i32 %23, %.decomposed, !dbg !23
  %25 = shl i32 %21, 6, !dbg !24
  %26 = add i32 %24, %25, !dbg !25
  %27 = sext i32 %26 to i64, !dbg !26
  %28 = getelementptr float, ptr addrspace(1) %0, i64 %27, !dbg !26
  %29 = and i1 %14, %20, !dbg !27
  %30 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %28, i1 %29) #4, !dbg !28
  %31 = sext i32 %19 to i64, !dbg !29
  %32 = getelementptr float, ptr addrspace(1) %1, i64 %31, !dbg !29
  %33 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %32, i1 %20) #4, !dbg !30
  %34 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %32, i1 %20) #4, !dbg !30
  %35 = sext i32 %13 to i64, !dbg !31
  %36 = getelementptr float, ptr addrspace(1) %2, i64 %35, !dbg !31
  %37 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %36, i1 %14) #4, !dbg !32
  %38 = getelementptr float, ptr addrspace(1) %3, i64 %35, !dbg !33
  %39 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %38, i1 %14) #4, !dbg !34
  %40 = extractvalue { i32, i32 } %39, 0, !dbg !34
  %41 = extractvalue { i32, i32 } %39, 1, !dbg !34
  %42 = bitcast i32 %40 to float, !dbg !34
  %43 = bitcast i32 %41 to float, !dbg !34
  %44 = fadd float %42, 0x3EB0C6F7A0000000, !dbg !35
  %45 = fadd float %43, 0x3EB0C6F7A0000000, !dbg !35
  %46 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !36
  %.not.i = icmp eq i32 %46, 0, !dbg !36
  br i1 %.not.i, label %49, label %47, !dbg !36

47:                                               ; preds = %7
  %48 = tail call float @llvm.nvvm.rsqrt.approx.ftz.f(float %44), !dbg !36
  br label %__nv_rsqrtf.exit, !dbg !36

49:                                               ; preds = %7
  %50 = tail call float @llvm.nvvm.rsqrt.approx.f(float %44), !dbg !36
  br label %__nv_rsqrtf.exit, !dbg !36

__nv_rsqrtf.exit:                                 ; preds = %47, %49
  %.0.i = phi float [ %48, %47 ], [ %50, %49 ], !dbg !36
  %51 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !36
  %.not.i3 = icmp eq i32 %51, 0, !dbg !36
  br i1 %.not.i3, label %54, label %52, !dbg !36

52:                                               ; preds = %__nv_rsqrtf.exit
  %53 = tail call float @llvm.nvvm.rsqrt.approx.ftz.f(float %45), !dbg !36
  br label %__nv_rsqrtf.exit5, !dbg !36

54:                                               ; preds = %__nv_rsqrtf.exit
  %55 = tail call float @llvm.nvvm.rsqrt.approx.f(float %45), !dbg !36
  br label %__nv_rsqrtf.exit5, !dbg !36

__nv_rsqrtf.exit5:                                ; preds = %52, %54
  %.0.i4 = phi float [ %53, %52 ], [ %55, %54 ], !dbg !36
  %56 = extractvalue { i32, i32 } %30, 1, !dbg !28
  %57 = bitcast i32 %56 to float, !dbg !28
  %58 = bitcast i32 %34 to float, !dbg !30
  %59 = fadd float %57, %58, !dbg !37
  %60 = extractvalue { i32, i32 } %37, 1, !dbg !32
  %61 = bitcast i32 %60 to float, !dbg !32
  %62 = fsub float %59, %61, !dbg !38
  %63 = extractvalue { i32, i32 } %30, 0, !dbg !28
  %64 = bitcast i32 %63 to float, !dbg !28
  %65 = fadd float %64, %58, !dbg !37
  %66 = extractvalue { i32, i32 } %37, 0, !dbg !32
  %67 = bitcast i32 %66 to float, !dbg !32
  %68 = fsub float %65, %67, !dbg !38
  %69 = and i32 %11, 2, !dbg !12
  %70 = or disjoint i32 %16, %69, !dbg !18
  %71 = icmp slt i32 %70, 4, !dbg !19
  %72 = lshr i32 %10, 1, !dbg !12
  %73 = and i32 %72, 63, !dbg !12
  %74 = or disjoint i32 %9, %73, !dbg !13
  %75 = icmp slt i32 %74, 64, !dbg !14
  %76 = and i1 %75, %71, !dbg !27
  %77 = fmul float %68, %.0.i, !dbg !39
  %78 = fmul float %62, %.0.i4, !dbg !39
  %79 = shl i32 %74, 2, !dbg !40
  %80 = add i32 %70, %79, !dbg !41
  %81 = sext i32 %80 to i64, !dbg !42
  %82 = getelementptr float, ptr addrspace(1) %4, i64 %81, !dbg !42
  %83 = shl i32 %10, 3, !dbg !43
  %84 = and i32 %83, 248, !dbg !43
  %85 = or disjoint i32 %84, %18, !dbg !43
  %86 = and i32 %11, 254, !dbg !43
  %87 = getelementptr inbounds i8, ptr addrspace(3) @global_smem, i32 %84, !dbg !43
  %88 = getelementptr inbounds float, ptr addrspace(3) %87, i32 %85, !dbg !43
  %89 = bitcast float %77 to <1 x i32>, !dbg !43
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %88, <1 x i32> %89, i1 true) #4, !dbg !43
  %90 = or disjoint i32 %85, 4, !dbg !43
  %91 = lshr i32 %90, 2, !dbg !43
  %92 = getelementptr float, ptr addrspace(3) @global_smem, i32 %91, !dbg !43
  %93 = getelementptr float, ptr addrspace(3) %92, i32 %90, !dbg !43
  %94 = bitcast float %78 to <1 x i32>, !dbg !43
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %93, <1 x i32> %94, i1 true) #4, !dbg !43
  tail call void @llvm.nvvm.barrier0(), !dbg !43
  %95 = lshr i32 %86, 2, !dbg !43
  %96 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %95, !dbg !43
  %97 = getelementptr inbounds float, ptr addrspace(3) %96, i32 %86, !dbg !43
  %98 = load i32, ptr addrspace(3) %97, align 4, !dbg !43
  %99 = or disjoint i32 %86, 1, !dbg !43
  %100 = getelementptr inbounds float, ptr addrspace(3) %96, i32 %99, !dbg !43
  %101 = load i32, ptr addrspace(3) %100, align 4, !dbg !43
  tail call void asm sideeffect "@$3 st.global.v2.b32 [ $2 + 0 ], { $0, $1 };", "r,r,l,b"(i32 %98, i32 %101, ptr addrspace(1) %82, i1 %76) #4, !dbg !43
  ret void, !dbg !44
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: convergent nocallback nounwind
declare void @llvm.nvvm.barrier0() #1

declare i32 @__nvvm_reflect(ptr) local_unnamed_addr #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.rsqrt.approx.ftz.f(float) #3

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.rsqrt.approx.f(float) #3

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { convergent nocallback nounwind }
attributes #2 = { "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #3 = { mustprogress nocallback nofree nosync nounwind willreturn memory(none) }
attributes #4 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "cvfn6e7n2z6bl7lnm2epmycdprnz4ffjgvis6wqk2yd7n2m5scll.py", directory: "inductor_cache/vf")
!4 = !{ptr @triton_poi_fused_native_layer_norm_1, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused_native_layer_norm_1, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused_native_layer_norm_1", linkageName: "triton_poi_fused_native_layer_norm_1", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 22, column: 28, scope: !7)
!11 = !DILocation(line: 22, column: 33, scope: !7)
!12 = !DILocation(line: 23, column: 44, scope: !7)
!13 = !DILocation(line: 23, column: 23, scope: !7)
!14 = !DILocation(line: 24, column: 21, scope: !7)
!15 = !DILocation(line: 25, column: 28, scope: !7)
!16 = !DILocation(line: 25, column: 33, scope: !7)
!17 = !DILocation(line: 26, column: 44, scope: !7)
!18 = !DILocation(line: 26, column: 23, scope: !7)
!19 = !DILocation(line: 27, column: 21, scope: !7)
!20 = !DILocation(line: 30, column: 19, scope: !7)
!21 = !DILocation(line: 29, column: 19, scope: !7)
!22 = !DILocation(line: 32, column: 38, scope: !7)
!23 = !DILocation(line: 32, column: 35, scope: !7)
!24 = !DILocation(line: 32, column: 46, scope: !7)
!25 = !DILocation(line: 32, column: 43, scope: !7)
!26 = !DILocation(line: 32, column: 30, scope: !7)
!27 = !DILocation(line: 32, column: 59, scope: !7)
!28 = !DILocation(line: 32, column: 51, scope: !7)
!29 = !DILocation(line: 33, column: 30, scope: !7)
!30 = !DILocation(line: 33, column: 35, scope: !7)
!31 = !DILocation(line: 34, column: 30, scope: !7)
!32 = !DILocation(line: 34, column: 35, scope: !7)
!33 = !DILocation(line: 35, column: 30, scope: !7)
!34 = !DILocation(line: 35, column: 35, scope: !7)
!35 = !DILocation(line: 39, column: 18, scope: !7)
!36 = !DILocation(line: 40, column: 27, scope: !7)
!37 = !DILocation(line: 36, column: 18, scope: !7)
!38 = !DILocation(line: 37, column: 18, scope: !7)
!39 = !DILocation(line: 41, column: 18, scope: !7)
!40 = !DILocation(line: 42, column: 32, scope: !7)
!41 = !DILocation(line: 42, column: 30, scope: !7)
!42 = !DILocation(line: 42, column: 25, scope: !7)
!43 = !DILocation(line: 42, column: 43, scope: !7)
!44 = !DILocation(line: 42, column: 4, scope: !7)
