
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -243.32

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -0.37

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.37

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: cs_registers_i.u_dscratch1_csr.rdata_q[28]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3514.56    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.78    1.45    1.89 ^ cs_registers_i.u_dscratch1_csr.rdata_q[28]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.89   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ cs_registers_i.u_dscratch1_csr.rdata_q[28]$_DFFE_PN0P_/CK (DFFR_X1)
                          2.40    2.40   library removal time
                                  2.40   data required time
-----------------------------------------------------------------------------
                                  2.40   data required time
                                 -1.89   data arrival time
-----------------------------------------------------------------------------
                                 -0.51   slack (VIOLATED)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.05    0.01    0.04    1.14 ^ core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.14 ^ _29919_/A2 (AND2_X1)
                                  1.14   data arrival time

                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                          0.00    1.10   clock reconvergence pessimism
                                  1.10 v _29919_/A1 (AND2_X1)
                          0.00    1.10   clock gating hold time
                                  1.10   data required time
-----------------------------------------------------------------------------
                                  1.10   data required time
                                 -1.14   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)


Startpoint: cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/CK (DFFR_X1)
     2    4.15    0.01    0.07    0.07 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/QN (DFFR_X1)
                                         _01164_ (net)
                  0.01    0.00    0.07 ^ _28337_/A1 (OAI22_X1)
     1    1.21    0.01    0.01    0.08 v _28337_/ZN (OAI22_X1)
                                         _02831_ (net)
                  0.01    0.00    0.08 v cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/D (DFFR_X1)
                                  0.08   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/CK (DFFR_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.08   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: cs_registers_i.u_dscratch1_csr.rdata_q[28]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3514.56    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.78    1.45    1.89 ^ cs_registers_i.u_dscratch1_csr.rdata_q[28]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.89   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ cs_registers_i.u_dscratch1_csr.rdata_q[28]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.37    1.83   library recovery time
                                  1.83   data required time
-----------------------------------------------------------------------------
                                  1.83   data required time
                                 -1.89   data arrival time
-----------------------------------------------------------------------------
                                 -0.06   slack (VIOLATED)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    0.97    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[639]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
     1    4.07    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[1] (net)
                  0.01    0.00    0.09 ^ _16515_/A (BUF_X4)
     4   19.72    0.01    0.03    0.12 ^ _16515_/Z (BUF_X4)
                                         _10699_ (net)
                  0.01    0.00    0.12 ^ _16516_/A (BUF_X16)
    10   39.27    0.01    0.02    0.14 ^ _16516_/Z (BUF_X16)
                                         _10700_ (net)
                  0.01    0.00    0.15 ^ _16517_/A (BUF_X16)
    10   59.28    0.01    0.02    0.17 ^ _16517_/Z (BUF_X16)
                                         _10701_ (net)
                  0.01    0.01    0.18 ^ _16518_/A (BUF_X32)
    10   42.37    0.01    0.02    0.20 ^ _16518_/Z (BUF_X32)
                                         _10702_ (net)
                  0.01    0.00    0.20 ^ _16519_/A (BUF_X16)
    10   36.71    0.01    0.02    0.22 ^ _16519_/Z (BUF_X16)
                                         _10703_ (net)
                  0.01    0.00    0.23 ^ _16520_/A (BUF_X8)
    10   32.67    0.01    0.03    0.25 ^ _16520_/Z (BUF_X8)
                                         _10704_ (net)
                  0.01    0.00    0.25 ^ _16566_/A (BUF_X4)
    19   51.28    0.03    0.05    0.30 ^ _16566_/Z (BUF_X4)
                                         _10750_ (net)
                  0.03    0.01    0.31 ^ _18259_/A (BUF_X2)
    10   22.91    0.03    0.05    0.36 ^ _18259_/Z (BUF_X2)
                                         _12376_ (net)
                  0.03    0.00    0.36 ^ _18260_/A (BUF_X1)
    10   28.54    0.07    0.09    0.45 ^ _18260_/Z (BUF_X1)
                                         _12377_ (net)
                  0.07    0.00    0.45 ^ _18449_/S (MUX2_X1)
     1    1.21    0.01    0.06    0.51 v _18449_/Z (MUX2_X1)
                                         _12558_ (net)
                  0.01    0.00    0.51 v _18450_/B (MUX2_X1)
     1    1.09    0.01    0.06    0.57 v _18450_/Z (MUX2_X1)
                                         _12559_ (net)
                  0.01    0.00    0.57 v _18451_/B (MUX2_X1)
     1    4.70    0.01    0.07    0.64 v _18451_/Z (MUX2_X1)
                                         _12560_ (net)
                  0.01    0.00    0.64 v _18452_/A2 (NOR2_X1)
     1    1.81    0.02    0.03    0.67 ^ _18452_/ZN (NOR2_X1)
                                         _12561_ (net)
                  0.02    0.00    0.67 ^ _18453_/A3 (NOR3_X1)
     1    1.71    0.01    0.01    0.68 v _18453_/ZN (NOR3_X1)
                                         _12562_ (net)
                  0.01    0.00    0.68 v _18471_/A (AOI21_X1)
     8   35.92    0.17    0.21    0.89 ^ _18471_/ZN (AOI21_X1)
                                         _12580_ (net)
                  0.17    0.02    0.90 ^ _20600_/A (MUX2_X1)
     7   18.30    0.04    0.10    1.00 ^ _20600_/Z (MUX2_X1)
                                         _03909_ (net)
                  0.04    0.00    1.01 ^ _20998_/A (BUF_X1)
    10   20.02    0.05    0.07    1.08 ^ _20998_/Z (BUF_X1)
                                         _04142_ (net)
                  0.05    0.00    1.08 ^ _21067_/A2 (NAND2_X1)
     1    3.51    0.02    0.03    1.11 v _21067_/ZN (NAND2_X1)
                                         _15009_ (net)
                  0.02    0.00    1.11 v _30197_/B (FA_X1)
     1    4.27    0.02    0.13    1.23 ^ _30197_/S (FA_X1)
                                         _15012_ (net)
                  0.02    0.00    1.23 ^ _30199_/A (FA_X1)
     1    3.89    0.02    0.09    1.33 v _30199_/S (FA_X1)
                                         _15020_ (net)
                  0.02    0.00    1.33 v _30202_/B (FA_X1)
     1    4.15    0.02    0.13    1.45 ^ _30202_/S (FA_X1)
                                         _15031_ (net)
                  0.02    0.00    1.45 ^ _30207_/A (FA_X1)
     1    3.82    0.02    0.09    1.55 v _30207_/S (FA_X1)
                                         _15049_ (net)
                  0.02    0.00    1.55 v _30211_/A (FA_X1)
     1    3.99    0.02    0.12    1.67 ^ _30211_/S (FA_X1)
                                         _15064_ (net)
                  0.02    0.00    1.67 ^ _30212_/A (FA_X1)
     1    1.72    0.01    0.09    1.75 v _30212_/S (FA_X1)
                                         _15067_ (net)
                  0.01    0.00    1.75 v _21502_/A (INV_X1)
     1    3.28    0.01    0.02    1.77 ^ _21502_/ZN (INV_X1)
                                         _16138_ (net)
                  0.01    0.00    1.77 ^ _30538_/A (HA_X1)
     1    1.17    0.02    0.04    1.82 ^ _30538_/S (HA_X1)
                                         _16141_ (net)
                  0.02    0.00    1.82 ^ _23588_/A (BUF_X1)
     5    8.72    0.02    0.04    1.86 ^ _23588_/Z (BUF_X1)
                                         _06098_ (net)
                  0.02    0.00    1.86 ^ _23632_/A2 (NAND3_X1)
     1    1.75    0.02    0.02    1.88 v _23632_/ZN (NAND3_X1)
                                         _06140_ (net)
                  0.02    0.00    1.88 v _23633_/A3 (NOR3_X1)
     2    4.35    0.04    0.07    1.96 ^ _23633_/ZN (NOR3_X1)
                                         _06141_ (net)
                  0.04    0.00    1.96 ^ _23682_/A2 (NOR2_X1)
     1    3.12    0.01    0.02    1.98 v _23682_/ZN (NOR2_X1)
                                         _06188_ (net)
                  0.01    0.00    1.98 v _23683_/B2 (AOI21_X2)
     5   15.32    0.05    0.06    2.04 ^ _23683_/ZN (AOI21_X2)
                                         _06189_ (net)
                  0.05    0.00    2.04 ^ _23908_/A3 (AND4_X1)
     2    3.85    0.02    0.07    2.11 ^ _23908_/ZN (AND4_X1)
                                         _06405_ (net)
                  0.02    0.00    2.11 ^ _23966_/A1 (NOR2_X1)
     1    3.24    0.01    0.01    2.13 v _23966_/ZN (NOR2_X1)
                                         _06461_ (net)
                  0.01    0.00    2.13 v _23969_/B2 (AOI221_X2)
     2    5.75    0.05    0.09    2.21 ^ _23969_/ZN (AOI221_X2)
                                         _06464_ (net)
                  0.05    0.00    2.21 ^ _23970_/B (XNOR2_X1)
     1    4.51    0.03    0.05    2.27 ^ _23970_/ZN (XNOR2_X1)
                                         _06465_ (net)
                  0.03    0.00    2.27 ^ _23971_/B (MUX2_X1)
     2    6.94    0.02    0.06    2.32 ^ _23971_/Z (MUX2_X1)
                                         _06466_ (net)
                  0.02    0.00    2.32 ^ _23972_/B2 (AOI221_X2)
     1    5.60    0.02    0.03    2.35 v _23972_/ZN (AOI221_X2)
                                         _06467_ (net)
                  0.02    0.00    2.35 v _23981_/A1 (NOR4_X2)
     4   13.29    0.09    0.10    2.46 ^ _23981_/ZN (NOR4_X2)
                                         _06476_ (net)
                  0.09    0.00    2.46 ^ _24666_/A (BUF_X2)
    10   19.65    0.03    0.05    2.51 ^ _24666_/Z (BUF_X2)
                                         _06841_ (net)
                  0.03    0.00    2.51 ^ _25050_/B2 (OAI21_X1)
     1    1.38    0.01    0.02    2.53 v _25050_/ZN (OAI21_X1)
                                         _01878_ (net)
                  0.01    0.00    2.53 v gen_regfile_ff.register_file_i.rf_reg_q[639]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.53   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[639]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.53   data arrival time
-----------------------------------------------------------------------------
                                 -0.37   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: cs_registers_i.u_dscratch1_csr.rdata_q[28]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3514.56    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.78    1.45    1.89 ^ cs_registers_i.u_dscratch1_csr.rdata_q[28]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.89   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ cs_registers_i.u_dscratch1_csr.rdata_q[28]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.37    1.83   library recovery time
                                  1.83   data required time
-----------------------------------------------------------------------------
                                  1.83   data required time
                                 -1.89   data arrival time
-----------------------------------------------------------------------------
                                 -0.06   slack (VIOLATED)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    0.97    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[639]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
     1    4.07    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[1] (net)
                  0.01    0.00    0.09 ^ _16515_/A (BUF_X4)
     4   19.72    0.01    0.03    0.12 ^ _16515_/Z (BUF_X4)
                                         _10699_ (net)
                  0.01    0.00    0.12 ^ _16516_/A (BUF_X16)
    10   39.27    0.01    0.02    0.14 ^ _16516_/Z (BUF_X16)
                                         _10700_ (net)
                  0.01    0.00    0.15 ^ _16517_/A (BUF_X16)
    10   59.28    0.01    0.02    0.17 ^ _16517_/Z (BUF_X16)
                                         _10701_ (net)
                  0.01    0.01    0.18 ^ _16518_/A (BUF_X32)
    10   42.37    0.01    0.02    0.20 ^ _16518_/Z (BUF_X32)
                                         _10702_ (net)
                  0.01    0.00    0.20 ^ _16519_/A (BUF_X16)
    10   36.71    0.01    0.02    0.22 ^ _16519_/Z (BUF_X16)
                                         _10703_ (net)
                  0.01    0.00    0.23 ^ _16520_/A (BUF_X8)
    10   32.67    0.01    0.03    0.25 ^ _16520_/Z (BUF_X8)
                                         _10704_ (net)
                  0.01    0.00    0.25 ^ _16566_/A (BUF_X4)
    19   51.28    0.03    0.05    0.30 ^ _16566_/Z (BUF_X4)
                                         _10750_ (net)
                  0.03    0.01    0.31 ^ _18259_/A (BUF_X2)
    10   22.91    0.03    0.05    0.36 ^ _18259_/Z (BUF_X2)
                                         _12376_ (net)
                  0.03    0.00    0.36 ^ _18260_/A (BUF_X1)
    10   28.54    0.07    0.09    0.45 ^ _18260_/Z (BUF_X1)
                                         _12377_ (net)
                  0.07    0.00    0.45 ^ _18449_/S (MUX2_X1)
     1    1.21    0.01    0.06    0.51 v _18449_/Z (MUX2_X1)
                                         _12558_ (net)
                  0.01    0.00    0.51 v _18450_/B (MUX2_X1)
     1    1.09    0.01    0.06    0.57 v _18450_/Z (MUX2_X1)
                                         _12559_ (net)
                  0.01    0.00    0.57 v _18451_/B (MUX2_X1)
     1    4.70    0.01    0.07    0.64 v _18451_/Z (MUX2_X1)
                                         _12560_ (net)
                  0.01    0.00    0.64 v _18452_/A2 (NOR2_X1)
     1    1.81    0.02    0.03    0.67 ^ _18452_/ZN (NOR2_X1)
                                         _12561_ (net)
                  0.02    0.00    0.67 ^ _18453_/A3 (NOR3_X1)
     1    1.71    0.01    0.01    0.68 v _18453_/ZN (NOR3_X1)
                                         _12562_ (net)
                  0.01    0.00    0.68 v _18471_/A (AOI21_X1)
     8   35.92    0.17    0.21    0.89 ^ _18471_/ZN (AOI21_X1)
                                         _12580_ (net)
                  0.17    0.02    0.90 ^ _20600_/A (MUX2_X1)
     7   18.30    0.04    0.10    1.00 ^ _20600_/Z (MUX2_X1)
                                         _03909_ (net)
                  0.04    0.00    1.01 ^ _20998_/A (BUF_X1)
    10   20.02    0.05    0.07    1.08 ^ _20998_/Z (BUF_X1)
                                         _04142_ (net)
                  0.05    0.00    1.08 ^ _21067_/A2 (NAND2_X1)
     1    3.51    0.02    0.03    1.11 v _21067_/ZN (NAND2_X1)
                                         _15009_ (net)
                  0.02    0.00    1.11 v _30197_/B (FA_X1)
     1    4.27    0.02    0.13    1.23 ^ _30197_/S (FA_X1)
                                         _15012_ (net)
                  0.02    0.00    1.23 ^ _30199_/A (FA_X1)
     1    3.89    0.02    0.09    1.33 v _30199_/S (FA_X1)
                                         _15020_ (net)
                  0.02    0.00    1.33 v _30202_/B (FA_X1)
     1    4.15    0.02    0.13    1.45 ^ _30202_/S (FA_X1)
                                         _15031_ (net)
                  0.02    0.00    1.45 ^ _30207_/A (FA_X1)
     1    3.82    0.02    0.09    1.55 v _30207_/S (FA_X1)
                                         _15049_ (net)
                  0.02    0.00    1.55 v _30211_/A (FA_X1)
     1    3.99    0.02    0.12    1.67 ^ _30211_/S (FA_X1)
                                         _15064_ (net)
                  0.02    0.00    1.67 ^ _30212_/A (FA_X1)
     1    1.72    0.01    0.09    1.75 v _30212_/S (FA_X1)
                                         _15067_ (net)
                  0.01    0.00    1.75 v _21502_/A (INV_X1)
     1    3.28    0.01    0.02    1.77 ^ _21502_/ZN (INV_X1)
                                         _16138_ (net)
                  0.01    0.00    1.77 ^ _30538_/A (HA_X1)
     1    1.17    0.02    0.04    1.82 ^ _30538_/S (HA_X1)
                                         _16141_ (net)
                  0.02    0.00    1.82 ^ _23588_/A (BUF_X1)
     5    8.72    0.02    0.04    1.86 ^ _23588_/Z (BUF_X1)
                                         _06098_ (net)
                  0.02    0.00    1.86 ^ _23632_/A2 (NAND3_X1)
     1    1.75    0.02    0.02    1.88 v _23632_/ZN (NAND3_X1)
                                         _06140_ (net)
                  0.02    0.00    1.88 v _23633_/A3 (NOR3_X1)
     2    4.35    0.04    0.07    1.96 ^ _23633_/ZN (NOR3_X1)
                                         _06141_ (net)
                  0.04    0.00    1.96 ^ _23682_/A2 (NOR2_X1)
     1    3.12    0.01    0.02    1.98 v _23682_/ZN (NOR2_X1)
                                         _06188_ (net)
                  0.01    0.00    1.98 v _23683_/B2 (AOI21_X2)
     5   15.32    0.05    0.06    2.04 ^ _23683_/ZN (AOI21_X2)
                                         _06189_ (net)
                  0.05    0.00    2.04 ^ _23908_/A3 (AND4_X1)
     2    3.85    0.02    0.07    2.11 ^ _23908_/ZN (AND4_X1)
                                         _06405_ (net)
                  0.02    0.00    2.11 ^ _23966_/A1 (NOR2_X1)
     1    3.24    0.01    0.01    2.13 v _23966_/ZN (NOR2_X1)
                                         _06461_ (net)
                  0.01    0.00    2.13 v _23969_/B2 (AOI221_X2)
     2    5.75    0.05    0.09    2.21 ^ _23969_/ZN (AOI221_X2)
                                         _06464_ (net)
                  0.05    0.00    2.21 ^ _23970_/B (XNOR2_X1)
     1    4.51    0.03    0.05    2.27 ^ _23970_/ZN (XNOR2_X1)
                                         _06465_ (net)
                  0.03    0.00    2.27 ^ _23971_/B (MUX2_X1)
     2    6.94    0.02    0.06    2.32 ^ _23971_/Z (MUX2_X1)
                                         _06466_ (net)
                  0.02    0.00    2.32 ^ _23972_/B2 (AOI221_X2)
     1    5.60    0.02    0.03    2.35 v _23972_/ZN (AOI221_X2)
                                         _06467_ (net)
                  0.02    0.00    2.35 v _23981_/A1 (NOR4_X2)
     4   13.29    0.09    0.10    2.46 ^ _23981_/ZN (NOR4_X2)
                                         _06476_ (net)
                  0.09    0.00    2.46 ^ _24666_/A (BUF_X2)
    10   19.65    0.03    0.05    2.51 ^ _24666_/Z (BUF_X2)
                                         _06841_ (net)
                  0.03    0.00    2.51 ^ _25050_/B2 (OAI21_X1)
     1    1.38    0.01    0.02    2.53 v _25050_/ZN (OAI21_X1)
                                         _01878_ (net)
                  0.01    0.00    2.53 v gen_regfile_ff.register_file_i.rf_reg_q[639]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.53   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[639]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.53   data arrival time
-----------------------------------------------------------------------------
                                 -0.37   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max slew

Pin                                    Limit    Slew   Slack
------------------------------------------------------------
_24776_/ZN                              0.20    0.22   -0.03 (VIOLATED)
_20440_/ZN                              0.20    0.20   -0.00 (VIOLATED)
_22344_/ZN                              0.20    0.20   -0.00 (VIOLATED)

max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_22344_/ZN                             23.23   39.66  -16.43 (VIOLATED)
_17048_/Z                              25.33   40.75  -15.42 (VIOLATED)
_24776_/ZN                             16.02   30.94  -14.92 (VIOLATED)
_22176_/ZN                             23.23   37.16  -13.92 (VIOLATED)
_27512_/ZN                             23.23   36.80  -13.57 (VIOLATED)
_22217_/ZN                             23.23   36.56  -13.33 (VIOLATED)
_22284_/ZN                             23.23   35.22  -11.99 (VIOLATED)
_27522_/ZN                             23.23   34.97  -11.74 (VIOLATED)
_19553_/ZN                             26.02   37.49  -11.47 (VIOLATED)
_27504_/ZN                             23.23   34.38  -11.15 (VIOLATED)
_18977_/ZN                             26.02   37.10  -11.09 (VIOLATED)
_19924_/ZN                             25.33   36.38  -11.05 (VIOLATED)
_22089_/ZN                             23.23   34.21  -10.98 (VIOLATED)
_19370_/ZN                             26.02   36.70  -10.69 (VIOLATED)
_22133_/ZN                             23.23   33.88  -10.65 (VIOLATED)
_18471_/ZN                             25.33   35.92  -10.60 (VIOLATED)
_19731_/ZN                             26.02   36.14  -10.12 (VIOLATED)
_22073_/ZN                             23.23   33.20   -9.96 (VIOLATED)
_20328_/ZN                             16.02   25.58   -9.56 (VIOLATED)
_20440_/ZN                             10.47   19.31   -8.84 (VIOLATED)
_18429_/ZN                             26.02   34.81   -8.79 (VIOLATED)
_22052_/ZN                             23.23   31.45   -8.22 (VIOLATED)
_22911_/ZN                             10.47   18.45   -7.98 (VIOLATED)
_18303_/ZN                             25.33   33.18   -7.85 (VIOLATED)
_18225_/ZN                             26.02   33.40   -7.38 (VIOLATED)
_20890_/ZN                             16.02   23.37   -7.35 (VIOLATED)
_18358_/ZN                             25.33   32.67   -7.34 (VIOLATED)
_25831_/ZN                             10.47   17.68   -7.21 (VIOLATED)
_19183_/ZN                             26.70   33.85   -7.15 (VIOLATED)
_18028_/ZN                             26.02   32.87   -6.86 (VIOLATED)
_18615_/ZN                             28.99   35.41   -6.42 (VIOLATED)
_19863_/ZN                             25.33   31.51   -6.18 (VIOLATED)
_18417_/ZN                             26.02   31.73   -5.71 (VIOLATED)
_20147_/ZN                             10.47   16.16   -5.68 (VIOLATED)
_20319_/Z                              25.33   30.70   -5.37 (VIOLATED)
_18055_/ZN                             28.99   34.19   -5.19 (VIOLATED)
_20318_/Z                              25.33   30.13   -4.80 (VIOLATED)
_19781_/ZN                             25.33   29.92   -4.59 (VIOLATED)
_18603_/ZN                             26.02   30.43   -4.41 (VIOLATED)
_23322_/ZN                             10.47   14.73   -4.26 (VIOLATED)
_19421_/ZN                             25.33   29.50   -4.17 (VIOLATED)
_20352_/ZN                             16.02   19.89   -3.87 (VIOLATED)
_19965_/ZN                             25.33   29.13   -3.80 (VIOLATED)
_22360_/ZN                             10.47   14.16   -3.68 (VIOLATED)
_18215_/ZN                             26.02   29.63   -3.61 (VIOLATED)
_23513_/ZN                             13.81   17.41   -3.60 (VIOLATED)
_22363_/ZN                             26.05   29.01   -2.95 (VIOLATED)
_27740_/ZN                             10.47   13.11   -2.64 (VIOLATED)
_19681_/ZN                             25.33   27.69   -2.36 (VIOLATED)
_22195_/ZN                             16.02   17.92   -1.90 (VIOLATED)
_22831_/ZN                             10.47   12.30   -1.83 (VIOLATED)
_19639_/ZN                             26.05   27.88   -1.82 (VIOLATED)
_21836_/ZN                             10.47   12.28   -1.80 (VIOLATED)
_17534_/ZN                             13.81   15.57   -1.76 (VIOLATED)
_20148_/ZN                             10.47   12.10   -1.63 (VIOLATED)
_22301_/ZN                             10.47   12.06   -1.59 (VIOLATED)
_21844_/ZN                             10.47   11.85   -1.38 (VIOLATED)
_17872_/ZN                             25.33   26.64   -1.31 (VIOLATED)
_19384_/ZN                             26.70   27.94   -1.23 (VIOLATED)
_20150_/ZN                             11.48   12.68   -1.20 (VIOLATED)
_20174_/ZN                             11.48   12.61   -1.13 (VIOLATED)
_24996_/ZN                             26.70   27.68   -0.98 (VIOLATED)
_23367_/ZN                             16.02   16.87   -0.84 (VIOLATED)
_27230_/ZN                             25.33   26.16   -0.83 (VIOLATED)
_22868_/ZN                             10.47   11.17   -0.70 (VIOLATED)
_27336_/ZN                             25.33   25.98   -0.65 (VIOLATED)
_18991_/ZN                             31.74   32.18   -0.45 (VIOLATED)
_17229_/ZN                             16.02   16.30   -0.28 (VIOLATED)


==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
-0.025095079094171524

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
-0.1264

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
-16.427017211914062

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
23.23150062561035

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.7071

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 3

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 68

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 1500

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 1658

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[639]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
   0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
   0.03    0.12 ^ _16515_/Z (BUF_X4)
   0.02    0.14 ^ _16516_/Z (BUF_X16)
   0.03    0.17 ^ _16517_/Z (BUF_X16)
   0.03    0.20 ^ _16518_/Z (BUF_X32)
   0.02    0.22 ^ _16519_/Z (BUF_X16)
   0.03    0.25 ^ _16520_/Z (BUF_X8)
   0.05    0.30 ^ _16566_/Z (BUF_X4)
   0.06    0.36 ^ _18259_/Z (BUF_X2)
   0.09    0.45 ^ _18260_/Z (BUF_X1)
   0.06    0.51 v _18449_/Z (MUX2_X1)
   0.06    0.57 v _18450_/Z (MUX2_X1)
   0.07    0.64 v _18451_/Z (MUX2_X1)
   0.03    0.67 ^ _18452_/ZN (NOR2_X1)
   0.01    0.68 v _18453_/ZN (NOR3_X1)
   0.21    0.89 ^ _18471_/ZN (AOI21_X1)
   0.12    1.00 ^ _20600_/Z (MUX2_X1)
   0.08    1.08 ^ _20998_/Z (BUF_X1)
   0.03    1.11 v _21067_/ZN (NAND2_X1)
   0.13    1.23 ^ _30197_/S (FA_X1)
   0.09    1.33 v _30199_/S (FA_X1)
   0.13    1.45 ^ _30202_/S (FA_X1)
   0.09    1.55 v _30207_/S (FA_X1)
   0.12    1.67 ^ _30211_/S (FA_X1)
   0.09    1.75 v _30212_/S (FA_X1)
   0.02    1.77 ^ _21502_/ZN (INV_X1)
   0.04    1.82 ^ _30538_/S (HA_X1)
   0.04    1.86 ^ _23588_/Z (BUF_X1)
   0.02    1.88 v _23632_/ZN (NAND3_X1)
   0.07    1.96 ^ _23633_/ZN (NOR3_X1)
   0.02    1.98 v _23682_/ZN (NOR2_X1)
   0.06    2.04 ^ _23683_/ZN (AOI21_X2)
   0.07    2.11 ^ _23908_/ZN (AND4_X1)
   0.01    2.13 v _23966_/ZN (NOR2_X1)
   0.09    2.21 ^ _23969_/ZN (AOI221_X2)
   0.05    2.27 ^ _23970_/ZN (XNOR2_X1)
   0.06    2.32 ^ _23971_/Z (MUX2_X1)
   0.03    2.35 v _23972_/ZN (AOI221_X2)
   0.10    2.46 ^ _23981_/ZN (NOR4_X2)
   0.05    2.51 ^ _24666_/Z (BUF_X2)
   0.02    2.53 v _25050_/ZN (OAI21_X1)
   0.00    2.53 v gen_regfile_ff.register_file_i.rf_reg_q[639]$_DFFE_PN0P_/D (DFFR_X1)
           2.53   data arrival time

   2.20    2.20   clock core_clock (rise edge)
   0.00    2.20   clock network delay (ideal)
   0.00    2.20   clock reconvergence pessimism
           2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[639]$_DFFE_PN0P_/CK (DFFR_X1)
  -0.04    2.16   library setup time
           2.16   data required time
---------------------------------------------------------
           2.16   data required time
          -2.53   data arrival time
---------------------------------------------------------
          -0.37   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/CK (DFFR_X1)
   0.07    0.07 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/QN (DFFR_X1)
   0.01    0.08 v _28337_/ZN (OAI22_X1)
   0.00    0.08 v cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/D (DFFR_X1)
           0.08   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/CK (DFFR_X1)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.08   data arrival time
---------------------------------------------------------
           0.08   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
2.5317

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-0.3733

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-14.745033

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.13e-02   1.46e-03   1.56e-04   1.29e-02  16.4%
Combinational          2.99e-02   3.49e-02   4.29e-04   6.52e-02  83.1%
Clock                  1.63e-06   3.75e-04   2.97e-08   3.76e-04   0.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.12e-02   3.67e-02   5.85e-04   7.85e-02 100.0%
                          52.4%      46.8%       0.7%
