$date
	Sun Oct 23 05:28:08 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#428461
b110 !
1"
#428462
b110 &
b110 %
1$
#428463
0"
#428466
b11 &
b11 %
#428470
b1010 &
b1010 %
#428474
b101 &
b101 %
#428478
b10000 &
b10000 %
#428482
b1000 &
b1000 %
#428486
b100 &
b100 %
#428490
b10 &
b10 %
#428494
b1 &
1#
b1 %
#428498
b0 &
b0 %
0#
0$
#1451023
b11 !
1"
#1451026
b11 &
b11 %
1$
#1451027
0"
#1451030
b1010 &
b1010 %
#1451034
b101 &
b101 %
#1451038
b10000 &
b10000 %
#1451042
b1000 &
b1000 %
#1451046
b100 &
b100 %
#1451050
b10 &
b10 %
#1451054
b1 &
1#
b1 %
#1451058
b0 &
b0 %
0#
0$
#2457834
b11010 &
b11010 %
1$
b11010 !
1"
#2457835
0"
#2457838
b1101 &
b1101 %
#2457842
b101000 &
b101000 %
#2457846
b10100 &
b10100 %
#2457850
b1010 &
b1010 %
#2457854
b101 &
b101 %
#2457858
b10000 &
b10000 %
#2457862
b1000 &
b1000 %
#2457866
b100 &
b100 %
#2457870
b10 &
b10 %
#2457874
b1 &
b1 %
1#
#2457878
b0 &
0#
b0 %
0$
#4500012
