<stg><name>evalPos_Pipeline_VITIS_LOOP_12_1</name>


<trans_list>

<trans id="246" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="209" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="210" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="211" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="212" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="213" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="214" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="215" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="216" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="217" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="218" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="219" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="220" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="221" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="222" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="223" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="224" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="225" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="226" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="227" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="228" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="229" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="230" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="231" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="232" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="233" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="234" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="235" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="236" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="237" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="238" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="239" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="240" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="241" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="242" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="243" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %centralityValue = alloca i32 1

]]></Node>
<StgValue><ssdm name="centralityValue"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %board, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:3 %conv16_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv16_i

]]></Node>
<StgValue><ssdm name="conv16_i_read"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:4 %tmp_8 = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %empty

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:5 %store_ln12 = store i7 0, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:6 %store_ln6 = store i32 0, i32 %centralityValue

]]></Node>
<StgValue><ssdm name="store_ln6"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:7 %br_ln0 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.body:0 %i_1 = load i7 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body:1 %icmp_ln12 = icmp_eq  i7 %i_1, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln12"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body:2 %add_ln12 = add i7 %i_1, i7 1

]]></Node>
<StgValue><ssdm name="add_ln12"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body:3 %br_ln12 = br i1 %icmp_ln12, void %for.body.split_ifconv, void %for.end.exitStub

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="7">
<![CDATA[
for.body.split_ifconv:1 %zext_ln12 = zext i7 %i_1

]]></Node>
<StgValue><ssdm name="zext_ln12"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split_ifconv:5 %board_addr = getelementptr i32 %board, i64 0, i64 %zext_ln12

]]></Node>
<StgValue><ssdm name="board_addr"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="6">
<![CDATA[
for.body.split_ifconv:6 %b = load i6 %board_addr

]]></Node>
<StgValue><ssdm name="b"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="6" op_0_bw="7">
<![CDATA[
for.body.split_ifconv:16 %trunc_ln21 = trunc i7 %i_1

]]></Node>
<StgValue><ssdm name="trunc_ln21"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="10" lat="10">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.body.split_ifconv:17 %urem_ln5 = urem i6 %trunc_ln21, i6 6

]]></Node>
<StgValue><ssdm name="urem_ln5"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="13" op_0_bw="6">
<![CDATA[
for.body.split_ifconv:32 %zext_ln7_1 = zext i6 %trunc_ln21

]]></Node>
<StgValue><ssdm name="zext_ln7_1"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.body.split_ifconv:33 %mul_ln7 = mul i13 %zext_ln7_1, i13 86

]]></Node>
<StgValue><ssdm name="mul_ln7"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="4" op_0_bw="4" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.split_ifconv:34 %tmp_9 = partselect i4 @_ssdm_op_PartSelect.i4.i13.i32.i32, i13 %mul_ln7, i32 9, i32 12

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.split_ifconv:70 %store_ln12 = store i7 %add_ln12, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="61" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="6">
<![CDATA[
for.body.split_ifconv:6 %b = load i6 %board_addr

]]></Node>
<StgValue><ssdm name="b"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="32">
<![CDATA[
for.body.split_ifconv:7 %trunc_ln16 = trunc i32 %b

]]></Node>
<StgValue><ssdm name="trunc_ln16"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="31" op_0_bw="1">
<![CDATA[
for.body.split_ifconv:8 %zext_ln16 = zext i1 %trunc_ln16

]]></Node>
<StgValue><ssdm name="zext_ln16"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.body.split_ifconv:9 %xor_ln16 = xor i31 %zext_ln16, i31 %tmp_8

]]></Node>
<StgValue><ssdm name="xor_ln16"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
for.body.split_ifconv:10 %shl_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %xor_ln16, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split_ifconv:11 %sub_ln16 = sub i32 0, i32 %shl_ln

]]></Node>
<StgValue><ssdm name="sub_ln16"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.split_ifconv:13 %tmp_7 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %b, i32 1, i32 5

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
for.body.split_ifconv:14 %temp = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %tmp_7, i1 0

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.body.split_ifconv:15 %icmp_ln20 = icmp_eq  i6 %temp, i6 18

]]></Node>
<StgValue><ssdm name="icmp_ln20"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="9" lat="10">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.body.split_ifconv:17 %urem_ln5 = urem i6 %trunc_ln21, i6 6

]]></Node>
<StgValue><ssdm name="urem_ln5"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="4">
<![CDATA[
for.body.split_ifconv:35 %zext_ln7 = zext i4 %tmp_9

]]></Node>
<StgValue><ssdm name="zext_ln7"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="4" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32">
<![CDATA[
for.body.split_ifconv:36 %conv2_i = sitofp i32 %zext_ln7

]]></Node>
<StgValue><ssdm name="conv2_i"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
<literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split_ifconv:12 %benefitMagnitude = or i32 %sub_ln16, i32 1

]]></Node>
<StgValue><ssdm name="benefitMagnitude"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="8" lat="10">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.body.split_ifconv:17 %urem_ln5 = urem i6 %trunc_ln21, i6 6

]]></Node>
<StgValue><ssdm name="urem_ln5"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="3" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32">
<![CDATA[
for.body.split_ifconv:36 %conv2_i = sitofp i32 %zext_ln7

]]></Node>
<StgValue><ssdm name="conv2_i"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="4" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
<literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32">
<![CDATA[
for.body.split_ifconv:65 %conv15_i = sitofp i32 %benefitMagnitude

]]></Node>
<StgValue><ssdm name="conv15_i"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="77" st_id="4" stage="7" lat="10">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.body.split_ifconv:17 %urem_ln5 = urem i6 %trunc_ln21, i6 6

]]></Node>
<StgValue><ssdm name="urem_ln5"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="2" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32">
<![CDATA[
for.body.split_ifconv:36 %conv2_i = sitofp i32 %zext_ln7

]]></Node>
<StgValue><ssdm name="conv2_i"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="3" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
<literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32">
<![CDATA[
for.body.split_ifconv:65 %conv15_i = sitofp i32 %benefitMagnitude

]]></Node>
<StgValue><ssdm name="conv15_i"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="80" st_id="5" stage="6" lat="10">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.body.split_ifconv:17 %urem_ln5 = urem i6 %trunc_ln21, i6 6

]]></Node>
<StgValue><ssdm name="urem_ln5"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32">
<![CDATA[
for.body.split_ifconv:36 %conv2_i = sitofp i32 %zext_ln7

]]></Node>
<StgValue><ssdm name="conv2_i"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="2" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
<literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32">
<![CDATA[
for.body.split_ifconv:65 %conv15_i = sitofp i32 %benefitMagnitude

]]></Node>
<StgValue><ssdm name="conv15_i"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="83" st_id="6" stage="5" lat="10">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.body.split_ifconv:17 %urem_ln5 = urem i6 %trunc_ln21, i6 6

]]></Node>
<StgValue><ssdm name="urem_ln5"/></StgValue>
</operation>

<operation id="84" st_id="6" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
<literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split_ifconv:37 %b_1 = fsub i32 2.5, i32 %conv2_i

]]></Node>
<StgValue><ssdm name="b_1"/></StgValue>
</operation>

<operation id="85" st_id="6" stage="1" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
<literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32">
<![CDATA[
for.body.split_ifconv:65 %conv15_i = sitofp i32 %benefitMagnitude

]]></Node>
<StgValue><ssdm name="conv15_i"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="86" st_id="7" stage="4" lat="10">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.body.split_ifconv:17 %urem_ln5 = urem i6 %trunc_ln21, i6 6

]]></Node>
<StgValue><ssdm name="urem_ln5"/></StgValue>
</operation>

<operation id="87" st_id="7" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split_ifconv:37 %b_1 = fsub i32 2.5, i32 %conv2_i

]]></Node>
<StgValue><ssdm name="b_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="88" st_id="8" stage="3" lat="10">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.body.split_ifconv:17 %urem_ln5 = urem i6 %trunc_ln21, i6 6

]]></Node>
<StgValue><ssdm name="urem_ln5"/></StgValue>
</operation>

<operation id="89" st_id="8" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split_ifconv:37 %b_1 = fsub i32 2.5, i32 %conv2_i

]]></Node>
<StgValue><ssdm name="b_1"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="90" st_id="9" stage="2" lat="10">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.body.split_ifconv:17 %urem_ln5 = urem i6 %trunc_ln21, i6 6

]]></Node>
<StgValue><ssdm name="urem_ln5"/></StgValue>
</operation>

<operation id="91" st_id="9" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split_ifconv:37 %b_1 = fsub i32 2.5, i32 %conv2_i

]]></Node>
<StgValue><ssdm name="b_1"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="92" st_id="10" stage="1" lat="10">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.body.split_ifconv:17 %urem_ln5 = urem i6 %trunc_ln21, i6 6

]]></Node>
<StgValue><ssdm name="urem_ln5"/></StgValue>
</operation>

<operation id="93" st_id="10" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split_ifconv:37 %b_1 = fsub i32 2.5, i32 %conv2_i

]]></Node>
<StgValue><ssdm name="b_1"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="94" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="6">
<![CDATA[
for.body.split_ifconv:18 %zext_ln5 = zext i6 %urem_ln5

]]></Node>
<StgValue><ssdm name="zext_ln5"/></StgValue>
</operation>

<operation id="95" st_id="11" stage="4" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32">
<![CDATA[
for.body.split_ifconv:19 %conv_i = sitofp i32 %zext_ln5

]]></Node>
<StgValue><ssdm name="conv_i"/></StgValue>
</operation>

<operation id="96" st_id="11" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split_ifconv:44 %tmp_3 = fcmp_ogt  i32 %b_1, i32 0

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="97" st_id="12" stage="3" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32">
<![CDATA[
for.body.split_ifconv:19 %conv_i = sitofp i32 %zext_ln5

]]></Node>
<StgValue><ssdm name="conv_i"/></StgValue>
</operation>

<operation id="98" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32">
<![CDATA[
for.body.split_ifconv:38 %bitcast_ln8 = bitcast i32 %b_1

]]></Node>
<StgValue><ssdm name="bitcast_ln8"/></StgValue>
</operation>

<operation id="99" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.split_ifconv:39 %tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln8, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="100" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="23" op_0_bw="32">
<![CDATA[
for.body.split_ifconv:40 %trunc_ln8 = trunc i32 %bitcast_ln8

]]></Node>
<StgValue><ssdm name="trunc_ln8"/></StgValue>
</operation>

<operation id="101" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.split_ifconv:41 %icmp_ln8 = icmp_ne  i8 %tmp_2, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln8"/></StgValue>
</operation>

<operation id="102" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.body.split_ifconv:42 %icmp_ln8_1 = icmp_eq  i23 %trunc_ln8, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln8_1"/></StgValue>
</operation>

<operation id="103" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.split_ifconv:43 %or_ln8 = or i1 %icmp_ln8_1, i1 %icmp_ln8

]]></Node>
<StgValue><ssdm name="or_ln8"/></StgValue>
</operation>

<operation id="104" st_id="12" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split_ifconv:44 %tmp_3 = fcmp_ogt  i32 %b_1, i32 0

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="105" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.split_ifconv:45 %and_ln8 = and i1 %or_ln8, i1 %tmp_3

]]></Node>
<StgValue><ssdm name="and_ln8"/></StgValue>
</operation>

<operation id="106" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split_ifconv:46 %xor_ln8 = xor i32 %bitcast_ln8, i32 2147483648

]]></Node>
<StgValue><ssdm name="xor_ln8"/></StgValue>
</operation>

<operation id="107" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32">
<![CDATA[
for.body.split_ifconv:47 %bitcast_ln8_1 = bitcast i32 %xor_ln8

]]></Node>
<StgValue><ssdm name="bitcast_ln8_1"/></StgValue>
</operation>

<operation id="108" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body.split_ifconv:48 %b_2 = select i1 %and_ln8, i32 %b_1, i32 %bitcast_ln8_1

]]></Node>
<StgValue><ssdm name="b_2"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="109" st_id="13" stage="2" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32">
<![CDATA[
for.body.split_ifconv:19 %conv_i = sitofp i32 %zext_ln5

]]></Node>
<StgValue><ssdm name="conv_i"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="110" st_id="14" stage="1" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32">
<![CDATA[
for.body.split_ifconv:19 %conv_i = sitofp i32 %zext_ln5

]]></Node>
<StgValue><ssdm name="conv_i"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="111" st_id="15" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split_ifconv:20 %a = fsub i32 2.5, i32 %conv_i

]]></Node>
<StgValue><ssdm name="a"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="112" st_id="16" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split_ifconv:20 %a = fsub i32 2.5, i32 %conv_i

]]></Node>
<StgValue><ssdm name="a"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="113" st_id="17" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split_ifconv:20 %a = fsub i32 2.5, i32 %conv_i

]]></Node>
<StgValue><ssdm name="a"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="114" st_id="18" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split_ifconv:20 %a = fsub i32 2.5, i32 %conv_i

]]></Node>
<StgValue><ssdm name="a"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="115" st_id="19" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split_ifconv:20 %a = fsub i32 2.5, i32 %conv_i

]]></Node>
<StgValue><ssdm name="a"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="116" st_id="20" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split_ifconv:27 %tmp_1 = fcmp_ogt  i32 %a, i32 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="117" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32">
<![CDATA[
for.body.split_ifconv:21 %bitcast_ln6 = bitcast i32 %a

]]></Node>
<StgValue><ssdm name="bitcast_ln6"/></StgValue>
</operation>

<operation id="118" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.split_ifconv:22 %tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln6, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="119" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="23" op_0_bw="32">
<![CDATA[
for.body.split_ifconv:23 %trunc_ln6 = trunc i32 %bitcast_ln6

]]></Node>
<StgValue><ssdm name="trunc_ln6"/></StgValue>
</operation>

<operation id="120" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.split_ifconv:24 %icmp_ln6 = icmp_ne  i8 %tmp, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln6"/></StgValue>
</operation>

<operation id="121" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.body.split_ifconv:25 %icmp_ln6_1 = icmp_eq  i23 %trunc_ln6, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln6_1"/></StgValue>
</operation>

<operation id="122" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.split_ifconv:26 %or_ln6 = or i1 %icmp_ln6_1, i1 %icmp_ln6

]]></Node>
<StgValue><ssdm name="or_ln6"/></StgValue>
</operation>

<operation id="123" st_id="21" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split_ifconv:27 %tmp_1 = fcmp_ogt  i32 %a, i32 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="124" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.split_ifconv:28 %and_ln6 = and i1 %or_ln6, i1 %tmp_1

]]></Node>
<StgValue><ssdm name="and_ln6"/></StgValue>
</operation>

<operation id="125" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split_ifconv:29 %xor_ln6 = xor i32 %bitcast_ln6, i32 2147483648

]]></Node>
<StgValue><ssdm name="xor_ln6"/></StgValue>
</operation>

<operation id="126" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32">
<![CDATA[
for.body.split_ifconv:30 %bitcast_ln6_1 = bitcast i32 %xor_ln6

]]></Node>
<StgValue><ssdm name="bitcast_ln6_1"/></StgValue>
</operation>

<operation id="127" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body.split_ifconv:31 %a_1 = select i1 %and_ln6, i32 %a, i32 %bitcast_ln6_1

]]></Node>
<StgValue><ssdm name="a_1"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="128" st_id="22" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split_ifconv:62 %tmp_6 = fcmp_ogt  i32 %a_1, i32 %b_2

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="129" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32">
<![CDATA[
for.body.split_ifconv:49 %bitcast_ln9 = bitcast i32 %a_1

]]></Node>
<StgValue><ssdm name="bitcast_ln9"/></StgValue>
</operation>

<operation id="130" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.split_ifconv:50 %tmp_4 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln9, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="131" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="23" op_0_bw="32">
<![CDATA[
for.body.split_ifconv:51 %trunc_ln9 = trunc i32 %bitcast_ln9

]]></Node>
<StgValue><ssdm name="trunc_ln9"/></StgValue>
</operation>

<operation id="132" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32">
<![CDATA[
for.body.split_ifconv:52 %bitcast_ln9_1 = bitcast i32 %b_2

]]></Node>
<StgValue><ssdm name="bitcast_ln9_1"/></StgValue>
</operation>

<operation id="133" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.split_ifconv:53 %tmp_5 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln9_1, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="134" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="23" op_0_bw="32">
<![CDATA[
for.body.split_ifconv:54 %trunc_ln9_1 = trunc i32 %bitcast_ln9_1

]]></Node>
<StgValue><ssdm name="trunc_ln9_1"/></StgValue>
</operation>

<operation id="135" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.split_ifconv:55 %icmp_ln9 = icmp_ne  i8 %tmp_4, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln9"/></StgValue>
</operation>

<operation id="136" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.body.split_ifconv:56 %icmp_ln9_1 = icmp_eq  i23 %trunc_ln9, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln9_1"/></StgValue>
</operation>

<operation id="137" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.split_ifconv:57 %or_ln9 = or i1 %icmp_ln9_1, i1 %icmp_ln9

]]></Node>
<StgValue><ssdm name="or_ln9"/></StgValue>
</operation>

<operation id="138" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.split_ifconv:58 %icmp_ln9_2 = icmp_ne  i8 %tmp_5, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln9_2"/></StgValue>
</operation>

<operation id="139" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.body.split_ifconv:59 %icmp_ln9_3 = icmp_eq  i23 %trunc_ln9_1, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln9_3"/></StgValue>
</operation>

<operation id="140" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.split_ifconv:60 %or_ln9_1 = or i1 %icmp_ln9_3, i1 %icmp_ln9_2

]]></Node>
<StgValue><ssdm name="or_ln9_1"/></StgValue>
</operation>

<operation id="141" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.split_ifconv:61 %and_ln9 = and i1 %or_ln9, i1 %or_ln9_1

]]></Node>
<StgValue><ssdm name="and_ln9"/></StgValue>
</operation>

<operation id="142" st_id="23" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split_ifconv:62 %tmp_6 = fcmp_ogt  i32 %a_1, i32 %b_2

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="143" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.split_ifconv:63 %and_ln9_1 = and i1 %and_ln9, i1 %tmp_6

]]></Node>
<StgValue><ssdm name="and_ln9_1"/></StgValue>
</operation>

<operation id="144" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body.split_ifconv:64 %c = select i1 %and_ln9_1, i32 %a_1, i32 %b_2

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="145" st_id="24" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split_ifconv:66 %mul_i = fmul i32 %conv15_i, i32 %c

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="146" st_id="25" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split_ifconv:66 %mul_i = fmul i32 %conv15_i, i32 %c

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="147" st_id="26" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split_ifconv:66 %mul_i = fmul i32 %conv15_i, i32 %c

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="148" st_id="27" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split_ifconv:66 %mul_i = fmul i32 %conv15_i, i32 %c

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="149" st_id="28" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split_ifconv:67 %temp_2 = fmul i32 %mul_i, i32 %conv16_i_read

]]></Node>
<StgValue><ssdm name="temp_2"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="150" st_id="29" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split_ifconv:67 %temp_2 = fmul i32 %mul_i, i32 %conv16_i_read

]]></Node>
<StgValue><ssdm name="temp_2"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="151" st_id="30" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split_ifconv:67 %temp_2 = fmul i32 %mul_i, i32 %conv16_i_read

]]></Node>
<StgValue><ssdm name="temp_2"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="152" st_id="31" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split_ifconv:67 %temp_2 = fmul i32 %mul_i, i32 %conv16_i_read

]]></Node>
<StgValue><ssdm name="temp_2"/></StgValue>
</operation>

<operation id="165" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.end.exitStub:0 %centralityValue_load = load i32 %centralityValue

]]></Node>
<StgValue><ssdm name="centralityValue_load"/></StgValue>
</operation>

<operation id="166" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %centralityValue_out, i32 %centralityValue_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="167" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0">
<![CDATA[
for.end.exitStub:2 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="153" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body.split_ifconv:0 %centralityValue_load_1 = load i32 %centralityValue

]]></Node>
<StgValue><ssdm name="centralityValue_load_1"/></StgValue>
</operation>

<operation id="154" st_id="32" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split_ifconv:68 %centralityValue_1 = fsub i32 %centralityValue_load_1, i32 %temp_2

]]></Node>
<StgValue><ssdm name="centralityValue_1"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="155" st_id="33" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split_ifconv:68 %centralityValue_1 = fsub i32 %centralityValue_load_1, i32 %temp_2

]]></Node>
<StgValue><ssdm name="centralityValue_1"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="156" st_id="34" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split_ifconv:68 %centralityValue_1 = fsub i32 %centralityValue_load_1, i32 %temp_2

]]></Node>
<StgValue><ssdm name="centralityValue_1"/></StgValue>
</operation>
</state>

<state id="35" st_id="36">

<operation id="157" st_id="35" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split_ifconv:68 %centralityValue_1 = fsub i32 %centralityValue_load_1, i32 %temp_2

]]></Node>
<StgValue><ssdm name="centralityValue_1"/></StgValue>
</operation>
</state>

<state id="36" st_id="37">

<operation id="158" st_id="36" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split_ifconv:68 %centralityValue_1 = fsub i32 %centralityValue_load_1, i32 %temp_2

]]></Node>
<StgValue><ssdm name="centralityValue_1"/></StgValue>
</operation>
</state>

<state id="37" st_id="38">

<operation id="159" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body.split_ifconv:2 %specpipeline_ln6 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln6"/></StgValue>
</operation>

<operation id="160" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body.split_ifconv:3 %speclooptripcount_ln6 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln6"/></StgValue>
</operation>

<operation id="161" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.split_ifconv:4 %specloopname_ln12 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln12"/></StgValue>
</operation>

<operation id="162" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body.split_ifconv:69 %centralityValue_2 = select i1 %icmp_ln20, i32 %centralityValue_1, i32 %centralityValue_load_1

]]></Node>
<StgValue><ssdm name="centralityValue_2"/></StgValue>
</operation>

<operation id="163" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.split_ifconv:71 %store_ln6 = store i32 %centralityValue_2, i32 %centralityValue

]]></Node>
<StgValue><ssdm name="store_ln6"/></StgValue>
</operation>

<operation id="164" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0">
<![CDATA[
for.body.split_ifconv:72 %br_ln12 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
