{:input (genetic.crossover/dumb-crossover 1295243521 (genetic.mutation/change-constant-value 13849657 (genetic.representation/genetic-representation "examples/57268.BAF2B86D.blif")) (genetic.representation/genetic-representation "examples/57913.FED53366.blif")), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire:missing_edge , wire3_19, wire4_25, wire5_25, wire6_23);\n  wire \\:missing_edge ;\n  wire wire1;\n  wire wire10_20;\n  wire \\wire10_25_:missing ;\n  wire wire11_22;\n  wire wire11_25;\n  wire \\wire13_:missing ;\n  wire wire15_23;\n  wire \\wire15_:missing_16_19 ;\n  wire wire16_17;\n  wire wire20;\n  wire wire24;\n  input wire3_19;\n  wire wire3_19;\n  output wire4_25;\n  wire wire4_25;\n  output wire5_25;\n  wire wire5_25;\n  output wire6_23;\n  wire wire6_23;\n  wire \\wire7_21_:missing_25 ;\n  wire wire9;\n  wire \\wire9_12_:missing ;\n  wire \\wire9_12_:missing_14 ;\n  wire wire9_13;\n  wire wire9_14;\n  wire wire9_18;\n  wire \\wire9_:missing_14 ;\n  wire \\wire9_:missing_24 ;\n  wire \\wire:missing_17_22 ;\n  wire \\wire:missing_17_26 ;\n  wire \\wire:missing_25 ;\n  input \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\wire:missing_edge  = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire:missing_17_26  = 4'h8 >> { \\wire:missing_17_22 , wire16_17 };\n  assign wire9 = 2'h1 >> wire9_14;\n  assign wire10_20 = 2'h1 >> \\wire10_25_:missing ;\n  assign wire11_22 = 2'h1 >> wire11_25;\n  assign \\wire:missing_edge  = 4'h6 >> { \\wire9_12_:missing_14 , \\wire9_12_:missing  };\n  assign \\wire13_:missing  = 4'h8 >> { \\wire:missing_edge , wire9_13 };\n  assign wire9_14 = 4'h8 >> { \\wire9_:missing_14 , \\wire9_12_:missing_14  };\n  assign wire15_23 = 4'h6 >> { \\wire15_:missing_16_19 , \\wire:missing_edge  };\n  assign wire16_17 = 4'h8 >> { \\wire15_:missing_16_19 , \\wire:missing_edge  };\n  assign wire1 = 1'h0;\n  assign \\wire:missing_edge  = 1'h0;\n  assign \\wire7_21_:missing_25  = 1'h1;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire:missing_edge  = \\wire:missing_17_26 ;\n  assign \\wire:missing_25  = \\wire7_21_:missing_25 ;\n  assign wire24 = \\wire9_:missing_24 ;\n  assign wire6_23 = wire15_23;\n  assign \\wire:missing_17_22  = wire11_22;\n  assign \\wire:missing_edge  = \\wire7_21_:missing_25 ;\n  assign wire20 = wire10_20;\n  assign \\wire15_:missing_16_19  = wire3_19;\n  assign \\wire:missing_edge  = wire9_18;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount731121EF/2DF08E58.v:3.1-61.10\" *)\nmodule postsynth(\\wire:missing_edge , wire3_19, wire4_25, wire5_25, wire6_23);\n  (* src = \"/tmp/fuzzmount731121EF/2DF08E58.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount731121EF/2DF08E58.v:5.8-5.13\" *)\n  wire wire1;\n  (* src = \"/tmp/fuzzmount731121EF/2DF08E58.v:11.8-11.17\" *)\n  wire wire15_23;\n  (* src = \"/tmp/fuzzmount731121EF/2DF08E58.v:12.8-12.30\" *)\n  wire \\wire15_:missing_16_19 ;\n  (* src = \"/tmp/fuzzmount731121EF/2DF08E58.v:16.9-16.17\" *)\n  input wire3_19;\n  wire wire3_19;\n  (* src = \"/tmp/fuzzmount731121EF/2DF08E58.v:18.10-18.18\" *)\n  output wire4_25;\n  wire wire4_25;\n  (* src = \"/tmp/fuzzmount731121EF/2DF08E58.v:20.10-20.18\" *)\n  output wire5_25;\n  wire wire5_25;\n  (* src = \"/tmp/fuzzmount731121EF/2DF08E58.v:22.10-22.18\" *)\n  output wire6_23;\n  wire wire6_23;\n  (* src = \"/tmp/fuzzmount731121EF/2DF08E58.v:24.8-24.29\" *)\n  wire \\wire7_21_:missing_25 ;\n  (* src = \"/tmp/fuzzmount731121EF/2DF08E58.v:30.8-30.16\" *)\n  wire wire9_18;\n  (* src = \"/tmp/fuzzmount731121EF/2DF08E58.v:34.8-34.27\" *)\n  wire \\wire:missing_17_26 ;\n  (* src = \"/tmp/fuzzmount731121EF/2DF08E58.v:35.8-35.24\" *)\n  wire \\wire:missing_25 ;\n  (* src = \"/tmp/fuzzmount731121EF/2DF08E58.v:36.9-36.27\" *)\n  input \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire1 = 1'h0;\n  assign wire15_23 = wire3_19;\n  assign \\wire15_:missing_16_19  = wire3_19;\n  assign wire4_25 = 1'hx;\n  assign wire5_25 = 1'hx;\n  assign wire6_23 = wire3_19;\n  assign \\wire7_21_:missing_25  = 1'h1;\n  assign wire9_18 = 1'h0;\n  assign \\wire:missing_17_26  = 1'h0;\n  assign \\wire:missing_25  = 1'h1;\n  assign \\wire:missing_edge  = 1'h0;\nendmodule\n", :proof {:exit 2, :out "SBY 15:40:18 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyriswzwf] Copy '/tmp/fuzzmount731121EF/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyriswzwf/src/top.v'.\nSBY 15:40:18 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyriswzwf] Copy '/tmp/fuzzmount731121EF/2DF08E58.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyriswzwf/src/2DF08E58.v'.\nSBY 15:40:18 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyriswzwf] Copy '/tmp/fuzzmount731121EF/2DF08E58.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyriswzwf/src/2DF08E58.post.v'.\nSBY 15:40:18 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyriswzwf] engine_0: abc pdr\nSBY 15:40:18 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyriswzwf] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyriswzwf/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY 15:40:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyriswzwf] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount731121EF/2DF08E58.v:43$28_Y [0] between cell $shr$/tmp/fuzzmount731121EF/2DF08E58.v:43$28.Y and constant 1'0 in presynth: Resolved using constant.\nSBY 15:40:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyriswzwf] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount731121EF/2DF08E58.v:39$24_Y [0] between cell $shr$/tmp/fuzzmount731121EF/2DF08E58.v:39$24.Y and constant 1'0 in presynth: Resolved using constant.\nSBY 15:40:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyriswzwf] base: Warning: Wire presynth.\\wire5_25 is used but has no driver.\nSBY 15:40:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyriswzwf] base: Warning: Wire presynth.\\wire4_25 is used but has no driver.\nSBY 15:40:21 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyriswzwf] base: finished (returncode=0)\nSBY 15:40:21 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyriswzwf] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyriswzwf/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY 15:40:22 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyriswzwf] aig: Warning: Wire presynth.\\wire5_25 is used but has no driver.\nSBY 15:40:22 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyriswzwf] aig: Warning: Wire presynth.\\wire4_25 is used but has no driver.\nSBY 15:40:23 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyriswzwf] aig: finished (returncode=0)\nSBY 15:40:23 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyriswzwf] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyriswzwf; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY 15:40:23 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyriswzwf] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY 15:40:23 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyriswzwf] engine_0: Warning: The network has no constraints.\nSBY 15:40:23 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyriswzwf] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY 15:40:23 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyriswzwf] engine_0: finished (returncode=0)\nSBY 15:40:23 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyriswzwf] engine_0: Status returned by engine: FAIL\nSBY 15:40:23 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyriswzwf] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:04 (4)\nSBY 15:40:23 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyriswzwf] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY 15:40:23 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyriswzwf] summary: engine_0 (abc pdr) returned FAIL\nSBY 15:40:23 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyriswzwf] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyriswzwf'.\nSBY 15:40:23 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyriswzwf] DONE (FAIL, rc=2)\n", :err ""}}}