Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Mar  3 23:57:17 2025
| Host         : DESKTOP-BINRERU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file parser_wrapper_timing_summary_routed.rpt -pb parser_wrapper_timing_summary_routed.pb -rpx parser_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : parser_wrapper
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -11.763    -2960.327                   1297                17324        0.067        0.000                      0                17308        3.000        0.000                       0                  4055  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                                                       ------------       ----------      --------------
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}     33.000          30.303          
sys_clock                                                                                   {0.000 5.000}      10.000          100.000         
  clk_out1_parser_clk_wiz_0_0                                                               {0.000 5.000}      10.000          100.000         
  clkfbout_parser_clk_wiz_0_0                                                               {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       26.425        0.000                      0                  928        0.086        0.000                      0                  928       15.250        0.000                       0                   483  
sys_clock                                                                                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_parser_clk_wiz_0_0                                                                   -11.763    -2960.327                   1297                16189        0.067        0.000                      0                16189        3.750        0.000                       0                  3568  
  clkfbout_parser_clk_wiz_0_0                                                                                                                                                                                                                 7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_parser_clk_wiz_0_0                                                                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK        8.116        0.000                      0                    8                                                                        
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_out1_parser_clk_wiz_0_0                                                                      31.689        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_out1_parser_clk_wiz_0_0                                                                 clk_out1_parser_clk_wiz_0_0                                                                       7.101        0.000                      0                   91        0.367        0.000                      0                   91  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       28.039        0.000                      0                  100        0.328        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       26.425ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.425ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.530ns  (logic 1.640ns (25.116%)  route 4.890ns (74.884%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.342ns = ( 37.342 - 33.000 ) 
    Source Clock Delay      (SCD):    4.882ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.133     3.133    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.229 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.653     4.882    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y126        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y126        FDRE (Prop_fdre_C_Q)         0.419     5.301 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          2.096     7.397    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X48Y126        LUT4 (Prop_lut4_I3_O)        0.299     7.696 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_7/O
                         net (fo=2, routed)           0.939     8.635    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[25]
    SLICE_X47Y125        LUT6 (Prop_lut6_I4_O)        0.124     8.759 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     8.759    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X47Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.309 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.975    10.284    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X51Y126        LUT5 (Prop_lut5_I1_O)        0.124    10.408 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.880    11.288    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X54Y126        LUT3 (Prop_lut3_I1_O)        0.124    11.412 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000    11.412    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X54Y126        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.717    35.717    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.808 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.534    37.342    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X54Y126        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.501    37.843    
                         clock uncertainty           -0.035    37.808    
    SLICE_X54Y126        FDRE (Setup_fdre_C_D)        0.029    37.837    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         37.837    
                         arrival time                         -11.412    
  -------------------------------------------------------------------
                         slack                                 26.425    

Slack (MET) :             26.434ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.523ns  (logic 1.640ns (25.144%)  route 4.883ns (74.856%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.342ns = ( 37.342 - 33.000 ) 
    Source Clock Delay      (SCD):    4.882ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.133     3.133    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.229 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.653     4.882    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y126        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y126        FDRE (Prop_fdre_C_Q)         0.419     5.301 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          2.096     7.397    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X48Y126        LUT4 (Prop_lut4_I3_O)        0.299     7.696 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_7/O
                         net (fo=2, routed)           0.939     8.635    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[25]
    SLICE_X47Y125        LUT6 (Prop_lut6_I4_O)        0.124     8.759 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     8.759    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X47Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.309 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.975    10.284    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X51Y126        LUT5 (Prop_lut5_I1_O)        0.124    10.408 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.873    11.281    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X54Y126        LUT3 (Prop_lut3_I1_O)        0.124    11.405 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000    11.405    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X54Y126        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.717    35.717    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.808 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.534    37.342    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X54Y126        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.501    37.843    
                         clock uncertainty           -0.035    37.808    
    SLICE_X54Y126        FDRE (Setup_fdre_C_D)        0.031    37.839    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         37.839    
                         arrival time                         -11.405    
  -------------------------------------------------------------------
                         slack                                 26.434    

Slack (MET) :             26.505ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.452ns  (logic 1.640ns (25.420%)  route 4.812ns (74.580%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.344ns = ( 37.344 - 33.000 ) 
    Source Clock Delay      (SCD):    4.882ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.133     3.133    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.229 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.653     4.882    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y126        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y126        FDRE (Prop_fdre_C_Q)         0.419     5.301 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          2.096     7.397    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X48Y126        LUT4 (Prop_lut4_I3_O)        0.299     7.696 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_7/O
                         net (fo=2, routed)           0.939     8.635    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[25]
    SLICE_X47Y125        LUT6 (Prop_lut6_I4_O)        0.124     8.759 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     8.759    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X47Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.309 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.970    10.279    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X51Y126        LUT6 (Prop_lut6_I0_O)        0.124    10.403 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2/O
                         net (fo=1, routed)           0.807    11.210    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2_n_0
    SLICE_X49Y126        LUT6 (Prop_lut6_I0_O)        0.124    11.334 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000    11.334    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X49Y126        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.717    35.717    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.808 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.536    37.344    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X49Y126        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.501    37.845    
                         clock uncertainty           -0.035    37.810    
    SLICE_X49Y126        FDRE (Setup_fdre_C_D)        0.029    37.839    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         37.839    
                         arrival time                         -11.334    
  -------------------------------------------------------------------
                         slack                                 26.505    

Slack (MET) :             26.573ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.629ns  (logic 0.992ns (17.622%)  route 4.637ns (82.378%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.346ns = ( 37.346 - 33.000 ) 
    Source Clock Delay      (SCD):    4.883ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.133     3.133    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.229 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.654     4.883    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X49Y126        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y126        FDRE (Prop_fdre_C_Q)         0.419     5.302 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          2.069     7.371    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X53Y123        LUT5 (Prop_lut5_I1_O)        0.299     7.670 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.184     8.854    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X64Y121        LUT4 (Prop_lut4_I1_O)        0.124     8.978 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.656     9.635    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X63Y121        LUT5 (Prop_lut5_I4_O)        0.150     9.785 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.728    10.513    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X60Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.717    35.717    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.808 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.538    37.346    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X60Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.501    37.847    
                         clock uncertainty           -0.035    37.812    
    SLICE_X60Y119        FDRE (Setup_fdre_C_R)       -0.726    37.086    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         37.086    
                         arrival time                         -10.513    
  -------------------------------------------------------------------
                         slack                                 26.573    

Slack (MET) :             26.573ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.629ns  (logic 0.992ns (17.622%)  route 4.637ns (82.378%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.346ns = ( 37.346 - 33.000 ) 
    Source Clock Delay      (SCD):    4.883ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.133     3.133    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.229 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.654     4.883    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X49Y126        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y126        FDRE (Prop_fdre_C_Q)         0.419     5.302 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          2.069     7.371    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X53Y123        LUT5 (Prop_lut5_I1_O)        0.299     7.670 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.184     8.854    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X64Y121        LUT4 (Prop_lut4_I1_O)        0.124     8.978 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.656     9.635    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X63Y121        LUT5 (Prop_lut5_I4_O)        0.150     9.785 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.728    10.513    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X60Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.717    35.717    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.808 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.538    37.346    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X60Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.501    37.847    
                         clock uncertainty           -0.035    37.812    
    SLICE_X60Y119        FDRE (Setup_fdre_C_R)       -0.726    37.086    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         37.086    
                         arrival time                         -10.513    
  -------------------------------------------------------------------
                         slack                                 26.573    

Slack (MET) :             26.573ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.629ns  (logic 0.992ns (17.622%)  route 4.637ns (82.378%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.346ns = ( 37.346 - 33.000 ) 
    Source Clock Delay      (SCD):    4.883ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.133     3.133    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.229 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.654     4.883    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X49Y126        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y126        FDRE (Prop_fdre_C_Q)         0.419     5.302 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          2.069     7.371    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X53Y123        LUT5 (Prop_lut5_I1_O)        0.299     7.670 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.184     8.854    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X64Y121        LUT4 (Prop_lut4_I1_O)        0.124     8.978 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.656     9.635    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X63Y121        LUT5 (Prop_lut5_I4_O)        0.150     9.785 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.728    10.513    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X60Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.717    35.717    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.808 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.538    37.346    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X60Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              0.501    37.847    
                         clock uncertainty           -0.035    37.812    
    SLICE_X60Y119        FDRE (Setup_fdre_C_R)       -0.726    37.086    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         37.086    
                         arrival time                         -10.513    
  -------------------------------------------------------------------
                         slack                                 26.573    

Slack (MET) :             26.573ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.629ns  (logic 0.992ns (17.622%)  route 4.637ns (82.378%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.346ns = ( 37.346 - 33.000 ) 
    Source Clock Delay      (SCD):    4.883ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.133     3.133    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.229 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.654     4.883    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X49Y126        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y126        FDRE (Prop_fdre_C_Q)         0.419     5.302 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          2.069     7.371    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X53Y123        LUT5 (Prop_lut5_I1_O)        0.299     7.670 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.184     8.854    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X64Y121        LUT4 (Prop_lut4_I1_O)        0.124     8.978 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.656     9.635    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X63Y121        LUT5 (Prop_lut5_I4_O)        0.150     9.785 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.728    10.513    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X60Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.717    35.717    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.808 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.538    37.346    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X60Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
                         clock pessimism              0.501    37.847    
                         clock uncertainty           -0.035    37.812    
    SLICE_X60Y119        FDRE (Setup_fdre_C_R)       -0.726    37.086    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         37.086    
                         arrival time                         -10.513    
  -------------------------------------------------------------------
                         slack                                 26.573    

Slack (MET) :             26.573ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.629ns  (logic 0.992ns (17.622%)  route 4.637ns (82.378%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.346ns = ( 37.346 - 33.000 ) 
    Source Clock Delay      (SCD):    4.883ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.133     3.133    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.229 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.654     4.883    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X49Y126        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y126        FDRE (Prop_fdre_C_Q)         0.419     5.302 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          2.069     7.371    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X53Y123        LUT5 (Prop_lut5_I1_O)        0.299     7.670 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.184     8.854    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X64Y121        LUT4 (Prop_lut4_I1_O)        0.124     8.978 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.656     9.635    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X63Y121        LUT5 (Prop_lut5_I4_O)        0.150     9.785 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.728    10.513    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X60Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.717    35.717    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.808 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.538    37.346    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X60Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
                         clock pessimism              0.501    37.847    
                         clock uncertainty           -0.035    37.812    
    SLICE_X60Y119        FDRE (Setup_fdre_C_R)       -0.726    37.086    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         37.086    
                         arrival time                         -10.513    
  -------------------------------------------------------------------
                         slack                                 26.573    

Slack (MET) :             26.573ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.629ns  (logic 0.992ns (17.622%)  route 4.637ns (82.378%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.346ns = ( 37.346 - 33.000 ) 
    Source Clock Delay      (SCD):    4.883ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.133     3.133    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.229 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.654     4.883    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X49Y126        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y126        FDRE (Prop_fdre_C_Q)         0.419     5.302 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          2.069     7.371    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X53Y123        LUT5 (Prop_lut5_I1_O)        0.299     7.670 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.184     8.854    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X64Y121        LUT4 (Prop_lut4_I1_O)        0.124     8.978 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.656     9.635    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X63Y121        LUT5 (Prop_lut5_I4_O)        0.150     9.785 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.728    10.513    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X60Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.717    35.717    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.808 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.538    37.346    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X60Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C
                         clock pessimism              0.501    37.847    
                         clock uncertainty           -0.035    37.812    
    SLICE_X60Y119        FDRE (Setup_fdre_C_R)       -0.726    37.086    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         37.086    
                         arrival time                         -10.513    
  -------------------------------------------------------------------
                         slack                                 26.573    

Slack (MET) :             26.599ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.357ns  (logic 1.640ns (25.797%)  route 4.717ns (74.203%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.342ns = ( 37.342 - 33.000 ) 
    Source Clock Delay      (SCD):    4.882ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.133     3.133    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.229 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.653     4.882    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y126        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y126        FDRE (Prop_fdre_C_Q)         0.419     5.301 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          2.096     7.397    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X48Y126        LUT4 (Prop_lut4_I3_O)        0.299     7.696 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_7/O
                         net (fo=2, routed)           0.939     8.635    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[25]
    SLICE_X47Y125        LUT6 (Prop_lut6_I4_O)        0.124     8.759 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     8.759    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X47Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.309 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.975    10.284    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X51Y126        LUT5 (Prop_lut5_I1_O)        0.124    10.408 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.708    11.116    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X54Y126        LUT3 (Prop_lut3_I1_O)        0.124    11.240 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000    11.240    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X54Y126        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.717    35.717    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.808 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.534    37.342    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X54Y126        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.501    37.843    
                         clock uncertainty           -0.035    37.808    
    SLICE_X54Y126        FDRE (Setup_fdre_C_D)        0.031    37.839    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         37.839    
                         arrival time                         -11.240    
  -------------------------------------------------------------------
                         slack                                 26.599    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.977%)  route 0.125ns (47.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.504ns
    Source Clock Delay      (SCD):    2.048ns
    Clock Pessimism Removal (CPR):    0.420ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.442     1.442    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.468 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.580     2.048    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X63Y107        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y107        FDCE (Prop_fdce_C_Q)         0.141     2.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/Q
                         net (fo=2, routed)           0.125     2.314    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIC0
    SLICE_X64Y107        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.625     1.625    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.654 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.850     2.504    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X64Y107        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.420     2.084    
    SLICE_X64Y107        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     2.228    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -2.228    
                         arrival time                           2.314    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.309%)  route 0.123ns (46.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.504ns
    Source Clock Delay      (SCD):    2.048ns
    Clock Pessimism Removal (CPR):    0.420ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.442     1.442    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.468 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.580     2.048    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X63Y107        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y107        FDCE (Prop_fdce_C_Q)         0.141     2.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/Q
                         net (fo=2, routed)           0.123     2.312    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB1
    SLICE_X64Y107        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.625     1.625    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.654 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.850     2.504    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X64Y107        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.420     2.084    
    SLICE_X64Y107        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124     2.208    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.208    
                         arrival time                           2.312    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.499ns
    Source Clock Delay      (SCD):    2.043ns
    Clock Pessimism Removal (CPR):    0.443ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.442     1.442    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.468 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.575     2.043    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X69Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y112        FDCE (Prop_fdce_C_Q)         0.141     2.184 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[1]/Q
                         net (fo=1, routed)           0.054     2.238    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/Q[1]
    SLICE_X68Y112        LUT5 (Prop_lut5_I4_O)        0.045     2.283 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in[0]_i_1__2/O
                         net (fo=1, routed)           0.000     2.283    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO_n_15
    SLICE_X68Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.625     1.625    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.654 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.845     2.499    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X68Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[0]/C
                         clock pessimism             -0.443     2.056    
    SLICE_X68Y112        FDCE (Hold_fdce_C_D)         0.121     2.177    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.177    
                         arrival time                           2.283    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.176%)  route 0.128ns (43.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.504ns
    Source Clock Delay      (SCD):    2.048ns
    Clock Pessimism Removal (CPR):    0.420ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.442     1.442    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.468 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.580     2.048    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X62Y108        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y108        FDCE (Prop_fdce_C_Q)         0.164     2.212 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/Q
                         net (fo=2, routed)           0.128     2.339    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIC0
    SLICE_X64Y108        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.625     1.625    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.654 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.850     2.504    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X64Y108        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
                         clock pessimism             -0.420     2.084    
    SLICE_X64Y108        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     2.228    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -2.228    
                         arrival time                           2.339    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.495ns
    Source Clock Delay      (SCD):    2.040ns
    Clock Pessimism Removal (CPR):    0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.442     1.442    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.468 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.572     2.040    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X69Y117        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y117        FDRE (Prop_fdre_C_Q)         0.141     2.181 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[7]/Q
                         net (fo=2, routed)           0.056     2.236    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[7]
    SLICE_X69Y117        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.625     1.625    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.654 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.841     2.495    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X69Y117        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]/C
                         clock pessimism             -0.455     2.040    
    SLICE_X69Y117        FDRE (Hold_fdre_C_D)         0.076     2.116    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.116    
                         arrival time                           2.236    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.501ns
    Source Clock Delay      (SCD):    2.044ns
    Clock Pessimism Removal (CPR):    0.457ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.442     1.442    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.468 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.576     2.044    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X71Y109        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y109        FDCE (Prop_fdce_C_Q)         0.141     2.185 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.056     2.240    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X71Y109        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.625     1.625    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.654 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.847     2.501    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X71Y109        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.457     2.044    
    SLICE_X71Y109        FDCE (Hold_fdce_C_D)         0.075     2.119    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.119    
                         arrival time                           2.240    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.507ns
    Source Clock Delay      (SCD):    2.050ns
    Clock Pessimism Removal (CPR):    0.457ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.442     1.442    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.468 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.582     2.050    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X61Y109        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y109        FDCE (Prop_fdce_C_Q)         0.141     2.191 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.056     2.246    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X61Y109        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.625     1.625    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.654 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.853     2.507    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X61Y109        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.457     2.050    
    SLICE_X61Y109        FDCE (Hold_fdce_C_D)         0.075     2.125    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.125    
                         arrival time                           2.246    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.507ns
    Source Clock Delay      (SCD):    2.050ns
    Clock Pessimism Removal (CPR):    0.457ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.442     1.442    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.468 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.582     2.050    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X59Y109        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y109        FDCE (Prop_fdce_C_Q)         0.141     2.191 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.056     2.246    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X59Y109        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.625     1.625    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.654 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.853     2.507    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X59Y109        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.457     2.050    
    SLICE_X59Y109        FDCE (Hold_fdce_C_D)         0.075     2.125    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.125    
                         arrival time                           2.246    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.509ns
    Source Clock Delay      (SCD):    2.052ns
    Clock Pessimism Removal (CPR):    0.457ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.442     1.442    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.468 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.584     2.052    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X57Y107        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y107        FDPE (Prop_fdpe_C_Q)         0.141     2.193 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/Q
                         net (fo=1, routed)           0.056     2.248    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg1
    SLICE_X57Y107        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.625     1.625    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.654 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.855     2.509    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X57Y107        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.457     2.052    
    SLICE_X57Y107        FDPE (Hold_fdpe_C_D)         0.075     2.127    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.127    
                         arrival time                           2.248    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.500ns
    Source Clock Delay      (SCD):    2.044ns
    Clock Pessimism Removal (CPR):    0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.442     1.442    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.468 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.576     2.044    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X65Y113        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y113        FDRE (Prop_fdre_C_Q)         0.141     2.185 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/Q
                         net (fo=1, routed)           0.056     2.240    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1
    SLICE_X65Y113        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.625     1.625    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.654 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.846     2.500    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X65Y113        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/C
                         clock pessimism             -0.456     2.044    
    SLICE_X65Y113        FDRE (Hold_fdre_C_D)         0.075     2.119    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg
  -------------------------------------------------------------------
                         required time                         -2.119    
                         arrival time                           2.240    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         33.000      30.845     BUFGCTRL_X0Y1  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X68Y119  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X66Y119  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X68Y120  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X68Y120  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X66Y119  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X63Y120  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X63Y120  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_en_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X64Y121  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X64Y121  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[1]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X64Y107  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X64Y107  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X64Y107  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X64Y107  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X64Y107  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X64Y107  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X64Y107  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X64Y107  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X64Y108  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X64Y108  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X64Y107  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X64Y107  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X64Y107  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X64Y107  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X64Y107  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X64Y107  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X64Y107  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X64Y107  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X64Y107  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X64Y107  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  parser_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  parser_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  parser_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  parser_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  parser_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  parser_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_parser_clk_wiz_0_0
  To Clock:  clk_out1_parser_clk_wiz_0_0

Setup :         1297  Failing Endpoints,  Worst Slack      -11.763ns,  Total Violation    -2960.327ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -11.763ns  (required time - arrival time)
  Source:                 parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/echo_time_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_parser_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_parser_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_parser_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_parser_clk_wiz_0_0 rise@10.000ns - clk_out1_parser_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        21.681ns  (logic 10.181ns (46.958%)  route 11.500ns (53.042%))
  Logic Levels:           33  (CARRY4=18 LUT2=1 LUT3=5 LUT4=5 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.774ns = ( 8.226 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.183ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_parser_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    parser_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  parser_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    parser_i/clk_wiz_0/inst/clk_in1_parser_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  parser_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    parser_i/clk_wiz_0/inst/clk_out1_parser_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  parser_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3566, routed)        1.636    -1.183    parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/clk
    SLICE_X83Y112        FDRE                                         r  parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/echo_time_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y112        FDRE (Prop_fdre_C_Q)         0.456    -0.727 r  parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/echo_time_reg[6]/Q
                         net (fo=8, routed)           0.697    -0.030    parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm10[5]
    SLICE_X83Y112        LUT2 (Prop_lut2_I1_O)        0.124     0.094 r  parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm[2]_i_254__3/O
                         net (fo=1, routed)           0.000     0.094    parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm[2]_i_254__3_n_0
    SLICE_X83Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.644 r  parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm_reg[2]_i_225__3/CO[3]
                         net (fo=1, routed)           0.000     0.644    parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm_reg[2]_i_225__3_n_0
    SLICE_X83Y113        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     0.957 r  parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm_reg[2]_i_183__3/O[3]
                         net (fo=2, routed)           0.787     1.744    parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm_reg[2]_i_183__3_n_4
    SLICE_X81Y113        LUT3 (Prop_lut3_I0_O)        0.331     2.075 r  parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm[2]_i_134__3/O
                         net (fo=2, routed)           0.959     3.034    parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm[2]_i_134__3_n_0
    SLICE_X81Y114        LUT4 (Prop_lut4_I3_O)        0.332     3.366 r  parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm[2]_i_138__3/O
                         net (fo=1, routed)           0.000     3.366    parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm[2]_i_138__3_n_0
    SLICE_X81Y114        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.898 r  parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm_reg[2]_i_85__3/CO[3]
                         net (fo=1, routed)           0.000     3.898    parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm_reg[2]_i_85__3_n_0
    SLICE_X81Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.012 r  parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm_reg[2]_i_52__3/CO[3]
                         net (fo=1, routed)           0.000     4.012    parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm_reg[2]_i_52__3_n_0
    SLICE_X81Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.126 r  parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm_reg[15]_i_42__3/CO[3]
                         net (fo=1, routed)           0.000     4.126    parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm_reg[15]_i_42__3_n_0
    SLICE_X81Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.240 r  parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm_reg[15]_i_19__3/CO[3]
                         net (fo=1, routed)           0.000     4.240    parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm_reg[15]_i_19__3_n_0
    SLICE_X81Y118        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.479 r  parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm_reg[15]_i_12__3/O[2]
                         net (fo=19, routed)          0.895     5.374    parser_i/array_parser_1/genblk1[4].ultrasonic_sensor/distance_mm1[30]
    SLICE_X80Y116        LUT3 (Prop_lut3_I0_O)        0.328     5.702 r  parser_i/array_parser_1/distance_mm[2]_i_37__3/O
                         net (fo=2, routed)           0.859     6.561    parser_i/array_parser_1/distance_mm[2]_i_37__3_n_0
    SLICE_X80Y116        LUT4 (Prop_lut4_I0_O)        0.348     6.909 r  parser_i/array_parser_1/distance_mm[2]_i_41__3/O
                         net (fo=1, routed)           0.000     6.909    parser_i/array_parser_1/distance_mm[2]_i_41__3_n_0
    SLICE_X80Y116        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.289 r  parser_i/array_parser_1/distance_mm_reg[2]_i_21__3/CO[3]
                         net (fo=1, routed)           0.000     7.289    parser_i/array_parser_1/distance_mm_reg[2]_i_21__3_n_0
    SLICE_X80Y117        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.508 r  parser_i/array_parser_1/distance_mm_reg[6]_i_11__3/O[0]
                         net (fo=2, routed)           0.881     8.389    parser_i/array_parser_1/distance_mm_reg[6]_i_11__3_n_7
    SLICE_X78Y117        LUT3 (Prop_lut3_I0_O)        0.324     8.713 r  parser_i/array_parser_1/distance_mm[2]_i_4__3/O
                         net (fo=2, routed)           0.690     9.403    parser_i/array_parser_1/distance_mm[2]_i_4__3_n_0
    SLICE_X78Y117        LUT4 (Prop_lut4_I3_O)        0.327     9.730 r  parser_i/array_parser_1/distance_mm[2]_i_8__3/O
                         net (fo=1, routed)           0.000     9.730    parser_i/array_parser_1/distance_mm[2]_i_8__3_n_0
    SLICE_X78Y117        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.131 r  parser_i/array_parser_1/distance_mm_reg[2]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000    10.131    parser_i/array_parser_1/distance_mm_reg[2]_i_2__3_n_0
    SLICE_X78Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.245 r  parser_i/array_parser_1/distance_mm_reg[6]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000    10.245    parser_i/array_parser_1/distance_mm_reg[6]_i_2__3_n_0
    SLICE_X78Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.359 r  parser_i/array_parser_1/distance_mm_reg[10]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000    10.359    parser_i/array_parser_1/distance_mm_reg[10]_i_2__3_n_0
    SLICE_X78Y120        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.672 r  parser_i/array_parser_1/distance_mm_reg[14]_i_2__3/O[3]
                         net (fo=15, routed)          0.995    11.668    parser_i/array_parser_1/distance_mm_reg[14]_i_2__3_n_4
    SLICE_X80Y122        LUT3 (Prop_lut3_I0_O)        0.334    12.002 r  parser_i/array_parser_1/distance_mm[15]_i_178__3/O
                         net (fo=2, routed)           0.859    12.861    parser_i/array_parser_1/distance_mm[15]_i_178__3_n_0
    SLICE_X80Y122        LUT4 (Prop_lut4_I0_O)        0.348    13.209 r  parser_i/array_parser_1/distance_mm[15]_i_182__3/O
                         net (fo=1, routed)           0.000    13.209    parser_i/array_parser_1/distance_mm[15]_i_182__3_n_0
    SLICE_X80Y122        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    13.561 r  parser_i/array_parser_1/distance_mm_reg[15]_i_145__3/O[3]
                         net (fo=3, routed)           0.670    14.231    parser_i/array_parser_1/distance_mm_reg[15]_i_145__3_n_4
    SLICE_X78Y122        LUT3 (Prop_lut3_I1_O)        0.307    14.538 f  parser_i/array_parser_1/distance_mm[15]_i_146__3/O
                         net (fo=2, routed)           0.582    15.120    parser_i/array_parser_1/distance_mm[15]_i_146__3_n_0
    SLICE_X79Y122        LUT5 (Prop_lut5_I2_O)        0.124    15.244 r  parser_i/array_parser_1/distance_mm[15]_i_105__3/O
                         net (fo=2, routed)           0.640    15.884    parser_i/array_parser_1/distance_mm[15]_i_105__3_n_0
    SLICE_X77Y122        LUT6 (Prop_lut6_I0_O)        0.124    16.008 r  parser_i/array_parser_1/distance_mm[15]_i_109__3/O
                         net (fo=1, routed)           0.000    16.008    parser_i/array_parser_1/distance_mm[15]_i_109__3_n_0
    SLICE_X77Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.558 r  parser_i/array_parser_1/distance_mm_reg[15]_i_55__3/CO[3]
                         net (fo=1, routed)           0.000    16.558    parser_i/array_parser_1/distance_mm_reg[15]_i_55__3_n_0
    SLICE_X77Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.672 r  parser_i/array_parser_1/distance_mm_reg[15]_i_27__3/CO[3]
                         net (fo=1, routed)           0.000    16.672    parser_i/array_parser_1/distance_mm_reg[15]_i_27__3_n_0
    SLICE_X77Y124        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.006 r  parser_i/array_parser_1/distance_mm_reg[15]_i_13__3/O[1]
                         net (fo=3, routed)           0.888    17.894    parser_i/array_parser_1/distance_mm_reg[15]_i_13__3_n_6
    SLICE_X76Y121        LUT4 (Prop_lut4_I2_O)        0.303    18.197 r  parser_i/array_parser_1/distance_mm[15]_i_38__3/O
                         net (fo=1, routed)           0.000    18.197    parser_i/array_parser_1/distance_mm[15]_i_38__3_n_0
    SLICE_X76Y121        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    18.771 f  parser_i/array_parser_1/distance_mm_reg[15]_i_14__3/CO[2]
                         net (fo=2, routed)           0.421    19.192    parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm_reg[15]_3[0]
    SLICE_X76Y122        LUT5 (Prop_lut5_I2_O)        0.302    19.494 r  parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm[15]_i_8__3/O
                         net (fo=16, routed)          0.677    20.170    parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm[15]_i_8__3_n_0
    SLICE_X75Y124        LUT5 (Prop_lut5_I4_O)        0.328    20.498 r  parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm[11]_i_1__3/O
                         net (fo=1, routed)           0.000    20.498    parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm[11]_i_1__3_n_0
    SLICE_X75Y124        FDRE                                         r  parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_parser_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    parser_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  parser_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    parser_i/clk_wiz_0/inst/clk_in1_parser_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  parser_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    parser_i/clk_wiz_0/inst/clk_out1_parser_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  parser_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3566, routed)        1.518     8.226    parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/clk
    SLICE_X75Y124        FDRE                                         r  parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm_reg[11]/C
                         clock pessimism              0.554     8.779    
                         clock uncertainty           -0.074     8.705    
    SLICE_X75Y124        FDRE (Setup_fdre_C_D)        0.031     8.736    parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm_reg[11]
  -------------------------------------------------------------------
                         required time                          8.736    
                         arrival time                         -20.498    
  -------------------------------------------------------------------
                         slack                                -11.763    

Slack (VIOLATED) :        -11.716ns  (required time - arrival time)
  Source:                 parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/echo_time_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_parser_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_parser_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_parser_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_parser_clk_wiz_0_0 rise@10.000ns - clk_out1_parser_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        21.689ns  (logic 10.181ns (46.942%)  route 11.508ns (53.058%))
  Logic Levels:           33  (CARRY4=18 LUT2=1 LUT3=5 LUT4=5 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.768ns = ( 8.232 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.183ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_parser_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    parser_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  parser_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    parser_i/clk_wiz_0/inst/clk_in1_parser_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  parser_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    parser_i/clk_wiz_0/inst/clk_out1_parser_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  parser_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3566, routed)        1.636    -1.183    parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/clk
    SLICE_X83Y112        FDRE                                         r  parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/echo_time_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y112        FDRE (Prop_fdre_C_Q)         0.456    -0.727 r  parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/echo_time_reg[6]/Q
                         net (fo=8, routed)           0.697    -0.030    parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm10[5]
    SLICE_X83Y112        LUT2 (Prop_lut2_I1_O)        0.124     0.094 r  parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm[2]_i_254__3/O
                         net (fo=1, routed)           0.000     0.094    parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm[2]_i_254__3_n_0
    SLICE_X83Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.644 r  parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm_reg[2]_i_225__3/CO[3]
                         net (fo=1, routed)           0.000     0.644    parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm_reg[2]_i_225__3_n_0
    SLICE_X83Y113        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     0.957 r  parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm_reg[2]_i_183__3/O[3]
                         net (fo=2, routed)           0.787     1.744    parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm_reg[2]_i_183__3_n_4
    SLICE_X81Y113        LUT3 (Prop_lut3_I0_O)        0.331     2.075 r  parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm[2]_i_134__3/O
                         net (fo=2, routed)           0.959     3.034    parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm[2]_i_134__3_n_0
    SLICE_X81Y114        LUT4 (Prop_lut4_I3_O)        0.332     3.366 r  parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm[2]_i_138__3/O
                         net (fo=1, routed)           0.000     3.366    parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm[2]_i_138__3_n_0
    SLICE_X81Y114        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.898 r  parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm_reg[2]_i_85__3/CO[3]
                         net (fo=1, routed)           0.000     3.898    parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm_reg[2]_i_85__3_n_0
    SLICE_X81Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.012 r  parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm_reg[2]_i_52__3/CO[3]
                         net (fo=1, routed)           0.000     4.012    parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm_reg[2]_i_52__3_n_0
    SLICE_X81Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.126 r  parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm_reg[15]_i_42__3/CO[3]
                         net (fo=1, routed)           0.000     4.126    parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm_reg[15]_i_42__3_n_0
    SLICE_X81Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.240 r  parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm_reg[15]_i_19__3/CO[3]
                         net (fo=1, routed)           0.000     4.240    parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm_reg[15]_i_19__3_n_0
    SLICE_X81Y118        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.479 r  parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm_reg[15]_i_12__3/O[2]
                         net (fo=19, routed)          0.895     5.374    parser_i/array_parser_1/genblk1[4].ultrasonic_sensor/distance_mm1[30]
    SLICE_X80Y116        LUT3 (Prop_lut3_I0_O)        0.328     5.702 r  parser_i/array_parser_1/distance_mm[2]_i_37__3/O
                         net (fo=2, routed)           0.859     6.561    parser_i/array_parser_1/distance_mm[2]_i_37__3_n_0
    SLICE_X80Y116        LUT4 (Prop_lut4_I0_O)        0.348     6.909 r  parser_i/array_parser_1/distance_mm[2]_i_41__3/O
                         net (fo=1, routed)           0.000     6.909    parser_i/array_parser_1/distance_mm[2]_i_41__3_n_0
    SLICE_X80Y116        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.289 r  parser_i/array_parser_1/distance_mm_reg[2]_i_21__3/CO[3]
                         net (fo=1, routed)           0.000     7.289    parser_i/array_parser_1/distance_mm_reg[2]_i_21__3_n_0
    SLICE_X80Y117        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.508 r  parser_i/array_parser_1/distance_mm_reg[6]_i_11__3/O[0]
                         net (fo=2, routed)           0.881     8.389    parser_i/array_parser_1/distance_mm_reg[6]_i_11__3_n_7
    SLICE_X78Y117        LUT3 (Prop_lut3_I0_O)        0.324     8.713 r  parser_i/array_parser_1/distance_mm[2]_i_4__3/O
                         net (fo=2, routed)           0.690     9.403    parser_i/array_parser_1/distance_mm[2]_i_4__3_n_0
    SLICE_X78Y117        LUT4 (Prop_lut4_I3_O)        0.327     9.730 r  parser_i/array_parser_1/distance_mm[2]_i_8__3/O
                         net (fo=1, routed)           0.000     9.730    parser_i/array_parser_1/distance_mm[2]_i_8__3_n_0
    SLICE_X78Y117        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.131 r  parser_i/array_parser_1/distance_mm_reg[2]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000    10.131    parser_i/array_parser_1/distance_mm_reg[2]_i_2__3_n_0
    SLICE_X78Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.245 r  parser_i/array_parser_1/distance_mm_reg[6]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000    10.245    parser_i/array_parser_1/distance_mm_reg[6]_i_2__3_n_0
    SLICE_X78Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.359 r  parser_i/array_parser_1/distance_mm_reg[10]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000    10.359    parser_i/array_parser_1/distance_mm_reg[10]_i_2__3_n_0
    SLICE_X78Y120        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.672 r  parser_i/array_parser_1/distance_mm_reg[14]_i_2__3/O[3]
                         net (fo=15, routed)          0.995    11.668    parser_i/array_parser_1/distance_mm_reg[14]_i_2__3_n_4
    SLICE_X80Y122        LUT3 (Prop_lut3_I0_O)        0.334    12.002 r  parser_i/array_parser_1/distance_mm[15]_i_178__3/O
                         net (fo=2, routed)           0.859    12.861    parser_i/array_parser_1/distance_mm[15]_i_178__3_n_0
    SLICE_X80Y122        LUT4 (Prop_lut4_I0_O)        0.348    13.209 r  parser_i/array_parser_1/distance_mm[15]_i_182__3/O
                         net (fo=1, routed)           0.000    13.209    parser_i/array_parser_1/distance_mm[15]_i_182__3_n_0
    SLICE_X80Y122        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    13.561 r  parser_i/array_parser_1/distance_mm_reg[15]_i_145__3/O[3]
                         net (fo=3, routed)           0.670    14.231    parser_i/array_parser_1/distance_mm_reg[15]_i_145__3_n_4
    SLICE_X78Y122        LUT3 (Prop_lut3_I1_O)        0.307    14.538 f  parser_i/array_parser_1/distance_mm[15]_i_146__3/O
                         net (fo=2, routed)           0.582    15.120    parser_i/array_parser_1/distance_mm[15]_i_146__3_n_0
    SLICE_X79Y122        LUT5 (Prop_lut5_I2_O)        0.124    15.244 r  parser_i/array_parser_1/distance_mm[15]_i_105__3/O
                         net (fo=2, routed)           0.640    15.884    parser_i/array_parser_1/distance_mm[15]_i_105__3_n_0
    SLICE_X77Y122        LUT6 (Prop_lut6_I0_O)        0.124    16.008 r  parser_i/array_parser_1/distance_mm[15]_i_109__3/O
                         net (fo=1, routed)           0.000    16.008    parser_i/array_parser_1/distance_mm[15]_i_109__3_n_0
    SLICE_X77Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.558 r  parser_i/array_parser_1/distance_mm_reg[15]_i_55__3/CO[3]
                         net (fo=1, routed)           0.000    16.558    parser_i/array_parser_1/distance_mm_reg[15]_i_55__3_n_0
    SLICE_X77Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.672 r  parser_i/array_parser_1/distance_mm_reg[15]_i_27__3/CO[3]
                         net (fo=1, routed)           0.000    16.672    parser_i/array_parser_1/distance_mm_reg[15]_i_27__3_n_0
    SLICE_X77Y124        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.006 r  parser_i/array_parser_1/distance_mm_reg[15]_i_13__3/O[1]
                         net (fo=3, routed)           0.888    17.894    parser_i/array_parser_1/distance_mm_reg[15]_i_13__3_n_6
    SLICE_X76Y121        LUT4 (Prop_lut4_I2_O)        0.303    18.197 r  parser_i/array_parser_1/distance_mm[15]_i_38__3/O
                         net (fo=1, routed)           0.000    18.197    parser_i/array_parser_1/distance_mm[15]_i_38__3_n_0
    SLICE_X76Y121        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    18.771 f  parser_i/array_parser_1/distance_mm_reg[15]_i_14__3/CO[2]
                         net (fo=2, routed)           0.421    19.192    parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm_reg[15]_3[0]
    SLICE_X76Y122        LUT5 (Prop_lut5_I2_O)        0.302    19.494 r  parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm[15]_i_8__3/O
                         net (fo=16, routed)          0.684    20.178    parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm[15]_i_8__3_n_0
    SLICE_X74Y120        LUT5 (Prop_lut5_I4_O)        0.328    20.506 r  parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm[10]_i_1__3/O
                         net (fo=1, routed)           0.000    20.506    parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm[10]_i_1__3_n_0
    SLICE_X74Y120        FDRE                                         r  parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_parser_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    parser_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  parser_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    parser_i/clk_wiz_0/inst/clk_in1_parser_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  parser_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    parser_i/clk_wiz_0/inst/clk_out1_parser_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  parser_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3566, routed)        1.524     8.232    parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/clk
    SLICE_X74Y120        FDRE                                         r  parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm_reg[10]/C
                         clock pessimism              0.554     8.785    
                         clock uncertainty           -0.074     8.711    
    SLICE_X74Y120        FDRE (Setup_fdre_C_D)        0.079     8.790    parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm_reg[10]
  -------------------------------------------------------------------
                         required time                          8.790    
                         arrival time                         -20.506    
  -------------------------------------------------------------------
                         slack                                -11.716    

Slack (VIOLATED) :        -11.712ns  (required time - arrival time)
  Source:                 parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/echo_time_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_parser_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_parser_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_parser_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_parser_clk_wiz_0_0 rise@10.000ns - clk_out1_parser_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        21.685ns  (logic 10.181ns (46.950%)  route 11.504ns (53.050%))
  Logic Levels:           33  (CARRY4=18 LUT2=1 LUT3=5 LUT4=5 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.768ns = ( 8.232 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.183ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_parser_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    parser_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  parser_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    parser_i/clk_wiz_0/inst/clk_in1_parser_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  parser_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    parser_i/clk_wiz_0/inst/clk_out1_parser_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  parser_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3566, routed)        1.636    -1.183    parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/clk
    SLICE_X83Y112        FDRE                                         r  parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/echo_time_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y112        FDRE (Prop_fdre_C_Q)         0.456    -0.727 r  parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/echo_time_reg[6]/Q
                         net (fo=8, routed)           0.697    -0.030    parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm10[5]
    SLICE_X83Y112        LUT2 (Prop_lut2_I1_O)        0.124     0.094 r  parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm[2]_i_254__3/O
                         net (fo=1, routed)           0.000     0.094    parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm[2]_i_254__3_n_0
    SLICE_X83Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.644 r  parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm_reg[2]_i_225__3/CO[3]
                         net (fo=1, routed)           0.000     0.644    parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm_reg[2]_i_225__3_n_0
    SLICE_X83Y113        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     0.957 r  parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm_reg[2]_i_183__3/O[3]
                         net (fo=2, routed)           0.787     1.744    parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm_reg[2]_i_183__3_n_4
    SLICE_X81Y113        LUT3 (Prop_lut3_I0_O)        0.331     2.075 r  parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm[2]_i_134__3/O
                         net (fo=2, routed)           0.959     3.034    parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm[2]_i_134__3_n_0
    SLICE_X81Y114        LUT4 (Prop_lut4_I3_O)        0.332     3.366 r  parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm[2]_i_138__3/O
                         net (fo=1, routed)           0.000     3.366    parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm[2]_i_138__3_n_0
    SLICE_X81Y114        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.898 r  parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm_reg[2]_i_85__3/CO[3]
                         net (fo=1, routed)           0.000     3.898    parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm_reg[2]_i_85__3_n_0
    SLICE_X81Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.012 r  parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm_reg[2]_i_52__3/CO[3]
                         net (fo=1, routed)           0.000     4.012    parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm_reg[2]_i_52__3_n_0
    SLICE_X81Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.126 r  parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm_reg[15]_i_42__3/CO[3]
                         net (fo=1, routed)           0.000     4.126    parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm_reg[15]_i_42__3_n_0
    SLICE_X81Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.240 r  parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm_reg[15]_i_19__3/CO[3]
                         net (fo=1, routed)           0.000     4.240    parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm_reg[15]_i_19__3_n_0
    SLICE_X81Y118        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.479 r  parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm_reg[15]_i_12__3/O[2]
                         net (fo=19, routed)          0.895     5.374    parser_i/array_parser_1/genblk1[4].ultrasonic_sensor/distance_mm1[30]
    SLICE_X80Y116        LUT3 (Prop_lut3_I0_O)        0.328     5.702 r  parser_i/array_parser_1/distance_mm[2]_i_37__3/O
                         net (fo=2, routed)           0.859     6.561    parser_i/array_parser_1/distance_mm[2]_i_37__3_n_0
    SLICE_X80Y116        LUT4 (Prop_lut4_I0_O)        0.348     6.909 r  parser_i/array_parser_1/distance_mm[2]_i_41__3/O
                         net (fo=1, routed)           0.000     6.909    parser_i/array_parser_1/distance_mm[2]_i_41__3_n_0
    SLICE_X80Y116        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.289 r  parser_i/array_parser_1/distance_mm_reg[2]_i_21__3/CO[3]
                         net (fo=1, routed)           0.000     7.289    parser_i/array_parser_1/distance_mm_reg[2]_i_21__3_n_0
    SLICE_X80Y117        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.508 r  parser_i/array_parser_1/distance_mm_reg[6]_i_11__3/O[0]
                         net (fo=2, routed)           0.881     8.389    parser_i/array_parser_1/distance_mm_reg[6]_i_11__3_n_7
    SLICE_X78Y117        LUT3 (Prop_lut3_I0_O)        0.324     8.713 r  parser_i/array_parser_1/distance_mm[2]_i_4__3/O
                         net (fo=2, routed)           0.690     9.403    parser_i/array_parser_1/distance_mm[2]_i_4__3_n_0
    SLICE_X78Y117        LUT4 (Prop_lut4_I3_O)        0.327     9.730 r  parser_i/array_parser_1/distance_mm[2]_i_8__3/O
                         net (fo=1, routed)           0.000     9.730    parser_i/array_parser_1/distance_mm[2]_i_8__3_n_0
    SLICE_X78Y117        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.131 r  parser_i/array_parser_1/distance_mm_reg[2]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000    10.131    parser_i/array_parser_1/distance_mm_reg[2]_i_2__3_n_0
    SLICE_X78Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.245 r  parser_i/array_parser_1/distance_mm_reg[6]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000    10.245    parser_i/array_parser_1/distance_mm_reg[6]_i_2__3_n_0
    SLICE_X78Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.359 r  parser_i/array_parser_1/distance_mm_reg[10]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000    10.359    parser_i/array_parser_1/distance_mm_reg[10]_i_2__3_n_0
    SLICE_X78Y120        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.672 r  parser_i/array_parser_1/distance_mm_reg[14]_i_2__3/O[3]
                         net (fo=15, routed)          0.995    11.668    parser_i/array_parser_1/distance_mm_reg[14]_i_2__3_n_4
    SLICE_X80Y122        LUT3 (Prop_lut3_I0_O)        0.334    12.002 r  parser_i/array_parser_1/distance_mm[15]_i_178__3/O
                         net (fo=2, routed)           0.859    12.861    parser_i/array_parser_1/distance_mm[15]_i_178__3_n_0
    SLICE_X80Y122        LUT4 (Prop_lut4_I0_O)        0.348    13.209 r  parser_i/array_parser_1/distance_mm[15]_i_182__3/O
                         net (fo=1, routed)           0.000    13.209    parser_i/array_parser_1/distance_mm[15]_i_182__3_n_0
    SLICE_X80Y122        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    13.561 r  parser_i/array_parser_1/distance_mm_reg[15]_i_145__3/O[3]
                         net (fo=3, routed)           0.670    14.231    parser_i/array_parser_1/distance_mm_reg[15]_i_145__3_n_4
    SLICE_X78Y122        LUT3 (Prop_lut3_I1_O)        0.307    14.538 f  parser_i/array_parser_1/distance_mm[15]_i_146__3/O
                         net (fo=2, routed)           0.582    15.120    parser_i/array_parser_1/distance_mm[15]_i_146__3_n_0
    SLICE_X79Y122        LUT5 (Prop_lut5_I2_O)        0.124    15.244 r  parser_i/array_parser_1/distance_mm[15]_i_105__3/O
                         net (fo=2, routed)           0.640    15.884    parser_i/array_parser_1/distance_mm[15]_i_105__3_n_0
    SLICE_X77Y122        LUT6 (Prop_lut6_I0_O)        0.124    16.008 r  parser_i/array_parser_1/distance_mm[15]_i_109__3/O
                         net (fo=1, routed)           0.000    16.008    parser_i/array_parser_1/distance_mm[15]_i_109__3_n_0
    SLICE_X77Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.558 r  parser_i/array_parser_1/distance_mm_reg[15]_i_55__3/CO[3]
                         net (fo=1, routed)           0.000    16.558    parser_i/array_parser_1/distance_mm_reg[15]_i_55__3_n_0
    SLICE_X77Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.672 r  parser_i/array_parser_1/distance_mm_reg[15]_i_27__3/CO[3]
                         net (fo=1, routed)           0.000    16.672    parser_i/array_parser_1/distance_mm_reg[15]_i_27__3_n_0
    SLICE_X77Y124        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.006 r  parser_i/array_parser_1/distance_mm_reg[15]_i_13__3/O[1]
                         net (fo=3, routed)           0.888    17.894    parser_i/array_parser_1/distance_mm_reg[15]_i_13__3_n_6
    SLICE_X76Y121        LUT4 (Prop_lut4_I2_O)        0.303    18.197 r  parser_i/array_parser_1/distance_mm[15]_i_38__3/O
                         net (fo=1, routed)           0.000    18.197    parser_i/array_parser_1/distance_mm[15]_i_38__3_n_0
    SLICE_X76Y121        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    18.771 f  parser_i/array_parser_1/distance_mm_reg[15]_i_14__3/CO[2]
                         net (fo=2, routed)           0.421    19.192    parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm_reg[15]_3[0]
    SLICE_X76Y122        LUT5 (Prop_lut5_I2_O)        0.302    19.494 r  parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm[15]_i_8__3/O
                         net (fo=16, routed)          0.680    20.174    parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm[15]_i_8__3_n_0
    SLICE_X74Y120        LUT5 (Prop_lut5_I4_O)        0.328    20.502 r  parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm[1]_i_1__3/O
                         net (fo=1, routed)           0.000    20.502    parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm[1]_i_1__3_n_0
    SLICE_X74Y120        FDRE                                         r  parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_parser_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    parser_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  parser_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    parser_i/clk_wiz_0/inst/clk_in1_parser_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  parser_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    parser_i/clk_wiz_0/inst/clk_out1_parser_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  parser_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3566, routed)        1.524     8.232    parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/clk
    SLICE_X74Y120        FDRE                                         r  parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm_reg[1]/C
                         clock pessimism              0.554     8.785    
                         clock uncertainty           -0.074     8.711    
    SLICE_X74Y120        FDRE (Setup_fdre_C_D)        0.079     8.790    parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm_reg[1]
  -------------------------------------------------------------------
                         required time                          8.790    
                         arrival time                         -20.502    
  -------------------------------------------------------------------
                         slack                                -11.712    

Slack (VIOLATED) :        -11.686ns  (required time - arrival time)
  Source:                 parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/echo_time_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_parser_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_parser_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_parser_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_parser_clk_wiz_0_0 rise@10.000ns - clk_out1_parser_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        21.659ns  (logic 10.181ns (47.005%)  route 11.478ns (52.995%))
  Logic Levels:           33  (CARRY4=18 LUT2=1 LUT3=5 LUT4=5 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.769ns = ( 8.231 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.183ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_parser_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    parser_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  parser_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    parser_i/clk_wiz_0/inst/clk_in1_parser_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  parser_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    parser_i/clk_wiz_0/inst/clk_out1_parser_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  parser_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3566, routed)        1.636    -1.183    parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/clk
    SLICE_X83Y112        FDRE                                         r  parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/echo_time_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y112        FDRE (Prop_fdre_C_Q)         0.456    -0.727 r  parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/echo_time_reg[6]/Q
                         net (fo=8, routed)           0.697    -0.030    parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm10[5]
    SLICE_X83Y112        LUT2 (Prop_lut2_I1_O)        0.124     0.094 r  parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm[2]_i_254__3/O
                         net (fo=1, routed)           0.000     0.094    parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm[2]_i_254__3_n_0
    SLICE_X83Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.644 r  parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm_reg[2]_i_225__3/CO[3]
                         net (fo=1, routed)           0.000     0.644    parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm_reg[2]_i_225__3_n_0
    SLICE_X83Y113        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     0.957 r  parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm_reg[2]_i_183__3/O[3]
                         net (fo=2, routed)           0.787     1.744    parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm_reg[2]_i_183__3_n_4
    SLICE_X81Y113        LUT3 (Prop_lut3_I0_O)        0.331     2.075 r  parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm[2]_i_134__3/O
                         net (fo=2, routed)           0.959     3.034    parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm[2]_i_134__3_n_0
    SLICE_X81Y114        LUT4 (Prop_lut4_I3_O)        0.332     3.366 r  parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm[2]_i_138__3/O
                         net (fo=1, routed)           0.000     3.366    parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm[2]_i_138__3_n_0
    SLICE_X81Y114        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.898 r  parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm_reg[2]_i_85__3/CO[3]
                         net (fo=1, routed)           0.000     3.898    parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm_reg[2]_i_85__3_n_0
    SLICE_X81Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.012 r  parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm_reg[2]_i_52__3/CO[3]
                         net (fo=1, routed)           0.000     4.012    parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm_reg[2]_i_52__3_n_0
    SLICE_X81Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.126 r  parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm_reg[15]_i_42__3/CO[3]
                         net (fo=1, routed)           0.000     4.126    parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm_reg[15]_i_42__3_n_0
    SLICE_X81Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.240 r  parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm_reg[15]_i_19__3/CO[3]
                         net (fo=1, routed)           0.000     4.240    parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm_reg[15]_i_19__3_n_0
    SLICE_X81Y118        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.479 r  parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm_reg[15]_i_12__3/O[2]
                         net (fo=19, routed)          0.895     5.374    parser_i/array_parser_1/genblk1[4].ultrasonic_sensor/distance_mm1[30]
    SLICE_X80Y116        LUT3 (Prop_lut3_I0_O)        0.328     5.702 r  parser_i/array_parser_1/distance_mm[2]_i_37__3/O
                         net (fo=2, routed)           0.859     6.561    parser_i/array_parser_1/distance_mm[2]_i_37__3_n_0
    SLICE_X80Y116        LUT4 (Prop_lut4_I0_O)        0.348     6.909 r  parser_i/array_parser_1/distance_mm[2]_i_41__3/O
                         net (fo=1, routed)           0.000     6.909    parser_i/array_parser_1/distance_mm[2]_i_41__3_n_0
    SLICE_X80Y116        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.289 r  parser_i/array_parser_1/distance_mm_reg[2]_i_21__3/CO[3]
                         net (fo=1, routed)           0.000     7.289    parser_i/array_parser_1/distance_mm_reg[2]_i_21__3_n_0
    SLICE_X80Y117        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.508 r  parser_i/array_parser_1/distance_mm_reg[6]_i_11__3/O[0]
                         net (fo=2, routed)           0.881     8.389    parser_i/array_parser_1/distance_mm_reg[6]_i_11__3_n_7
    SLICE_X78Y117        LUT3 (Prop_lut3_I0_O)        0.324     8.713 r  parser_i/array_parser_1/distance_mm[2]_i_4__3/O
                         net (fo=2, routed)           0.690     9.403    parser_i/array_parser_1/distance_mm[2]_i_4__3_n_0
    SLICE_X78Y117        LUT4 (Prop_lut4_I3_O)        0.327     9.730 r  parser_i/array_parser_1/distance_mm[2]_i_8__3/O
                         net (fo=1, routed)           0.000     9.730    parser_i/array_parser_1/distance_mm[2]_i_8__3_n_0
    SLICE_X78Y117        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.131 r  parser_i/array_parser_1/distance_mm_reg[2]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000    10.131    parser_i/array_parser_1/distance_mm_reg[2]_i_2__3_n_0
    SLICE_X78Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.245 r  parser_i/array_parser_1/distance_mm_reg[6]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000    10.245    parser_i/array_parser_1/distance_mm_reg[6]_i_2__3_n_0
    SLICE_X78Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.359 r  parser_i/array_parser_1/distance_mm_reg[10]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000    10.359    parser_i/array_parser_1/distance_mm_reg[10]_i_2__3_n_0
    SLICE_X78Y120        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.672 r  parser_i/array_parser_1/distance_mm_reg[14]_i_2__3/O[3]
                         net (fo=15, routed)          0.995    11.668    parser_i/array_parser_1/distance_mm_reg[14]_i_2__3_n_4
    SLICE_X80Y122        LUT3 (Prop_lut3_I0_O)        0.334    12.002 r  parser_i/array_parser_1/distance_mm[15]_i_178__3/O
                         net (fo=2, routed)           0.859    12.861    parser_i/array_parser_1/distance_mm[15]_i_178__3_n_0
    SLICE_X80Y122        LUT4 (Prop_lut4_I0_O)        0.348    13.209 r  parser_i/array_parser_1/distance_mm[15]_i_182__3/O
                         net (fo=1, routed)           0.000    13.209    parser_i/array_parser_1/distance_mm[15]_i_182__3_n_0
    SLICE_X80Y122        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    13.561 r  parser_i/array_parser_1/distance_mm_reg[15]_i_145__3/O[3]
                         net (fo=3, routed)           0.670    14.231    parser_i/array_parser_1/distance_mm_reg[15]_i_145__3_n_4
    SLICE_X78Y122        LUT3 (Prop_lut3_I1_O)        0.307    14.538 f  parser_i/array_parser_1/distance_mm[15]_i_146__3/O
                         net (fo=2, routed)           0.582    15.120    parser_i/array_parser_1/distance_mm[15]_i_146__3_n_0
    SLICE_X79Y122        LUT5 (Prop_lut5_I2_O)        0.124    15.244 r  parser_i/array_parser_1/distance_mm[15]_i_105__3/O
                         net (fo=2, routed)           0.640    15.884    parser_i/array_parser_1/distance_mm[15]_i_105__3_n_0
    SLICE_X77Y122        LUT6 (Prop_lut6_I0_O)        0.124    16.008 r  parser_i/array_parser_1/distance_mm[15]_i_109__3/O
                         net (fo=1, routed)           0.000    16.008    parser_i/array_parser_1/distance_mm[15]_i_109__3_n_0
    SLICE_X77Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.558 r  parser_i/array_parser_1/distance_mm_reg[15]_i_55__3/CO[3]
                         net (fo=1, routed)           0.000    16.558    parser_i/array_parser_1/distance_mm_reg[15]_i_55__3_n_0
    SLICE_X77Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.672 r  parser_i/array_parser_1/distance_mm_reg[15]_i_27__3/CO[3]
                         net (fo=1, routed)           0.000    16.672    parser_i/array_parser_1/distance_mm_reg[15]_i_27__3_n_0
    SLICE_X77Y124        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.006 r  parser_i/array_parser_1/distance_mm_reg[15]_i_13__3/O[1]
                         net (fo=3, routed)           0.888    17.894    parser_i/array_parser_1/distance_mm_reg[15]_i_13__3_n_6
    SLICE_X76Y121        LUT4 (Prop_lut4_I2_O)        0.303    18.197 r  parser_i/array_parser_1/distance_mm[15]_i_38__3/O
                         net (fo=1, routed)           0.000    18.197    parser_i/array_parser_1/distance_mm[15]_i_38__3_n_0
    SLICE_X76Y121        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    18.771 f  parser_i/array_parser_1/distance_mm_reg[15]_i_14__3/CO[2]
                         net (fo=2, routed)           0.421    19.192    parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm_reg[15]_3[0]
    SLICE_X76Y122        LUT5 (Prop_lut5_I2_O)        0.302    19.494 r  parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm[15]_i_8__3/O
                         net (fo=16, routed)          0.655    20.149    parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm[15]_i_8__3_n_0
    SLICE_X74Y121        LUT5 (Prop_lut5_I4_O)        0.328    20.477 r  parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm[2]_i_1__3/O
                         net (fo=1, routed)           0.000    20.477    parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm[2]_i_1__3_n_0
    SLICE_X74Y121        FDRE                                         r  parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_parser_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    parser_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  parser_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    parser_i/clk_wiz_0/inst/clk_in1_parser_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  parser_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    parser_i/clk_wiz_0/inst/clk_out1_parser_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  parser_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3566, routed)        1.523     8.231    parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/clk
    SLICE_X74Y121        FDRE                                         r  parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm_reg[2]/C
                         clock pessimism              0.554     8.784    
                         clock uncertainty           -0.074     8.710    
    SLICE_X74Y121        FDRE (Setup_fdre_C_D)        0.081     8.791    parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm_reg[2]
  -------------------------------------------------------------------
                         required time                          8.791    
                         arrival time                         -20.477    
  -------------------------------------------------------------------
                         slack                                -11.686    

Slack (VIOLATED) :        -11.657ns  (required time - arrival time)
  Source:                 parser_i/array_parser_1/inst/genblk1[0].ultrasonic_sensor/echo_time_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_parser_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            parser_i/array_parser_1/inst/genblk1[0].ultrasonic_sensor/distance_mm_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_parser_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_parser_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_parser_clk_wiz_0_0 rise@10.000ns - clk_out1_parser_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        21.333ns  (logic 10.545ns (49.430%)  route 10.788ns (50.570%))
  Logic Levels:           36  (CARRY4=22 LUT3=5 LUT4=5 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.764ns = ( 8.236 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.002ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_parser_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    parser_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  parser_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    parser_i/clk_wiz_0/inst/clk_in1_parser_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  parser_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    parser_i/clk_wiz_0/inst/clk_out1_parser_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  parser_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3566, routed)        1.817    -1.002    parser_i/array_parser_1/inst/genblk1[0].ultrasonic_sensor/clk
    SLICE_X79Y94         FDRE                                         r  parser_i/array_parser_1/inst/genblk1[0].ultrasonic_sensor/echo_time_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.546 r  parser_i/array_parser_1/inst/genblk1[0].ultrasonic_sensor/echo_time_reg[1]/Q
                         net (fo=9, routed)           0.654     0.108    parser_i/array_parser_1/inst/genblk1[0].ultrasonic_sensor/distance_mm10[0]
    SLICE_X83Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.764 r  parser_i/array_parser_1/inst/genblk1[0].ultrasonic_sensor/distance_mm_reg[2]_i_200/CO[3]
                         net (fo=1, routed)           0.000     0.764    parser_i/array_parser_1/inst/genblk1[0].ultrasonic_sensor/distance_mm_reg[2]_i_200_n_0
    SLICE_X83Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.878 r  parser_i/array_parser_1/inst/genblk1[0].ultrasonic_sensor/distance_mm_reg[2]_i_225/CO[3]
                         net (fo=1, routed)           0.000     0.878    parser_i/array_parser_1/inst/genblk1[0].ultrasonic_sensor/distance_mm_reg[2]_i_225_n_0
    SLICE_X83Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.992 r  parser_i/array_parser_1/inst/genblk1[0].ultrasonic_sensor/distance_mm_reg[2]_i_183/CO[3]
                         net (fo=1, routed)           0.000     0.992    parser_i/array_parser_1/inst/genblk1[0].ultrasonic_sensor/distance_mm_reg[2]_i_183_n_0
    SLICE_X83Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.214 r  parser_i/array_parser_1/inst/genblk1[0].ultrasonic_sensor/distance_mm_reg[2]_i_140/O[0]
                         net (fo=2, routed)           0.821     2.035    parser_i/array_parser_1/inst/genblk1[0].ultrasonic_sensor/distance_mm_reg[2]_i_140_n_7
    SLICE_X79Y97         LUT3 (Prop_lut3_I0_O)        0.327     2.362 r  parser_i/array_parser_1/inst/genblk1[0].ultrasonic_sensor/distance_mm[2]_i_133/O
                         net (fo=2, routed)           0.666     3.028    parser_i/array_parser_1/inst/genblk1[0].ultrasonic_sensor/distance_mm[2]_i_133_n_0
    SLICE_X79Y97         LUT4 (Prop_lut4_I3_O)        0.326     3.354 r  parser_i/array_parser_1/inst/genblk1[0].ultrasonic_sensor/distance_mm[2]_i_137/O
                         net (fo=1, routed)           0.000     3.354    parser_i/array_parser_1/inst/genblk1[0].ultrasonic_sensor/distance_mm[2]_i_137_n_0
    SLICE_X79Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.904 r  parser_i/array_parser_1/inst/genblk1[0].ultrasonic_sensor/distance_mm_reg[2]_i_85/CO[3]
                         net (fo=1, routed)           0.000     3.904    parser_i/array_parser_1/inst/genblk1[0].ultrasonic_sensor/distance_mm_reg[2]_i_85_n_0
    SLICE_X79Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.018 r  parser_i/array_parser_1/inst/genblk1[0].ultrasonic_sensor/distance_mm_reg[2]_i_52/CO[3]
                         net (fo=1, routed)           0.000     4.018    parser_i/array_parser_1/inst/genblk1[0].ultrasonic_sensor/distance_mm_reg[2]_i_52_n_0
    SLICE_X79Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.352 r  parser_i/array_parser_1/inst/genblk1[0].ultrasonic_sensor/distance_mm_reg[15]_i_42/O[1]
                         net (fo=18, routed)          0.967     5.319    parser_i/array_parser_1/genblk1[0].ultrasonic_sensor/distance_mm1[21]
    SLICE_X79Y90         LUT3 (Prop_lut3_I1_O)        0.329     5.648 r  parser_i/array_parser_1/distance_mm[2]_i_112/O
                         net (fo=2, routed)           0.859     6.507    parser_i/array_parser_1/distance_mm[2]_i_112_n_0
    SLICE_X79Y90         LUT4 (Prop_lut4_I3_O)        0.326     6.833 r  parser_i/array_parser_1/distance_mm[2]_i_116/O
                         net (fo=1, routed)           0.000     6.833    parser_i/array_parser_1/distance_mm[2]_i_116_n_0
    SLICE_X79Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.383 r  parser_i/array_parser_1/distance_mm_reg[2]_i_66/CO[3]
                         net (fo=1, routed)           0.000     7.383    parser_i/array_parser_1/distance_mm_reg[2]_i_66_n_0
    SLICE_X79Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.497 r  parser_i/array_parser_1/distance_mm_reg[2]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.497    parser_i/array_parser_1/distance_mm_reg[2]_i_33_n_0
    SLICE_X79Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.720 r  parser_i/array_parser_1/distance_mm_reg[2]_i_21/O[0]
                         net (fo=2, routed)           0.950     8.670    parser_i/array_parser_1/distance_mm_reg[2]_i_21_n_7
    SLICE_X80Y95         LUT3 (Prop_lut3_I1_O)        0.328     8.998 r  parser_i/array_parser_1/distance_mm[2]_i_13/O
                         net (fo=2, routed)           0.708     9.706    parser_i/array_parser_1/distance_mm[2]_i_13_n_0
    SLICE_X80Y95         LUT4 (Prop_lut4_I3_O)        0.331    10.037 r  parser_i/array_parser_1/distance_mm[2]_i_17/O
                         net (fo=1, routed)           0.000    10.037    parser_i/array_parser_1/distance_mm[2]_i_17_n_0
    SLICE_X80Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.413 r  parser_i/array_parser_1/distance_mm_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.413    parser_i/array_parser_1/distance_mm_reg[2]_i_3_n_0
    SLICE_X80Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.530 r  parser_i/array_parser_1/distance_mm_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.530    parser_i/array_parser_1/distance_mm_reg[2]_i_2_n_0
    SLICE_X80Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.647 r  parser_i/array_parser_1/distance_mm_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.647    parser_i/array_parser_1/distance_mm_reg[6]_i_2_n_0
    SLICE_X80Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.866 r  parser_i/array_parser_1/distance_mm_reg[10]_i_2/O[0]
                         net (fo=17, routed)          0.919    11.785    parser_i/array_parser_1/distance_mm_reg[10]_i_2_n_7
    SLICE_X82Y98         LUT3 (Prop_lut3_I0_O)        0.324    12.109 r  parser_i/array_parser_1/distance_mm[15]_i_219/O
                         net (fo=2, routed)           0.648    12.758    parser_i/array_parser_1/distance_mm[15]_i_219_n_0
    SLICE_X82Y98         LUT4 (Prop_lut4_I3_O)        0.327    13.085 r  parser_i/array_parser_1/distance_mm[15]_i_223/O
                         net (fo=1, routed)           0.000    13.085    parser_i/array_parser_1/distance_mm[15]_i_223_n_0
    SLICE_X82Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.486 r  parser_i/array_parser_1/distance_mm_reg[15]_i_198/CO[3]
                         net (fo=1, routed)           0.000    13.486    parser_i/array_parser_1/distance_mm_reg[15]_i_198_n_0
    SLICE_X82Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.600 r  parser_i/array_parser_1/distance_mm_reg[15]_i_176/CO[3]
                         net (fo=1, routed)           0.001    13.601    parser_i/array_parser_1/distance_mm_reg[15]_i_176_n_0
    SLICE_X82Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.935 r  parser_i/array_parser_1/distance_mm_reg[15]_i_145/O[1]
                         net (fo=3, routed)           0.789    14.723    parser_i/array_parser_1/distance_mm_reg[15]_i_145_n_6
    SLICE_X86Y101        LUT3 (Prop_lut3_I1_O)        0.303    15.026 f  parser_i/array_parser_1/distance_mm[15]_i_174/O
                         net (fo=2, routed)           0.170    15.197    parser_i/array_parser_1/distance_mm[15]_i_174_n_0
    SLICE_X86Y101        LUT5 (Prop_lut5_I2_O)        0.124    15.321 r  parser_i/array_parser_1/distance_mm[15]_i_135/O
                         net (fo=2, routed)           0.700    16.021    parser_i/array_parser_1/distance_mm[15]_i_135_n_0
    SLICE_X85Y98         LUT6 (Prop_lut6_I0_O)        0.124    16.145 r  parser_i/array_parser_1/distance_mm[15]_i_139/O
                         net (fo=1, routed)           0.000    16.145    parser_i/array_parser_1/distance_mm[15]_i_139_n_0
    SLICE_X85Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.546 r  parser_i/array_parser_1/distance_mm_reg[15]_i_102/CO[3]
                         net (fo=1, routed)           0.000    16.546    parser_i/array_parser_1/distance_mm_reg[15]_i_102_n_0
    SLICE_X85Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.660 r  parser_i/array_parser_1/distance_mm_reg[15]_i_55/CO[3]
                         net (fo=1, routed)           0.001    16.660    parser_i/array_parser_1/distance_mm_reg[15]_i_55_n_0
    SLICE_X85Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.882 r  parser_i/array_parser_1/distance_mm_reg[15]_i_27/O[0]
                         net (fo=3, routed)           0.784    17.667    parser_i/array_parser_1/distance_mm_reg[15]_i_27_n_7
    SLICE_X86Y99         LUT4 (Prop_lut4_I1_O)        0.299    17.966 r  parser_i/array_parser_1/distance_mm[15]_i_71/O
                         net (fo=1, routed)           0.000    17.966    parser_i/array_parser_1/distance_mm[15]_i_71_n_0
    SLICE_X86Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.516 r  parser_i/array_parser_1/distance_mm_reg[15]_i_33/CO[3]
                         net (fo=1, routed)           0.001    18.516    parser_i/array_parser_1/distance_mm_reg[15]_i_33_n_0
    SLICE_X86Y100        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.744 r  parser_i/array_parser_1/distance_mm_reg[15]_i_14/CO[2]
                         net (fo=2, routed)           0.512    19.256    parser_i/array_parser_1/inst/genblk1[0].ultrasonic_sensor/CO[0]
    SLICE_X87Y100        LUT5 (Prop_lut5_I2_O)        0.313    19.569 r  parser_i/array_parser_1/inst/genblk1[0].ultrasonic_sensor/distance_mm[15]_i_5/O
                         net (fo=16, routed)          0.638    20.207    parser_i/array_parser_1/inst/genblk1[0].ultrasonic_sensor/distance_mm[15]_i_5_n_0
    SLICE_X87Y101        LUT5 (Prop_lut5_I1_O)        0.124    20.331 r  parser_i/array_parser_1/inst/genblk1[0].ultrasonic_sensor/distance_mm[12]_i_1/O
                         net (fo=1, routed)           0.000    20.331    parser_i/array_parser_1/inst/genblk1[0].ultrasonic_sensor/distance_mm[12]_i_1_n_0
    SLICE_X87Y101        FDRE                                         r  parser_i/array_parser_1/inst/genblk1[0].ultrasonic_sensor/distance_mm_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_parser_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    parser_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  parser_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    parser_i/clk_wiz_0/inst/clk_in1_parser_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  parser_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    parser_i/clk_wiz_0/inst/clk_out1_parser_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  parser_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3566, routed)        1.528     8.236    parser_i/array_parser_1/inst/genblk1[0].ultrasonic_sensor/clk
    SLICE_X87Y101        FDRE                                         r  parser_i/array_parser_1/inst/genblk1[0].ultrasonic_sensor/distance_mm_reg[12]/C
                         clock pessimism              0.482     8.717    
                         clock uncertainty           -0.074     8.643    
    SLICE_X87Y101        FDRE (Setup_fdre_C_D)        0.032     8.675    parser_i/array_parser_1/inst/genblk1[0].ultrasonic_sensor/distance_mm_reg[12]
  -------------------------------------------------------------------
                         required time                          8.675    
                         arrival time                         -20.331    
  -------------------------------------------------------------------
                         slack                                -11.657    

Slack (VIOLATED) :        -11.645ns  (required time - arrival time)
  Source:                 parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/echo_time_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_parser_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_parser_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_parser_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_parser_clk_wiz_0_0 rise@10.000ns - clk_out1_parser_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        21.610ns  (logic 10.181ns (47.112%)  route 11.429ns (52.888%))
  Logic Levels:           33  (CARRY4=18 LUT2=1 LUT3=5 LUT4=5 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.775ns = ( 8.225 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.183ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_parser_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    parser_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  parser_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    parser_i/clk_wiz_0/inst/clk_in1_parser_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  parser_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    parser_i/clk_wiz_0/inst/clk_out1_parser_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  parser_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3566, routed)        1.636    -1.183    parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/clk
    SLICE_X83Y112        FDRE                                         r  parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/echo_time_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y112        FDRE (Prop_fdre_C_Q)         0.456    -0.727 r  parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/echo_time_reg[6]/Q
                         net (fo=8, routed)           0.697    -0.030    parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm10[5]
    SLICE_X83Y112        LUT2 (Prop_lut2_I1_O)        0.124     0.094 r  parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm[2]_i_254__3/O
                         net (fo=1, routed)           0.000     0.094    parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm[2]_i_254__3_n_0
    SLICE_X83Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.644 r  parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm_reg[2]_i_225__3/CO[3]
                         net (fo=1, routed)           0.000     0.644    parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm_reg[2]_i_225__3_n_0
    SLICE_X83Y113        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     0.957 r  parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm_reg[2]_i_183__3/O[3]
                         net (fo=2, routed)           0.787     1.744    parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm_reg[2]_i_183__3_n_4
    SLICE_X81Y113        LUT3 (Prop_lut3_I0_O)        0.331     2.075 r  parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm[2]_i_134__3/O
                         net (fo=2, routed)           0.959     3.034    parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm[2]_i_134__3_n_0
    SLICE_X81Y114        LUT4 (Prop_lut4_I3_O)        0.332     3.366 r  parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm[2]_i_138__3/O
                         net (fo=1, routed)           0.000     3.366    parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm[2]_i_138__3_n_0
    SLICE_X81Y114        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.898 r  parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm_reg[2]_i_85__3/CO[3]
                         net (fo=1, routed)           0.000     3.898    parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm_reg[2]_i_85__3_n_0
    SLICE_X81Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.012 r  parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm_reg[2]_i_52__3/CO[3]
                         net (fo=1, routed)           0.000     4.012    parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm_reg[2]_i_52__3_n_0
    SLICE_X81Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.126 r  parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm_reg[15]_i_42__3/CO[3]
                         net (fo=1, routed)           0.000     4.126    parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm_reg[15]_i_42__3_n_0
    SLICE_X81Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.240 r  parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm_reg[15]_i_19__3/CO[3]
                         net (fo=1, routed)           0.000     4.240    parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm_reg[15]_i_19__3_n_0
    SLICE_X81Y118        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.479 r  parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm_reg[15]_i_12__3/O[2]
                         net (fo=19, routed)          0.895     5.374    parser_i/array_parser_1/genblk1[4].ultrasonic_sensor/distance_mm1[30]
    SLICE_X80Y116        LUT3 (Prop_lut3_I0_O)        0.328     5.702 r  parser_i/array_parser_1/distance_mm[2]_i_37__3/O
                         net (fo=2, routed)           0.859     6.561    parser_i/array_parser_1/distance_mm[2]_i_37__3_n_0
    SLICE_X80Y116        LUT4 (Prop_lut4_I0_O)        0.348     6.909 r  parser_i/array_parser_1/distance_mm[2]_i_41__3/O
                         net (fo=1, routed)           0.000     6.909    parser_i/array_parser_1/distance_mm[2]_i_41__3_n_0
    SLICE_X80Y116        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.289 r  parser_i/array_parser_1/distance_mm_reg[2]_i_21__3/CO[3]
                         net (fo=1, routed)           0.000     7.289    parser_i/array_parser_1/distance_mm_reg[2]_i_21__3_n_0
    SLICE_X80Y117        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.508 r  parser_i/array_parser_1/distance_mm_reg[6]_i_11__3/O[0]
                         net (fo=2, routed)           0.881     8.389    parser_i/array_parser_1/distance_mm_reg[6]_i_11__3_n_7
    SLICE_X78Y117        LUT3 (Prop_lut3_I0_O)        0.324     8.713 r  parser_i/array_parser_1/distance_mm[2]_i_4__3/O
                         net (fo=2, routed)           0.690     9.403    parser_i/array_parser_1/distance_mm[2]_i_4__3_n_0
    SLICE_X78Y117        LUT4 (Prop_lut4_I3_O)        0.327     9.730 r  parser_i/array_parser_1/distance_mm[2]_i_8__3/O
                         net (fo=1, routed)           0.000     9.730    parser_i/array_parser_1/distance_mm[2]_i_8__3_n_0
    SLICE_X78Y117        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.131 r  parser_i/array_parser_1/distance_mm_reg[2]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000    10.131    parser_i/array_parser_1/distance_mm_reg[2]_i_2__3_n_0
    SLICE_X78Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.245 r  parser_i/array_parser_1/distance_mm_reg[6]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000    10.245    parser_i/array_parser_1/distance_mm_reg[6]_i_2__3_n_0
    SLICE_X78Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.359 r  parser_i/array_parser_1/distance_mm_reg[10]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000    10.359    parser_i/array_parser_1/distance_mm_reg[10]_i_2__3_n_0
    SLICE_X78Y120        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.672 r  parser_i/array_parser_1/distance_mm_reg[14]_i_2__3/O[3]
                         net (fo=15, routed)          0.995    11.668    parser_i/array_parser_1/distance_mm_reg[14]_i_2__3_n_4
    SLICE_X80Y122        LUT3 (Prop_lut3_I0_O)        0.334    12.002 r  parser_i/array_parser_1/distance_mm[15]_i_178__3/O
                         net (fo=2, routed)           0.859    12.861    parser_i/array_parser_1/distance_mm[15]_i_178__3_n_0
    SLICE_X80Y122        LUT4 (Prop_lut4_I0_O)        0.348    13.209 r  parser_i/array_parser_1/distance_mm[15]_i_182__3/O
                         net (fo=1, routed)           0.000    13.209    parser_i/array_parser_1/distance_mm[15]_i_182__3_n_0
    SLICE_X80Y122        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    13.561 r  parser_i/array_parser_1/distance_mm_reg[15]_i_145__3/O[3]
                         net (fo=3, routed)           0.670    14.231    parser_i/array_parser_1/distance_mm_reg[15]_i_145__3_n_4
    SLICE_X78Y122        LUT3 (Prop_lut3_I1_O)        0.307    14.538 f  parser_i/array_parser_1/distance_mm[15]_i_146__3/O
                         net (fo=2, routed)           0.582    15.120    parser_i/array_parser_1/distance_mm[15]_i_146__3_n_0
    SLICE_X79Y122        LUT5 (Prop_lut5_I2_O)        0.124    15.244 r  parser_i/array_parser_1/distance_mm[15]_i_105__3/O
                         net (fo=2, routed)           0.640    15.884    parser_i/array_parser_1/distance_mm[15]_i_105__3_n_0
    SLICE_X77Y122        LUT6 (Prop_lut6_I0_O)        0.124    16.008 r  parser_i/array_parser_1/distance_mm[15]_i_109__3/O
                         net (fo=1, routed)           0.000    16.008    parser_i/array_parser_1/distance_mm[15]_i_109__3_n_0
    SLICE_X77Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.558 r  parser_i/array_parser_1/distance_mm_reg[15]_i_55__3/CO[3]
                         net (fo=1, routed)           0.000    16.558    parser_i/array_parser_1/distance_mm_reg[15]_i_55__3_n_0
    SLICE_X77Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.672 r  parser_i/array_parser_1/distance_mm_reg[15]_i_27__3/CO[3]
                         net (fo=1, routed)           0.000    16.672    parser_i/array_parser_1/distance_mm_reg[15]_i_27__3_n_0
    SLICE_X77Y124        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.006 r  parser_i/array_parser_1/distance_mm_reg[15]_i_13__3/O[1]
                         net (fo=3, routed)           0.888    17.894    parser_i/array_parser_1/distance_mm_reg[15]_i_13__3_n_6
    SLICE_X76Y121        LUT4 (Prop_lut4_I2_O)        0.303    18.197 r  parser_i/array_parser_1/distance_mm[15]_i_38__3/O
                         net (fo=1, routed)           0.000    18.197    parser_i/array_parser_1/distance_mm[15]_i_38__3_n_0
    SLICE_X76Y121        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    18.771 f  parser_i/array_parser_1/distance_mm_reg[15]_i_14__3/CO[2]
                         net (fo=2, routed)           0.421    19.192    parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm_reg[15]_3[0]
    SLICE_X76Y122        LUT5 (Prop_lut5_I2_O)        0.302    19.494 r  parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm[15]_i_8__3/O
                         net (fo=16, routed)          0.606    20.099    parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm[15]_i_8__3_n_0
    SLICE_X76Y123        LUT5 (Prop_lut5_I4_O)        0.328    20.427 r  parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm[7]_i_1__3/O
                         net (fo=1, routed)           0.000    20.427    parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm[7]_i_1__3_n_0
    SLICE_X76Y123        FDRE                                         r  parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_parser_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    parser_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  parser_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    parser_i/clk_wiz_0/inst/clk_in1_parser_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  parser_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    parser_i/clk_wiz_0/inst/clk_out1_parser_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  parser_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3566, routed)        1.517     8.225    parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/clk
    SLICE_X76Y123        FDRE                                         r  parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm_reg[7]/C
                         clock pessimism              0.554     8.778    
                         clock uncertainty           -0.074     8.704    
    SLICE_X76Y123        FDRE (Setup_fdre_C_D)        0.079     8.783    parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm_reg[7]
  -------------------------------------------------------------------
                         required time                          8.783    
                         arrival time                         -20.427    
  -------------------------------------------------------------------
                         slack                                -11.645    

Slack (VIOLATED) :        -11.635ns  (required time - arrival time)
  Source:                 parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/echo_time_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_parser_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_parser_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_parser_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_parser_clk_wiz_0_0 rise@10.000ns - clk_out1_parser_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        21.600ns  (logic 10.181ns (47.134%)  route 11.419ns (52.866%))
  Logic Levels:           33  (CARRY4=18 LUT2=1 LUT3=5 LUT4=5 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.775ns = ( 8.225 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.183ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_parser_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    parser_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  parser_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    parser_i/clk_wiz_0/inst/clk_in1_parser_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  parser_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    parser_i/clk_wiz_0/inst/clk_out1_parser_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  parser_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3566, routed)        1.636    -1.183    parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/clk
    SLICE_X83Y112        FDRE                                         r  parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/echo_time_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y112        FDRE (Prop_fdre_C_Q)         0.456    -0.727 r  parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/echo_time_reg[6]/Q
                         net (fo=8, routed)           0.697    -0.030    parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm10[5]
    SLICE_X83Y112        LUT2 (Prop_lut2_I1_O)        0.124     0.094 r  parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm[2]_i_254__3/O
                         net (fo=1, routed)           0.000     0.094    parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm[2]_i_254__3_n_0
    SLICE_X83Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.644 r  parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm_reg[2]_i_225__3/CO[3]
                         net (fo=1, routed)           0.000     0.644    parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm_reg[2]_i_225__3_n_0
    SLICE_X83Y113        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     0.957 r  parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm_reg[2]_i_183__3/O[3]
                         net (fo=2, routed)           0.787     1.744    parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm_reg[2]_i_183__3_n_4
    SLICE_X81Y113        LUT3 (Prop_lut3_I0_O)        0.331     2.075 r  parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm[2]_i_134__3/O
                         net (fo=2, routed)           0.959     3.034    parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm[2]_i_134__3_n_0
    SLICE_X81Y114        LUT4 (Prop_lut4_I3_O)        0.332     3.366 r  parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm[2]_i_138__3/O
                         net (fo=1, routed)           0.000     3.366    parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm[2]_i_138__3_n_0
    SLICE_X81Y114        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.898 r  parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm_reg[2]_i_85__3/CO[3]
                         net (fo=1, routed)           0.000     3.898    parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm_reg[2]_i_85__3_n_0
    SLICE_X81Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.012 r  parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm_reg[2]_i_52__3/CO[3]
                         net (fo=1, routed)           0.000     4.012    parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm_reg[2]_i_52__3_n_0
    SLICE_X81Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.126 r  parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm_reg[15]_i_42__3/CO[3]
                         net (fo=1, routed)           0.000     4.126    parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm_reg[15]_i_42__3_n_0
    SLICE_X81Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.240 r  parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm_reg[15]_i_19__3/CO[3]
                         net (fo=1, routed)           0.000     4.240    parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm_reg[15]_i_19__3_n_0
    SLICE_X81Y118        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.479 r  parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm_reg[15]_i_12__3/O[2]
                         net (fo=19, routed)          0.895     5.374    parser_i/array_parser_1/genblk1[4].ultrasonic_sensor/distance_mm1[30]
    SLICE_X80Y116        LUT3 (Prop_lut3_I0_O)        0.328     5.702 r  parser_i/array_parser_1/distance_mm[2]_i_37__3/O
                         net (fo=2, routed)           0.859     6.561    parser_i/array_parser_1/distance_mm[2]_i_37__3_n_0
    SLICE_X80Y116        LUT4 (Prop_lut4_I0_O)        0.348     6.909 r  parser_i/array_parser_1/distance_mm[2]_i_41__3/O
                         net (fo=1, routed)           0.000     6.909    parser_i/array_parser_1/distance_mm[2]_i_41__3_n_0
    SLICE_X80Y116        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.289 r  parser_i/array_parser_1/distance_mm_reg[2]_i_21__3/CO[3]
                         net (fo=1, routed)           0.000     7.289    parser_i/array_parser_1/distance_mm_reg[2]_i_21__3_n_0
    SLICE_X80Y117        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.508 r  parser_i/array_parser_1/distance_mm_reg[6]_i_11__3/O[0]
                         net (fo=2, routed)           0.881     8.389    parser_i/array_parser_1/distance_mm_reg[6]_i_11__3_n_7
    SLICE_X78Y117        LUT3 (Prop_lut3_I0_O)        0.324     8.713 r  parser_i/array_parser_1/distance_mm[2]_i_4__3/O
                         net (fo=2, routed)           0.690     9.403    parser_i/array_parser_1/distance_mm[2]_i_4__3_n_0
    SLICE_X78Y117        LUT4 (Prop_lut4_I3_O)        0.327     9.730 r  parser_i/array_parser_1/distance_mm[2]_i_8__3/O
                         net (fo=1, routed)           0.000     9.730    parser_i/array_parser_1/distance_mm[2]_i_8__3_n_0
    SLICE_X78Y117        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.131 r  parser_i/array_parser_1/distance_mm_reg[2]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000    10.131    parser_i/array_parser_1/distance_mm_reg[2]_i_2__3_n_0
    SLICE_X78Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.245 r  parser_i/array_parser_1/distance_mm_reg[6]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000    10.245    parser_i/array_parser_1/distance_mm_reg[6]_i_2__3_n_0
    SLICE_X78Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.359 r  parser_i/array_parser_1/distance_mm_reg[10]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000    10.359    parser_i/array_parser_1/distance_mm_reg[10]_i_2__3_n_0
    SLICE_X78Y120        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.672 r  parser_i/array_parser_1/distance_mm_reg[14]_i_2__3/O[3]
                         net (fo=15, routed)          0.995    11.668    parser_i/array_parser_1/distance_mm_reg[14]_i_2__3_n_4
    SLICE_X80Y122        LUT3 (Prop_lut3_I0_O)        0.334    12.002 r  parser_i/array_parser_1/distance_mm[15]_i_178__3/O
                         net (fo=2, routed)           0.859    12.861    parser_i/array_parser_1/distance_mm[15]_i_178__3_n_0
    SLICE_X80Y122        LUT4 (Prop_lut4_I0_O)        0.348    13.209 r  parser_i/array_parser_1/distance_mm[15]_i_182__3/O
                         net (fo=1, routed)           0.000    13.209    parser_i/array_parser_1/distance_mm[15]_i_182__3_n_0
    SLICE_X80Y122        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    13.561 r  parser_i/array_parser_1/distance_mm_reg[15]_i_145__3/O[3]
                         net (fo=3, routed)           0.670    14.231    parser_i/array_parser_1/distance_mm_reg[15]_i_145__3_n_4
    SLICE_X78Y122        LUT3 (Prop_lut3_I1_O)        0.307    14.538 f  parser_i/array_parser_1/distance_mm[15]_i_146__3/O
                         net (fo=2, routed)           0.582    15.120    parser_i/array_parser_1/distance_mm[15]_i_146__3_n_0
    SLICE_X79Y122        LUT5 (Prop_lut5_I2_O)        0.124    15.244 r  parser_i/array_parser_1/distance_mm[15]_i_105__3/O
                         net (fo=2, routed)           0.640    15.884    parser_i/array_parser_1/distance_mm[15]_i_105__3_n_0
    SLICE_X77Y122        LUT6 (Prop_lut6_I0_O)        0.124    16.008 r  parser_i/array_parser_1/distance_mm[15]_i_109__3/O
                         net (fo=1, routed)           0.000    16.008    parser_i/array_parser_1/distance_mm[15]_i_109__3_n_0
    SLICE_X77Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.558 r  parser_i/array_parser_1/distance_mm_reg[15]_i_55__3/CO[3]
                         net (fo=1, routed)           0.000    16.558    parser_i/array_parser_1/distance_mm_reg[15]_i_55__3_n_0
    SLICE_X77Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.672 r  parser_i/array_parser_1/distance_mm_reg[15]_i_27__3/CO[3]
                         net (fo=1, routed)           0.000    16.672    parser_i/array_parser_1/distance_mm_reg[15]_i_27__3_n_0
    SLICE_X77Y124        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.006 r  parser_i/array_parser_1/distance_mm_reg[15]_i_13__3/O[1]
                         net (fo=3, routed)           0.888    17.894    parser_i/array_parser_1/distance_mm_reg[15]_i_13__3_n_6
    SLICE_X76Y121        LUT4 (Prop_lut4_I2_O)        0.303    18.197 r  parser_i/array_parser_1/distance_mm[15]_i_38__3/O
                         net (fo=1, routed)           0.000    18.197    parser_i/array_parser_1/distance_mm[15]_i_38__3_n_0
    SLICE_X76Y121        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    18.771 f  parser_i/array_parser_1/distance_mm_reg[15]_i_14__3/CO[2]
                         net (fo=2, routed)           0.421    19.192    parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm_reg[15]_3[0]
    SLICE_X76Y122        LUT5 (Prop_lut5_I2_O)        0.302    19.494 r  parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm[15]_i_8__3/O
                         net (fo=16, routed)          0.596    20.089    parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm[15]_i_8__3_n_0
    SLICE_X76Y123        LUT5 (Prop_lut5_I4_O)        0.328    20.417 r  parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm[6]_i_1__3/O
                         net (fo=1, routed)           0.000    20.417    parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm[6]_i_1__3_n_0
    SLICE_X76Y123        FDRE                                         r  parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_parser_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    parser_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  parser_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    parser_i/clk_wiz_0/inst/clk_in1_parser_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  parser_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    parser_i/clk_wiz_0/inst/clk_out1_parser_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  parser_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3566, routed)        1.517     8.225    parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/clk
    SLICE_X76Y123        FDRE                                         r  parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm_reg[6]/C
                         clock pessimism              0.554     8.778    
                         clock uncertainty           -0.074     8.704    
    SLICE_X76Y123        FDRE (Setup_fdre_C_D)        0.079     8.783    parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm_reg[6]
  -------------------------------------------------------------------
                         required time                          8.783    
                         arrival time                         -20.417    
  -------------------------------------------------------------------
                         slack                                -11.635    

Slack (VIOLATED) :        -11.604ns  (required time - arrival time)
  Source:                 parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/echo_time_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_parser_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_parser_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_parser_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_parser_clk_wiz_0_0 rise@10.000ns - clk_out1_parser_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        21.568ns  (logic 10.181ns (47.203%)  route 11.387ns (52.797%))
  Logic Levels:           33  (CARRY4=18 LUT2=1 LUT3=5 LUT4=5 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.774ns = ( 8.226 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.183ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_parser_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    parser_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  parser_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    parser_i/clk_wiz_0/inst/clk_in1_parser_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  parser_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    parser_i/clk_wiz_0/inst/clk_out1_parser_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  parser_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3566, routed)        1.636    -1.183    parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/clk
    SLICE_X83Y112        FDRE                                         r  parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/echo_time_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y112        FDRE (Prop_fdre_C_Q)         0.456    -0.727 r  parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/echo_time_reg[6]/Q
                         net (fo=8, routed)           0.697    -0.030    parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm10[5]
    SLICE_X83Y112        LUT2 (Prop_lut2_I1_O)        0.124     0.094 r  parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm[2]_i_254__3/O
                         net (fo=1, routed)           0.000     0.094    parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm[2]_i_254__3_n_0
    SLICE_X83Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.644 r  parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm_reg[2]_i_225__3/CO[3]
                         net (fo=1, routed)           0.000     0.644    parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm_reg[2]_i_225__3_n_0
    SLICE_X83Y113        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     0.957 r  parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm_reg[2]_i_183__3/O[3]
                         net (fo=2, routed)           0.787     1.744    parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm_reg[2]_i_183__3_n_4
    SLICE_X81Y113        LUT3 (Prop_lut3_I0_O)        0.331     2.075 r  parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm[2]_i_134__3/O
                         net (fo=2, routed)           0.959     3.034    parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm[2]_i_134__3_n_0
    SLICE_X81Y114        LUT4 (Prop_lut4_I3_O)        0.332     3.366 r  parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm[2]_i_138__3/O
                         net (fo=1, routed)           0.000     3.366    parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm[2]_i_138__3_n_0
    SLICE_X81Y114        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.898 r  parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm_reg[2]_i_85__3/CO[3]
                         net (fo=1, routed)           0.000     3.898    parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm_reg[2]_i_85__3_n_0
    SLICE_X81Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.012 r  parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm_reg[2]_i_52__3/CO[3]
                         net (fo=1, routed)           0.000     4.012    parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm_reg[2]_i_52__3_n_0
    SLICE_X81Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.126 r  parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm_reg[15]_i_42__3/CO[3]
                         net (fo=1, routed)           0.000     4.126    parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm_reg[15]_i_42__3_n_0
    SLICE_X81Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.240 r  parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm_reg[15]_i_19__3/CO[3]
                         net (fo=1, routed)           0.000     4.240    parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm_reg[15]_i_19__3_n_0
    SLICE_X81Y118        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.479 r  parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm_reg[15]_i_12__3/O[2]
                         net (fo=19, routed)          0.895     5.374    parser_i/array_parser_1/genblk1[4].ultrasonic_sensor/distance_mm1[30]
    SLICE_X80Y116        LUT3 (Prop_lut3_I0_O)        0.328     5.702 r  parser_i/array_parser_1/distance_mm[2]_i_37__3/O
                         net (fo=2, routed)           0.859     6.561    parser_i/array_parser_1/distance_mm[2]_i_37__3_n_0
    SLICE_X80Y116        LUT4 (Prop_lut4_I0_O)        0.348     6.909 r  parser_i/array_parser_1/distance_mm[2]_i_41__3/O
                         net (fo=1, routed)           0.000     6.909    parser_i/array_parser_1/distance_mm[2]_i_41__3_n_0
    SLICE_X80Y116        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.289 r  parser_i/array_parser_1/distance_mm_reg[2]_i_21__3/CO[3]
                         net (fo=1, routed)           0.000     7.289    parser_i/array_parser_1/distance_mm_reg[2]_i_21__3_n_0
    SLICE_X80Y117        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.508 r  parser_i/array_parser_1/distance_mm_reg[6]_i_11__3/O[0]
                         net (fo=2, routed)           0.881     8.389    parser_i/array_parser_1/distance_mm_reg[6]_i_11__3_n_7
    SLICE_X78Y117        LUT3 (Prop_lut3_I0_O)        0.324     8.713 r  parser_i/array_parser_1/distance_mm[2]_i_4__3/O
                         net (fo=2, routed)           0.690     9.403    parser_i/array_parser_1/distance_mm[2]_i_4__3_n_0
    SLICE_X78Y117        LUT4 (Prop_lut4_I3_O)        0.327     9.730 r  parser_i/array_parser_1/distance_mm[2]_i_8__3/O
                         net (fo=1, routed)           0.000     9.730    parser_i/array_parser_1/distance_mm[2]_i_8__3_n_0
    SLICE_X78Y117        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.131 r  parser_i/array_parser_1/distance_mm_reg[2]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000    10.131    parser_i/array_parser_1/distance_mm_reg[2]_i_2__3_n_0
    SLICE_X78Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.245 r  parser_i/array_parser_1/distance_mm_reg[6]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000    10.245    parser_i/array_parser_1/distance_mm_reg[6]_i_2__3_n_0
    SLICE_X78Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.359 r  parser_i/array_parser_1/distance_mm_reg[10]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000    10.359    parser_i/array_parser_1/distance_mm_reg[10]_i_2__3_n_0
    SLICE_X78Y120        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.672 r  parser_i/array_parser_1/distance_mm_reg[14]_i_2__3/O[3]
                         net (fo=15, routed)          0.995    11.668    parser_i/array_parser_1/distance_mm_reg[14]_i_2__3_n_4
    SLICE_X80Y122        LUT3 (Prop_lut3_I0_O)        0.334    12.002 r  parser_i/array_parser_1/distance_mm[15]_i_178__3/O
                         net (fo=2, routed)           0.859    12.861    parser_i/array_parser_1/distance_mm[15]_i_178__3_n_0
    SLICE_X80Y122        LUT4 (Prop_lut4_I0_O)        0.348    13.209 r  parser_i/array_parser_1/distance_mm[15]_i_182__3/O
                         net (fo=1, routed)           0.000    13.209    parser_i/array_parser_1/distance_mm[15]_i_182__3_n_0
    SLICE_X80Y122        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    13.561 r  parser_i/array_parser_1/distance_mm_reg[15]_i_145__3/O[3]
                         net (fo=3, routed)           0.670    14.231    parser_i/array_parser_1/distance_mm_reg[15]_i_145__3_n_4
    SLICE_X78Y122        LUT3 (Prop_lut3_I1_O)        0.307    14.538 f  parser_i/array_parser_1/distance_mm[15]_i_146__3/O
                         net (fo=2, routed)           0.582    15.120    parser_i/array_parser_1/distance_mm[15]_i_146__3_n_0
    SLICE_X79Y122        LUT5 (Prop_lut5_I2_O)        0.124    15.244 r  parser_i/array_parser_1/distance_mm[15]_i_105__3/O
                         net (fo=2, routed)           0.640    15.884    parser_i/array_parser_1/distance_mm[15]_i_105__3_n_0
    SLICE_X77Y122        LUT6 (Prop_lut6_I0_O)        0.124    16.008 r  parser_i/array_parser_1/distance_mm[15]_i_109__3/O
                         net (fo=1, routed)           0.000    16.008    parser_i/array_parser_1/distance_mm[15]_i_109__3_n_0
    SLICE_X77Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.558 r  parser_i/array_parser_1/distance_mm_reg[15]_i_55__3/CO[3]
                         net (fo=1, routed)           0.000    16.558    parser_i/array_parser_1/distance_mm_reg[15]_i_55__3_n_0
    SLICE_X77Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.672 r  parser_i/array_parser_1/distance_mm_reg[15]_i_27__3/CO[3]
                         net (fo=1, routed)           0.000    16.672    parser_i/array_parser_1/distance_mm_reg[15]_i_27__3_n_0
    SLICE_X77Y124        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.006 r  parser_i/array_parser_1/distance_mm_reg[15]_i_13__3/O[1]
                         net (fo=3, routed)           0.888    17.894    parser_i/array_parser_1/distance_mm_reg[15]_i_13__3_n_6
    SLICE_X76Y121        LUT4 (Prop_lut4_I2_O)        0.303    18.197 r  parser_i/array_parser_1/distance_mm[15]_i_38__3/O
                         net (fo=1, routed)           0.000    18.197    parser_i/array_parser_1/distance_mm[15]_i_38__3_n_0
    SLICE_X76Y121        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    18.771 f  parser_i/array_parser_1/distance_mm_reg[15]_i_14__3/CO[2]
                         net (fo=2, routed)           0.421    19.192    parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm_reg[15]_3[0]
    SLICE_X76Y122        LUT5 (Prop_lut5_I2_O)        0.302    19.494 r  parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm[15]_i_8__3/O
                         net (fo=16, routed)          0.564    20.058    parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm[15]_i_8__3_n_0
    SLICE_X74Y124        LUT5 (Prop_lut5_I4_O)        0.328    20.386 r  parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm[14]_i_1__3/O
                         net (fo=1, routed)           0.000    20.386    parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm[14]_i_1__3_n_0
    SLICE_X74Y124        FDRE                                         r  parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_parser_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    parser_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  parser_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    parser_i/clk_wiz_0/inst/clk_in1_parser_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  parser_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    parser_i/clk_wiz_0/inst/clk_out1_parser_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  parser_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3566, routed)        1.518     8.226    parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/clk
    SLICE_X74Y124        FDRE                                         r  parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm_reg[14]/C
                         clock pessimism              0.554     8.779    
                         clock uncertainty           -0.074     8.705    
    SLICE_X74Y124        FDRE (Setup_fdre_C_D)        0.077     8.782    parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm_reg[14]
  -------------------------------------------------------------------
                         required time                          8.782    
                         arrival time                         -20.386    
  -------------------------------------------------------------------
                         slack                                -11.604    

Slack (VIOLATED) :        -11.601ns  (required time - arrival time)
  Source:                 parser_i/array_parser_1/inst/genblk1[0].ultrasonic_sensor/echo_time_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_parser_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            parser_i/array_parser_1/inst/genblk1[0].ultrasonic_sensor/distance_mm_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_parser_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_parser_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_parser_clk_wiz_0_0 rise@10.000ns - clk_out1_parser_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        21.450ns  (logic 10.545ns (49.160%)  route 10.905ns (50.840%))
  Logic Levels:           36  (CARRY4=22 LUT3=5 LUT4=5 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.600ns = ( 8.400 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.002ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_parser_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    parser_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  parser_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    parser_i/clk_wiz_0/inst/clk_in1_parser_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  parser_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    parser_i/clk_wiz_0/inst/clk_out1_parser_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  parser_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3566, routed)        1.817    -1.002    parser_i/array_parser_1/inst/genblk1[0].ultrasonic_sensor/clk
    SLICE_X79Y94         FDRE                                         r  parser_i/array_parser_1/inst/genblk1[0].ultrasonic_sensor/echo_time_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.546 r  parser_i/array_parser_1/inst/genblk1[0].ultrasonic_sensor/echo_time_reg[1]/Q
                         net (fo=9, routed)           0.654     0.108    parser_i/array_parser_1/inst/genblk1[0].ultrasonic_sensor/distance_mm10[0]
    SLICE_X83Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.764 r  parser_i/array_parser_1/inst/genblk1[0].ultrasonic_sensor/distance_mm_reg[2]_i_200/CO[3]
                         net (fo=1, routed)           0.000     0.764    parser_i/array_parser_1/inst/genblk1[0].ultrasonic_sensor/distance_mm_reg[2]_i_200_n_0
    SLICE_X83Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.878 r  parser_i/array_parser_1/inst/genblk1[0].ultrasonic_sensor/distance_mm_reg[2]_i_225/CO[3]
                         net (fo=1, routed)           0.000     0.878    parser_i/array_parser_1/inst/genblk1[0].ultrasonic_sensor/distance_mm_reg[2]_i_225_n_0
    SLICE_X83Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.992 r  parser_i/array_parser_1/inst/genblk1[0].ultrasonic_sensor/distance_mm_reg[2]_i_183/CO[3]
                         net (fo=1, routed)           0.000     0.992    parser_i/array_parser_1/inst/genblk1[0].ultrasonic_sensor/distance_mm_reg[2]_i_183_n_0
    SLICE_X83Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.214 r  parser_i/array_parser_1/inst/genblk1[0].ultrasonic_sensor/distance_mm_reg[2]_i_140/O[0]
                         net (fo=2, routed)           0.821     2.035    parser_i/array_parser_1/inst/genblk1[0].ultrasonic_sensor/distance_mm_reg[2]_i_140_n_7
    SLICE_X79Y97         LUT3 (Prop_lut3_I0_O)        0.327     2.362 r  parser_i/array_parser_1/inst/genblk1[0].ultrasonic_sensor/distance_mm[2]_i_133/O
                         net (fo=2, routed)           0.666     3.028    parser_i/array_parser_1/inst/genblk1[0].ultrasonic_sensor/distance_mm[2]_i_133_n_0
    SLICE_X79Y97         LUT4 (Prop_lut4_I3_O)        0.326     3.354 r  parser_i/array_parser_1/inst/genblk1[0].ultrasonic_sensor/distance_mm[2]_i_137/O
                         net (fo=1, routed)           0.000     3.354    parser_i/array_parser_1/inst/genblk1[0].ultrasonic_sensor/distance_mm[2]_i_137_n_0
    SLICE_X79Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.904 r  parser_i/array_parser_1/inst/genblk1[0].ultrasonic_sensor/distance_mm_reg[2]_i_85/CO[3]
                         net (fo=1, routed)           0.000     3.904    parser_i/array_parser_1/inst/genblk1[0].ultrasonic_sensor/distance_mm_reg[2]_i_85_n_0
    SLICE_X79Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.018 r  parser_i/array_parser_1/inst/genblk1[0].ultrasonic_sensor/distance_mm_reg[2]_i_52/CO[3]
                         net (fo=1, routed)           0.000     4.018    parser_i/array_parser_1/inst/genblk1[0].ultrasonic_sensor/distance_mm_reg[2]_i_52_n_0
    SLICE_X79Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.352 r  parser_i/array_parser_1/inst/genblk1[0].ultrasonic_sensor/distance_mm_reg[15]_i_42/O[1]
                         net (fo=18, routed)          0.967     5.319    parser_i/array_parser_1/genblk1[0].ultrasonic_sensor/distance_mm1[21]
    SLICE_X79Y90         LUT3 (Prop_lut3_I1_O)        0.329     5.648 r  parser_i/array_parser_1/distance_mm[2]_i_112/O
                         net (fo=2, routed)           0.859     6.507    parser_i/array_parser_1/distance_mm[2]_i_112_n_0
    SLICE_X79Y90         LUT4 (Prop_lut4_I3_O)        0.326     6.833 r  parser_i/array_parser_1/distance_mm[2]_i_116/O
                         net (fo=1, routed)           0.000     6.833    parser_i/array_parser_1/distance_mm[2]_i_116_n_0
    SLICE_X79Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.383 r  parser_i/array_parser_1/distance_mm_reg[2]_i_66/CO[3]
                         net (fo=1, routed)           0.000     7.383    parser_i/array_parser_1/distance_mm_reg[2]_i_66_n_0
    SLICE_X79Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.497 r  parser_i/array_parser_1/distance_mm_reg[2]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.497    parser_i/array_parser_1/distance_mm_reg[2]_i_33_n_0
    SLICE_X79Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.720 r  parser_i/array_parser_1/distance_mm_reg[2]_i_21/O[0]
                         net (fo=2, routed)           0.950     8.670    parser_i/array_parser_1/distance_mm_reg[2]_i_21_n_7
    SLICE_X80Y95         LUT3 (Prop_lut3_I1_O)        0.328     8.998 r  parser_i/array_parser_1/distance_mm[2]_i_13/O
                         net (fo=2, routed)           0.708     9.706    parser_i/array_parser_1/distance_mm[2]_i_13_n_0
    SLICE_X80Y95         LUT4 (Prop_lut4_I3_O)        0.331    10.037 r  parser_i/array_parser_1/distance_mm[2]_i_17/O
                         net (fo=1, routed)           0.000    10.037    parser_i/array_parser_1/distance_mm[2]_i_17_n_0
    SLICE_X80Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.413 r  parser_i/array_parser_1/distance_mm_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.413    parser_i/array_parser_1/distance_mm_reg[2]_i_3_n_0
    SLICE_X80Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.530 r  parser_i/array_parser_1/distance_mm_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.530    parser_i/array_parser_1/distance_mm_reg[2]_i_2_n_0
    SLICE_X80Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.647 r  parser_i/array_parser_1/distance_mm_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.647    parser_i/array_parser_1/distance_mm_reg[6]_i_2_n_0
    SLICE_X80Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.866 r  parser_i/array_parser_1/distance_mm_reg[10]_i_2/O[0]
                         net (fo=17, routed)          0.919    11.785    parser_i/array_parser_1/distance_mm_reg[10]_i_2_n_7
    SLICE_X82Y98         LUT3 (Prop_lut3_I0_O)        0.324    12.109 r  parser_i/array_parser_1/distance_mm[15]_i_219/O
                         net (fo=2, routed)           0.648    12.758    parser_i/array_parser_1/distance_mm[15]_i_219_n_0
    SLICE_X82Y98         LUT4 (Prop_lut4_I3_O)        0.327    13.085 r  parser_i/array_parser_1/distance_mm[15]_i_223/O
                         net (fo=1, routed)           0.000    13.085    parser_i/array_parser_1/distance_mm[15]_i_223_n_0
    SLICE_X82Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.486 r  parser_i/array_parser_1/distance_mm_reg[15]_i_198/CO[3]
                         net (fo=1, routed)           0.000    13.486    parser_i/array_parser_1/distance_mm_reg[15]_i_198_n_0
    SLICE_X82Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.600 r  parser_i/array_parser_1/distance_mm_reg[15]_i_176/CO[3]
                         net (fo=1, routed)           0.001    13.601    parser_i/array_parser_1/distance_mm_reg[15]_i_176_n_0
    SLICE_X82Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.935 r  parser_i/array_parser_1/distance_mm_reg[15]_i_145/O[1]
                         net (fo=3, routed)           0.789    14.723    parser_i/array_parser_1/distance_mm_reg[15]_i_145_n_6
    SLICE_X86Y101        LUT3 (Prop_lut3_I1_O)        0.303    15.026 f  parser_i/array_parser_1/distance_mm[15]_i_174/O
                         net (fo=2, routed)           0.170    15.197    parser_i/array_parser_1/distance_mm[15]_i_174_n_0
    SLICE_X86Y101        LUT5 (Prop_lut5_I2_O)        0.124    15.321 r  parser_i/array_parser_1/distance_mm[15]_i_135/O
                         net (fo=2, routed)           0.700    16.021    parser_i/array_parser_1/distance_mm[15]_i_135_n_0
    SLICE_X85Y98         LUT6 (Prop_lut6_I0_O)        0.124    16.145 r  parser_i/array_parser_1/distance_mm[15]_i_139/O
                         net (fo=1, routed)           0.000    16.145    parser_i/array_parser_1/distance_mm[15]_i_139_n_0
    SLICE_X85Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.546 r  parser_i/array_parser_1/distance_mm_reg[15]_i_102/CO[3]
                         net (fo=1, routed)           0.000    16.546    parser_i/array_parser_1/distance_mm_reg[15]_i_102_n_0
    SLICE_X85Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.660 r  parser_i/array_parser_1/distance_mm_reg[15]_i_55/CO[3]
                         net (fo=1, routed)           0.001    16.660    parser_i/array_parser_1/distance_mm_reg[15]_i_55_n_0
    SLICE_X85Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.882 r  parser_i/array_parser_1/distance_mm_reg[15]_i_27/O[0]
                         net (fo=3, routed)           0.784    17.667    parser_i/array_parser_1/distance_mm_reg[15]_i_27_n_7
    SLICE_X86Y99         LUT4 (Prop_lut4_I1_O)        0.299    17.966 r  parser_i/array_parser_1/distance_mm[15]_i_71/O
                         net (fo=1, routed)           0.000    17.966    parser_i/array_parser_1/distance_mm[15]_i_71_n_0
    SLICE_X86Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.516 r  parser_i/array_parser_1/distance_mm_reg[15]_i_33/CO[3]
                         net (fo=1, routed)           0.001    18.516    parser_i/array_parser_1/distance_mm_reg[15]_i_33_n_0
    SLICE_X86Y100        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.744 r  parser_i/array_parser_1/distance_mm_reg[15]_i_14/CO[2]
                         net (fo=2, routed)           0.512    19.256    parser_i/array_parser_1/inst/genblk1[0].ultrasonic_sensor/CO[0]
    SLICE_X87Y100        LUT5 (Prop_lut5_I2_O)        0.313    19.569 r  parser_i/array_parser_1/inst/genblk1[0].ultrasonic_sensor/distance_mm[15]_i_5/O
                         net (fo=16, routed)          0.755    20.325    parser_i/array_parser_1/inst/genblk1[0].ultrasonic_sensor/distance_mm[15]_i_5_n_0
    SLICE_X87Y99         LUT5 (Prop_lut5_I1_O)        0.124    20.449 r  parser_i/array_parser_1/inst/genblk1[0].ultrasonic_sensor/distance_mm[1]_i_1/O
                         net (fo=1, routed)           0.000    20.449    parser_i/array_parser_1/inst/genblk1[0].ultrasonic_sensor/distance_mm[1]_i_1_n_0
    SLICE_X87Y99         FDRE                                         r  parser_i/array_parser_1/inst/genblk1[0].ultrasonic_sensor/distance_mm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_parser_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    parser_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  parser_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    parser_i/clk_wiz_0/inst/clk_in1_parser_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  parser_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    parser_i/clk_wiz_0/inst/clk_out1_parser_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  parser_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3566, routed)        1.693     8.400    parser_i/array_parser_1/inst/genblk1[0].ultrasonic_sensor/clk
    SLICE_X87Y99         FDRE                                         r  parser_i/array_parser_1/inst/genblk1[0].ultrasonic_sensor/distance_mm_reg[1]/C
                         clock pessimism              0.490     8.890    
                         clock uncertainty           -0.074     8.816    
    SLICE_X87Y99         FDRE (Setup_fdre_C_D)        0.032     8.848    parser_i/array_parser_1/inst/genblk1[0].ultrasonic_sensor/distance_mm_reg[1]
  -------------------------------------------------------------------
                         required time                          8.848    
                         arrival time                         -20.449    
  -------------------------------------------------------------------
                         slack                                -11.601    

Slack (VIOLATED) :        -11.588ns  (required time - arrival time)
  Source:                 parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/echo_time_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_parser_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_parser_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_parser_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_parser_clk_wiz_0_0 rise@10.000ns - clk_out1_parser_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        21.559ns  (logic 10.181ns (47.225%)  route 11.378ns (52.775%))
  Logic Levels:           33  (CARRY4=18 LUT2=1 LUT3=5 LUT4=5 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.768ns = ( 8.232 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.183ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_parser_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    parser_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  parser_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    parser_i/clk_wiz_0/inst/clk_in1_parser_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  parser_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    parser_i/clk_wiz_0/inst/clk_out1_parser_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  parser_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3566, routed)        1.636    -1.183    parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/clk
    SLICE_X83Y112        FDRE                                         r  parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/echo_time_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y112        FDRE (Prop_fdre_C_Q)         0.456    -0.727 r  parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/echo_time_reg[6]/Q
                         net (fo=8, routed)           0.697    -0.030    parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm10[5]
    SLICE_X83Y112        LUT2 (Prop_lut2_I1_O)        0.124     0.094 r  parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm[2]_i_254__3/O
                         net (fo=1, routed)           0.000     0.094    parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm[2]_i_254__3_n_0
    SLICE_X83Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.644 r  parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm_reg[2]_i_225__3/CO[3]
                         net (fo=1, routed)           0.000     0.644    parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm_reg[2]_i_225__3_n_0
    SLICE_X83Y113        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     0.957 r  parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm_reg[2]_i_183__3/O[3]
                         net (fo=2, routed)           0.787     1.744    parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm_reg[2]_i_183__3_n_4
    SLICE_X81Y113        LUT3 (Prop_lut3_I0_O)        0.331     2.075 r  parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm[2]_i_134__3/O
                         net (fo=2, routed)           0.959     3.034    parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm[2]_i_134__3_n_0
    SLICE_X81Y114        LUT4 (Prop_lut4_I3_O)        0.332     3.366 r  parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm[2]_i_138__3/O
                         net (fo=1, routed)           0.000     3.366    parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm[2]_i_138__3_n_0
    SLICE_X81Y114        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.898 r  parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm_reg[2]_i_85__3/CO[3]
                         net (fo=1, routed)           0.000     3.898    parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm_reg[2]_i_85__3_n_0
    SLICE_X81Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.012 r  parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm_reg[2]_i_52__3/CO[3]
                         net (fo=1, routed)           0.000     4.012    parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm_reg[2]_i_52__3_n_0
    SLICE_X81Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.126 r  parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm_reg[15]_i_42__3/CO[3]
                         net (fo=1, routed)           0.000     4.126    parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm_reg[15]_i_42__3_n_0
    SLICE_X81Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.240 r  parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm_reg[15]_i_19__3/CO[3]
                         net (fo=1, routed)           0.000     4.240    parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm_reg[15]_i_19__3_n_0
    SLICE_X81Y118        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.479 r  parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm_reg[15]_i_12__3/O[2]
                         net (fo=19, routed)          0.895     5.374    parser_i/array_parser_1/genblk1[4].ultrasonic_sensor/distance_mm1[30]
    SLICE_X80Y116        LUT3 (Prop_lut3_I0_O)        0.328     5.702 r  parser_i/array_parser_1/distance_mm[2]_i_37__3/O
                         net (fo=2, routed)           0.859     6.561    parser_i/array_parser_1/distance_mm[2]_i_37__3_n_0
    SLICE_X80Y116        LUT4 (Prop_lut4_I0_O)        0.348     6.909 r  parser_i/array_parser_1/distance_mm[2]_i_41__3/O
                         net (fo=1, routed)           0.000     6.909    parser_i/array_parser_1/distance_mm[2]_i_41__3_n_0
    SLICE_X80Y116        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.289 r  parser_i/array_parser_1/distance_mm_reg[2]_i_21__3/CO[3]
                         net (fo=1, routed)           0.000     7.289    parser_i/array_parser_1/distance_mm_reg[2]_i_21__3_n_0
    SLICE_X80Y117        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.508 r  parser_i/array_parser_1/distance_mm_reg[6]_i_11__3/O[0]
                         net (fo=2, routed)           0.881     8.389    parser_i/array_parser_1/distance_mm_reg[6]_i_11__3_n_7
    SLICE_X78Y117        LUT3 (Prop_lut3_I0_O)        0.324     8.713 r  parser_i/array_parser_1/distance_mm[2]_i_4__3/O
                         net (fo=2, routed)           0.690     9.403    parser_i/array_parser_1/distance_mm[2]_i_4__3_n_0
    SLICE_X78Y117        LUT4 (Prop_lut4_I3_O)        0.327     9.730 r  parser_i/array_parser_1/distance_mm[2]_i_8__3/O
                         net (fo=1, routed)           0.000     9.730    parser_i/array_parser_1/distance_mm[2]_i_8__3_n_0
    SLICE_X78Y117        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.131 r  parser_i/array_parser_1/distance_mm_reg[2]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000    10.131    parser_i/array_parser_1/distance_mm_reg[2]_i_2__3_n_0
    SLICE_X78Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.245 r  parser_i/array_parser_1/distance_mm_reg[6]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000    10.245    parser_i/array_parser_1/distance_mm_reg[6]_i_2__3_n_0
    SLICE_X78Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.359 r  parser_i/array_parser_1/distance_mm_reg[10]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000    10.359    parser_i/array_parser_1/distance_mm_reg[10]_i_2__3_n_0
    SLICE_X78Y120        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.672 r  parser_i/array_parser_1/distance_mm_reg[14]_i_2__3/O[3]
                         net (fo=15, routed)          0.995    11.668    parser_i/array_parser_1/distance_mm_reg[14]_i_2__3_n_4
    SLICE_X80Y122        LUT3 (Prop_lut3_I0_O)        0.334    12.002 r  parser_i/array_parser_1/distance_mm[15]_i_178__3/O
                         net (fo=2, routed)           0.859    12.861    parser_i/array_parser_1/distance_mm[15]_i_178__3_n_0
    SLICE_X80Y122        LUT4 (Prop_lut4_I0_O)        0.348    13.209 r  parser_i/array_parser_1/distance_mm[15]_i_182__3/O
                         net (fo=1, routed)           0.000    13.209    parser_i/array_parser_1/distance_mm[15]_i_182__3_n_0
    SLICE_X80Y122        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    13.561 r  parser_i/array_parser_1/distance_mm_reg[15]_i_145__3/O[3]
                         net (fo=3, routed)           0.670    14.231    parser_i/array_parser_1/distance_mm_reg[15]_i_145__3_n_4
    SLICE_X78Y122        LUT3 (Prop_lut3_I1_O)        0.307    14.538 f  parser_i/array_parser_1/distance_mm[15]_i_146__3/O
                         net (fo=2, routed)           0.582    15.120    parser_i/array_parser_1/distance_mm[15]_i_146__3_n_0
    SLICE_X79Y122        LUT5 (Prop_lut5_I2_O)        0.124    15.244 r  parser_i/array_parser_1/distance_mm[15]_i_105__3/O
                         net (fo=2, routed)           0.640    15.884    parser_i/array_parser_1/distance_mm[15]_i_105__3_n_0
    SLICE_X77Y122        LUT6 (Prop_lut6_I0_O)        0.124    16.008 r  parser_i/array_parser_1/distance_mm[15]_i_109__3/O
                         net (fo=1, routed)           0.000    16.008    parser_i/array_parser_1/distance_mm[15]_i_109__3_n_0
    SLICE_X77Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.558 r  parser_i/array_parser_1/distance_mm_reg[15]_i_55__3/CO[3]
                         net (fo=1, routed)           0.000    16.558    parser_i/array_parser_1/distance_mm_reg[15]_i_55__3_n_0
    SLICE_X77Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.672 r  parser_i/array_parser_1/distance_mm_reg[15]_i_27__3/CO[3]
                         net (fo=1, routed)           0.000    16.672    parser_i/array_parser_1/distance_mm_reg[15]_i_27__3_n_0
    SLICE_X77Y124        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.006 r  parser_i/array_parser_1/distance_mm_reg[15]_i_13__3/O[1]
                         net (fo=3, routed)           0.888    17.894    parser_i/array_parser_1/distance_mm_reg[15]_i_13__3_n_6
    SLICE_X76Y121        LUT4 (Prop_lut4_I2_O)        0.303    18.197 r  parser_i/array_parser_1/distance_mm[15]_i_38__3/O
                         net (fo=1, routed)           0.000    18.197    parser_i/array_parser_1/distance_mm[15]_i_38__3_n_0
    SLICE_X76Y121        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    18.771 f  parser_i/array_parser_1/distance_mm_reg[15]_i_14__3/CO[2]
                         net (fo=2, routed)           0.421    19.192    parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm_reg[15]_3[0]
    SLICE_X76Y122        LUT5 (Prop_lut5_I2_O)        0.302    19.494 r  parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm[15]_i_8__3/O
                         net (fo=16, routed)          0.554    20.048    parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm[15]_i_8__3_n_0
    SLICE_X74Y120        LUT5 (Prop_lut5_I4_O)        0.328    20.376 r  parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm[9]_i_1__3/O
                         net (fo=1, routed)           0.000    20.376    parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm[9]_i_1__3_n_0
    SLICE_X74Y120        FDRE                                         r  parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_parser_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    parser_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  parser_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    parser_i/clk_wiz_0/inst/clk_in1_parser_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  parser_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    parser_i/clk_wiz_0/inst/clk_out1_parser_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  parser_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3566, routed)        1.524     8.232    parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/clk
    SLICE_X74Y120        FDRE                                         r  parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm_reg[9]/C
                         clock pessimism              0.554     8.785    
                         clock uncertainty           -0.074     8.711    
    SLICE_X74Y120        FDRE (Setup_fdre_C_D)        0.077     8.788    parser_i/array_parser_1/inst/genblk1[4].ultrasonic_sensor/distance_mm_reg[9]
  -------------------------------------------------------------------
                         required time                          8.788    
                         arrival time                         -20.376    
  -------------------------------------------------------------------
                         slack                                -11.588    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 parser_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[5]_rep__8/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_parser_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            parser_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[160].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_parser_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_parser_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_parser_clk_wiz_0_0 rise@0.000ns - clk_out1_parser_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.164ns (29.368%)  route 0.394ns (70.632%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.924ns
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    -0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_parser_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    parser_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  parser_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    parser_i/clk_wiz_0/inst/clk_in1_parser_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  parser_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    parser_i/clk_wiz_0/inst/clk_out1_parser_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  parser_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3566, routed)        0.582    -0.718    parser_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/out[0]
    SLICE_X62Y147        FDRE                                         r  parser_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[5]_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y147        FDRE (Prop_fdre_C_Q)         0.164    -0.554 r  parser_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[5]_rep__8/Q
                         net (fo=21, routed)          0.394    -0.159    parser_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[160].ram.r/prim_noinit.ram/ADDRBWRADDR[5]
    RAMB36_X3Y32         RAMB36E1                                     r  parser_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[160].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_parser_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    parser_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  parser_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    parser_i/clk_wiz_0/inst/clk_in1_parser_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  parser_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    parser_i/clk_wiz_0/inst/clk_out1_parser_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  parser_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3566, routed)        0.890    -0.924    parser_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[160].ram.r/prim_noinit.ram/out[0]
    RAMB36_X3Y32         RAMB36E1                                     r  parser_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[160].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.514    -0.409    
    RAMB36_X3Y32         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183    -0.226    parser_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[160].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 parser_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_parser_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            parser_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/parallel_dout_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_parser_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_parser_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_parser_clk_wiz_0_0 rise@0.000ns - clk_out1_parser_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.148ns (44.272%)  route 0.186ns (55.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_parser_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    parser_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  parser_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    parser_i/clk_wiz_0/inst/clk_in1_parser_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  parser_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    parser_i/clk_wiz_0/inst/clk_out1_parser_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  parser_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3566, routed)        0.581    -0.719    parser_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/s_dclk_o
    SLICE_X64Y100        FDRE                                         r  parser_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y100        FDRE (Prop_fdre_C_Q)         0.148    -0.571 r  parser_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_reg/Q
                         net (fo=33, routed)          0.186    -0.385    parser_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]
    SLICE_X64Y99         FDRE                                         r  parser_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/parallel_dout_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_parser_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    parser_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  parser_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    parser_i/clk_wiz_0/inst/clk_in1_parser_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  parser_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    parser_i/clk_wiz_0/inst/clk_out1_parser_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  parser_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3566, routed)        0.922    -0.892    parser_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/s_dclk_o
    SLICE_X64Y99         FDRE                                         r  parser_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/parallel_dout_reg[15]/C
                         clock pessimism              0.509    -0.383    
    SLICE_X64Y99         FDRE (Hold_fdre_C_CE)       -0.069    -0.452    parser_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/parallel_dout_reg[15]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.385    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 parser_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[81]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_parser_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            parser_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_parser_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_parser_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_parser_clk_wiz_0_0 rise@0.000ns - clk_out1_parser_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.186ns (43.328%)  route 0.243ns (56.672%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.978ns
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_parser_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    parser_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  parser_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    parser_i/clk_wiz_0/inst/clk_in1_parser_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  parser_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    parser_i/clk_wiz_0/inst/clk_out1_parser_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  parser_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3566, routed)        0.565    -0.735    parser_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/out[0]
    SLICE_X83Y104        FDRE                                         r  parser_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[81]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.594 r  parser_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[81]/Q
                         net (fo=1, routed)           0.243    -0.351    parser_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/data5[1]
    SLICE_X87Y104        LUT5 (Prop_lut5_I0_O)        0.045    -0.306 r  parser_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/xsdb_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.306    parser_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]_1[1]
    SLICE_X87Y104        FDRE                                         r  parser_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_parser_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    parser_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  parser_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    parser_i/clk_wiz_0/inst/clk_in1_parser_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  parser_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    parser_i/clk_wiz_0/inst/clk_out1_parser_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  parser_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3566, routed)        0.836    -0.978    parser_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/s_dclk_o
    SLICE_X87Y104        FDRE                                         r  parser_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]/C
                         clock pessimism              0.509    -0.469    
    SLICE_X87Y104        FDRE (Hold_fdre_C_D)         0.091    -0.378    parser_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 parser_i/ila_0/inst/ila_core_inst/u_ila_regs/next_state_xsdb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_parser_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            parser_i/ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_parser_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_parser_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_parser_clk_wiz_0_0 rise@0.000ns - clk_out1_parser_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.246ns (62.605%)  route 0.147ns (37.395%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.964ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_parser_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    parser_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  parser_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    parser_i/clk_wiz_0/inst/clk_in1_parser_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  parser_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    parser_i/clk_wiz_0/inst/clk_out1_parser_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  parser_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3566, routed)        0.645    -0.654    parser_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE_n_1
    SLICE_X66Y98         FDRE                                         r  parser_i/ila_0/inst/ila_core_inst/u_ila_regs/next_state_xsdb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y98         FDRE (Prop_fdre_C_Q)         0.148    -0.506 r  parser_i/ila_0/inst/ila_core_inst/u_ila_regs/next_state_xsdb_reg/Q
                         net (fo=3, routed)           0.147    -0.359    parser_i/ila_0/inst/ila_core_inst/u_ila_regs/next_state_xsdb
    SLICE_X66Y100        LUT4 (Prop_lut4_I2_O)        0.098    -0.261 r  parser_i/ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_i_1/O
                         net (fo=1, routed)           0.000    -0.261    parser_i/ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_i_1_n_0
    SLICE_X66Y100        FDRE                                         r  parser_i/ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_parser_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    parser_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  parser_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    parser_i/clk_wiz_0/inst/clk_in1_parser_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  parser_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    parser_i/clk_wiz_0/inst/clk_out1_parser_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  parser_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3566, routed)        0.850    -0.964    parser_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE_n_1
    SLICE_X66Y100        FDRE                                         r  parser_i/ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_reg/C
                         clock pessimism              0.509    -0.455    
    SLICE_X66Y100        FDRE (Hold_fdre_C_D)         0.121    -0.334    parser_i/ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_reg
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 parser_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[9]_rep__8/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_parser_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            parser_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[116].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_parser_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_parser_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_parser_clk_wiz_0_0 rise@0.000ns - clk_out1_parser_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.765%)  route 0.181ns (56.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.664ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_parser_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    parser_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  parser_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    parser_i/clk_wiz_0/inst/clk_in1_parser_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  parser_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    parser_i/clk_wiz_0/inst/clk_out1_parser_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  parser_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3566, routed)        0.635    -0.664    parser_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/out[0]
    SLICE_X63Y73         FDRE                                         r  parser_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[9]_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.523 r  parser_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[9]_rep__8/Q
                         net (fo=21, routed)          0.181    -0.342    parser_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[116].ram.r/prim_noinit.ram/ADDRBWRADDR[9]
    RAMB36_X3Y14         RAMB36E1                                     r  parser_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[116].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_parser_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    parser_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  parser_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    parser_i/clk_wiz_0/inst/clk_in1_parser_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  parser_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    parser_i/clk_wiz_0/inst/clk_out1_parser_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  parser_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3566, routed)        0.952    -0.862    parser_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[116].ram.r/prim_noinit.ram/out[0]
    RAMB36_X3Y14         RAMB36E1                                     r  parser_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[116].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.256    -0.606    
    RAMB36_X3Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183    -0.423    parser_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[116].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 parser_i/array_parser_1/inst/genblk1[3].ultrasonic_sensor/distance_mm_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_parser_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            parser_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][63]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_parser_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_parser_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_parser_clk_wiz_0_0 rise@0.000ns - clk_out1_parser_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.917%)  route 0.124ns (43.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.965ns
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    -0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_parser_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    parser_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  parser_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    parser_i/clk_wiz_0/inst/clk_in1_parser_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  parser_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    parser_i/clk_wiz_0/inst/clk_out1_parser_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  parser_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3566, routed)        0.578    -0.722    parser_i/array_parser_1/inst/genblk1[3].ultrasonic_sensor/clk
    SLICE_X68Y145        FDRE                                         r  parser_i/array_parser_1/inst/genblk1[3].ultrasonic_sensor/distance_mm_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y145        FDRE (Prop_fdre_C_Q)         0.164    -0.558 r  parser_i/array_parser_1/inst/genblk1[3].ultrasonic_sensor/distance_mm_reg[9]/Q
                         net (fo=2, routed)           0.124    -0.434    parser_i/ila_0/inst/ila_core_inst/probe5[9]
    SLICE_X68Y146        SRL16E                                       r  parser_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][63]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_parser_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    parser_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  parser_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    parser_i/clk_wiz_0/inst/clk_in1_parser_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  parser_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    parser_i/clk_wiz_0/inst/clk_out1_parser_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  parser_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3566, routed)        0.849    -0.965    parser_i/ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X68Y146        SRL16E                                       r  parser_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][63]_srl8/CLK
                         clock pessimism              0.259    -0.706    
    SLICE_X68Y146        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.523    parser_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][63]_srl8
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.434    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 parser_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_parser_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            parser_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_parser_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_parser_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_parser_clk_wiz_0_0 rise@0.000ns - clk_out1_parser_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.164ns (46.612%)  route 0.188ns (53.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.969ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_parser_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    parser_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  parser_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    parser_i/clk_wiz_0/inst/clk_in1_parser_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  parser_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    parser_i/clk_wiz_0/inst/clk_out1_parser_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  parser_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3566, routed)        0.641    -0.658    parser_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg_0
    SLICE_X88Y98         FDRE                                         r  parser_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.494 r  parser_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[12]/Q
                         net (fo=3, routed)           0.188    -0.306    parser_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_in[24]
    SLICE_X88Y100        FDRE                                         r  parser_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_parser_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    parser_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  parser_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    parser_i/clk_wiz_0/inst/clk_in1_parser_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  parser_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    parser_i/clk_wiz_0/inst/clk_out1_parser_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  parser_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3566, routed)        0.845    -0.969    parser_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg_0
    SLICE_X88Y100        FDRE                                         r  parser_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[12]/C
                         clock pessimism              0.509    -0.460    
    SLICE_X88Y100        FDRE (Hold_fdre_C_D)         0.064    -0.396    parser_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[12]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 parser_i/array_parser_1/inst/genblk1[1].ultrasonic_sensor/distance_mm_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_parser_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            parser_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_parser_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_parser_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_parser_clk_wiz_0_0 rise@0.000ns - clk_out1_parser_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.892%)  route 0.222ns (61.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.957ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_parser_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    parser_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  parser_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    parser_i/clk_wiz_0/inst/clk_in1_parser_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  parser_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    parser_i/clk_wiz_0/inst/clk_out1_parser_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  parser_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3566, routed)        0.652    -0.647    parser_i/array_parser_1/inst/genblk1[1].ultrasonic_sensor/clk
    SLICE_X57Y97         FDRE                                         r  parser_i/array_parser_1/inst/genblk1[1].ultrasonic_sensor/distance_mm_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.506 r  parser_i/array_parser_1/inst/genblk1[1].ultrasonic_sensor/distance_mm_reg[10]/Q
                         net (fo=2, routed)           0.222    -0.285    parser_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe3[10]
    SLICE_X55Y100        FDRE                                         r  parser_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_parser_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    parser_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  parser_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    parser_i/clk_wiz_0/inst/clk_in1_parser_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  parser_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    parser_i/clk_wiz_0/inst/clk_out1_parser_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  parser_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3566, routed)        0.857    -0.957    parser_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg_0
    SLICE_X55Y100        FDRE                                         r  parser_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[10]/C
                         clock pessimism              0.509    -0.448    
    SLICE_X55Y100        FDRE (Hold_fdre_C_D)         0.070    -0.378    parser_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[10]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 parser_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]_rep__7/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_parser_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            parser_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[150].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_parser_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_parser_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_parser_clk_wiz_0_0 rise@0.000ns - clk_out1_parser_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.164ns (31.637%)  route 0.354ns (68.363%))
  Logic Levels:           0  
  Clock Path Skew:        0.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.914ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_parser_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    parser_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  parser_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    parser_i/clk_wiz_0/inst/clk_in1_parser_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  parser_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    parser_i/clk_wiz_0/inst/clk_out1_parser_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  parser_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3566, routed)        0.653    -0.646    parser_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/out[0]
    SLICE_X42Y97         FDRE                                         r  parser_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]_rep__7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.482 r  parser_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]_rep__7/Q
                         net (fo=16, routed)          0.354    -0.128    parser_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[150].ram.r/prim_noinit.ram/ADDRBWRADDR[7]
    RAMB36_X2Y20         RAMB36E1                                     r  parser_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[150].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_parser_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    parser_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  parser_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    parser_i/clk_wiz_0/inst/clk_in1_parser_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  parser_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    parser_i/clk_wiz_0/inst/clk_out1_parser_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  parser_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3566, routed)        0.900    -0.914    parser_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[150].ram.r/prim_noinit.ram/out[0]
    RAMB36_X2Y20         RAMB36E1                                     r  parser_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[150].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.509    -0.404    
    RAMB36_X2Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.221    parser_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[150].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.221    
                         arrival time                          -0.128    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 parser_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[10]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_parser_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            parser_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[162].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_parser_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_parser_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_parser_clk_wiz_0_0 rise@0.000ns - clk_out1_parser_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.164ns (48.944%)  route 0.171ns (51.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.920ns
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    -0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_parser_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    parser_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  parser_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    parser_i/clk_wiz_0/inst/clk_in1_parser_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  parser_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    parser_i/clk_wiz_0/inst/clk_out1_parser_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  parser_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3566, routed)        0.582    -0.718    parser_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/out[0]
    SLICE_X62Y147        FDRE                                         r  parser_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[10]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y147        FDRE (Prop_fdre_C_Q)         0.164    -0.554 r  parser_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[10]_rep__4/Q
                         net (fo=21, routed)          0.171    -0.383    parser_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[162].ram.r/prim_noinit.ram/ADDRBWRADDR[10]
    RAMB36_X3Y29         RAMB36E1                                     r  parser_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[162].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_parser_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    parser_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  parser_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    parser_i/clk_wiz_0/inst/clk_in1_parser_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  parser_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    parser_i/clk_wiz_0/inst/clk_out1_parser_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  parser_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3566, routed)        0.894    -0.920    parser_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[162].ram.r/prim_noinit.ram/out[0]
    RAMB36_X3Y29         RAMB36E1                                     r  parser_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[162].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.259    -0.660    
    RAMB36_X3Y29         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183    -0.477    parser_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[162].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.383    
  -------------------------------------------------------------------
                         slack                                  0.095    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_parser_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { parser_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X5Y18     parser_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[295].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         10.000      6.637      RAMB36_X5Y18     parser_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[295].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X4Y37     parser_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[296].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         10.000      6.637      RAMB36_X4Y37     parser_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[296].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X4Y38     parser_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[296].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         10.000      6.637      RAMB36_X4Y38     parser_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[296].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X7Y23     parser_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[297].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         10.000      6.637      RAMB36_X7Y23     parser_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[297].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X7Y24     parser_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[297].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         10.000      6.637      RAMB36_X7Y24     parser_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[297].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  parser_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X68Y109    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X68Y109    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X68Y109    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X68Y109    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X68Y109    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X68Y109    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X68Y109    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X68Y109    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y110    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y110    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X68Y109    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X68Y109    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X68Y109    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X68Y109    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X68Y109    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X68Y109    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X68Y109    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X68Y109    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y110    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y110    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_parser_clk_wiz_0_0
  To Clock:  clkfbout_parser_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_parser_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { parser_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    parser_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  parser_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  parser_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  parser_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  parser_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_parser_clk_wiz_0_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack        8.116ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.116ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_parser_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.779ns  (logic 0.518ns (29.117%)  route 1.261ns (70.883%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y109                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X60Y109        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           1.261     1.779    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X59Y108        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X59Y108        FDCE (Setup_fdce_C_D)       -0.105     9.895    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.895    
                         arrival time                          -1.779    
  -------------------------------------------------------------------
                         slack                                  8.116    

Slack (MET) :             8.643ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_parser_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.091ns  (logic 0.478ns (43.831%)  route 0.613ns (56.169%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y109                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X60Y109        FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.613     1.091    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X59Y109        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X59Y109        FDCE (Setup_fdce_C_D)       -0.266     9.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.734    
                         arrival time                          -1.091    
  -------------------------------------------------------------------
                         slack                                  8.643    

Slack (MET) :             8.720ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_parser_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.010ns  (logic 0.478ns (47.326%)  route 0.532ns (52.674%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y110                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X62Y110        FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.532     1.010    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X61Y109        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X61Y109        FDCE (Setup_fdce_C_D)       -0.270     9.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.730    
                         arrival time                          -1.010    
  -------------------------------------------------------------------
                         slack                                  8.720    

Slack (MET) :             8.726ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_parser_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.008ns  (logic 0.478ns (47.412%)  route 0.530ns (52.588%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y110                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X62Y110        FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.530     1.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X61Y109        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X61Y109        FDCE (Setup_fdce_C_D)       -0.266     9.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.734    
                         arrival time                          -1.008    
  -------------------------------------------------------------------
                         slack                                  8.726    

Slack (MET) :             8.773ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_parser_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.961ns  (logic 0.478ns (49.746%)  route 0.483ns (50.254%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y111                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X70Y111        FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.483     0.961    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X71Y109        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X71Y109        FDCE (Setup_fdce_C_D)       -0.266     9.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.734    
                         arrival time                          -0.961    
  -------------------------------------------------------------------
                         slack                                  8.773    

Slack (MET) :             8.816ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_parser_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.137ns  (logic 0.518ns (45.556%)  route 0.619ns (54.444%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y113                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X70Y113        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.619     1.137    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X70Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X70Y112        FDCE (Setup_fdce_C_D)       -0.047     9.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -1.137    
  -------------------------------------------------------------------
                         slack                                  8.816    

Slack (MET) :             8.868ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_parser_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.089ns  (logic 0.518ns (47.570%)  route 0.571ns (52.430%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y111                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X70Y111        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.571     1.089    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X70Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X70Y112        FDCE (Setup_fdce_C_D)       -0.043     9.957    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.957    
                         arrival time                          -1.089    
  -------------------------------------------------------------------
                         slack                                  8.868    

Slack (MET) :             8.951ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_parser_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.004ns  (logic 0.518ns (51.610%)  route 0.486ns (48.390%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y111                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X70Y111        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.486     1.004    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X70Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X70Y112        FDCE (Setup_fdce_C_D)       -0.045     9.955    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.955    
                         arrival time                          -1.004    
  -------------------------------------------------------------------
                         slack                                  8.951    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_out1_parser_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       31.689ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.689ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_parser_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_parser_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.046ns  (logic 0.419ns (40.075%)  route 0.627ns (59.925%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y109                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X61Y109        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.627     1.046    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X61Y110        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X61Y110        FDCE (Setup_fdce_C_D)       -0.265    32.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.735    
                         arrival time                          -1.046    
  -------------------------------------------------------------------
                         slack                                 31.689    

Slack (MET) :             31.781ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_parser_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_parser_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.997ns  (logic 0.419ns (42.046%)  route 0.578ns (57.954%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y112                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X71Y112        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.578     0.997    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X70Y113        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X70Y113        FDCE (Setup_fdce_C_D)       -0.222    32.778    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.778    
                         arrival time                          -0.997    
  -------------------------------------------------------------------
                         slack                                 31.781    

Slack (MET) :             31.810ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_parser_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_parser_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.923ns  (logic 0.478ns (51.774%)  route 0.445ns (48.226%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y112                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X70Y112        FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.445     0.923    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X69Y113        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X69Y113        FDCE (Setup_fdce_C_D)       -0.267    32.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.733    
                         arrival time                          -0.923    
  -------------------------------------------------------------------
                         slack                                 31.810    

Slack (MET) :             31.817ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_parser_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_parser_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.090ns  (logic 0.456ns (41.849%)  route 0.634ns (58.151%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y109                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X61Y109        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.634     1.090    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X61Y110        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X61Y110        FDCE (Setup_fdce_C_D)       -0.093    32.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.907    
                         arrival time                          -1.090    
  -------------------------------------------------------------------
                         slack                                 31.817    

Slack (MET) :             31.836ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_parser_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_parser_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.896ns  (logic 0.419ns (46.760%)  route 0.477ns (53.240%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y109                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X61Y109        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.477     0.896    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X61Y110        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X61Y110        FDCE (Setup_fdce_C_D)       -0.268    32.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.732    
                         arrival time                          -0.896    
  -------------------------------------------------------------------
                         slack                                 31.836    

Slack (MET) :             31.888ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_parser_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_parser_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.895ns  (logic 0.419ns (46.812%)  route 0.476ns (53.188%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y112                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X71Y112        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.476     0.895    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X70Y113        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X70Y113        FDCE (Setup_fdce_C_D)       -0.217    32.783    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.783    
                         arrival time                          -0.895    
  -------------------------------------------------------------------
                         slack                                 31.888    

Slack (MET) :             31.947ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_parser_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_parser_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.010ns  (logic 0.518ns (51.262%)  route 0.492ns (48.738%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y112                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X70Y112        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.492     1.010    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X70Y113        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X70Y113        FDCE (Setup_fdce_C_D)       -0.043    32.957    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.957    
                         arrival time                          -1.010    
  -------------------------------------------------------------------
                         slack                                 31.947    

Slack (MET) :             31.966ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_parser_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_parser_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.939ns  (logic 0.456ns (48.537%)  route 0.483ns (51.463%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y109                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X61Y109        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.483     0.939    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X61Y110        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X61Y110        FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -0.939    
  -------------------------------------------------------------------
                         slack                                 31.966    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_parser_clk_wiz_0_0
  To Clock:  clk_out1_parser_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        7.101ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.367ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.101ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_parser_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
                            (recovery check against rising-edge clock clk_out1_parser_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_parser_clk_wiz_0_0 rise@10.000ns - clk_out1_parser_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.385ns  (logic 0.456ns (19.122%)  route 1.929ns (80.878%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.758ns = ( 8.242 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.170ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_parser_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    parser_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  parser_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    parser_i/clk_wiz_0/inst/clk_in1_parser_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  parser_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    parser_i/clk_wiz_0/inst/clk_out1_parser_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  parser_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3566, routed)        1.649    -1.170    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X69Y120        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y120        FDRE (Prop_fdre_C_Q)         0.456    -0.714 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.929     1.215    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X65Y118        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_parser_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    parser_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  parser_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    parser_i/clk_wiz_0/inst/clk_in1_parser_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  parser_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    parser_i/clk_wiz_0/inst/clk_out1_parser_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  parser_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3566, routed)        1.534     8.242    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X65Y118        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/C
                         clock pessimism              0.554     8.795    
                         clock uncertainty           -0.074     8.721    
    SLICE_X65Y118        FDCE (Recov_fdce_C_CLR)     -0.405     8.316    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg
  -------------------------------------------------------------------
                         required time                          8.316    
                         arrival time                          -1.215    
  -------------------------------------------------------------------
                         slack                                  7.101    

Slack (MET) :             7.101ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_parser_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/CLR
                            (recovery check against rising-edge clock clk_out1_parser_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_parser_clk_wiz_0_0 rise@10.000ns - clk_out1_parser_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.385ns  (logic 0.456ns (19.122%)  route 1.929ns (80.878%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.758ns = ( 8.242 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.170ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_parser_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    parser_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  parser_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    parser_i/clk_wiz_0/inst/clk_in1_parser_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  parser_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    parser_i/clk_wiz_0/inst/clk_out1_parser_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  parser_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3566, routed)        1.649    -1.170    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X69Y120        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y120        FDRE (Prop_fdre_C_Q)         0.456    -0.714 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.929     1.215    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X65Y118        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_parser_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    parser_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  parser_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    parser_i/clk_wiz_0/inst/clk_in1_parser_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  parser_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    parser_i/clk_wiz_0/inst/clk_out1_parser_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  parser_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3566, routed)        1.534     8.242    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X65Y118        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/C
                         clock pessimism              0.554     8.795    
                         clock uncertainty           -0.074     8.721    
    SLICE_X65Y118        FDCE (Recov_fdce_C_CLR)     -0.405     8.316    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg
  -------------------------------------------------------------------
                         required time                          8.316    
                         arrival time                          -1.215    
  -------------------------------------------------------------------
                         slack                                  7.101    

Slack (MET) :             7.101ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_parser_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
                            (recovery check against rising-edge clock clk_out1_parser_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_parser_clk_wiz_0_0 rise@10.000ns - clk_out1_parser_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.385ns  (logic 0.456ns (19.122%)  route 1.929ns (80.878%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.758ns = ( 8.242 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.170ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_parser_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    parser_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  parser_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    parser_i/clk_wiz_0/inst/clk_in1_parser_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  parser_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    parser_i/clk_wiz_0/inst/clk_out1_parser_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  parser_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3566, routed)        1.649    -1.170    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X69Y120        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y120        FDRE (Prop_fdre_C_Q)         0.456    -0.714 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.929     1.215    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X65Y118        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_parser_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    parser_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  parser_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    parser_i/clk_wiz_0/inst/clk_in1_parser_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  parser_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    parser_i/clk_wiz_0/inst/clk_out1_parser_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  parser_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3566, routed)        1.534     8.242    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X65Y118        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/C
                         clock pessimism              0.554     8.795    
                         clock uncertainty           -0.074     8.721    
    SLICE_X65Y118        FDCE (Recov_fdce_C_CLR)     -0.405     8.316    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg
  -------------------------------------------------------------------
                         required time                          8.316    
                         arrival time                          -1.215    
  -------------------------------------------------------------------
                         slack                                  7.101    

Slack (MET) :             7.361ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_parser_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_parser_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_parser_clk_wiz_0_0 rise@10.000ns - clk_out1_parser_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.179ns  (logic 0.718ns (32.950%)  route 1.461ns (67.050%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.748ns = ( 8.252 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.154ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_parser_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    parser_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  parser_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    parser_i/clk_wiz_0/inst/clk_in1_parser_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  parser_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    parser_i/clk_wiz_0/inst/clk_out1_parser_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  parser_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3566, routed)        1.665    -1.154    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X59Y113        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y113        FDRE (Prop_fdre_C_Q)         0.419    -0.735 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.849     0.114    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X59Y113        LUT2 (Prop_lut2_I1_O)        0.299     0.413 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.612     1.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X60Y113        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_parser_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    parser_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  parser_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    parser_i/clk_wiz_0/inst/clk_in1_parser_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  parser_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    parser_i/clk_wiz_0/inst/clk_out1_parser_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  parser_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3566, routed)        1.544     8.252    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X60Y113        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.570     8.821    
                         clock uncertainty           -0.074     8.747    
    SLICE_X60Y113        FDPE (Recov_fdpe_C_PRE)     -0.361     8.386    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.386    
                         arrival time                          -1.025    
  -------------------------------------------------------------------
                         slack                                  7.361    

Slack (MET) :             7.361ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_parser_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_parser_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_parser_clk_wiz_0_0 rise@10.000ns - clk_out1_parser_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.179ns  (logic 0.718ns (32.950%)  route 1.461ns (67.050%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.748ns = ( 8.252 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.154ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_parser_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    parser_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  parser_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    parser_i/clk_wiz_0/inst/clk_in1_parser_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  parser_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    parser_i/clk_wiz_0/inst/clk_out1_parser_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  parser_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3566, routed)        1.665    -1.154    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X59Y113        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y113        FDRE (Prop_fdre_C_Q)         0.419    -0.735 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.849     0.114    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X59Y113        LUT2 (Prop_lut2_I1_O)        0.299     0.413 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.612     1.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X60Y113        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_parser_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    parser_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  parser_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    parser_i/clk_wiz_0/inst/clk_in1_parser_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  parser_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    parser_i/clk_wiz_0/inst/clk_out1_parser_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  parser_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3566, routed)        1.544     8.252    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X60Y113        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.570     8.821    
                         clock uncertainty           -0.074     8.747    
    SLICE_X60Y113        FDPE (Recov_fdpe_C_PRE)     -0.361     8.386    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.386    
                         arrival time                          -1.025    
  -------------------------------------------------------------------
                         slack                                  7.361    

Slack (MET) :             7.361ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_parser_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_parser_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_parser_clk_wiz_0_0 rise@10.000ns - clk_out1_parser_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.179ns  (logic 0.718ns (32.950%)  route 1.461ns (67.050%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.748ns = ( 8.252 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.154ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_parser_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    parser_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  parser_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    parser_i/clk_wiz_0/inst/clk_in1_parser_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  parser_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    parser_i/clk_wiz_0/inst/clk_out1_parser_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  parser_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3566, routed)        1.665    -1.154    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X59Y113        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y113        FDRE (Prop_fdre_C_Q)         0.419    -0.735 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.849     0.114    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X59Y113        LUT2 (Prop_lut2_I1_O)        0.299     0.413 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.612     1.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X60Y113        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_parser_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    parser_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  parser_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    parser_i/clk_wiz_0/inst/clk_in1_parser_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  parser_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    parser_i/clk_wiz_0/inst/clk_out1_parser_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  parser_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3566, routed)        1.544     8.252    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X60Y113        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.570     8.821    
                         clock uncertainty           -0.074     8.747    
    SLICE_X60Y113        FDPE (Recov_fdpe_C_PRE)     -0.361     8.386    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.386    
                         arrival time                          -1.025    
  -------------------------------------------------------------------
                         slack                                  7.361    

Slack (MET) :             7.394ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_parser_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_parser_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_parser_clk_wiz_0_0 rise@10.000ns - clk_out1_parser_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.148ns  (logic 0.773ns (35.984%)  route 1.375ns (64.016%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.765ns = ( 8.235 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.172ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_parser_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    parser_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  parser_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    parser_i/clk_wiz_0/inst/clk_in1_parser_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  parser_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    parser_i/clk_wiz_0/inst/clk_out1_parser_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  parser_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3566, routed)        1.647    -1.172    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X72Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y119        FDRE (Prop_fdre_C_Q)         0.478    -0.694 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.853     0.160    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X72Y119        LUT2 (Prop_lut2_I1_O)        0.295     0.455 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.522     0.976    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X71Y119        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_parser_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    parser_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  parser_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    parser_i/clk_wiz_0/inst/clk_in1_parser_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  parser_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    parser_i/clk_wiz_0/inst/clk_out1_parser_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  parser_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3566, routed)        1.527     8.235    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X71Y119        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.570     8.804    
                         clock uncertainty           -0.074     8.730    
    SLICE_X71Y119        FDPE (Recov_fdpe_C_PRE)     -0.359     8.371    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.371    
                         arrival time                          -0.976    
  -------------------------------------------------------------------
                         slack                                  7.394    

Slack (MET) :             7.394ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_parser_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_parser_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_parser_clk_wiz_0_0 rise@10.000ns - clk_out1_parser_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.148ns  (logic 0.773ns (35.984%)  route 1.375ns (64.016%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.765ns = ( 8.235 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.172ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_parser_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    parser_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  parser_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    parser_i/clk_wiz_0/inst/clk_in1_parser_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  parser_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    parser_i/clk_wiz_0/inst/clk_out1_parser_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  parser_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3566, routed)        1.647    -1.172    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X72Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y119        FDRE (Prop_fdre_C_Q)         0.478    -0.694 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.853     0.160    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X72Y119        LUT2 (Prop_lut2_I1_O)        0.295     0.455 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.522     0.976    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X71Y119        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_parser_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    parser_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  parser_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    parser_i/clk_wiz_0/inst/clk_in1_parser_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  parser_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    parser_i/clk_wiz_0/inst/clk_out1_parser_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  parser_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3566, routed)        1.527     8.235    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X71Y119        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.570     8.804    
                         clock uncertainty           -0.074     8.730    
    SLICE_X71Y119        FDPE (Recov_fdpe_C_PRE)     -0.359     8.371    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.371    
                         arrival time                          -0.976    
  -------------------------------------------------------------------
                         slack                                  7.394    

Slack (MET) :             7.394ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_parser_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_parser_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_parser_clk_wiz_0_0 rise@10.000ns - clk_out1_parser_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.148ns  (logic 0.773ns (35.984%)  route 1.375ns (64.016%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.765ns = ( 8.235 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.172ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_parser_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    parser_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  parser_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    parser_i/clk_wiz_0/inst/clk_in1_parser_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  parser_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    parser_i/clk_wiz_0/inst/clk_out1_parser_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  parser_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3566, routed)        1.647    -1.172    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X72Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y119        FDRE (Prop_fdre_C_Q)         0.478    -0.694 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.853     0.160    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X72Y119        LUT2 (Prop_lut2_I1_O)        0.295     0.455 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.522     0.976    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X71Y119        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_parser_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    parser_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  parser_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    parser_i/clk_wiz_0/inst/clk_in1_parser_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  parser_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    parser_i/clk_wiz_0/inst/clk_out1_parser_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  parser_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3566, routed)        1.527     8.235    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X71Y119        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.570     8.804    
                         clock uncertainty           -0.074     8.730    
    SLICE_X71Y119        FDPE (Recov_fdpe_C_PRE)     -0.359     8.371    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.371    
                         arrival time                          -0.976    
  -------------------------------------------------------------------
                         slack                                  7.394    

Slack (MET) :             7.652ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_parser_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_parser_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_parser_clk_wiz_0_0 rise@10.000ns - clk_out1_parser_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.837ns  (logic 0.456ns (24.823%)  route 1.381ns (75.177%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.755ns = ( 8.245 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.170ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_parser_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    parser_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  parser_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    parser_i/clk_wiz_0/inst/clk_in1_parser_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  parser_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    parser_i/clk_wiz_0/inst/clk_out1_parser_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  parser_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3566, routed)        1.649    -1.170    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X69Y120        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y120        FDRE (Prop_fdre_C_Q)         0.456    -0.714 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.381     0.667    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X65Y116        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_parser_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    parser_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  parser_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    parser_i/clk_wiz_0/inst/clk_in1_parser_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  parser_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    parser_i/clk_wiz_0/inst/clk_out1_parser_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  parser_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3566, routed)        1.537     8.245    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X65Y116        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/C
                         clock pessimism              0.554     8.798    
                         clock uncertainty           -0.074     8.724    
    SLICE_X65Y116        FDCE (Recov_fdce_C_CLR)     -0.405     8.319    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]
  -------------------------------------------------------------------
                         required time                          8.319    
                         arrival time                          -0.667    
  -------------------------------------------------------------------
                         slack                                  7.652    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_parser_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_parser_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_parser_clk_wiz_0_0 rise@0.000ns - clk_out1_parser_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.498%)  route 0.199ns (58.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.971ns
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_parser_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    parser_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  parser_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    parser_i/clk_wiz_0/inst/clk_in1_parser_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  parser_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    parser_i/clk_wiz_0/inst/clk_out1_parser_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  parser_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3566, routed)        0.569    -0.731    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X71Y119        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y119        FDPE (Prop_fdpe_C_Q)         0.141    -0.590 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.199    -0.391    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X68Y115        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_parser_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    parser_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  parser_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    parser_i/clk_wiz_0/inst/clk_in1_parser_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  parser_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    parser_i/clk_wiz_0/inst/clk_out1_parser_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  parser_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3566, routed)        0.843    -0.971    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X68Y115        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism              0.280    -0.691    
    SLICE_X68Y115        FDCE (Remov_fdce_C_CLR)     -0.067    -0.758    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.758    
                         arrival time                          -0.391    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_parser_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_parser_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_parser_clk_wiz_0_0 rise@0.000ns - clk_out1_parser_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.498%)  route 0.199ns (58.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.971ns
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_parser_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    parser_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  parser_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    parser_i/clk_wiz_0/inst/clk_in1_parser_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  parser_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    parser_i/clk_wiz_0/inst/clk_out1_parser_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  parser_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3566, routed)        0.569    -0.731    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X71Y119        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y119        FDPE (Prop_fdpe_C_Q)         0.141    -0.590 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.199    -0.391    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X68Y115        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_parser_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    parser_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  parser_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    parser_i/clk_wiz_0/inst/clk_in1_parser_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  parser_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    parser_i/clk_wiz_0/inst/clk_out1_parser_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  parser_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3566, routed)        0.843    -0.971    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X68Y115        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism              0.280    -0.691    
    SLICE_X68Y115        FDCE (Remov_fdce_C_CLR)     -0.067    -0.758    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.758    
                         arrival time                          -0.391    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_parser_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_parser_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_parser_clk_wiz_0_0 rise@0.000ns - clk_out1_parser_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.498%)  route 0.199ns (58.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.971ns
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_parser_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    parser_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  parser_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    parser_i/clk_wiz_0/inst/clk_in1_parser_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  parser_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    parser_i/clk_wiz_0/inst/clk_out1_parser_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  parser_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3566, routed)        0.569    -0.731    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X71Y119        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y119        FDPE (Prop_fdpe_C_Q)         0.141    -0.590 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.199    -0.391    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X68Y115        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_parser_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    parser_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  parser_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    parser_i/clk_wiz_0/inst/clk_in1_parser_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  parser_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    parser_i/clk_wiz_0/inst/clk_out1_parser_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  parser_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3566, routed)        0.843    -0.971    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X68Y115        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism              0.280    -0.691    
    SLICE_X68Y115        FDCE (Remov_fdce_C_CLR)     -0.067    -0.758    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.758    
                         arrival time                          -0.391    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_parser_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_parser_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_parser_clk_wiz_0_0 rise@0.000ns - clk_out1_parser_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.498%)  route 0.199ns (58.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.971ns
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_parser_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    parser_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  parser_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    parser_i/clk_wiz_0/inst/clk_in1_parser_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  parser_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    parser_i/clk_wiz_0/inst/clk_out1_parser_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  parser_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3566, routed)        0.569    -0.731    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X71Y119        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y119        FDPE (Prop_fdpe_C_Q)         0.141    -0.590 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.199    -0.391    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X68Y115        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_parser_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    parser_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  parser_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    parser_i/clk_wiz_0/inst/clk_in1_parser_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  parser_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    parser_i/clk_wiz_0/inst/clk_out1_parser_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  parser_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3566, routed)        0.843    -0.971    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X68Y115        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism              0.280    -0.691    
    SLICE_X68Y115        FDPE (Remov_fdpe_C_PRE)     -0.071    -0.762    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.762    
                         arrival time                          -0.391    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_parser_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (removal check against rising-edge clock clk_out1_parser_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_parser_clk_wiz_0_0 rise@0.000ns - clk_out1_parser_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.263%)  route 0.176ns (51.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.974ns
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_parser_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    parser_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  parser_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    parser_i/clk_wiz_0/inst/clk_in1_parser_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  parser_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    parser_i/clk_wiz_0/inst/clk_out1_parser_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  parser_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3566, routed)        0.572    -0.728    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X66Y117        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y117        FDRE (Prop_fdre_C_Q)         0.164    -0.564 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.176    -0.388    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X72Y117        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_parser_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    parser_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  parser_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    parser_i/clk_wiz_0/inst/clk_in1_parser_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  parser_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    parser_i/clk_wiz_0/inst/clk_out1_parser_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  parser_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3566, routed)        0.840    -0.974    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X72Y117        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.280    -0.694    
    SLICE_X72Y117        FDPE (Remov_fdpe_C_PRE)     -0.071    -0.765    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                          0.765    
                         arrival time                          -0.388    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_parser_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (removal check against rising-edge clock clk_out1_parser_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_parser_clk_wiz_0_0 rise@0.000ns - clk_out1_parser_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.263%)  route 0.176ns (51.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.974ns
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_parser_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    parser_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  parser_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    parser_i/clk_wiz_0/inst/clk_in1_parser_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  parser_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    parser_i/clk_wiz_0/inst/clk_out1_parser_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  parser_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3566, routed)        0.572    -0.728    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X66Y117        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y117        FDRE (Prop_fdre_C_Q)         0.164    -0.564 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.176    -0.388    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X72Y117        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_parser_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    parser_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  parser_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    parser_i/clk_wiz_0/inst/clk_in1_parser_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  parser_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    parser_i/clk_wiz_0/inst/clk_out1_parser_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  parser_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3566, routed)        0.840    -0.974    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X72Y117        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.280    -0.694    
    SLICE_X72Y117        FDPE (Remov_fdpe_C_PRE)     -0.071    -0.765    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                          0.765    
                         arrival time                          -0.388    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_parser_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_out1_parser_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_parser_clk_wiz_0_0 rise@0.000ns - clk_out1_parser_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.433%)  route 0.119ns (44.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.975ns
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    -0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_parser_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    parser_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  parser_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    parser_i/clk_wiz_0/inst/clk_in1_parser_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  parser_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    parser_i/clk_wiz_0/inst/clk_out1_parser_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  parser_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3566, routed)        0.571    -0.729    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X72Y117        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y117        FDPE (Prop_fdpe_C_Q)         0.148    -0.581 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.119    -0.462    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X72Y118        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_parser_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    parser_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  parser_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    parser_i/clk_wiz_0/inst/clk_in1_parser_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  parser_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    parser_i/clk_wiz_0/inst/clk_out1_parser_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  parser_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3566, routed)        0.839    -0.975    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X72Y118        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.259    -0.716    
    SLICE_X72Y118        FDPE (Remov_fdpe_C_PRE)     -0.124    -0.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          0.840    
                         arrival time                          -0.462    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_parser_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_out1_parser_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_parser_clk_wiz_0_0 rise@0.000ns - clk_out1_parser_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.128ns (50.892%)  route 0.124ns (49.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.965ns
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    -0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_parser_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    parser_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  parser_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    parser_i/clk_wiz_0/inst/clk_in1_parser_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  parser_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    parser_i/clk_wiz_0/inst/clk_out1_parser_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  parser_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3566, routed)        0.580    -0.720    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X58Y112        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y112        FDPE (Prop_fdpe_C_Q)         0.128    -0.592 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.124    -0.468    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X58Y113        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_parser_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    parser_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  parser_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    parser_i/clk_wiz_0/inst/clk_in1_parser_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  parser_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    parser_i/clk_wiz_0/inst/clk_out1_parser_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  parser_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3566, routed)        0.849    -0.965    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X58Y113        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.259    -0.706    
    SLICE_X58Y113        FDPE (Remov_fdpe_C_PRE)     -0.149    -0.855    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          0.855    
                         arrival time                          -0.468    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_parser_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_parser_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_parser_clk_wiz_0_0 rise@0.000ns - clk_out1_parser_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.164ns (46.757%)  route 0.187ns (53.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.962ns
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    -0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_parser_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    parser_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  parser_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    parser_i/clk_wiz_0/inst/clk_in1_parser_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  parser_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    parser_i/clk_wiz_0/inst/clk_out1_parser_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  parser_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3566, routed)        0.579    -0.721    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X60Y113        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y113        FDPE (Prop_fdpe_C_Q)         0.164    -0.557 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.187    -0.370    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X61Y110        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_parser_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    parser_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  parser_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    parser_i/clk_wiz_0/inst/clk_in1_parser_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  parser_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    parser_i/clk_wiz_0/inst/clk_out1_parser_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  parser_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3566, routed)        0.852    -0.962    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X61Y110        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.259    -0.703    
    SLICE_X61Y110        FDCE (Remov_fdce_C_CLR)     -0.092    -0.795    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.795    
                         arrival time                          -0.370    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_parser_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_parser_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_parser_clk_wiz_0_0 rise@0.000ns - clk_out1_parser_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.164ns (46.757%)  route 0.187ns (53.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.962ns
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    -0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_parser_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    parser_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  parser_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    parser_i/clk_wiz_0/inst/clk_in1_parser_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  parser_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    parser_i/clk_wiz_0/inst/clk_out1_parser_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  parser_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3566, routed)        0.579    -0.721    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X60Y113        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y113        FDPE (Prop_fdpe_C_Q)         0.164    -0.557 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.187    -0.370    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X61Y110        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_parser_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    parser_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  parser_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    parser_i/clk_wiz_0/inst/clk_in1_parser_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  parser_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    parser_i/clk_wiz_0/inst/clk_out1_parser_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  parser_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3566, routed)        0.852    -0.962    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X61Y110        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.259    -0.703    
    SLICE_X61Y110        FDCE (Remov_fdce_C_CLR)     -0.092    -0.795    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.795    
                         arrival time                          -0.370    
  -------------------------------------------------------------------
                         slack                                  0.425    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       28.039ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.328ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.039ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.480ns  (logic 0.842ns (18.794%)  route 3.638ns (81.206%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.341ns = ( 37.341 - 33.000 ) 
    Source Clock Delay      (SCD):    4.883ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.133     3.133    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.229 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.654     4.883    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X49Y126        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y126        FDRE (Prop_fdre_C_Q)         0.419     5.302 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          2.071     7.373    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X53Y123        LUT4 (Prop_lut4_I1_O)        0.299     7.672 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.827     8.499    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X55Y122        LUT1 (Prop_lut1_I0_O)        0.124     8.623 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.740     9.363    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X63Y121        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.717    35.717    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.808 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.533    37.341    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X63Y121        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.501    37.842    
                         clock uncertainty           -0.035    37.807    
    SLICE_X63Y121        FDCE (Recov_fdce_C_CLR)     -0.405    37.402    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         37.402    
                         arrival time                          -9.363    
  -------------------------------------------------------------------
                         slack                                 28.039    

Slack (MET) :             28.039ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.480ns  (logic 0.842ns (18.794%)  route 3.638ns (81.206%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.341ns = ( 37.341 - 33.000 ) 
    Source Clock Delay      (SCD):    4.883ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.133     3.133    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.229 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.654     4.883    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X49Y126        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y126        FDRE (Prop_fdre_C_Q)         0.419     5.302 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          2.071     7.373    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X53Y123        LUT4 (Prop_lut4_I1_O)        0.299     7.672 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.827     8.499    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X55Y122        LUT1 (Prop_lut1_I0_O)        0.124     8.623 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.740     9.363    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X63Y121        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.717    35.717    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.808 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.533    37.341    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X63Y121        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.501    37.842    
                         clock uncertainty           -0.035    37.807    
    SLICE_X63Y121        FDCE (Recov_fdce_C_CLR)     -0.405    37.402    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         37.402    
                         arrival time                          -9.363    
  -------------------------------------------------------------------
                         slack                                 28.039    

Slack (MET) :             28.039ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.480ns  (logic 0.842ns (18.794%)  route 3.638ns (81.206%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.341ns = ( 37.341 - 33.000 ) 
    Source Clock Delay      (SCD):    4.883ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.133     3.133    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.229 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.654     4.883    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X49Y126        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y126        FDRE (Prop_fdre_C_Q)         0.419     5.302 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          2.071     7.373    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X53Y123        LUT4 (Prop_lut4_I1_O)        0.299     7.672 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.827     8.499    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X55Y122        LUT1 (Prop_lut1_I0_O)        0.124     8.623 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.740     9.363    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X63Y121        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.717    35.717    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.808 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.533    37.341    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X63Y121        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.501    37.842    
                         clock uncertainty           -0.035    37.807    
    SLICE_X63Y121        FDCE (Recov_fdce_C_CLR)     -0.405    37.402    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         37.402    
                         arrival time                          -9.363    
  -------------------------------------------------------------------
                         slack                                 28.039    

Slack (MET) :             28.039ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.480ns  (logic 0.842ns (18.794%)  route 3.638ns (81.206%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.341ns = ( 37.341 - 33.000 ) 
    Source Clock Delay      (SCD):    4.883ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.133     3.133    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.229 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.654     4.883    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X49Y126        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y126        FDRE (Prop_fdre_C_Q)         0.419     5.302 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          2.071     7.373    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X53Y123        LUT4 (Prop_lut4_I1_O)        0.299     7.672 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.827     8.499    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X55Y122        LUT1 (Prop_lut1_I0_O)        0.124     8.623 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.740     9.363    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X63Y121        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.717    35.717    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.808 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.533    37.341    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X63Y121        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.501    37.842    
                         clock uncertainty           -0.035    37.807    
    SLICE_X63Y121        FDCE (Recov_fdce_C_CLR)     -0.405    37.402    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         37.402    
                         arrival time                          -9.363    
  -------------------------------------------------------------------
                         slack                                 28.039    

Slack (MET) :             28.039ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.480ns  (logic 0.842ns (18.794%)  route 3.638ns (81.206%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.341ns = ( 37.341 - 33.000 ) 
    Source Clock Delay      (SCD):    4.883ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.133     3.133    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.229 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.654     4.883    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X49Y126        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y126        FDRE (Prop_fdre_C_Q)         0.419     5.302 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          2.071     7.373    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X53Y123        LUT4 (Prop_lut4_I1_O)        0.299     7.672 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.827     8.499    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X55Y122        LUT1 (Prop_lut1_I0_O)        0.124     8.623 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.740     9.363    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X63Y121        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.717    35.717    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.808 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.533    37.341    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X63Y121        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.501    37.842    
                         clock uncertainty           -0.035    37.807    
    SLICE_X63Y121        FDCE (Recov_fdce_C_CLR)     -0.405    37.402    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         37.402    
                         arrival time                          -9.363    
  -------------------------------------------------------------------
                         slack                                 28.039    

Slack (MET) :             28.039ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.480ns  (logic 0.842ns (18.794%)  route 3.638ns (81.206%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.341ns = ( 37.341 - 33.000 ) 
    Source Clock Delay      (SCD):    4.883ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.133     3.133    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.229 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.654     4.883    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X49Y126        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y126        FDRE (Prop_fdre_C_Q)         0.419     5.302 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          2.071     7.373    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X53Y123        LUT4 (Prop_lut4_I1_O)        0.299     7.672 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.827     8.499    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X55Y122        LUT1 (Prop_lut1_I0_O)        0.124     8.623 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.740     9.363    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X63Y121        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.717    35.717    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.808 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.533    37.341    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X63Y121        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.501    37.842    
                         clock uncertainty           -0.035    37.807    
    SLICE_X63Y121        FDCE (Recov_fdce_C_CLR)     -0.405    37.402    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         37.402    
                         arrival time                          -9.363    
  -------------------------------------------------------------------
                         slack                                 28.039    

Slack (MET) :             28.039ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.480ns  (logic 0.842ns (18.794%)  route 3.638ns (81.206%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.341ns = ( 37.341 - 33.000 ) 
    Source Clock Delay      (SCD):    4.883ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.133     3.133    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.229 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.654     4.883    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X49Y126        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y126        FDRE (Prop_fdre_C_Q)         0.419     5.302 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          2.071     7.373    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X53Y123        LUT4 (Prop_lut4_I1_O)        0.299     7.672 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.827     8.499    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X55Y122        LUT1 (Prop_lut1_I0_O)        0.124     8.623 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.740     9.363    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X63Y121        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.717    35.717    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.808 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.533    37.341    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X63Y121        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.501    37.842    
                         clock uncertainty           -0.035    37.807    
    SLICE_X63Y121        FDCE (Recov_fdce_C_CLR)     -0.405    37.402    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         37.402    
                         arrival time                          -9.363    
  -------------------------------------------------------------------
                         slack                                 28.039    

Slack (MET) :             28.177ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.339ns  (logic 0.842ns (19.404%)  route 3.497ns (80.596%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.339ns = ( 37.339 - 33.000 ) 
    Source Clock Delay      (SCD):    4.883ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.133     3.133    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.229 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.654     4.883    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X49Y126        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y126        FDRE (Prop_fdre_C_Q)         0.419     5.302 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          2.071     7.373    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X53Y123        LUT4 (Prop_lut4_I1_O)        0.299     7.672 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.827     8.499    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X55Y122        LUT1 (Prop_lut1_I0_O)        0.124     8.623 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.599     9.223    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X63Y122        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.717    35.717    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.808 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.531    37.339    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X63Y122        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.501    37.840    
                         clock uncertainty           -0.035    37.805    
    SLICE_X63Y122        FDCE (Recov_fdce_C_CLR)     -0.405    37.400    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         37.400    
                         arrival time                          -9.223    
  -------------------------------------------------------------------
                         slack                                 28.177    

Slack (MET) :             28.177ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.339ns  (logic 0.842ns (19.404%)  route 3.497ns (80.596%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.339ns = ( 37.339 - 33.000 ) 
    Source Clock Delay      (SCD):    4.883ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.133     3.133    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.229 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.654     4.883    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X49Y126        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y126        FDRE (Prop_fdre_C_Q)         0.419     5.302 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          2.071     7.373    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X53Y123        LUT4 (Prop_lut4_I1_O)        0.299     7.672 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.827     8.499    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X55Y122        LUT1 (Prop_lut1_I0_O)        0.124     8.623 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.599     9.223    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X63Y122        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.717    35.717    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.808 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.531    37.339    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X63Y122        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.501    37.840    
                         clock uncertainty           -0.035    37.805    
    SLICE_X63Y122        FDCE (Recov_fdce_C_CLR)     -0.405    37.400    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         37.400    
                         arrival time                          -9.223    
  -------------------------------------------------------------------
                         slack                                 28.177    

Slack (MET) :             28.177ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.339ns  (logic 0.842ns (19.404%)  route 3.497ns (80.596%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.339ns = ( 37.339 - 33.000 ) 
    Source Clock Delay      (SCD):    4.883ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.133     3.133    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.229 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.654     4.883    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X49Y126        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y126        FDRE (Prop_fdre_C_Q)         0.419     5.302 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          2.071     7.373    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X53Y123        LUT4 (Prop_lut4_I1_O)        0.299     7.672 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.827     8.499    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X55Y122        LUT1 (Prop_lut1_I0_O)        0.124     8.623 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.599     9.223    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X63Y122        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.717    35.717    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.808 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.531    37.339    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X63Y122        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.501    37.840    
                         clock uncertainty           -0.035    37.805    
    SLICE_X63Y122        FDCE (Recov_fdce_C_CLR)     -0.405    37.400    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         37.400    
                         arrival time                          -9.223    
  -------------------------------------------------------------------
                         slack                                 28.177    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.874%)  route 0.136ns (49.126%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.498ns
    Source Clock Delay      (SCD):    2.041ns
    Clock Pessimism Removal (CPR):    0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.442     1.442    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.468 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.573     2.041    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X71Y113        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y113        FDPE (Prop_fdpe_C_Q)         0.141     2.182 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.136     2.318    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X70Y112        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.625     1.625    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.654 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.844     2.498    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X70Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.441     2.057    
    SLICE_X70Y112        FDCE (Remov_fdce_C_CLR)     -0.067     1.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.990    
                         arrival time                           2.318    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.874%)  route 0.136ns (49.126%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.498ns
    Source Clock Delay      (SCD):    2.041ns
    Clock Pessimism Removal (CPR):    0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.442     1.442    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.468 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.573     2.041    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X71Y113        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y113        FDPE (Prop_fdpe_C_Q)         0.141     2.182 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.136     2.318    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X70Y112        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.625     1.625    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.654 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.844     2.498    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X70Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.441     2.057    
    SLICE_X70Y112        FDCE (Remov_fdce_C_CLR)     -0.067     1.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.990    
                         arrival time                           2.318    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.874%)  route 0.136ns (49.126%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.498ns
    Source Clock Delay      (SCD):    2.041ns
    Clock Pessimism Removal (CPR):    0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.442     1.442    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.468 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.573     2.041    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X71Y113        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y113        FDPE (Prop_fdpe_C_Q)         0.141     2.182 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.136     2.318    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X70Y112        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.625     1.625    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.654 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.844     2.498    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X70Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.441     2.057    
    SLICE_X70Y112        FDCE (Remov_fdce_C_CLR)     -0.067     1.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.990    
                         arrival time                           2.318    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.874%)  route 0.136ns (49.126%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.498ns
    Source Clock Delay      (SCD):    2.041ns
    Clock Pessimism Removal (CPR):    0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.442     1.442    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.468 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.573     2.041    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X71Y113        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y113        FDPE (Prop_fdpe_C_Q)         0.141     2.182 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.136     2.318    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X70Y112        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.625     1.625    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.654 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.844     2.498    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X70Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.441     2.057    
    SLICE_X70Y112        FDCE (Remov_fdce_C_CLR)     -0.067     1.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.990    
                         arrival time                           2.318    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.874%)  route 0.136ns (49.126%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.498ns
    Source Clock Delay      (SCD):    2.041ns
    Clock Pessimism Removal (CPR):    0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.442     1.442    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.468 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.573     2.041    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X71Y113        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y113        FDPE (Prop_fdpe_C_Q)         0.141     2.182 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.136     2.318    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X70Y112        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.625     1.625    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.654 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.844     2.498    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X70Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.441     2.057    
    SLICE_X70Y112        FDCE (Remov_fdce_C_CLR)     -0.067     1.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.990    
                         arrival time                           2.318    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.874%)  route 0.136ns (49.126%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.498ns
    Source Clock Delay      (SCD):    2.041ns
    Clock Pessimism Removal (CPR):    0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.442     1.442    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.468 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.573     2.041    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X71Y113        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y113        FDPE (Prop_fdpe_C_Q)         0.141     2.182 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.136     2.318    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X70Y112        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.625     1.625    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.654 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.844     2.498    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X70Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.441     2.057    
    SLICE_X70Y112        FDCE (Remov_fdce_C_CLR)     -0.067     1.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.990    
                         arrival time                           2.318    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.874%)  route 0.136ns (49.126%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.498ns
    Source Clock Delay      (SCD):    2.041ns
    Clock Pessimism Removal (CPR):    0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.442     1.442    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.468 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.573     2.041    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X71Y113        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y113        FDPE (Prop_fdpe_C_Q)         0.141     2.182 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.136     2.318    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X70Y112        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.625     1.625    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.654 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.844     2.498    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X70Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                         clock pessimism             -0.441     2.057    
    SLICE_X70Y112        FDCE (Remov_fdce_C_CLR)     -0.067     1.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.990    
                         arrival time                           2.318    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.874%)  route 0.136ns (49.126%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.498ns
    Source Clock Delay      (SCD):    2.041ns
    Clock Pessimism Removal (CPR):    0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.442     1.442    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.468 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.573     2.041    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X71Y113        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y113        FDPE (Prop_fdpe_C_Q)         0.141     2.182 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.136     2.318    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X70Y112        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.625     1.625    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.654 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.844     2.498    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X70Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                         clock pessimism             -0.441     2.057    
    SLICE_X70Y112        FDCE (Remov_fdce_C_CLR)     -0.067     1.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.990    
                         arrival time                           2.318    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.874%)  route 0.136ns (49.126%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.498ns
    Source Clock Delay      (SCD):    2.041ns
    Clock Pessimism Removal (CPR):    0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.442     1.442    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.468 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.573     2.041    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X71Y113        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y113        FDPE (Prop_fdpe_C_Q)         0.141     2.182 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.136     2.318    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X71Y112        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.625     1.625    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.654 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.844     2.498    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X71Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism             -0.441     2.057    
    SLICE_X71Y112        FDCE (Remov_fdce_C_CLR)     -0.092     1.965    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.965    
                         arrival time                           2.318    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.874%)  route 0.136ns (49.126%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.498ns
    Source Clock Delay      (SCD):    2.041ns
    Clock Pessimism Removal (CPR):    0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.442     1.442    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.468 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.573     2.041    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X71Y113        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y113        FDPE (Prop_fdpe_C_Q)         0.141     2.182 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.136     2.318    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X71Y112        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.625     1.625    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.654 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.844     2.498    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X71Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                         clock pessimism             -0.441     2.057    
    SLICE_X71Y112        FDCE (Remov_fdce_C_CLR)     -0.092     1.965    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.965    
                         arrival time                           2.318    
  -------------------------------------------------------------------
                         slack                                  0.353    





