# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do lab2_1_run_msim_gate_vhdl.do 
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {lab2_1.vho}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package cycloneii_atom_pack
# -- Loading package cycloneii_components
# -- Compiling entity lab2_1
# -- Compiling architecture structure of lab2_1
# 
# vcom -93 -work work {D:/labs/lab_tpcs/lab_2_1tpcs/lab2_1_tb.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity lab2_1_tb
# -- Compiling architecture rtl of lab2_1_tb
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -sdftyp /NA=lab2_1_vhd.sdo -L cycloneii -L gate_work -L work -voptargs="+acc"  testlab2_1
# vsim +transport_int_delays +transport_path_delays -L cycloneii -L gate_work -L work -voptargs=\"+acc\" -sdftyp /NA=lab2_1_vhd.sdo -t 1ps testlab2_1 
# ** Error: (vsim-3170) Could not find 'D:/labs/lab_tpcs/lab_2_1tpcs/simulation/modelsim/gate_work.testlab2_1'.
# 
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./lab2_1_run_msim_gate_vhdl.do PAUSED at line 12
vsim work.lab2_1_tb
# vsim work.lab2_1_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.lab2_1_tb(rtl)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading cycloneii.cycloneii_atom_pack(body)
# Loading cycloneii.cycloneii_components
# Loading work.lab2_1(structure)
# Loading ieee.std_logic_arith(body)
# Loading cycloneii.cycloneii_io(structure)
# Loading cycloneii.cycloneii_mux21(altvital)
# Loading cycloneii.cycloneii_dffe(behave)
# Loading cycloneii.cycloneii_asynch_io(behave)
# Loading cycloneii.cycloneii_lcell_comb(vital_lcell_comb)
add wave sim:/lab2_1_tb/*
run
