m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/software/TestProcessor/obj/default/runtime/sim/mentor
vEmbarcadoVGA_processor_cpu
Z1 !s110 1748634573
!i10b 1
!s100 UAo_PC^QGJd6=^z]=Nhg=1
I64=;gomd1MEMe9N4Y4EEz3
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
Z3 w1748634338
Z4 8C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu.v
Z5 FC:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu.v
L0 2834
Z6 OV;L;10.5b;63
r1
!s85 0
31
Z7 !s108 1748634572.000000
Z8 !s107 C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu.v|
Z9 !s90 -reportprogress|300|C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu.v|-work|cpu|
!i113 1
Z10 o-work cpu
Z11 tCvgOpt 0
n@embarcado@v@g@a_processor_cpu
vEmbarcadoVGA_processor_cpu_debug_slave_sysclk
R1
!i10b 1
!s100 KDS<TY8]WOh9FaOWZczCW0
I<VRmh[lU]UDcU=@OP=VQ_3
R2
R0
R3
8C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu_debug_slave_sysclk.v
FC:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu_debug_slave_sysclk.v
Z12 L0 21
R6
r1
!s85 0
31
Z13 !s108 1748634573.000000
!s107 C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu_debug_slave_sysclk.v|
!s90 -reportprogress|300|C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu_debug_slave_sysclk.v|-work|cpu|
!i113 1
R10
R11
n@embarcado@v@g@a_processor_cpu_debug_slave_sysclk
vEmbarcadoVGA_processor_cpu_debug_slave_tck
R1
!i10b 1
!s100 Kg4iY;^2C>;nCf[T5jO2P3
IiCQ0V95j<iAK?OFFJb7nj0
R2
R0
R3
8C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu_debug_slave_tck.v
FC:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu_debug_slave_tck.v
R12
R6
r1
!s85 0
31
R13
!s107 C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu_debug_slave_tck.v|
!s90 -reportprogress|300|C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu_debug_slave_tck.v|-work|cpu|
!i113 1
R10
R11
n@embarcado@v@g@a_processor_cpu_debug_slave_tck
vEmbarcadoVGA_processor_cpu_debug_slave_wrapper
R1
!i10b 1
!s100 S_B;cA11ZU8mAgG3S5eb73
IoVEIa@;9NGUE@YBMRhQc^1
R2
R0
R3
8C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu_debug_slave_wrapper.v
FC:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu_debug_slave_wrapper.v
R12
R6
r1
!s85 0
31
R13
!s107 C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu_debug_slave_wrapper.v|
!s90 -reportprogress|300|C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu_debug_slave_wrapper.v|-work|cpu|
!i113 1
R10
R11
n@embarcado@v@g@a_processor_cpu_debug_slave_wrapper
vEmbarcadoVGA_processor_cpu_nios2_avalon_reg
Z14 !s110 1748634572
!i10b 1
!s100 bO4h37e3H]:bZcoYKK4TZ3
IGZmL3M@fW[hB_4?AQanK?1
R2
R0
R3
R4
R5
L0 2023
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
n@embarcado@v@g@a_processor_cpu_nios2_avalon_reg
vEmbarcadoVGA_processor_cpu_nios2_oci
R14
!i10b 1
!s100 ]4cl4gZXGga5TRAJL<zfo0
I4Yn40=iWkR7L:JLb5lHd?2
R2
R0
R3
R4
R5
L0 2362
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
n@embarcado@v@g@a_processor_cpu_nios2_oci
vEmbarcadoVGA_processor_cpu_nios2_oci_break
R14
!i10b 1
!s100 XBKKSo__kjzgYlkb99;;F3
IG^z3_GPHJXPaM;Oc:M=4;1
R2
R0
R3
R4
R5
L0 295
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
n@embarcado@v@g@a_processor_cpu_nios2_oci_break
vEmbarcadoVGA_processor_cpu_nios2_oci_compute_input_tm_cnt
R14
!i10b 1
!s100 NO4NFzD8P1G8FOV[fZeAR3
IKHcRD1B1OJ6_9CHR9ibN70
R2
R0
R3
R4
R5
L0 1265
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
n@embarcado@v@g@a_processor_cpu_nios2_oci_compute_input_tm_cnt
vEmbarcadoVGA_processor_cpu_nios2_oci_dbrk
R14
!i10b 1
!s100 =`=Hh9da>M5WH^lm;0oTP0
Ib3ge2XhDYO6ckdSM?=?6@2
R2
R0
R3
R4
R5
L0 795
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
n@embarcado@v@g@a_processor_cpu_nios2_oci_dbrk
vEmbarcadoVGA_processor_cpu_nios2_oci_debug
R14
!i10b 1
!s100 DcIk[2<`>E6;XhX9J]8do2
IY]oLA>3a_62CAVVPJ`LUC3
R2
R0
R3
R4
R5
L0 153
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
n@embarcado@v@g@a_processor_cpu_nios2_oci_debug
vEmbarcadoVGA_processor_cpu_nios2_oci_dtrace
R14
!i10b 1
!s100 bW;`VfKOLTiIP@KZGlNhV2
IgXoNQ5n0Ag<Hi:bggTG[J3
R2
R0
R3
R4
R5
L0 1183
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
n@embarcado@v@g@a_processor_cpu_nios2_oci_dtrace
vEmbarcadoVGA_processor_cpu_nios2_oci_fifo
R14
!i10b 1
!s100 LhaV<dR@J2JVJWo1^fib;1
IT_>7@KQd`HhjNkoI1ncl`1
R2
R0
R3
R4
R5
L0 1427
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
n@embarcado@v@g@a_processor_cpu_nios2_oci_fifo
vEmbarcadoVGA_processor_cpu_nios2_oci_fifo_cnt_inc
R14
!i10b 1
!s100 VKT0ob:ONIJKoC3GzTZjk2
IaGY`b]El?VG=1hik=BjZ82
R2
R0
R3
R4
R5
L0 1380
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
n@embarcado@v@g@a_processor_cpu_nios2_oci_fifo_cnt_inc
vEmbarcadoVGA_processor_cpu_nios2_oci_fifo_wrptr_inc
R14
!i10b 1
!s100 ;cgK6W0S<H>T4c0zI_AZP3
IL?l2<5>kc_nS?gOE_B>aX3
R2
R0
R3
R4
R5
L0 1337
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
n@embarcado@v@g@a_processor_cpu_nios2_oci_fifo_wrptr_inc
vEmbarcadoVGA_processor_cpu_nios2_oci_im
R14
!i10b 1
!s100 iJB=]EDa5VP16IjVl7[4:2
Ioad>k0<]W[_=90j0J]HKV1
R2
R0
R3
R4
R5
L0 1936
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
n@embarcado@v@g@a_processor_cpu_nios2_oci_im
vEmbarcadoVGA_processor_cpu_nios2_oci_itrace
R14
!i10b 1
!s100 cRamhl>0dz53C`iOe<_880
IYEc`lzW8D@GPGnJaAi:MS2
R2
R0
R3
R4
R5
L0 982
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
n@embarcado@v@g@a_processor_cpu_nios2_oci_itrace
vEmbarcadoVGA_processor_cpu_nios2_oci_pib
R14
!i10b 1
!s100 2m5joEUBDDiR8>BHB7>j?0
IlPoBIoGI;o28IB<3J5nKQ0
R2
R0
R3
R4
R5
L0 1913
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
n@embarcado@v@g@a_processor_cpu_nios2_oci_pib
vEmbarcadoVGA_processor_cpu_nios2_oci_td_mode
R14
!i10b 1
!s100 h2bBHNm@ilMNez_aYgWPJ3
Ik;]K?cdVCN0RGc4hJk`3=1
R2
R0
R3
R4
R5
L0 1115
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
n@embarcado@v@g@a_processor_cpu_nios2_oci_td_mode
vEmbarcadoVGA_processor_cpu_nios2_oci_xbrk
R14
!i10b 1
!s100 jT:kfU8oiGj^RG89lRM?Y0
I;V38]Mzd=]aelD]<6^PJN2
R2
R0
R3
R4
R5
L0 588
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
n@embarcado@v@g@a_processor_cpu_nios2_oci_xbrk
vEmbarcadoVGA_processor_cpu_nios2_ocimem
R14
!i10b 1
!s100 J1[O>;]XX]5<4jRnS@ahV0
IfYR5YR1Vmh:OY?EIMY8Vd0
R2
R0
R3
R4
R5
L0 2181
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
n@embarcado@v@g@a_processor_cpu_nios2_ocimem
vEmbarcadoVGA_processor_cpu_nios2_performance_monitors
R14
!i10b 1
!s100 mW_UZhMZH0>z>HEVNgWhA1
Ignbkb@f6B9e26O]zl6hC^2
R2
R0
R3
R4
R5
L0 2006
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
n@embarcado@v@g@a_processor_cpu_nios2_performance_monitors
vEmbarcadoVGA_processor_cpu_ociram_sp_ram_module
R14
!i10b 1
!s100 ^ZB?[PRlEK5c;41hBJ4nC2
IZ5m>Qg1d[HGgVdV?Z24h>1
R2
R0
R3
R4
R5
L0 2116
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
n@embarcado@v@g@a_processor_cpu_ociram_sp_ram_module
vEmbarcadoVGA_processor_cpu_register_bank_a_module
R14
!i10b 1
!s100 D3j4_aE8Za@n[[OZW@V5H2
IU;CZR0cc:>ZKfjVj5nYhg3
R2
R0
R3
R4
R5
R12
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
n@embarcado@v@g@a_processor_cpu_register_bank_a_module
vEmbarcadoVGA_processor_cpu_register_bank_b_module
R14
!i10b 1
!s100 kfzJm;ZK8X0INS3SjiCoB3
I;`LT<7N^`Z<QH3VhgRaED1
R2
R0
R3
R4
R5
L0 87
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
n@embarcado@v@g@a_processor_cpu_register_bank_b_module
vEmbarcadoVGA_processor_cpu_test_bench
R1
!i10b 1
!s100 ]nW@@oLDKz7VSc9YIYad10
IfO9M0zGX5H63lT?CP2i^H1
R2
R0
R3
8C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu_test_bench.v
FC:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu_test_bench.v
R12
R6
r1
!s85 0
31
R13
!s107 C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu_test_bench.v|
!s90 -reportprogress|300|C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_processor_cpu_test_bench.v|-work|cpu|
!i113 1
R10
R11
n@embarcado@v@g@a_processor_cpu_test_bench
