$date
	Tue Feb  2 17:42:04 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module delay_example $end
$var wire 1 ! out1 $end
$var wire 1 " out2 $end
$var wire 1 # out3 $end
$var wire 1 $ out4 $end
$var wire 1 % out5 $end
$var wire 1 & out6 $end
$var reg 1 ' b $end
$var reg 1 ( c $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
0'
x&
x%
x$
x#
x"
x!
$end
#1
1#
#2
1$
0"
#5
0%
0!
#8
z&
#10
1'
#12
0#
#14
1%
#15
1!
#20
1(
#21
1"
#22
0$
#25
0&
#30
0'
#32
1$
0"
1&
#35
0%
#40
