#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Sep  7 14:46:49 2018
# Process ID: 7478
# Current directory: /home/guan/Xilinx/Project/test/prj/solution1/impl/verilog/project.runs/impl_1
# Command line: vivado -log ddr_hls_test.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source ddr_hls_test.tcl -notrace
# Log file: /home/guan/Xilinx/Project/test/prj/solution1/impl/verilog/project.runs/impl_1/ddr_hls_test.vdi
# Journal file: /home/guan/Xilinx/Project/test/prj/solution1/impl/verilog/project.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source ddr_hls_test.tcl -notrace
Command: open_checkpoint /home/guan/Xilinx/Project/test/prj/solution1/impl/verilog/project.runs/impl_1/ddr_hls_test.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1183.340 ; gain = 0.000 ; free physical = 1486 ; free virtual = 12075
INFO: [Netlist 29-17] Analyzing 46 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-i
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
open_checkpoint: Time (s): cpu = 00:00:23 ; elapsed = 00:00:50 . Memory (MB): peak = 2254.887 ; gain = 1071.547 ; free physical = 474 ; free virtual = 11049
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2321.906 ; gain = 59.016 ; free physical = 461 ; free virtual = 11037

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: fd852a58

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2321.906 ; gain = 0.000 ; free physical = 449 ; free virtual = 11025

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 747 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: f4bbd177

Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:01 . Memory (MB): peak = 2321.906 ; gain = 0.000 ; free physical = 506 ; free virtual = 11090
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: c6039137

Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:01 . Memory (MB): peak = 2321.906 ; gain = 0.000 ; free physical = 506 ; free virtual = 11090
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: b40040a5

Time (s): cpu = 00:00:00.80 ; elapsed = 00:00:01 . Memory (MB): peak = 2321.906 ; gain = 0.000 ; free physical = 506 ; free virtual = 11090
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 2 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: b40040a5

Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:01 . Memory (MB): peak = 2321.906 ; gain = 0.000 ; free physical = 506 ; free virtual = 11090
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1389df499

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:01 . Memory (MB): peak = 2321.906 ; gain = 0.000 ; free physical = 506 ; free virtual = 11090
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1389df499

Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:01 . Memory (MB): peak = 2321.906 ; gain = 0.000 ; free physical = 506 ; free virtual = 11090
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2321.906 ; gain = 0.000 ; free physical = 506 ; free virtual = 11090
Ending Logic Optimization Task | Checksum: 1389df499

Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:01 . Memory (MB): peak = 2321.906 ; gain = 0.000 ; free physical = 506 ; free virtual = 11090

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=8.276 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 14 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 28
Ending PowerOpt Patch Enables Task | Checksum: 1389df499

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.41 . Memory (MB): peak = 3943.312 ; gain = 0.000 ; free physical = 426 ; free virtual = 10187
Ending Power Optimization Task | Checksum: 1389df499

Time (s): cpu = 00:00:57 ; elapsed = 00:01:42 . Memory (MB): peak = 3943.312 ; gain = 1621.406 ; free physical = 431 ; free virtual = 10193

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1389df499

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3943.312 ; gain = 0.000 ; free physical = 431 ; free virtual = 10193
INFO: [Common 17-83] Releasing license: Implementation
32 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:02 ; elapsed = 00:01:48 . Memory (MB): peak = 3943.312 ; gain = 1688.426 ; free physical = 431 ; free virtual = 10195
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/guan/Xilinx/Project/test/prj/solution1/impl/verilog/project.runs/impl_1/ddr_hls_test_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file ddr_hls_test_drc_opted.rpt -pb ddr_hls_test_drc_opted.pb -rpx ddr_hls_test_drc_opted.rpx
Command: report_drc -file ddr_hls_test_drc_opted.rpt -pb ddr_hls_test_drc_opted.pb -rpx ddr_hls_test_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/guan/Xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/guan/Xilinx/Project/test/prj/solution1/impl/verilog/project.runs/impl_1/ddr_hls_test_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:15 ; elapsed = 00:00:41 . Memory (MB): peak = 4162.289 ; gain = 218.977 ; free physical = 834 ; free virtual = 10195
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.07 . Memory (MB): peak = 4170.289 ; gain = 0.000 ; free physical = 938 ; free virtual = 10147
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 685e869e

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.94 . Memory (MB): peak = 4170.289 ; gain = 0.000 ; free physical = 937 ; free virtual = 10146
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4170.289 ; gain = 0.000 ; free physical = 933 ; free virtual = 10145

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: d761dba6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 4170.289 ; gain = 0.000 ; free physical = 890 ; free virtual = 10126

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 18fa7f0bb

Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 4170.289 ; gain = 0.000 ; free physical = 868 ; free virtual = 10132

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 18fa7f0bb

Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 4170.289 ; gain = 0.000 ; free physical = 867 ; free virtual = 10132
Phase 1 Placer Initialization | Checksum: 18fa7f0bb

Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 4170.289 ; gain = 0.000 ; free physical = 866 ; free virtual = 10132

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1c2a1a2e2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 4202.305 ; gain = 32.016 ; free physical = 831 ; free virtual = 10110

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4210.309 ; gain = 0.000 ; free physical = 803 ; free virtual = 10096

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1aec540da

Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 4210.309 ; gain = 40.020 ; free physical = 803 ; free virtual = 10096
Phase 2 Global Placement | Checksum: 1c265910c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 4210.309 ; gain = 40.020 ; free physical = 803 ; free virtual = 10097

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1c265910c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 4210.309 ; gain = 40.020 ; free physical = 803 ; free virtual = 10097

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1bbbff6e6

Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 4210.309 ; gain = 40.020 ; free physical = 799 ; free virtual = 10093

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 205adc21f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 4210.309 ; gain = 40.020 ; free physical = 797 ; free virtual = 10092

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 18df90534

Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 4210.309 ; gain = 40.020 ; free physical = 797 ; free virtual = 10091

Phase 3.5 Small Shape Clustering
Phase 3.5 Small Shape Clustering | Checksum: 1920f0b45

Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 4210.309 ; gain = 40.020 ; free physical = 789 ; free virtual = 10084

Phase 3.6 DP Optimization
Phase 3.6 DP Optimization | Checksum: 1a1e1c8b4

Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 4218.312 ; gain = 48.023 ; free physical = 787 ; free virtual = 10082

Phase 3.7 Flow Legalize Slice Clusters
Phase 3.7 Flow Legalize Slice Clusters | Checksum: 22d061e91

Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 4218.312 ; gain = 48.023 ; free physical = 785 ; free virtual = 10080

Phase 3.8 Slice Area Swap
Phase 3.8 Slice Area Swap | Checksum: 21e8f37ff

Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 4218.312 ; gain = 48.023 ; free physical = 765 ; free virtual = 10060

Phase 3.9 Commit Slice Clusters
Phase 3.9 Commit Slice Clusters | Checksum: 173754fdc

Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 4218.312 ; gain = 48.023 ; free physical = 784 ; free virtual = 10080

Phase 3.10 Re-assign LUT pins
Phase 3.10 Re-assign LUT pins | Checksum: 1cb17d9d6

Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 4218.312 ; gain = 48.023 ; free physical = 783 ; free virtual = 10079

Phase 3.11 Pipeline Register Optimization
Phase 3.11 Pipeline Register Optimization | Checksum: 1cb17d9d6

Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 4218.312 ; gain = 48.023 ; free physical = 783 ; free virtual = 10079
Phase 3 Detail Placement | Checksum: 1cb17d9d6

Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 4218.312 ; gain = 48.023 ; free physical = 783 ; free virtual = 10079

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1c1d1b9cc

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1c1d1b9cc

Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 4218.312 ; gain = 48.023 ; free physical = 783 ; free virtual = 10082
INFO: [Place 30-746] Post Placement Timing Summary WNS=8.001. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 167934706

Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 4218.312 ; gain = 48.023 ; free physical = 783 ; free virtual = 10082
Phase 4.1 Post Commit Optimization | Checksum: 167934706

Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 4218.312 ; gain = 48.023 ; free physical = 783 ; free virtual = 10082

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 167934706

Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 4218.312 ; gain = 48.023 ; free physical = 794 ; free virtual = 10093

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 167934706

Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 4218.312 ; gain = 48.023 ; free physical = 747 ; free virtual = 10056

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 150bce870

Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 4218.312 ; gain = 48.023 ; free physical = 747 ; free virtual = 10056
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 150bce870

Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 4218.312 ; gain = 48.023 ; free physical = 747 ; free virtual = 10056
Ending Placer Task | Checksum: 11ade8ea4

Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 4218.312 ; gain = 48.023 ; free physical = 794 ; free virtual = 10103
INFO: [Common 17-83] Releasing license: Implementation
56 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:50 . Memory (MB): peak = 4218.312 ; gain = 56.023 ; free physical = 794 ; free virtual = 10104
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.81 . Memory (MB): peak = 4218.312 ; gain = 0.000 ; free physical = 778 ; free virtual = 10101
INFO: [Common 17-1381] The checkpoint '/home/guan/Xilinx/Project/test/prj/solution1/impl/verilog/project.runs/impl_1/ddr_hls_test_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file ddr_hls_test_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:01 . Memory (MB): peak = 4218.312 ; gain = 0.000 ; free physical = 747 ; free virtual = 10070
INFO: [runtcl-4] Executing : report_utilization -file ddr_hls_test_utilization_placed.rpt -pb ddr_hls_test_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.46 . Memory (MB): peak = 4218.312 ; gain = 0.000 ; free physical = 773 ; free virtual = 10097
INFO: [runtcl-4] Executing : report_control_sets -verbose -file ddr_hls_test_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.16 . Memory (MB): peak = 4218.312 ; gain = 0.000 ; free physical = 773 ; free virtual = 10097
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
65 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.21 . Memory (MB): peak = 4218.312 ; gain = 0.000 ; free physical = 758 ; free virtual = 10096
INFO: [Common 17-1381] The checkpoint '/home/guan/Xilinx/Project/test/prj/solution1/impl/verilog/project.runs/impl_1/ddr_hls_test_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: ae9e5db1 ConstDB: 0 ShapeSum: 6c4030f3 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "m_axi_gmem_RDATA[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_RDATA[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_RDATA[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_RDATA[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_RDATA[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_RDATA[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_RDATA[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_RDATA[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_RDATA[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_RDATA[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_RDATA[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_RDATA[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_RDATA[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_RDATA[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_RDATA[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_RDATA[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_RDATA[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_RDATA[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_RDATA[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_RDATA[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_RDATA[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_RDATA[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_RDATA[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_RDATA[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_RDATA[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_RDATA[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_RDATA[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_RDATA[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_RDATA[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_RDATA[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_RDATA[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_RDATA[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_RDATA[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_RDATA[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_RDATA[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_RDATA[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_RDATA[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_RDATA[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_RDATA[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_RDATA[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_RDATA[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_RDATA[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_RDATA[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_RDATA[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_RDATA[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_RDATA[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_RDATA[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_RDATA[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_RDATA[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_RDATA[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_RDATA[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_RDATA[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_RDATA[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_RDATA[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_RDATA[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_RDATA[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_RDATA[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_RDATA[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_RDATA[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_RDATA[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_RDATA[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_RDATA[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_RDATA[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_RDATA[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_RDATA[63]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_RDATA[63]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_RDATA[62]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_RDATA[62]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_RDATA[61]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_RDATA[61]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_RDATA[60]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_RDATA[60]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_RDATA[59]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_RDATA[59]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_RDATA[58]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_RDATA[58]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_RDATA[57]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_RDATA[57]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_RDATA[56]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_RDATA[56]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_RDATA[55]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_RDATA[55]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_RDATA[54]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_RDATA[54]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_RDATA[53]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_RDATA[53]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_RDATA[52]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_RDATA[52]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_RDATA[51]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_RDATA[51]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_RDATA[50]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_RDATA[50]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_RDATA[49]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_RDATA[49]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_RDATA[48]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_RDATA[48]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_RDATA[47]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_RDATA[47]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_RDATA[46]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_RDATA[46]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_RDATA[45]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_RDATA[45]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_RDATA[44]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_RDATA[44]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_RDATA[43]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_RDATA[43]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_RDATA[42]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_RDATA[42]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_RDATA[41]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_RDATA[41]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_RDATA[40]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_RDATA[40]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_RDATA[39]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_RDATA[39]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_RDATA[38]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_RDATA[38]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_RDATA[37]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_RDATA[37]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_RDATA[36]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_RDATA[36]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_RDATA[35]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_RDATA[35]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_RDATA[34]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_RDATA[34]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_RDATA[33]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_RDATA[33]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_RDATA[32]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_RDATA[32]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_RLAST" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_RLAST". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_RRESP[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_RRESP[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_RRESP[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_RRESP[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_RVALID" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_RVALID". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_rst_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_ARREADY" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_ARREADY". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_BUS_A_AWVALID" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_BUS_A_AWVALID". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_BUS_A_BREADY" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_BUS_A_BREADY". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_BUS_A_WVALID" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_BUS_A_WVALID". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_BUS_A_WSTRB[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_BUS_A_WSTRB[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_BUS_A_AWADDR[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_BUS_A_AWADDR[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_BUS_A_AWADDR[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_BUS_A_AWADDR[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_BUS_A_AWADDR[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_BUS_A_AWADDR[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_BUS_A_AWADDR[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_BUS_A_AWADDR[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_BUS_A_WDATA[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_BUS_A_WDATA[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_BUS_A_WDATA[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_BUS_A_WDATA[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_BUS_A_ARADDR[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_BUS_A_ARADDR[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_BUS_A_ARADDR[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_BUS_A_ARADDR[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_BUS_A_WDATA[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_BUS_A_WDATA[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_BUS_A_WSTRB[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_BUS_A_WSTRB[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_BUS_A_WDATA[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_BUS_A_WDATA[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_BUS_A_WDATA[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_BUS_A_WDATA[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_BUS_A_WSTRB[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_BUS_A_WSTRB[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_BUS_A_WDATA[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_BUS_A_WDATA[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_BUS_A_ARADDR[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_BUS_A_ARADDR[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_BUS_A_ARADDR[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_BUS_A_ARADDR[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_BUS_A_ARADDR[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_BUS_A_ARADDR[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_BUS_A_ARADDR[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_BUS_A_ARADDR[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_BUS_A_WDATA[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_BUS_A_WDATA[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_BUS_A_WDATA[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_BUS_A_WDATA[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_BUS_A_WDATA[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_BUS_A_WDATA[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_BUS_A_WDATA[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_BUS_A_WDATA[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_BUS_A_WSTRB[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_BUS_A_WSTRB[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_BUS_A_WDATA[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_BUS_A_WDATA[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_BUS_A_WDATA[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_BUS_A_WDATA[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_BUS_A_AWADDR[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_BUS_A_AWADDR[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: 3f72ba4e

Time (s): cpu = 00:01:55 ; elapsed = 00:01:34 . Memory (MB): peak = 4218.312 ; gain = 0.000 ; free physical = 202 ; free virtual = 9630
Post Restoration Checksum: NetGraph: 367e7ef5 NumContArr: 8f43b59 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 3f72ba4e

Time (s): cpu = 00:01:55 ; elapsed = 00:01:34 . Memory (MB): peak = 4218.312 ; gain = 0.000 ; free physical = 183 ; free virtual = 9614

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 3f72ba4e

Time (s): cpu = 00:01:55 ; elapsed = 00:01:35 . Memory (MB): peak = 4218.312 ; gain = 0.000 ; free physical = 153 ; free virtual = 9583

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 3f72ba4e

Time (s): cpu = 00:01:55 ; elapsed = 00:01:35 . Memory (MB): peak = 4218.312 ; gain = 0.000 ; free physical = 153 ; free virtual = 9583

Phase 2.4 Global Clock Net Routing
Phase 2.4 Global Clock Net Routing | Checksum: 3f72ba4e

Time (s): cpu = 00:01:59 ; elapsed = 00:01:39 . Memory (MB): peak = 4218.312 ; gain = 0.000 ; free physical = 188 ; free virtual = 9482

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 1285cf424

Time (s): cpu = 00:02:01 ; elapsed = 00:01:40 . Memory (MB): peak = 4218.312 ; gain = 0.000 ; free physical = 176 ; free virtual = 9475
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.948  | TNS=0.000  | WHS=0.019  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 59437b60

Time (s): cpu = 00:02:02 ; elapsed = 00:01:41 . Memory (MB): peak = 4218.312 ; gain = 0.000 ; free physical = 164 ; free virtual = 9470

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1111dc995

Time (s): cpu = 00:02:08 ; elapsed = 00:01:43 . Memory (MB): peak = 4218.312 ; gain = 0.000 ; free physical = 177 ; free virtual = 9478

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 239
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.684  | TNS=0.000  | WHS=0.039  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 1a33ec135

Time (s): cpu = 00:02:26 ; elapsed = 00:01:52 . Memory (MB): peak = 4218.312 ; gain = 0.000 ; free physical = 551 ; free virtual = 9423

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 1408bd125

Time (s): cpu = 00:02:26 ; elapsed = 00:01:52 . Memory (MB): peak = 4218.312 ; gain = 0.000 ; free physical = 551 ; free virtual = 9423
Phase 4 Rip-up And Reroute | Checksum: 1408bd125

Time (s): cpu = 00:02:26 ; elapsed = 00:01:52 . Memory (MB): peak = 4218.312 ; gain = 0.000 ; free physical = 551 ; free virtual = 9423

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1408bd125

Time (s): cpu = 00:02:26 ; elapsed = 00:01:52 . Memory (MB): peak = 4218.312 ; gain = 0.000 ; free physical = 551 ; free virtual = 9424

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1408bd125

Time (s): cpu = 00:02:26 ; elapsed = 00:01:52 . Memory (MB): peak = 4218.312 ; gain = 0.000 ; free physical = 551 ; free virtual = 9424
Phase 5 Delay and Skew Optimization | Checksum: 1408bd125

Time (s): cpu = 00:02:26 ; elapsed = 00:01:52 . Memory (MB): peak = 4218.312 ; gain = 0.000 ; free physical = 551 ; free virtual = 9424

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 168369ad3

Time (s): cpu = 00:02:27 ; elapsed = 00:01:53 . Memory (MB): peak = 4218.312 ; gain = 0.000 ; free physical = 550 ; free virtual = 9424
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.684  | TNS=0.000  | WHS=0.039  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 168369ad3

Time (s): cpu = 00:02:27 ; elapsed = 00:01:53 . Memory (MB): peak = 4218.312 ; gain = 0.000 ; free physical = 550 ; free virtual = 9424
Phase 6 Post Hold Fix | Checksum: 168369ad3

Time (s): cpu = 00:02:27 ; elapsed = 00:01:53 . Memory (MB): peak = 4218.312 ; gain = 0.000 ; free physical = 550 ; free virtual = 9424

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0514707 %
  Global Horizontal Routing Utilization  = 0.0575734 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 19352e771

Time (s): cpu = 00:02:29 ; elapsed = 00:01:53 . Memory (MB): peak = 4218.312 ; gain = 0.000 ; free physical = 544 ; free virtual = 9421

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 19352e771

Time (s): cpu = 00:02:29 ; elapsed = 00:01:53 . Memory (MB): peak = 4218.312 ; gain = 0.000 ; free physical = 544 ; free virtual = 9422

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 19352e771

Time (s): cpu = 00:02:29 ; elapsed = 00:01:55 . Memory (MB): peak = 4218.312 ; gain = 0.000 ; free physical = 536 ; free virtual = 9423

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=7.684  | TNS=0.000  | WHS=0.039  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 19352e771

Time (s): cpu = 00:02:29 ; elapsed = 00:01:55 . Memory (MB): peak = 4218.312 ; gain = 0.000 ; free physical = 539 ; free virtual = 9427
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:29 ; elapsed = 00:01:55 . Memory (MB): peak = 4218.312 ; gain = 0.000 ; free physical = 578 ; free virtual = 9469

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
80 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:42 ; elapsed = 00:02:11 . Memory (MB): peak = 4218.312 ; gain = 0.000 ; free physical = 573 ; free virtual = 9472
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.83 . Memory (MB): peak = 4218.312 ; gain = 0.000 ; free physical = 542 ; free virtual = 9468
INFO: [Common 17-1381] The checkpoint '/home/guan/Xilinx/Project/test/prj/solution1/impl/verilog/project.runs/impl_1/ddr_hls_test_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file ddr_hls_test_drc_routed.rpt -pb ddr_hls_test_drc_routed.pb -rpx ddr_hls_test_drc_routed.rpx
Command: report_drc -file ddr_hls_test_drc_routed.rpt -pb ddr_hls_test_drc_routed.pb -rpx ddr_hls_test_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/guan/Xilinx/Project/test/prj/solution1/impl/verilog/project.runs/impl_1/ddr_hls_test_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:14 ; elapsed = 00:01:12 . Memory (MB): peak = 4518.309 ; gain = 299.996 ; free physical = 707 ; free virtual = 9245
INFO: [runtcl-4] Executing : report_methodology -file ddr_hls_test_methodology_drc_routed.rpt -pb ddr_hls_test_methodology_drc_routed.pb -rpx ddr_hls_test_methodology_drc_routed.rpx
Command: report_methodology -file ddr_hls_test_methodology_drc_routed.rpt -pb ddr_hls_test_methodology_drc_routed.pb -rpx ddr_hls_test_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/guan/Xilinx/Project/test/prj/solution1/impl/verilog/project.runs/impl_1/ddr_hls_test_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:07 ; elapsed = 00:00:30 . Memory (MB): peak = 4518.309 ; gain = 0.000 ; free physical = 393 ; free virtual = 9085
INFO: [runtcl-4] Executing : report_power -file ddr_hls_test_power_routed.rpt -pb ddr_hls_test_power_summary_routed.pb -rpx ddr_hls_test_power_routed.rpx
Command: report_power -file ddr_hls_test_power_routed.rpt -pb ddr_hls_test_power_summary_routed.pb -rpx ddr_hls_test_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
92 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:08 ; elapsed = 00:01:18 . Memory (MB): peak = 4518.309 ; gain = 0.000 ; free physical = 305 ; free virtual = 8534
INFO: [runtcl-4] Executing : report_route_status -file ddr_hls_test_route_status.rpt -pb ddr_hls_test_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file ddr_hls_test_timing_summary_routed.rpt -pb ddr_hls_test_timing_summary_routed.pb -rpx ddr_hls_test_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: I, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
report_timing_summary: Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:25 . Memory (MB): peak = 4518.309 ; gain = 0.000 ; free physical = 282 ; free virtual = 8798
INFO: [runtcl-4] Executing : report_incremental_reuse -file ddr_hls_test_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file ddr_hls_test_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 4518.309 ; gain = 0.000 ; free physical = 240 ; free virtual = 8786
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file ddr_hls_test_bus_skew_routed.rpt -pb ddr_hls_test_bus_skew_routed.pb -rpx ddr_hls_test_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: I, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri Sep  7 14:57:15 2018...
