@W: BN132 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\xfr403410\vhdl\i2cmastercommands.vhd":271:0:271:1|Removing sequential instance uMaster.DeviceIdW[7:1] because it is equivalent to instance uMaster.DeviceIdR[7:1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: MT529 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\xfr403410\vhdl\copyvideotop.vhd":233:2:233:3|Found inferred clock CopyVideoTop|PinClk403 which controls 35 sequential elements including PinDe410. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\xfr403410\vhdl\seqblk1204.vhd":97:2:97:3|Found inferred clock Pll125to50|CLKOP_inferred_clock which controls 575 sequential elements including uSeq.lCnt32[31:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
