// Seed: 3740536769
`timescale 1 ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout id_3;
  output id_2;
  input id_1;
  logic id_3;
  always @(posedge 1'd0) begin
    id_2 <= 1'b0;
  end
endmodule
