date_time,file,committer_name
Fri Jan 14 19:17:29 2022,Makefile,Greg Martin
Fri Jan 14 19:17:29 2022,A2_Boot.srec,Greg Martin
Fri Jan 14 19:17:29 2022,A2_boot.map,Greg Martin
Fri Jan 14 19:17:29 2022,I2CProtocol.c,Greg Martin
Fri Jan 14 19:17:29 2022,I2CProtocol.h,Greg Martin
Fri Jan 14 19:17:29 2022,Makefile,Greg Martin
Fri Jan 14 19:17:29 2022,a2_bootrom.sv,Greg Martin
Fri Jan 14 19:17:29 2022,dbg.c,Greg Martin
Fri Jan 14 19:17:29 2022,PerceptiaPLL_reg_defs.h,Greg Martin
Fri Jan 14 19:17:29 2022,flash.h,Greg Martin
Fri Jan 14 19:17:29 2022,main.c,Greg Martin
Fri Jan 14 19:17:29 2022,spi.c,Greg Martin
Fri Jan 14 19:17:29 2022,core-v-mcu.core,Greg Martin
Fri Jan 14 19:17:29 2022,fpga_clk_gen.sv,Greg Martin
Fri Jan 14 19:17:29 2022,apb_fll_if.sv,Greg Martin
Fri Jan 14 19:17:29 2022,apb_i2cs.v,Greg Martin
Fri Jan 14 19:17:29 2022,apb_slv_interface.v,Greg Martin
Fri Jan 14 19:17:29 2022,apb_soc_ctrl.sv,Greg Martin
Fri Jan 14 19:17:29 2022,apb_soc_ctrl_reg_defs.csv,Greg Martin
Fri Jan 14 19:17:29 2022,fc_subsystem.sv,Greg Martin
Fri Jan 14 19:17:29 2022,cv32e40p_clock_gate.sv,Greg Martin
Fri Jan 14 19:17:29 2022,fpga_bootrom.sv,Greg Martin
Fri Jan 14 19:17:29 2022,fpga_clk_gen.sv,Greg Martin
Fri Jan 14 19:17:29 2022,fpga_interleaved_ram.sv,Greg Martin
Fri Jan 14 19:17:29 2022,fpga_private_ram.sv,Greg Martin
Fri Jan 14 19:17:29 2022,fpga_slow_clk_gen.sv,Greg Martin
Fri Jan 14 19:17:29 2022,genesys2.tcl,Greg Martin
Fri Jan 14 19:17:29 2022,pad_functional_xilinx.sv,Greg Martin
Fri Jan 14 19:17:29 2022,pulp_clock_gating_xilinx.sv,Greg Martin
Fri Jan 14 19:17:29 2022,xilinx_clk_mngr.tcl,Greg Martin
Fri Jan 14 19:17:29 2022,xilinx_core_v_mcu.v,Greg Martin
Fri Jan 14 19:17:29 2022,xilinx_interleaved_ram.tcl,Greg Martin
Fri Jan 14 19:17:29 2022,xilinx_private_ram.tcl,Greg Martin
Fri Jan 14 19:17:29 2022,xilinx_slow_clk_mngr.tcl,Greg Martin
Fri Jan 14 19:17:29 2022,clk_and_control.sv,Greg Martin
Fri Jan 14 19:17:29 2022,clk_gen.sv,Greg Martin
Fri Jan 14 19:17:29 2022,contiguous_crossbar.sv,Greg Martin
Fri Jan 14 19:17:29 2022,interleaved_crossbar.sv,Greg Martin
Fri Jan 14 19:17:29 2022,lint_2_axi_wrap.sv,Greg Martin
Fri Jan 14 19:17:29 2022,soc_clk_rst_gen.sv,Greg Martin
Fri Jan 14 19:17:29 2022,soc_interconnect.sv,Greg Martin
Fri Jan 14 19:17:29 2022,soc_peripherals.sv,Greg Martin
Fri Jan 14 19:17:29 2022,tcdm_demux.sv,Greg Martin
Fri Jan 14 19:17:29 2022,core_v_mcu.sv,Greg Martin
Fri Jan 14 19:17:29 2022,safe_domain.sv,Greg Martin
Fri Jan 14 19:17:29 2022,soc_domain.sv,Greg Martin
Fri Jan 14 19:17:29 2022,A2_design.sv,Greg Martin
Fri Jan 14 19:17:29 2022,pulp_peripheral_defines.svh,Greg Martin
Fri Jan 14 19:17:29 2022,pPLL02F.sv,Greg Martin
Fri Jan 14 19:17:29 2022,top1_wrapper.sv,Greg Martin
Fri Jan 14 19:17:29 2022,0003-updated-for-no_cluster-fixes-gf22-iopads.patch,Greg Martin
Fri Jan 14 19:17:29 2022,axi_xbar.sv,Greg Martin
Fri Jan 14 19:17:29 2022,core_v_mcu_tb.sv,Greg Martin
Fri Jan 14 19:17:29 2022,boot.mem,Greg Martin
Fri Jan 14 19:17:29 2022,cli.txt,Greg Martin
Fri Jan 14 19:17:29 2022,cli_sim.txt,Greg Martin
Fri Jan 14 19:17:29 2022,col0.mem,Greg Martin
Fri Jan 14 19:17:29 2022,col1.mem,Greg Martin
Fri Jan 14 19:17:29 2022,col2.mem,Greg Martin
Fri Jan 14 19:17:29 2022,col3.mem,Greg Martin
Fri Jan 14 19:17:29 2022,privateBank0.mem,Greg Martin
Fri Jan 14 19:17:29 2022,privateBank1.mem,Greg Martin
Fri Jan 14 19:17:29 2022,verilatorBoot.mem,Greg Martin
Fri Jan 14 19:17:29 2022,restore.tcl.svcf,Greg Martin
Fri Jan 14 19:17:29 2022,wave1.do,Greg Martin
Fri Jan 14 19:17:29 2022,ioscript.py,Greg Martin
Fri Jan 14 19:17:29 2022,xmverilog.history,Greg Martin
Fri Jan 14 19:17:29 2022,xmverilog.log,Greg Martin
Wed Jan 26 14:05:22 2022,Makefile,Greg Martin
Wed Jan 26 14:05:22 2022,README.md,Greg Martin
Wed Jan 26 14:05:22 2022,core-v-mcu.core,Greg Martin
Wed Jan 26 14:05:22 2022,Genesys2-Master.xdc,Greg Martin
Wed Jan 26 14:05:22 2022,core-v-mcu-pin-assignment.xdc,Greg Martin
Wed Jan 26 14:05:22 2022,core-v-mcu-timing.xdc,Greg Martin
Wed Jan 26 14:05:22 2022,xilinx_clk_mngr.tcl,Greg Martin
Wed Jan 26 14:05:22 2022,.gitignore,Greg Martin
Wed Jan 26 14:05:22 2022,core_v_mcu_genesys2.v,Greg Martin
Wed Jan 26 14:05:22 2022,fpga_clk_gen.sv,Greg Martin
Wed Jan 26 14:05:22 2022,download_bitstream.tcl,Greg Martin
Wed Jan 26 14:05:22 2022,download_bitstream1.tcl,Greg Martin
Wed Jan 26 14:05:22 2022,fpga_clk_gen.sv,Greg Martin
Wed Jan 26 14:05:22 2022,fpga_slow_clk_gen.sv,Greg Martin
Wed Jan 26 14:05:22 2022,download.tcl,Greg Martin
Wed Jan 26 14:05:22 2022,genesys2-pin-table.csv,Greg Martin
Wed Jan 26 14:05:22 2022,nexys-pin-table.csv,Greg Martin
Wed Jan 26 14:05:22 2022,perdef.json,Greg Martin
Wed Jan 26 14:05:22 2022,clk_gen.sv,Greg Martin
Wed Jan 26 14:05:22 2022,soc_clk_rst_gen.sv,Greg Martin
Wed Jan 26 14:05:22 2022,core_v_mcu.sv,Greg Martin
Wed Jan 26 14:05:22 2022,soc_domain.sv,Greg Martin
Wed Jan 26 14:05:22 2022,pulp_soc_defines.svh,Greg Martin
Wed Jan 26 14:05:22 2022,Makefile,Greg Martin
Wed Jan 26 14:05:22 2022,ioscript.py,Greg Martin
Wed Jan 26 14:09:19 2022,Makefile,Greg Martin
Wed Jan 26 14:09:19 2022,README.md,Greg Martin
Wed Jan 26 14:09:19 2022,A2_Boot.srec,Greg Martin
Wed Jan 26 14:09:19 2022,A2_boot.map,Greg Martin
Wed Jan 26 14:09:19 2022,I2CProtocol.c,Greg Martin
Wed Jan 26 14:09:19 2022,I2CProtocol.h,Greg Martin
Wed Jan 26 14:09:19 2022,Makefile,Greg Martin
Wed Jan 26 14:09:19 2022,a2_bootrom.sv,Greg Martin
Wed Jan 26 14:09:19 2022,dbg.c,Greg Martin
Wed Jan 26 14:09:19 2022,PerceptiaPLL_reg_defs.h,Greg Martin
Wed Jan 26 14:09:19 2022,flash.h,Greg Martin
Wed Jan 26 14:09:19 2022,main.c,Greg Martin
Wed Jan 26 14:09:19 2022,spi.c,Greg Martin
Wed Jan 26 14:09:19 2022,core-v-mcu.core,Greg Martin
Wed Jan 26 14:09:19 2022,fpga_clk_gen.sv,Greg Martin
Wed Jan 26 14:09:19 2022,apb_fll_if.sv,Greg Martin
Wed Jan 26 14:09:19 2022,apb_i2cs.v,Greg Martin
Wed Jan 26 14:09:19 2022,apb_slv_interface.v,Greg Martin
Wed Jan 26 14:09:19 2022,apb_soc_ctrl.sv,Greg Martin
Wed Jan 26 14:09:19 2022,apb_soc_ctrl_reg_defs.csv,Greg Martin
Wed Jan 26 14:09:19 2022,fc_subsystem.sv,Greg Martin
Wed Jan 26 14:09:19 2022,cv32e40p_clock_gate.sv,Greg Martin
Wed Jan 26 14:09:19 2022,fpga_bootrom.sv,Greg Martin
Wed Jan 26 14:09:19 2022,fpga_clk_gen.sv,Greg Martin
Wed Jan 26 14:09:19 2022,fpga_interleaved_ram.sv,Greg Martin
Wed Jan 26 14:09:19 2022,fpga_private_ram.sv,Greg Martin
Wed Jan 26 14:09:19 2022,fpga_slow_clk_gen.sv,Greg Martin
Wed Jan 26 14:09:19 2022,genesys2.tcl,Greg Martin
Wed Jan 26 14:09:19 2022,pad_functional_xilinx.sv,Greg Martin
Wed Jan 26 14:09:19 2022,pulp_clock_gating_xilinx.sv,Greg Martin
Wed Jan 26 14:09:19 2022,xilinx_clk_mngr.tcl,Greg Martin
Wed Jan 26 14:09:19 2022,xilinx_core_v_mcu.v,Greg Martin
Wed Jan 26 14:09:19 2022,xilinx_interleaved_ram.tcl,Greg Martin
Wed Jan 26 14:09:19 2022,xilinx_private_ram.tcl,Greg Martin
Wed Jan 26 14:09:19 2022,xilinx_slow_clk_mngr.tcl,Greg Martin
Wed Jan 26 14:09:19 2022,clk_and_control.sv,Greg Martin
Wed Jan 26 14:09:19 2022,clk_gen.sv,Greg Martin
Wed Jan 26 14:09:19 2022,contiguous_crossbar.sv,Greg Martin
Wed Jan 26 14:09:19 2022,interleaved_crossbar.sv,Greg Martin
Wed Jan 26 14:09:19 2022,lint_2_axi_wrap.sv,Greg Martin
Wed Jan 26 14:09:19 2022,soc_clk_rst_gen.sv,Greg Martin
Wed Jan 26 14:09:19 2022,soc_interconnect.sv,Greg Martin
Wed Jan 26 14:09:19 2022,soc_peripherals.sv,Greg Martin
Wed Jan 26 14:09:19 2022,tcdm_demux.sv,Greg Martin
Wed Jan 26 14:09:19 2022,core_v_mcu.sv,Greg Martin
Wed Jan 26 14:09:19 2022,safe_domain.sv,Greg Martin
Wed Jan 26 14:09:19 2022,soc_domain.sv,Greg Martin
Wed Jan 26 14:09:19 2022,A2_design.sv,Greg Martin
Wed Jan 26 14:09:19 2022,pulp_peripheral_defines.svh,Greg Martin
Wed Jan 26 14:09:19 2022,pPLL02F.sv,Greg Martin
Wed Jan 26 14:09:19 2022,top1_wrapper.sv,Greg Martin
Wed Jan 26 14:09:19 2022,0003-updated-for-no_cluster-fixes-gf22-iopads.patch,Greg Martin
Wed Jan 26 14:09:19 2022,axi_xbar.sv,Greg Martin
Wed Jan 26 14:09:19 2022,core_v_mcu_tb.sv,Greg Martin
Wed Jan 26 14:09:19 2022,boot.mem,Greg Martin
Wed Jan 26 14:09:19 2022,cli.txt,Greg Martin
Wed Jan 26 14:09:19 2022,cli_sim.txt,Greg Martin
Wed Jan 26 14:09:19 2022,col0.mem,Greg Martin
Wed Jan 26 14:09:19 2022,col1.mem,Greg Martin
Wed Jan 26 14:09:19 2022,col2.mem,Greg Martin
Wed Jan 26 14:09:19 2022,col3.mem,Greg Martin
Wed Jan 26 14:09:19 2022,privateBank0.mem,Greg Martin
Wed Jan 26 14:09:19 2022,privateBank1.mem,Greg Martin
Wed Jan 26 14:09:19 2022,verilatorBoot.mem,Greg Martin
Wed Jan 26 14:09:19 2022,restore.tcl.svcf,Greg Martin
Wed Jan 26 14:09:19 2022,wave1.do,Greg Martin
Wed Jan 26 14:09:19 2022,ioscript.py,Greg Martin
Wed Jan 26 14:09:19 2022,xmverilog.history,Greg Martin
Wed Jan 26 14:09:19 2022,xmverilog.log,Greg Martin
Mon Jan 31 13:20:11 2022,Makefile,Greg Martin
Mon Jan 31 13:20:11 2022,I2CProtocol.c,Greg Martin
Mon Jan 31 13:20:11 2022,I2CProtocol.h,Greg Martin
Mon Jan 31 13:20:11 2022,Makefile,Greg Martin
Mon Jan 31 13:20:11 2022,core-v-mcu2-rom.ld,Greg Martin
Mon Jan 31 13:20:11 2022,crt0.S,Greg Martin
Mon Jan 31 13:20:11 2022,I2CProtocol.h,Greg Martin
Mon Jan 31 13:20:11 2022,main.c,Greg Martin
Mon Jan 31 13:20:11 2022,uart.c,Greg Martin
Mon Jan 31 13:20:11 2022,uartProtocol.c,Greg Martin
Mon Jan 31 13:20:11 2022,pad_control.sv,Greg Martin
Mon Jan 31 13:20:11 2022,pulp_peripheral_defines.svh,Greg Martin
Mon Jan 31 13:20:11 2022,boot.mem,Greg Martin
Mon Jan 31 17:31:16 2022,bootloader.h,Greg Martin
Mon Jan 31 17:31:16 2022,uartProtocol.h,Greg Martin
Tue Feb  1 15:06:06 2022,spi.h,Greg Martin
Tue Feb  1 15:06:23 2022,PerceptiaPLL_reg_defs.h,Greg Martin
