{"docstore/metadata": {"85279fc0-dd46-4722-bd46-d26da5caef4b": {"doc_hash": "039eaf9806c412469b4d51242e63ee3967c8744308abeaad21fea37aa494129d"}, "0b1560b3-b06e-4e54-bacd-a23d93f606cf": {"doc_hash": "a8e020f44e8453341f8f414b765d595cb0391610546f2ccd8831de083644ea29", "ref_doc_id": "85279fc0-dd46-4722-bd46-d26da5caef4b"}, "61fcacab-6a7a-49dd-ada1-7ab4c7f343f5": {"doc_hash": "790d4e5a839a7b8674facd65a2a2a802098b3b1f9a1c32ffc7a18838d3cf642d", "ref_doc_id": "85279fc0-dd46-4722-bd46-d26da5caef4b"}, "614b6aff-30a0-4ee5-b589-acb063cbba3c": {"doc_hash": "a8817aec84fe0e1a08999fb5832de2f37c4b314aed2a44d6a6c9ab15ab9386a1", "ref_doc_id": "85279fc0-dd46-4722-bd46-d26da5caef4b"}, "5fc98da3-56c9-488b-98d9-113dc4c8a7af": {"doc_hash": "2cc4b1bee2c9a32028959417b0fe4cafb561175ea8e90772c0480836d9af1822", "ref_doc_id": "85279fc0-dd46-4722-bd46-d26da5caef4b"}, "6203db64-ab95-441a-acb2-1df10bd8e7ff": {"doc_hash": "a3abae6c04cffbe76eccabfd055fa893496f66e51f2be0f4a94cb37863dc2bbf", "ref_doc_id": "85279fc0-dd46-4722-bd46-d26da5caef4b"}, "e382547b-d835-43f7-b3a0-0a28d65e6b7d": {"doc_hash": "c10ecdbbdbb2ac178d58b0d86412cb7693a7c890d3a525910c43f3779fe7808f", "ref_doc_id": "85279fc0-dd46-4722-bd46-d26da5caef4b"}, "99d172dc-ca70-46fa-8ef5-4dbbf47e5e79": {"doc_hash": "706e220812fa58320116e1a6e885837d012b9fdc59e64357fffef2f69a9c7423", "ref_doc_id": "85279fc0-dd46-4722-bd46-d26da5caef4b"}, "98e5627b-0f9b-46d6-8325-e641b8f1d6ae": {"doc_hash": "c7d47ab7a829764c0434471ceb3e4c5cbb46b093420eefbbe37e469f9fbae076", "ref_doc_id": "85279fc0-dd46-4722-bd46-d26da5caef4b"}, "32871317-d952-4fb8-a6f6-7c8f0270c1dc": {"doc_hash": "247a5854224526eecde84bfe0ce25fd2a9940d7ed3f6096d3a0f93d4a914e144", "ref_doc_id": "85279fc0-dd46-4722-bd46-d26da5caef4b"}, "e05d6f65-e107-4cfc-b16a-77f40509185a": {"doc_hash": "e2c21bfed828dca28339b29d8ebbb4eb2f76ef2d968d59a133eeb3a7deb3b354", "ref_doc_id": "85279fc0-dd46-4722-bd46-d26da5caef4b"}, "d8a7aa5e-e8ff-44b0-ba98-49616ad7458b": {"doc_hash": "6be049729dbe2e1b93e94874990786422d8d159c39e3357e24fadea90c2c9536", "ref_doc_id": "85279fc0-dd46-4722-bd46-d26da5caef4b"}, "5d1e3c46-12f6-46ad-9024-bc793cf7eb51": {"doc_hash": "5bbc1fe1145f896d7f06ee266690436d94881d4b9eb736a72627a2cf77e41ed4", "ref_doc_id": "85279fc0-dd46-4722-bd46-d26da5caef4b"}, "853d5c17-d6bf-4f47-b043-d5f4044f6ead": {"doc_hash": "3a8cc22f694a10172e769d08d22c3fad691b7eb4dfba736e0d4404a0bec70a0b", "ref_doc_id": "85279fc0-dd46-4722-bd46-d26da5caef4b"}, "0d29fb18-0946-4fc9-bf4f-e80fdf0d0dc4": {"doc_hash": "5cda151044a08eeee8bd0e87f763527834e6f71b393900505fa0492a39a53255", "ref_doc_id": "85279fc0-dd46-4722-bd46-d26da5caef4b"}, "f2b6ca7e-db75-4f6f-a972-7e388caeeaa5": {"doc_hash": "be265d56d0bc42e240fac96f763472e37ecce80c69d2fba4160ffe5b7ed31172", "ref_doc_id": "85279fc0-dd46-4722-bd46-d26da5caef4b"}, "a9f97eca-2016-49cb-b555-14290c3ec259": {"doc_hash": "b13c7daba83c09720d9a4c22c0867d9c33f768216d2066b7d83db1a2cd0f16de", "ref_doc_id": "85279fc0-dd46-4722-bd46-d26da5caef4b"}, "fb701678-c6ff-446b-a786-7ce7b14ee14f": {"doc_hash": "081f565cfd5f756a11c4c34708a008a57a0cdb2bbf3e76b30c760931bcd6aad9", "ref_doc_id": "85279fc0-dd46-4722-bd46-d26da5caef4b"}, "2a694dcb-a58b-4643-bca7-0c77fcb4970f": {"doc_hash": "1a637e087e21b37d8361d7b38cb6247cf095472e7b102755ae23f980c233b3aa", "ref_doc_id": "85279fc0-dd46-4722-bd46-d26da5caef4b"}, "38b7823c-134b-43c7-a85b-44ac0139a431": {"doc_hash": "cb5d5281f0a8523df7dc384944e74d963806f039695806fb901d5160a5394513", "ref_doc_id": "85279fc0-dd46-4722-bd46-d26da5caef4b"}, "67269c53-af9c-42d3-9b93-15f5a346e52a": {"doc_hash": "1786bd26ad1cd8c8dccbf14fc7dd82704ab113e59883fb8d643f2d5e98a81c42", "ref_doc_id": "85279fc0-dd46-4722-bd46-d26da5caef4b"}, "aef74c3c-d7b3-4b40-abcf-baa5b5766b52": {"doc_hash": "83b0b6f1b505432a7c8fc09050b07d9c63381dee4558308c9ae07dfac7755381", "ref_doc_id": "85279fc0-dd46-4722-bd46-d26da5caef4b"}, "5c553a7a-1855-484c-b3ca-d58a98a09091": {"doc_hash": "ee880746247d7e3af31cc9292b051b9c17e22c8eb56758264936ad97889c44fc", "ref_doc_id": "85279fc0-dd46-4722-bd46-d26da5caef4b"}, "ad677459-ca18-4dc6-849e-c829219129ba": {"doc_hash": "a9388234289bf5225a5050c54e6e8a75d4b96a05979bd3f740db2d052691322e", "ref_doc_id": "85279fc0-dd46-4722-bd46-d26da5caef4b"}, "0da0d285-d1bc-49c5-a3fe-a9de08473de9": {"doc_hash": "021c2730bc79a70f17cf2c87ccb5f8bffe62c9edc0f36bfc52140d9187ff252b", "ref_doc_id": "85279fc0-dd46-4722-bd46-d26da5caef4b"}, "72230c25-3639-47b5-9398-52204775b40e": {"doc_hash": "ef91706ba8ac4f98866cdb7a1861470fd66ac48ec74a6f1ae4b8ef7f55cc8189", "ref_doc_id": "85279fc0-dd46-4722-bd46-d26da5caef4b"}, "0b719c2b-2b28-4105-a0bb-7f81c63c64e5": {"doc_hash": "eeac573b4d80035f130fa59a8c91a4e4648619c002405d45adb2dc42e74e1051", "ref_doc_id": "85279fc0-dd46-4722-bd46-d26da5caef4b"}, "b6f2ee94-247f-4191-afb1-825e05d366ce": {"doc_hash": "cc99b7af99f973c8f315ba73a9571011bb1d93ed32168f3f78d5194adc1b03d8", "ref_doc_id": "85279fc0-dd46-4722-bd46-d26da5caef4b"}, "6b3be5e2-44a5-44dd-9002-8dd3663b8a25": {"doc_hash": "3895d463a6f69bf086ea1b58a9568052c22ae836e749ad14d02cf79404d05f24", "ref_doc_id": "85279fc0-dd46-4722-bd46-d26da5caef4b"}, "79d185d8-60cb-48d2-94bf-5d10ea8e471c": {"doc_hash": "d3c088d71f42f46fa9305b5dcc855c799af6f7db61a20374cda2d4c45bf2bc15", "ref_doc_id": "85279fc0-dd46-4722-bd46-d26da5caef4b"}, "d589094a-e6b6-4b50-ae86-2823d1df3656": {"doc_hash": "7c48be884a1e4f630cee535814a7fa9ff131a4e261feca39bc58c7cd1cb6c508", "ref_doc_id": "85279fc0-dd46-4722-bd46-d26da5caef4b"}, "82b4e17d-a3ff-47e1-85c5-971a228b6029": {"doc_hash": "facafb339adf9f4c4492717e9eb548197bc4279082359bbd19e20cb14ba692f5", "ref_doc_id": "85279fc0-dd46-4722-bd46-d26da5caef4b"}, "eb65c548-58e3-4507-84b4-eef980cbf338": {"doc_hash": "e335580f395b104124c1ca57ffa6f9979fad7205f09dd946048c86f0235a3f51", "ref_doc_id": "85279fc0-dd46-4722-bd46-d26da5caef4b"}, "4b850d27-04f5-472b-85d2-74fa60f64de9": {"doc_hash": "b7e4f842cde5d5c2dd8a456ef0772eff4835d2b5546ec9c26ba7a4817e2a2795", "ref_doc_id": "85279fc0-dd46-4722-bd46-d26da5caef4b"}, "05176b19-3198-4f57-a982-ec5554ecf19f": {"doc_hash": "49140fb5b53a875ccf9b2e058cbfd0439d462bbc874f01bc73c4eb522026fa8a", "ref_doc_id": "85279fc0-dd46-4722-bd46-d26da5caef4b"}, "6acd2dff-1250-4fcb-871b-cd15e2b4a0bf": {"doc_hash": "3bdc4f6dfe51fada60b19f2f266a0442515a4cfe2103d1538c1e6b3d8db87388", "ref_doc_id": "85279fc0-dd46-4722-bd46-d26da5caef4b"}, "07a5cd36-2c40-4168-8eec-168dc9f53568": {"doc_hash": "05a57bbbb26c19cf679299a509cfb53ddb7f70a3b8b768dc205f03ae759f3419", "ref_doc_id": "85279fc0-dd46-4722-bd46-d26da5caef4b"}, "120ef9bf-6fb4-4da9-80d8-cddcc842be08": {"doc_hash": "74c09748a62b05c8586beecb6639a601417e4f7e558f8c145f393495aa620436", "ref_doc_id": "85279fc0-dd46-4722-bd46-d26da5caef4b"}, "0521b099-f6ff-4c0d-9850-9e1afe3f0393": {"doc_hash": "7992b8fb49bc9c8cbd5970faaf6abee7bfeb6296f936f8d57eeadfe45f108c96", "ref_doc_id": "85279fc0-dd46-4722-bd46-d26da5caef4b"}, "a196b074-8b2e-48cc-98b3-e0a3dde60743": {"doc_hash": "a1a1a9a46740a68936dd9678d06a34fb824d1f1a4046b96455c7cb7379184efd", "ref_doc_id": "85279fc0-dd46-4722-bd46-d26da5caef4b"}, "c6847cf6-8c1a-4876-b1fe-5e90aa40a39b": {"doc_hash": "5f78a29f893b954a32cfccc62a621f5ff16c164ec5938b197e6a1c6275d8c268", "ref_doc_id": "85279fc0-dd46-4722-bd46-d26da5caef4b"}, "26a32d3e-6b77-4c3f-a272-f986ff8bd65b": {"doc_hash": "649bb06312ec8b1bb99ce098c2503ad5a2334c7e41ed9e22bccae64c7ff79139", "ref_doc_id": "85279fc0-dd46-4722-bd46-d26da5caef4b"}, "b73ba65b-cb3e-430c-b55e-2b4c4cc19462": {"doc_hash": "0352d8ba6a65de3f88e2ccc5bf5b3ea14dac7aa258b8f4bf175868893cb9a08f", "ref_doc_id": "85279fc0-dd46-4722-bd46-d26da5caef4b"}}, "docstore/data": {"0b1560b3-b06e-4e54-bacd-a23d93f606cf": {"__data__": {"id_": "0b1560b3-b06e-4e54-bacd-a23d93f606cf", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/holtek_ceilingfan datasheet.md", "file_name": "holtek_ceilingfan datasheet.md", "file_type": "text/markdown", "file_size": 106603, "creation_date": "2025-02-21", "last_modified_date": "2025-02-21"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "85279fc0-dd46-4722-bd46-d26da5caef4b", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/holtek_ceilingfan datasheet.md", "file_name": "holtek_ceilingfan datasheet.md", "file_type": "text/markdown", "file_size": 106603, "creation_date": "2025-02-21", "last_modified_date": "2025-02-21"}, "hash": "039eaf9806c412469b4d51242e63ee3967c8744308abeaad21fea37aa494129d", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "61fcacab-6a7a-49dd-ada1-7ab4c7f343f5", "node_type": "1", "metadata": {}, "hash": "a5bb80c5cfff337de29b082eb23bbe290f82b97c90837edb61c4d8bbaaee3f05", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "# HT32F65532G\n\n\n# Datasheet\n\n\n**32-Bit Arm**\n**\u00ae**\n** Cortex**\n**\u00ae**\n**-M0+ BLDC Microcontroller**\n\n\n**with 3-channel 48 V Half-bridge Gate-Driver,**\n\n\n**up to 32 KB Flash and 4 KB SRAM with 2 MSPS ADC,**\n\n\n**CMP, OPA, USART, UART, SPI, I**\n**2**\n**C, MCTM, GPTM,**\n\n\n**SCTM,  BFTM, CRC, LSTM, WDT, DIV and PDMA**\n\n\nRevision: V1.00    Date: April 29, 2022\n\n\nRev. 1.00\t\n2 of 55\nApril 29, 2022\n\n\n**Table of Contents**\n\n\n## Table of Contents\n\n\n**1  General Description................................................................................................. 7**\n\n\n**2  Features.................................................................................................................... 8**\n\n\nCore........................................................................................................................................8\n\n\nOn-Chip Memory....................................................................................................................8\n\n\nFlash Memory Controller \u2013 FMC............................................................................................. 8\n\n\nReset Control Unit \u2013 RSTCU.................................................................................................. 9\n\n\nClock Control Unit \u2013 CKCU.....................................................................................................9\n\n\nPower Management Control Unit \u2013 PWRCU.......................................................................... 9\n\n\nGate-Driver...........................................................................................................................10\n\n\nExternal Interrupt/Event Controller \u2013 EXTI........................................................................... 10\n\n\nAnalog to Digital Converter \u2013 ADC....................................................................................... 10\n\n\nOperational Amplifier \u2013 OPA................................................................................................. 11\n\n\nComparator \u2013 CMP............................................................................................................... 11\n\n\nI/O Ports \u2013 GPIO................................................................................................................... 11\n\n\nMotor Control Timer \u2013 MCTM...............................................................................................12\n\n\nGeneral-Purpose Timer \u2013 GPTM.......................................................................................... 12\n\n\nSingle Channel Timer \u2013 SCTM............................................................................................. 13\n\n\nBasic Function Timer \u2013 BFTM.............................................................................................. 13\n\n\nWatchdog Timer \u2013 WDT........................................................................................................13\n\n\nLow Speed Timer \u2013 LSTM....................................................................................................14\n\n\nInter-integrated Circuit \u2013 I\n2\nC.................................................................................................14\n\n\nSerial Peripheral Interface \u2013 SPI.......................................................................................... 14\n\n\nUniversal Asynchronous Receiver Transmitter \u2013 UART....................................................... 15\n\n\nUniversal Synchronous Asynchronous Receiver Transmitter \u2013 USART............................... 15\n\n\nCyclic Redundancy Check \u2013 CRC........................................................................................ 16\n\n\nPeripheral Direct Memory Access \u2013 PDMA.......................................................................... 16\n\n\nHardware Divider \u2013 DIV........................................................................................................17\n\n\nDebug Support......................................................................................................................17\n\n\nPackage and Operation Temperature................................................................................... 17\n\n\n**3  Overview................................................................................................................. 18**\n\n\nDevice Information................................................................................................................18\n\n\nBlock Diagram......................................................................................................................19\n\n\nMemory Map.........................................................................................................................20\n\n\nClock Structure.....................................................................................................................23\n\n\nRev. 1.00\t\n3 of 55\nApril 29, 2022\n\n\n32-Bit Arm\n\u00ae\n Cortex\n\u00ae\n-M0+ BLDC MCU\nwith 3-channel 48 V Half-bridge Gate-Driver\nHT32F65532G\n\n\n**Table of Contents**\n\n\n**4  Gate-Driver............................................................................................................. 24**\n\n\n5 V Voltage Regulator...........................................................................................................24\n\n\n12 V Voltage Regulator.........................................................................................................24\n\n\nBootstrap Circuit Operation..................................................................................................24\n\n\nGate-Driver Control Logic.....................................................................................................27\n\n\nProtection Function Operation..............................................................................................28\n\n\nPower Supply Input Under Voltage Lock-Out \u2013 VCC_UVLO........................................................... 28\nBootstrap Output Under Voltage Lock-Out \u2013 VBST_UVLO............................................................. 28\n12 V LDO Output Under Voltage Lock-Out \u2013 V12P_UVLO............................................................. 28\n5 V LDO Output Under Voltage Lock-Out \u2013 VREG_UVLO.............................................................. 28\nOver Temperature Protection \u2013 OTP............................................................................................... 29\n\n\nComponent Selections..........................................................................................................29\n\n\nGate Resistor Circuit........................................................................................................................ 29\nBootstrap Capacitor......................................................................................................................... 29\nCurrent Sensing Resistors............................................................................................................... 29\nGate-Driver Supply Capacitor.......................................................................................................... 30\nPower Supply Bypass Capacitor..................................................................................................... 30\nPower Supply Input Series Resistor................................................................................................ 30\nRC Snubbers................................................................................................................................... 30\nMotor Supply Capacitor................................................................................................................... 30\n12 V LDO Output Capacitor............................................................................................................. 30\n5 V LDO Output Capacitor............................................................................................................... 30\nVoltage Clamp Circuit...................................................................................................................... 30\n\n\n**5  Pin Assignment...................................................................................................... 31**\n\n\nInternal Connection Signal Lines.......................................................................................... 35\n\n\n**6  Application Circuits............................................................................................... 36**\n\n\nTypical Application Circuit \u2013 1-Shunt Current Sensing......................................................... 36\n\n\n**7  Electrical Characteristics...................................................................................... 37**\n\n\nAbsolute Maximum Ratings..................................................................................................37\n\n\nRecommended DC Operating Conditions............................................................................ 37", "mimetype": "text/plain", "start_char_idx": 0, "end_char_idx": 8893, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "61fcacab-6a7a-49dd-ada1-7ab4c7f343f5": {"__data__": {"id_": "61fcacab-6a7a-49dd-ada1-7ab4c7f343f5", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/holtek_ceilingfan datasheet.md", "file_name": "holtek_ceilingfan datasheet.md", "file_type": "text/markdown", "file_size": 106603, "creation_date": "2025-02-21", "last_modified_date": "2025-02-21"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "85279fc0-dd46-4722-bd46-d26da5caef4b", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/holtek_ceilingfan datasheet.md", "file_name": "holtek_ceilingfan datasheet.md", "file_type": "text/markdown", "file_size": 106603, "creation_date": "2025-02-21", "last_modified_date": "2025-02-21"}, "hash": "039eaf9806c412469b4d51242e63ee3967c8744308abeaad21fea37aa494129d", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "0b1560b3-b06e-4e54-bacd-a23d93f606cf", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/holtek_ceilingfan datasheet.md", "file_name": "holtek_ceilingfan datasheet.md", "file_type": "text/markdown", "file_size": 106603, "creation_date": "2025-02-21", "last_modified_date": "2025-02-21"}, "hash": "a8e020f44e8453341f8f414b765d595cb0391610546f2ccd8831de083644ea29", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "614b6aff-30a0-4ee5-b589-acb063cbba3c", "node_type": "1", "metadata": {}, "hash": "05d9e358ed8015d137ebfeb50b30d73316ad45ebef3f3580c25c946ff2500f27", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "**5  Pin Assignment...................................................................................................... 31**\n\n\nInternal Connection Signal Lines.......................................................................................... 35\n\n\n**6  Application Circuits............................................................................................... 36**\n\n\nTypical Application Circuit \u2013 1-Shunt Current Sensing......................................................... 36\n\n\n**7  Electrical Characteristics...................................................................................... 37**\n\n\nAbsolute Maximum Ratings..................................................................................................37\n\n\nRecommended DC Operating Conditions............................................................................ 37\n\n\nOn-Chip LDO Voltage Regulator Characteristics.................................................................. 38\n\n\nPower Consumption.............................................................................................................38\n\n\nReset and Supply Monitor Characteristics............................................................................ 39\n\n\nExternal Clock Characteristics..............................................................................................40\n\n\nInternal Clock Characteristics...............................................................................................41\n\n\nSystem PLL Characteristics..................................................................................................41\n\n\nMemory Characteristics........................................................................................................42\n\n\nI/O Port Characteristics.........................................................................................................42\n\n\nADC Characteristics.............................................................................................................43\n\n\nRev. 1.00\t\n4 of 55\nApril 29, 2022\n\n\n**Table of Contents**\n\n\nComparator Characteristics..................................................................................................45\n\n\nOperational Amplifier Characteristics.................................................................................... 45\n\n\nMCTM/GPTM/SCTM Characteristics.................................................................................... 46\n\n\nGate-Driver Characteristics..................................................................................................46\n\n\nI\n2\nC Characteristics................................................................................................................49\n\n\nSPI Characteristics...............................................................................................................50\n\n\n**8  Package Information............................................................................................. 52**\n\n\n48-pin LQFP-EP (7mm \u00d7 7mm) Outline Dimensions............................................................ 53\n\n\nSAW Type 32-pin QFN (4mm \u00d7 4mm \u00d7 0.75mm) Outline Dimensions................................. 54\n\n\nRev. 1.00\t\n5 of 55\nApril 29, 2022\n\n\n32-Bit Arm\n\u00ae\n Cortex\n\u00ae\n-M0+ BLDC MCU\nwith 3-channel 48 V Half-bridge Gate-Driver\nHT32F65532G\n\n\n**List of Tables**\n\n\n## List of Tables\n\n\nTable 1.  Features and Peripheral List............................................................................................. 18\nTable 2.  Register Map..................................................................................................................... 21\nTable 3.  Gate-Driver Operation Truth Table.................................................................................... 27\nTable 4.  Protection Function Conditions......................................................................................... 28\nTable 5.  Pin Alternate Function....................................................................................................... 33\nTable 6.  Pin Description.................................................................................................................. 34\nTable 7.  Internal Connection Signal Lines...................................................................................... 35\nTable 8.  Absolute Maximum Ratings............................................................................................... 37\nTable 9.  Recommended DC Operating Conditions......................................................................... 37\nTable 10.  LDO Characteristics........................................................................................................ 38\nTable 11.  Power Consumption Characteristics............................................................................... 38\nTable 12.  V\nDD\n Power Reset Characteristics.................................................................................... 39\nTable 13.  LVD/BOD Characteristics................................................................................................ 40\nTable 14.  High Speed External Clock (HSE) Characteristics.......................................................... 40\nTable 15.  High Speed Internal Clock (HSI) Characteristics............................................................ 41\nTable 16.  Low Speed Internal Clock (LSI) Characteristics.............................................................. 41\nTable 17.  System PLL Characteristics............................................................................................ 41\nTable 18.  Flash Memory Characteristics......................................................................................... 42\nTable 19.  I/O Port Characteristics................................................................................................... 42\nTable 20.  ADC Characteristics........................................................................................................ 43\nTable 21.  Comparator Characteristics............................................................................................ 45\nTable 22.  Operational Amplifier Characteristics.............................................................................. 45\nTable 23.  MCTM / GPTM / SCTM Characteristics.......................................................................... 46\nTable 24.  Gate-Driver Characteristics............................................................................................. 46\nTable 25.  I\n2\nC Characteristics........................................................................................................... 49\nTable 26.  SPI Characteristics.......................................................................................................... 50\n\n\nRev. 1.00\t\n6 of 55\nApril 29, 2022\n\n\n**List of Figures**\n\n\n## List of Figures", "mimetype": "text/plain", "start_char_idx": 8026, "end_char_idx": 14927, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "614b6aff-30a0-4ee5-b589-acb063cbba3c": {"__data__": {"id_": "614b6aff-30a0-4ee5-b589-acb063cbba3c", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/holtek_ceilingfan datasheet.md", "file_name": "holtek_ceilingfan datasheet.md", "file_type": "text/markdown", "file_size": 106603, "creation_date": "2025-02-21", "last_modified_date": "2025-02-21"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "85279fc0-dd46-4722-bd46-d26da5caef4b", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/holtek_ceilingfan datasheet.md", "file_name": "holtek_ceilingfan datasheet.md", "file_type": "text/markdown", "file_size": 106603, "creation_date": "2025-02-21", "last_modified_date": "2025-02-21"}, "hash": "039eaf9806c412469b4d51242e63ee3967c8744308abeaad21fea37aa494129d", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "61fcacab-6a7a-49dd-ada1-7ab4c7f343f5", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/holtek_ceilingfan datasheet.md", "file_name": "holtek_ceilingfan datasheet.md", "file_type": "text/markdown", "file_size": 106603, "creation_date": "2025-02-21", "last_modified_date": "2025-02-21"}, "hash": "790d4e5a839a7b8674facd65a2a2a802098b3b1f9a1c32ffc7a18838d3cf642d", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "5fc98da3-56c9-488b-98d9-113dc4c8a7af", "node_type": "1", "metadata": {}, "hash": "6e61255ddb7a20bd97625b46ac943655f7065c0c1cf62a07a5be35ac47b38f73", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "Rev. 1.00\t\n6 of 55\nApril 29, 2022\n\n\n**List of Figures**\n\n\n## List of Figures\n\n\nFigure 1.  Block Diagram................................................................................................................. 19\nFigure 2.  Memory Map.................................................................................................................... 20\nFigure 3.  Clock Structure................................................................................................................ 23\nFigure 4.  Bootstrap Capacitor (C\nB\n) Charging Current Path............................................................ 25\nFigure 5.  Bootstrap Capacitor Charging Time (t\nBST\n)........................................................................ 26\nFigure 6.  Bootstrap Capacitor (C\nB\n) Discharging Current Path........................................................ 26\nFigure 7.  6-Wire Control................................................................................................................. 27\nFigure 8.  Gate Voltage (V\nGS\n) Rising Time (t\nr\n) and Falling Time (t\nf\n).................................................. 29\nFigure 9.  48-pin LQFP-EP Pin Assignment.................................................................................... 31\nFigure 10.  32-pin QFN Pin Assignment.......................................................................................... 32\nFigure 11.  1-Shunt FOC Application Circuit ................................................................................... 36\nFigure 12.  ADC Sampling Network Model...................................................................................... 44\nFigure 13.  Gate Drive Timing Diagram........................................................................................... 48\nFigure 14.  I\n2\nC Timing Diagram........................................................................................................ 49\nFigure 15.  SPI Timing Diagram \u2013 SPI Master Mode....................................................................... 51\nFigure 16.  SPI Timing Diagram \u2013 SPI Slave Mode with CPHA = 1................................................ 51\n\n\nRev. 1.00\t\n7 of 55\nApril 29, 2022\n\n\n32-Bit Arm\n\u00ae\n Cortex\n\u00ae\n-M0+ BLDC MCU\nwith 3-channel 48 V Half-bridge Gate-Driver\nHT32F65532G\n\n\n**1  General Description**\n\n\n# 1 \n# 1 \n##  General Description\n\n\nThe Holtek HT32F65532G device is a high performance, low power consumption 32-bit \nmicrocontroller based around an Arm\n\u00ae\n Cortex\n\u00ae\n-M0+ processor core. The Cortex\n\u00ae\n-M0+ is a next-\ngeneration processor core which is tightly coupled with Nested Vectored Interrupt Controller \n(NVIC), SysTick timer and advanced debug support.\n\n\nThe device operates at a frequency of up to 60 MHz with a Flash accelerator to obtain maximum \nefficiency. It provides 32 KB of embedded Flash memory for code/data storage and 4 KB of \nembedded SRAM memory for system operation and application program usage. A variety of \nperipherals, such as Hardware Divider DIV, ADC, OPA, CMP, I\n2\nC, USART, UART, SPI, MCTM, \nGPTM, SCTM, BFTM, CRC-16/32, LSTM, WDT, PDMA, SW-DP (Serial Wire Debug Port), \netc., are also implemented in the device. Several power saving modes provide the flexibility for \nmaximum optimization between wakeup latency and power consumption, an especially important \nconsideration in low power applications.\n\n\nThe device also includes a gate-driver for 3-phase motor driving applications. The gate-driver has \nseveral internal protection functions and provides an integrated 5V low quiescent current LDO \nwhich can provide power supply for external circuits.\n\n\nThe above features ensure that the device is suitable for use in a wide range of applications, \nespecially in areas such as electric scooters, kitchen ventilators, vacuum cleaners, pumps, funs and \nso on.\n\n\nRev. 1.00\t\n8 of 55\nApril 29, 2022\n\n\n**2  Features**\n\n\n# 2 \n# 2 \n##  Features\n\n\n**Core**\n\n\n\t\n\u2586\n32-bit Arm\n\u00ae\n Cortex\n\u00ae\n-M0+ processor core\n\n\n\t\n\u2586\nUp to 60 MHz operating frequency\n\n\n\t\n\u2586\nSingle-cycle multiplication\n\n\n\t\n\u2586\nIntegrated Nested Vectored Interrupt Controller (NVIC)\n\n\n\t\n\u2586\n24-bit SysTick timer\n\n\nThe Cortex\n\u00ae\n-M0+ processor is a very low gate count, highly energy efficient processor that is \nintended for microcontroller and deeply embedded applications that require an area optimized, \nlow-power processor. The processor is based on the ARMv6-M architecture and supports Thumb\n\u00ae\n \ninstruction sets, single-cycle I/O ports, hardware multiplier and low latency interrupt respond time.\n\n\n**On-Chip Memory**\n\n\n\t\n\u2586\n32 KB on-chip Flash memory for instruction/data and options storage\n\n\n\t\n\u2586\n4 KB on-chip SRAM\n\n\n\t\n\u2586\nSupports multiple booting modes", "mimetype": "text/plain", "start_char_idx": 14851, "end_char_idx": 19526, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "5fc98da3-56c9-488b-98d9-113dc4c8a7af": {"__data__": {"id_": "5fc98da3-56c9-488b-98d9-113dc4c8a7af", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/holtek_ceilingfan datasheet.md", "file_name": "holtek_ceilingfan datasheet.md", "file_type": "text/markdown", "file_size": 106603, "creation_date": "2025-02-21", "last_modified_date": "2025-02-21"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "85279fc0-dd46-4722-bd46-d26da5caef4b", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/holtek_ceilingfan datasheet.md", "file_name": "holtek_ceilingfan datasheet.md", "file_type": "text/markdown", "file_size": 106603, "creation_date": "2025-02-21", "last_modified_date": "2025-02-21"}, "hash": "039eaf9806c412469b4d51242e63ee3967c8744308abeaad21fea37aa494129d", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "614b6aff-30a0-4ee5-b589-acb063cbba3c", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/holtek_ceilingfan datasheet.md", "file_name": "holtek_ceilingfan datasheet.md", "file_type": "text/markdown", "file_size": 106603, "creation_date": "2025-02-21", "last_modified_date": "2025-02-21"}, "hash": "a8817aec84fe0e1a08999fb5832de2f37c4b314aed2a44d6a6c9ab15ab9386a1", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "6203db64-ab95-441a-acb2-1df10bd8e7ff", "node_type": "1", "metadata": {}, "hash": "2a4cf2c796a98d2e49f9cb53e65c6b67d14196f65a4ac31208b4032ea7d52484", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "**Core**\n\n\n\t\n\u2586\n32-bit Arm\n\u00ae\n Cortex\n\u00ae\n-M0+ processor core\n\n\n\t\n\u2586\nUp to 60 MHz operating frequency\n\n\n\t\n\u2586\nSingle-cycle multiplication\n\n\n\t\n\u2586\nIntegrated Nested Vectored Interrupt Controller (NVIC)\n\n\n\t\n\u2586\n24-bit SysTick timer\n\n\nThe Cortex\n\u00ae\n-M0+ processor is a very low gate count, highly energy efficient processor that is \nintended for microcontroller and deeply embedded applications that require an area optimized, \nlow-power processor. The processor is based on the ARMv6-M architecture and supports Thumb\n\u00ae\n \ninstruction sets, single-cycle I/O ports, hardware multiplier and low latency interrupt respond time.\n\n\n**On-Chip Memory**\n\n\n\t\n\u2586\n32 KB on-chip Flash memory for instruction/data and options storage\n\n\n\t\n\u2586\n4 KB on-chip SRAM\n\n\n\t\n\u2586\nSupports multiple booting modes\n\n\nThe Arm\n\u00ae\n Cortex\n\u00ae\n-M0+ processor access and debug access share the single external interface to \nexternal AHB peripherals. The processor access takes priority over debug access. The maximum \naddress range of the Cortex\n\u00ae\n-M0+ is 4 GB since it has a 32-bit bus address width. Additionally, \na pre-defined memory map is provided by the Cortex\n\u00ae\n-M0+ processor to reduce the software \ncomplexity of repeated implementation by different device vendors. However, some regions are \nused by the Arm\n\u00ae\n Cortex\n\u00ae\n-M0+ system peripherals. Refer to the Arm\n\u00ae\n Cortex\n\u00ae\n-M0+ Technical \nReference Manual for more information. Figure 2 in the Overview chapter shows the memory map \nof the HT32F65532G device, including code, SRAM, peripheral and other pre-defined regions.\n\n\n**Flash Memory Controller \u2013 FMC**\n\n\n\t\n\u2586\nFlash accelerator to obtain maximum efficiency\n\n\n\t\n\u2586\n32-bit word programming with In System Programming Interface (ISP) and In Application \n\n\nProgramming (IAP)\n\n\n\t\n\u2586\nFlash protection capability to prevent illegal access\n\n\nThe Flash Memory Controller, FMC, provides all the necessary functions and pre-fetch buffer for \nthe embedded on-chip Flash Memory. Since the access speed of the Flash Memory is slower than \nthe CPU, a wide access interface with a pre-fetch buffer is provided for the Flash Memory in order \nto reduce the CPU waiting time which will cause CPU instruction execution delays. Flash Memory \nword programming/page erase functions are also provided.\n\n\nRev. 1.00\t\n9 of 55\nApril 29, 2022\n\n\n32-Bit Arm\n\u00ae\n Cortex\n\u00ae\n-M0+ BLDC MCU\nwith 3-channel 48 V Half-bridge Gate-Driver\nHT32F65532G\n\n\n**2  Features**\n\n\n**Reset Control Unit \u2013 RSTCU**\n\n\n\t\n\u2586\nSupply supervisor\n\n\n\t\n\u25cf\nPower On Reset / Power Down Reset \u2013 POR / PDR\n\n\n\t\n\u25cf\nBrown-Out Detector \u2013 BOD\n\n\n\t\n\u25cf\nProgrammable Low Voltage Detector \u2013 LVD\n\n\nThe Reset Control Unit, RSTCU, has three kinds of reset, a power on reset, a system reset and an \nAPB unit reset. The power on reset, known as a cold reset, resets the full system during power up. \nA system reset resets the processor core and peripheral IP components with the exception of the \nSW-DP controller. The resets can be triggered by external signals, internal events and the reset \ngenerators.\n\n\n**Clock Control Unit \u2013 CKCU**\n\n\n\t\n\u2586\nExternal 4 to 16 MHz crystal oscillator\n\n\n\t\n\u2586\nInternal 8 MHz RC oscillator trimmed to \u00b1 2 % accuracy at 3.3 V operating voltage and 25 \u00b0C \n\n\noperating temperature\n\n\n\t\n\u2586\nInternal 32 kHz RC oscillator\n\n\n\t\n\u2586\nIntegrated system clock PLL \n\n\n\t\n\u2586\nIndependent clock divider and gating bits for peripheral clock sources\n\n\nThe Clock Control Unit, CKCU, provides a range of oscillator and clock functions. These include \nHigh Speed Internal RC oscillator (HSI), High Speed External crystal oscillator (HSE), Low Speed \nInternal RC oscillator (LSI), Phase Lock Loop (PLL), HSE clock monitor, clock prescaler, clock \nmultiplexer, APB clock divider and gating circuitry. The clocks of AHB, APB and Cortex\n\u00ae\n-M0+ \nare derived from system clock (CK_SYS) which can come from HSI, HSE, LSI or system PLL. \nWatchdog Timer (WDT) and Low Speed Timer (LSTM) use the LSI as their clock source.\n\n\n**Power Management Control Unit \u2013 PWRCU**", "mimetype": "text/plain", "start_char_idx": 18760, "end_char_idx": 22692, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "6203db64-ab95-441a-acb2-1df10bd8e7ff": {"__data__": {"id_": "6203db64-ab95-441a-acb2-1df10bd8e7ff", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/holtek_ceilingfan datasheet.md", "file_name": "holtek_ceilingfan datasheet.md", "file_type": "text/markdown", "file_size": 106603, "creation_date": "2025-02-21", "last_modified_date": "2025-02-21"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "85279fc0-dd46-4722-bd46-d26da5caef4b", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/holtek_ceilingfan datasheet.md", "file_name": "holtek_ceilingfan datasheet.md", "file_type": "text/markdown", "file_size": 106603, "creation_date": "2025-02-21", "last_modified_date": "2025-02-21"}, "hash": "039eaf9806c412469b4d51242e63ee3967c8744308abeaad21fea37aa494129d", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "5fc98da3-56c9-488b-98d9-113dc4c8a7af", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/holtek_ceilingfan datasheet.md", "file_name": "holtek_ceilingfan datasheet.md", "file_type": "text/markdown", "file_size": 106603, "creation_date": "2025-02-21", "last_modified_date": "2025-02-21"}, "hash": "2cc4b1bee2c9a32028959417b0fe4cafb561175ea8e90772c0480836d9af1822", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "e382547b-d835-43f7-b3a0-0a28d65e6b7d", "node_type": "1", "metadata": {}, "hash": "a649c1372ddb3554f6c2d7c5873b47a74b671beb8c884da055a98786d57fe375", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "operating temperature\n\n\n\t\n\u2586\nInternal 32 kHz RC oscillator\n\n\n\t\n\u2586\nIntegrated system clock PLL \n\n\n\t\n\u2586\nIndependent clock divider and gating bits for peripheral clock sources\n\n\nThe Clock Control Unit, CKCU, provides a range of oscillator and clock functions. These include \nHigh Speed Internal RC oscillator (HSI), High Speed External crystal oscillator (HSE), Low Speed \nInternal RC oscillator (LSI), Phase Lock Loop (PLL), HSE clock monitor, clock prescaler, clock \nmultiplexer, APB clock divider and gating circuitry. The clocks of AHB, APB and Cortex\n\u00ae\n-M0+ \nare derived from system clock (CK_SYS) which can come from HSI, HSE, LSI or system PLL. \nWatchdog Timer (WDT) and Low Speed Timer (LSTM) use the LSI as their clock source.\n\n\n**Power Management Control Unit \u2013 PWRCU**\n\n\n\t\n\u2586\nV\nDD\n power supply: 2.5 V to 5.5 V\n\n\n\t\n\u2586\nIntegrated 1.5 V LDO regulator for MCU core, peripherals and memories power supply\n\n\n\t\n\u2586\nV\nDD\n and V\nCORE\n power domains\n\n\n\t\n\u2586\nTwo power saving modes: Sleep and Deep-Sleep modes\n\n\nPower consumption can be regarded as one of the most important issues for many embedded \nsystem applications. Accordingly the Power Control Unit, PWRCU, in the device provides two \ntypes of power saving modes which are the Sleep and Deep-Sleep modes. These operating modes \nreduce the power consumption and allow the application to achieve the best trade-off between the \nconflicting demands of CPU operating time, speed and power consumption.\n\n\nRev. 1.00\t\n10 of 55\nApril 29, 2022\n\n\n**2  Features**\n\n\n**Gate-Driver**\n\n\n\t\n\u2586\nWide power supply range: V\nCC\n = 6 V ~ 40 V\n\n\n\t\n\u2586\nMaximum motor sustainable voltage up to 48 V\n\n\n\t\n\u2586\n3-channel half-bridge driver: Drives 3 high-side and 3 low-side N-type MOSFETs\n\n\n\t\n\u2586\nIntegrated 5 V LDO regulator (V\nREG\n) with 50mA output drive current\n\n\n\t\n\u2586\nIntegrated gate-driver power supplies:\n\n\n\t\n\u25cf\nHigh-side bootstrap driving: supports up to 50 kHz PWM operation\n\n\n\t\n\u25cf\nLow-side driving: 12 V linear regulator (V\n12P\n)\n\n\n\t\n\u2586\nIntegrated 120ns fixed dead time control\n\n\n\t\n\u2586\nHigh-side and low-side gate-driver control\n\n\n\t\n\u25cf\nHigh-side: High active (INHx) \n\n\n\t\n\u25cf\nLow-side: Low active (INLx)\n\n\n\t\n\u2586\nProtection features\n\n\n\t\n\u25cf\nV\nCC\n Under Voltage Lock-Out (VCC_UVLO)\n\n\n\t\n\u25cf\nV\nBSTx\n Under Voltage Lock-Out (VBST_UVLO)\n\n\n\t\n\u25cf\nV\n12P\n Under Voltage Lock-Out (V12P_UVLO)\n\n\n\t\n\u25cf\nV\nREG\n Under Voltage Lock-Out (VREG_UVLO)\n\n\n\t\n\u25cf\nOver Temperature Protection (OTP)\n\n\n**External Interrupt/Event Controller \u2013 EXTI**\n\n\n\t\n\u2586\nUp to 16 EXTI lines with configurable trigger source and type\n\n\n\t\n\u2586\nAll GPIO pins can be selected as EXTI trigger source\n\n\n\t\n\u2586\nSource trigger type includes high level, low level, negative edge, positive edge or both edges\n\n\n\t\n\u2586\nIndividual interrupt enable, wakeup enable and status bits for each EXTI line\n\n\n\t\n\u2586\nSoftware interrupt trigger mode for each EXTI line\n\n\n\t\n\u2586\nIntegrated deglitch filter for short pulse blocking\n\n\nThe External Interrupt/Event Controller, EXTI, comprises 16 edge detectors which can generate \nwake-up events or interrupt requests independently. Each EXTI line can also be masked \nindependently.\n\n\n**Analog to Digital Converter \u2013 ADC**\n\n\n\t\n\u2586\n12-bit SAR ADC engine\n\n\n\t\n\u2586\nUp to 2 Msps conversion rate\n\n\n\t\n\u2586\nUp to 12 external analog input channels", "mimetype": "text/plain", "start_char_idx": 21919, "end_char_idx": 25116, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "e382547b-d835-43f7-b3a0-0a28d65e6b7d": {"__data__": {"id_": "e382547b-d835-43f7-b3a0-0a28d65e6b7d", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/holtek_ceilingfan datasheet.md", "file_name": "holtek_ceilingfan datasheet.md", "file_type": "text/markdown", "file_size": 106603, "creation_date": "2025-02-21", "last_modified_date": "2025-02-21"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "85279fc0-dd46-4722-bd46-d26da5caef4b", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/holtek_ceilingfan datasheet.md", "file_name": "holtek_ceilingfan datasheet.md", "file_type": "text/markdown", "file_size": 106603, "creation_date": "2025-02-21", "last_modified_date": "2025-02-21"}, "hash": "039eaf9806c412469b4d51242e63ee3967c8744308abeaad21fea37aa494129d", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "6203db64-ab95-441a-acb2-1df10bd8e7ff", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/holtek_ceilingfan datasheet.md", "file_name": "holtek_ceilingfan datasheet.md", "file_type": "text/markdown", "file_size": 106603, "creation_date": "2025-02-21", "last_modified_date": "2025-02-21"}, "hash": "a3abae6c04cffbe76eccabfd055fa893496f66e51f2be0f4a94cb37863dc2bbf", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "99d172dc-ca70-46fa-8ef5-4dbbf47e5e79", "node_type": "1", "metadata": {}, "hash": "070c47da5ab9520d3dbfdb2d5189a1e073429a79ff201213ba437e70a3330b03", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "**External Interrupt/Event Controller \u2013 EXTI**\n\n\n\t\n\u2586\nUp to 16 EXTI lines with configurable trigger source and type\n\n\n\t\n\u2586\nAll GPIO pins can be selected as EXTI trigger source\n\n\n\t\n\u2586\nSource trigger type includes high level, low level, negative edge, positive edge or both edges\n\n\n\t\n\u2586\nIndividual interrupt enable, wakeup enable and status bits for each EXTI line\n\n\n\t\n\u2586\nSoftware interrupt trigger mode for each EXTI line\n\n\n\t\n\u2586\nIntegrated deglitch filter for short pulse blocking\n\n\nThe External Interrupt/Event Controller, EXTI, comprises 16 edge detectors which can generate \nwake-up events or interrupt requests independently. Each EXTI line can also be masked \nindependently.\n\n\n**Analog to Digital Converter \u2013 ADC**\n\n\n\t\n\u2586\n12-bit SAR ADC engine\n\n\n\t\n\u2586\nUp to 2 Msps conversion rate\n\n\n\t\n\u2586\nUp to 12 external analog input channels\n\n\nA 12-bit multi-channel Analog to Digital Converter is integrated in the device. There are \nmultiplexed channels, which include 12 external channels on which the external analog signal can \nbe supplied and 3 internal channels. If the input voltage is required to remain within a specific \nthreshold window, the ADC analog watchdog function will monitor and detect the signal. An \ninterrupt will then be generated to inform the device that the input voltage is higher or lower than \nthe set thresholds. There are three conversion modes to convert an analog signal to digital data. The \nA/D conversion can be operated in one shot, continuous and discontinuous conversion modes.\n\n\nRev. 1.00\t\n11 of 55\nApril 29, 2022\n\n\n32-Bit Arm\n\u00ae\n Cortex\n\u00ae\n-M0+ BLDC MCU\nwith 3-channel 48 V Half-bridge Gate-Driver\nHT32F65532G\n\n\n**2  Features**\n\n\n**Operational Amplifier \u2013 OPA**\n\n\n\t\n\u2586\nFixed dedicated I/O pins\n\n\n\t\n\u2586\nInternal output paths to the A/D converter or comparator\n\n\n\t\n\u2586\nInput offset calibration\n\n\n\t\n\u2586\n10-bit DAC offset voltage\n\n\n**Comparator \u2013 CMP**\n\n\n\t\n\u2586\nTwo rail-to-rail comparators\n\n\n\t\n\u2586\nEach comparator has configurable inverting or non-inverting inputs used for flexible voltage \n\n\nselection\n\n\n\t\n\u25cf\nDedicated I/O pins\n\n\n\t\n\u25cf\nInternal voltage reference provided by 8-bit scaler \u2013 CMP0 only\n\n\n\t\n\u25cf\nInternal operational amplifier output\n\n\n\t\n\u2586\nProgrammable hysteresis\n\n\n\t\n\u2586\nProgramming response speed and power consumption\n\n\n\t\n\u2586\nComparator output can be routed to I/O pin or to multiple timers or ADC trigger input\n\n\n\t\n\u2586\n8-bit scaler can be configured to dedicated I/O for voltage reference\n\n\n\t\n\u2586\nConfigurable inverting input from CMP0N, CMP1N or CVREF\n\n\n\t\n\u2586\nInterrupt generation capability with wakeup from Sleep or Deep Sleep mode through the EXTI \n\n\ncontroller\n\n\nTwo general purpose comparators are implemented within the device. They can be configured \neither as standalone comparators or combined with different kinds of peripheral IP. Each \ncomparator is capable of asserting interrupts to the NVIC or waking up the MCU from the Sleep or \nDeep Sleep mode through the EXTI wakeup event management unit.\n\n\n**I/O Ports \u2013 GPIO**\n\n\n\t\n\u2586\nUp to 28 GPIOs\n\n\n\t\n\u2586\nPort A, B, C are mapped as 16 external interrupts \u2013 EXTI\n\n\n\t\n\u2586\nAlmost all I/O pins have configurable output driving current\n\n\nThere are up to 28 General Purpose I/O pins, GPIO, for the implementation of logic input / output \nfunctions. Each of the GPIO ports has a series of related control and configuration registers to \nmaximize flexibility and to meet the requirements of a wide range of applications.\n\n\nThe GPIO ports are pin-shared with other alternative functions (AFs) to obtain maximum \nfunctional flexibility on the package pins. The GPIO pins can be used as alternative functional \npins by configuring the corresponding registers regardless of the input or output pins. The external \ninterrupts on the GPIO pins of the device have related control and configuration registers in the \nExternal Interrupt Control Unit, EXTI. \n\n\nRev. 1.00\t\n12 of 55\nApril 29, 2022\n\n\n**2  Features**\n\n\n**Motor Control Timer \u2013 MCTM**\n\n\n\t\n\u2586\n16-bit up / down auto-reload counter\n\n\n\t\n\u2586\n16-bit programmable prescaler that allows division of the prescaler clock source by any factor \n\n\nbetween 1 and 65536 to generate the counter clock frequency\n\n\n\t\n\u2586\nInput Capture function\n\n\n\t\n\u2586\nCompare Match Output", "mimetype": "text/plain", "start_char_idx": 24295, "end_char_idx": 28448, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "99d172dc-ca70-46fa-8ef5-4dbbf47e5e79": {"__data__": {"id_": "99d172dc-ca70-46fa-8ef5-4dbbf47e5e79", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/holtek_ceilingfan datasheet.md", "file_name": "holtek_ceilingfan datasheet.md", "file_type": "text/markdown", "file_size": 106603, "creation_date": "2025-02-21", "last_modified_date": "2025-02-21"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "85279fc0-dd46-4722-bd46-d26da5caef4b", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/holtek_ceilingfan datasheet.md", "file_name": "holtek_ceilingfan datasheet.md", "file_type": "text/markdown", "file_size": 106603, "creation_date": "2025-02-21", "last_modified_date": "2025-02-21"}, "hash": "039eaf9806c412469b4d51242e63ee3967c8744308abeaad21fea37aa494129d", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "e382547b-d835-43f7-b3a0-0a28d65e6b7d", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/holtek_ceilingfan datasheet.md", "file_name": "holtek_ceilingfan datasheet.md", "file_type": "text/markdown", "file_size": 106603, "creation_date": "2025-02-21", "last_modified_date": "2025-02-21"}, "hash": "c10ecdbbdbb2ac178d58b0d86412cb7693a7c890d3a525910c43f3779fe7808f", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "98e5627b-0f9b-46d6-8325-e641b8f1d6ae", "node_type": "1", "metadata": {}, "hash": "effd4d3dbf6463982dabde261d7d2ec0cbe20839f4fc78d3ed5070276042efd1", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "The GPIO ports are pin-shared with other alternative functions (AFs) to obtain maximum \nfunctional flexibility on the package pins. The GPIO pins can be used as alternative functional \npins by configuring the corresponding registers regardless of the input or output pins. The external \ninterrupts on the GPIO pins of the device have related control and configuration registers in the \nExternal Interrupt Control Unit, EXTI. \n\n\nRev. 1.00\t\n12 of 55\nApril 29, 2022\n\n\n**2  Features**\n\n\n**Motor Control Timer \u2013 MCTM**\n\n\n\t\n\u2586\n16-bit up / down auto-reload counter\n\n\n\t\n\u2586\n16-bit programmable prescaler that allows division of the prescaler clock source by any factor \n\n\nbetween 1 and 65536 to generate the counter clock frequency\n\n\n\t\n\u2586\nInput Capture function\n\n\n\t\n\u2586\nCompare Match Output\n\n\n\t\n\u2586\nPWM waveform generation with edge-aligned and center-aligned counting modes\n\n\n\t\n\u2586\nSingle Pulse Mode Output\n\n\n\t\n\u2586\nComplementary outputs with programmable dead-time insertion\n\n\n\t\n\u2586\nBreak input signals to assert the timer output signals in reset state or in a known fixed state\n\n\nThe Motor Control Timer, MCTM, consists of one 16-bit up / down-counter, four 16-bit Capture / \nCompare Registers (CCRs), one 16-bit Counter Reload Register (CRR), one 8-bit repetition counter \nand several control / status registers. It can be used for a variety of purposes which include input \nsignal pulse width measurement, output waveform generation for signals such as compare match \noutputs, PWM outputs or complementary PWM outputs with dead-time insertion. The MCTM \nis capable of offering full functional support for motor control, hall sensor interfacing and break \ninput.\n\n\n**General-Purpose Timer \u2013 GPTM**\n\n\n\t\n\u2586\n16-bit up / down auto-reload counter\n\n\n\t\n\u2586\nUp to 4 independent channels for each timer \n\n\n\t\n\u2586\n16-bit programmable prescaler that allows division of the prescaler clock source by any factor \n\n\nbetween 1 and 65536 to generate the counter clock frequency\n\n\n\t\n\u2586\nInput Capture function\n\n\n\t\n\u2586\nCompare Match Output\n\n\n\t\n\u2586\nPWM waveform generation with edge-aligned and center-aligned counting modes\n\n\n\t\n\u2586\nSingle Pulse Mode Output\n\n\n\t\n\u2586\nEncoder interface controller with two inputs using quadrature decoder and Pulse/Direction Mode\n\n\n\t\n\u2586\nMaster/Slave mode controller\n\n\nThe General-Purpose Timer, GPTM, consists of one 16-bit up / down-counter, four 16-bit Capture \n/ Compare Registers (CCRs), one 16-bit Counter Reload Register (CRR) and several control / status \nregisters. It can be used for a variety of purposes including general timer, input signal pulse width \nmeasurement, output waveform generation such as single pulse generation or PWM outputs. The \nGPTM also supports an encoder interface using a quadrature decoder with two inputs.\n\n\nRev. 1.00\t\n13 of 55\nApril 29, 2022\n\n\n32-Bit Arm\n\u00ae\n Cortex\n\u00ae\n-M0+ BLDC MCU\nwith 3-channel 48 V Half-bridge Gate-Driver\nHT32F65532G\n\n\n**2  Features**\n\n\n**Single Channel Timer \u2013 SCTM**\n\n\n\t\n\u2586\n16-bit auto-reload up-counter\n\n\n\t\n\u2586\nOne channel for each timer\n\n\n\t\n\u2586\n16-bit programmable prescaler that allows division of the prescaler clock source by any factor \n\n\nbetween 1 and 65536 to generate the counter clock frequency\n\n\n\t\n\u2586\nInput Capture function\n\n\n\t\n\u2586\nCompare Match Output\n\n\n\t\n\u2586\nPWM waveform generation with edge-aligned counting mode\n\n\nThe Single Channel Timer, SCTM, consists of one 16-bit up-counter, one 16-bit Capture / Compare \nRegister (CCR), one 16-bit Counter-Reload Register (CRR) and several control / status registers. It \ncan be used for a variety of purposes including general timer, input signal pulse width measurement \nor output waveform generation such as PWM outputs.\n\n\n**Basic Function Timer \u2013 BFTM**\n\n\n\t\n\u2586\n32-bit compare match up-counter \u2013 no I/O control features\n\n\n\t\n\u2586\nOne shot mode \u2013 stops counting when compare match occurs\n\n\n\t\n\u2586\nRepetitive mode \u2013 restarts counter when compare match occurs", "mimetype": "text/plain", "start_char_idx": 27672, "end_char_idx": 31505, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "98e5627b-0f9b-46d6-8325-e641b8f1d6ae": {"__data__": {"id_": "98e5627b-0f9b-46d6-8325-e641b8f1d6ae", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/holtek_ceilingfan datasheet.md", "file_name": "holtek_ceilingfan datasheet.md", "file_type": "text/markdown", "file_size": 106603, "creation_date": "2025-02-21", "last_modified_date": "2025-02-21"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "85279fc0-dd46-4722-bd46-d26da5caef4b", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/holtek_ceilingfan datasheet.md", "file_name": "holtek_ceilingfan datasheet.md", "file_type": "text/markdown", "file_size": 106603, "creation_date": "2025-02-21", "last_modified_date": "2025-02-21"}, "hash": "039eaf9806c412469b4d51242e63ee3967c8744308abeaad21fea37aa494129d", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "99d172dc-ca70-46fa-8ef5-4dbbf47e5e79", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/holtek_ceilingfan datasheet.md", "file_name": "holtek_ceilingfan datasheet.md", "file_type": "text/markdown", "file_size": 106603, "creation_date": "2025-02-21", "last_modified_date": "2025-02-21"}, "hash": "706e220812fa58320116e1a6e885837d012b9fdc59e64357fffef2f69a9c7423", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "32871317-d952-4fb8-a6f6-7c8f0270c1dc", "node_type": "1", "metadata": {}, "hash": "da6adf41bbe8a240b7ade8c516451fda344960a1f9bc2a3128fa19698bd7343f", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "between 1 and 65536 to generate the counter clock frequency\n\n\n\t\n\u2586\nInput Capture function\n\n\n\t\n\u2586\nCompare Match Output\n\n\n\t\n\u2586\nPWM waveform generation with edge-aligned counting mode\n\n\nThe Single Channel Timer, SCTM, consists of one 16-bit up-counter, one 16-bit Capture / Compare \nRegister (CCR), one 16-bit Counter-Reload Register (CRR) and several control / status registers. It \ncan be used for a variety of purposes including general timer, input signal pulse width measurement \nor output waveform generation such as PWM outputs.\n\n\n**Basic Function Timer \u2013 BFTM**\n\n\n\t\n\u2586\n32-bit compare match up-counter \u2013 no I/O control features\n\n\n\t\n\u2586\nOne shot mode \u2013 stops counting when compare match occurs\n\n\n\t\n\u2586\nRepetitive mode \u2013 restarts counter when compare match occurs\n\n\nThe Basic Function Timer, BFTM, is a simple 32-bit up-counting counter designed to measure time \nintervals, generate one shot pulses or generate repetitive interrupts. The BFTM can operate in two \nmodes which are repetitive and one shot modes. In the repetitive mode, the counter is restarted at \neach compare match event. The BFTM also supports a one shot mode which will force the counter \nto stop counting when a compare match event occurs.\n\n\n**Watchdog Timer \u2013 WDT**\n\n\n\t\n\u2586\n12-bit down-counter with 3-bit prescaler\n\n\n\t\n\u2586\nProvides reset to the system\n\n\n\t\n\u2586\nProgrammable watchdog timer window function\n\n\n\t\n\u2586\nRegister write protection function\n\n\nThe Watchdog Timer is a hardware timing circuitry that can be used to detect a system lock-up \ndue to software trapped in a deadlock. It includes a 12-bit count-down counter, a prescaler, a WDT \ndelta value register, WDT operation control circuitry and a WDT protection mechanism. If the \nsoftware does not reload the counter value before a Watchdog Timer underflow occurs, a reset will \nbe generated when the counter underflows. In addition, a reset is also generated if the software \nreloads the counter before it reaches a delta value. It means that the counter reload must occur \nwhen the Watchdog timer value has a value within a limited window using a specific method. The \nWatchdog Timer counter can be stopped when the processor is in the debug mode. The register \nwrite protection function can be enabled to prevent an unexpected change in the Watchdog timer \nconfiguration.\n\n\nRev. 1.00\t\n14 of 55\nApril 29, 2022\n\n\n**2  Features**\n\n\n**Low Speed Timer \u2013 LSTM**\n\n\n\t\n\u2586\n24-bit up-counter with a programmable prescaler\n\n\n\t\n\u2586\nAlarm function\n\n\n\t\n\u2586\nInterrupt and wake-up control\n\n\nThe Low Speed Timer, LSTM, circuitry includes the APB interface, a 24-bit count-up counter, a \ncontrol register, a prescaler, a compare register and a status register. The LSTM circuits are located \nin the V\nCORE\n power domain. When the device enters the power-saving mode, the LSTM counter is \nused as a wakeup timer to let the system resume from the power saving mode.\n\n\n**Inter-integrated Circuit \u2013 I**\n**2**\n**C**\n\n\n\t\n\u2586\nSupports both master and slave modes with a frequency of up to 1 MHz\n\n\n\t\n\u2586\nProvides an arbitration function and clock synchronization\n\n\n\t\n\u2586\nSupports 7-bit and 10-bit addressing modes and general call addressing\n\n\n\t\n\u2586\nSupports slave multi-addressing mode using address mask function\n\n\nThe I\n2\nC module is an internal circuit allowing communication with an external I\n2\nC interface which \nis an industry standard two-wire serial interface used for connection to external hardware. These \ntwo serial lines are known as a serial data line SDA, and a serial clock line SCL. The I\n2\nC module \nprovides three data transfer rates: 100 kHz in the Standard mode; 400 kHz in the Fast mode; 1 \nMHz in the Fast plus mode. The SCL period generation registers are used to set different kinds of \nduty cycle implementation for the SCL pulse.\n\n\nThe SDA line which is connected directly to the I\n2\nC bus is a bidirectional data line between the \nmaster and slave devices and is used for data transmission and reception. The I\n2\nC module also has \nan arbitration detection and clock synchronization function to prevent situations where more than \none master attempts to transmit data to the I\n2\nC bus at the same time.\n\n\n**Serial Peripheral Interface \u2013 SPI**\n\n\n\t\n\u2586\nSupports both master and slave modes", "mimetype": "text/plain", "start_char_idx": 30748, "end_char_idx": 34941, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "32871317-d952-4fb8-a6f6-7c8f0270c1dc": {"__data__": {"id_": "32871317-d952-4fb8-a6f6-7c8f0270c1dc", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/holtek_ceilingfan datasheet.md", "file_name": "holtek_ceilingfan datasheet.md", "file_type": "text/markdown", "file_size": 106603, "creation_date": "2025-02-21", "last_modified_date": "2025-02-21"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "85279fc0-dd46-4722-bd46-d26da5caef4b", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/holtek_ceilingfan datasheet.md", "file_name": "holtek_ceilingfan datasheet.md", "file_type": "text/markdown", "file_size": 106603, "creation_date": "2025-02-21", "last_modified_date": "2025-02-21"}, "hash": "039eaf9806c412469b4d51242e63ee3967c8744308abeaad21fea37aa494129d", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "98e5627b-0f9b-46d6-8325-e641b8f1d6ae", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/holtek_ceilingfan datasheet.md", "file_name": "holtek_ceilingfan datasheet.md", "file_type": "text/markdown", "file_size": 106603, "creation_date": "2025-02-21", "last_modified_date": "2025-02-21"}, "hash": "c7d47ab7a829764c0434471ceb3e4c5cbb46b093420eefbbe37e469f9fbae076", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "e05d6f65-e107-4cfc-b16a-77f40509185a", "node_type": "1", "metadata": {}, "hash": "fd625ed77a54feb6618b53e3c004caa8453461c478fb71d7e9591de0948414bc", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "The SDA line which is connected directly to the I\n2\nC bus is a bidirectional data line between the \nmaster and slave devices and is used for data transmission and reception. The I\n2\nC module also has \nan arbitration detection and clock synchronization function to prevent situations where more than \none master attempts to transmit data to the I\n2\nC bus at the same time.\n\n\n**Serial Peripheral Interface \u2013 SPI**\n\n\n\t\n\u2586\nSupports both master and slave modes \n\n\n\t\n\u2586\nFrequency of up to (f\nPCLK\n/2) MHz for the master mode and (f\nPCLK\n/3) MHz for the slave mode\n\n\n\t\n\u2586\nFIFO Depth: 8 levels\n\n\n\t\n\u2586\nMulti-master and multi-slave operation\n\n\nThe Serial Peripheral Interface, SPI, provides an SPI protocol data transmit and receive function in \nboth master and slave modes. The SPI interface uses 4 pins, among which are serial data input and \noutput lines MISO and MOSI, the clock line SCK, and the slave select line SEL. One SPI device \nacts as a master who controls the data flow using the SEL and SCK signals to indicate the start of \nthe data communication and the data sampling rate. To receive the data bits, the streamlined data \nbits are latched on a specific clock edge and stored in the data register or in the RX FIFO. Data \ntransmission is carried out in a similar way but with the reverse sequence. The mode fault detection \nprovides a capability for multi-master applications.\n\n\nRev. 1.00\t\n15 of 55\nApril 29, 2022\n\n\n32-Bit Arm\n\u00ae\n Cortex\n\u00ae\n-M0+ BLDC MCU\nwith 3-channel 48 V Half-bridge Gate-Driver\nHT32F65532G\n\n\n**2  Features**\n\n\n**Universal Asynchronous Receiver Transmitter \u2013 UART**\n\n\n\t\n\u2586\nAsynchronous serial communication operating baud-rate clock frequency up to (f\nPCLK\n/16) MHz\n\n\n\t\n\u2586\nFull duplex communication\n\n\n\t\n\u2586\nFully programmable serial communication characteristics including:\n\n\n\t\n\u25cf\nWord length: 7, 8 or 9-bit character\n\n\n\t\n\u25cf\nParity: Even, odd or no-parity bit generation and detection\n\n\n\t\n\u25cf\nStop bit: 1 or 2 stop bits generation\n\n\n\t\n\u25cf\nBit order: LSB-first or MSB-first transfer\n\n\n\t\n\u2586\nError detection: Parity, overrun and frame error\n\n\nThe Universal Asynchronous Receiver Transceiver, UART, provides a flexible full duplex data \nexchange using asynchronous transfer. The UART is used to translate data between parallel and \nserial interfaces, and is commonly used for RS232 standard communication. The UART peripheral \nfunction supports Line Status Interrupt. The software can detect a UART error status by reading \nthe UART Status & Interrupt Flag Register, URSIFR. The status includes the type and the \ncondition of transfer operations as well as several error conditions resulting from Parity, Overrun, \nFraming and Break events.\n\n\n**Universal Synchronous Asynchronous Receiver Transmitter \u2013 USART**\n\n\n\t\n\u2586\nSupports both asynchronous and clocked synchronous serial communication modes\n\n\n\t\n\u2586\nProgrammable baud rate clock frequency up to (f\nPCLK\n/16) MHz for asynchronous mode and \n\n\n(f\nPCLK\n/8) MHz for synchronous mode \n\n\n\t\n\u2586\nFull duplex communication\n\n\n\t\n\u2586\nFully programmable serial communication characteristics including:\n\n\n\t\n\u25cf\nWord length: 7, 8 or 9-bit character\n\n\n\t\n\u25cf\nParity: Even, odd or no-parity bit generation and detection\n\n\n\t\n\u25cf\nStop bit: 1 or 2 stop bits generation\n\n\n\t\n\u25cf\nBit order: LSB-first or MSB-first transfer\n\n\n\t\n\u2586\nError detection: Parity, overrun and frame error\n\n\n\t\n\u2586\nAuto hardware flow control mode \u2013 RTS, CTS\n\n\n\t\n\u2586\nIrDA SIR encoder and decoder\n\n\n\t\n\u2586\nRS485 mode with output enable control\n\n\n\t\n\u2586\nFIFO Depth: 8-level for both receiver and transmitter", "mimetype": "text/plain", "start_char_idx": 34487, "end_char_idx": 37971, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "e05d6f65-e107-4cfc-b16a-77f40509185a": {"__data__": {"id_": "e05d6f65-e107-4cfc-b16a-77f40509185a", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/holtek_ceilingfan datasheet.md", "file_name": "holtek_ceilingfan datasheet.md", "file_type": "text/markdown", "file_size": 106603, "creation_date": "2025-02-21", "last_modified_date": "2025-02-21"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "85279fc0-dd46-4722-bd46-d26da5caef4b", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/holtek_ceilingfan datasheet.md", "file_name": "holtek_ceilingfan datasheet.md", "file_type": "text/markdown", "file_size": 106603, "creation_date": "2025-02-21", "last_modified_date": "2025-02-21"}, "hash": "039eaf9806c412469b4d51242e63ee3967c8744308abeaad21fea37aa494129d", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "32871317-d952-4fb8-a6f6-7c8f0270c1dc", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/holtek_ceilingfan datasheet.md", "file_name": "holtek_ceilingfan datasheet.md", "file_type": "text/markdown", "file_size": 106603, "creation_date": "2025-02-21", "last_modified_date": "2025-02-21"}, "hash": "247a5854224526eecde84bfe0ce25fd2a9940d7ed3f6096d3a0f93d4a914e144", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "d8a7aa5e-e8ff-44b0-ba98-49616ad7458b", "node_type": "1", "metadata": {}, "hash": "44f1e2f44ccd35e2e0ec1d81208616ebf7aa45fe5b27694165d6f78bb1c249e4", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "\u2586\nProgrammable baud rate clock frequency up to (f\nPCLK\n/16) MHz for asynchronous mode and \n\n\n(f\nPCLK\n/8) MHz for synchronous mode \n\n\n\t\n\u2586\nFull duplex communication\n\n\n\t\n\u2586\nFully programmable serial communication characteristics including:\n\n\n\t\n\u25cf\nWord length: 7, 8 or 9-bit character\n\n\n\t\n\u25cf\nParity: Even, odd or no-parity bit generation and detection\n\n\n\t\n\u25cf\nStop bit: 1 or 2 stop bits generation\n\n\n\t\n\u25cf\nBit order: LSB-first or MSB-first transfer\n\n\n\t\n\u2586\nError detection: Parity, overrun and frame error\n\n\n\t\n\u2586\nAuto hardware flow control mode \u2013 RTS, CTS\n\n\n\t\n\u2586\nIrDA SIR encoder and decoder\n\n\n\t\n\u2586\nRS485 mode with output enable control\n\n\n\t\n\u2586\nFIFO Depth: 8-level for both receiver and transmitter \n\n\nThe Universal Synchronous Asynchronous Receiver Transceiver, USART, provides a flexible \nfull duplex data exchange using synchronous or asynchronous transfer. The USART is used to \ntranslate data between parallel and serial interfaces, and is commonly used for RS232 standard \ncommunication. The USART peripheral function supports four types of interrupt including Line \nStatus Interrupt, Transmitter FIFO Empty Interrupt, Receiver Threshold Level Reaching Interrupt \nand Time Out Interrupt. The USART module includes an 8-level transmitter FIFO, (TX_FIFO) and \nan 8-level receiver FIFO (RX_FIFO). The software can detect a USART error status by reading \nUSART Status & Interrupt Flag Register, USRSIFR. The status includes the type and the condition \nof the transfer operations as well as several error conditions resulting from Parity, Overrun, \nFraming and Break events.\n\n\nRev. 1.00\t\n16 of 55\nApril 29, 2022\n\n\n**2  Features**\n\n\n**Cyclic Redundancy Check \u2013 CRC**\n\n\n\t\n\u2586\nSupports CRC16 polynomial: 0x8005,\n\n\n\nX\n16\n + X\n15\n + X\n2\n + 1\n\n\n\t\n\u2586\nSupports CCITT CRC16 polynomial: 0x1021,\n\n\n\nX\n16\n + X\n12\n + X\n5\n + 1\n\n\n\t\n\u2586\nSupports IEEE-802.3 CRC32 polynomial: 0x04C11DB7,\n\n\n\nX\n32\n + X\n26\n + X\n23\n + X\n22\n + X\n16\n + X\n12\n + X\n11\n + X\n10\n + X\n8\n + X\n7\n + X\n5\n + X\n4\n + X\n2\n + X + 1\n\n\n\t\n\u2586\nSupports 1\u2019s complement, byte reverse & bit reverse operation on data and checksum\n\n\n\t\n\u2586\nSupports byte, half-word & word data size\n\n\n\t\n\u2586\nProgrammable CRC initial seed value\n\n\n\t\n\u2586\nCRC computation executed in 1 AHB clock cycle for 8-bit data and 4 AHB clock cycles for 32-bit \n\n\n\ndata\n\n\n\t\n\u2586\nSupports PDMA to complete a CRC computation of a block of memory\n\n\nThe CRC calculation unit is an error detection technique test algorithm and is used to verify data \ntransmission or storage data correctness. A CRC calculation takes a data stream or a block of data \nas its input and generates a 16-bit or 32-bit output remainder. Ordinarily, a data stream is suffixed \nby a CRC code and used as a checksum when being sent or stored. Therefore, the received or \nrestored data stream is calculated by the same generator polynomial as described above. If the new \nCRC code result does not match the one calculated earlier, that means the data stream contains a \ndata error.\n\n\n**Peripheral Direct Memory Access \u2013 PDMA**\n\n\n\t\n\u2586\n6 channels with trigger source grouping\n\n\n\t\n\u2586\n8-bit, 16-bit and 32-bit width data transfer\n\n\n\t\n\u2586\nSupports linear address, circular address and fixed address modes\n\n\n\t\n\u2586\n4-level programmable channel priority\n\n\n\t\n\u2586\nAuto reload mode\n\n\n\t\n\u2586\nSupports trigger sources:\n\n\nADC, SPI, USART, UART, I\n2\nC, MCTM, GPTM, SCTM and software request", "mimetype": "text/plain", "start_char_idx": 37291, "end_char_idx": 40597, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "d8a7aa5e-e8ff-44b0-ba98-49616ad7458b": {"__data__": {"id_": "d8a7aa5e-e8ff-44b0-ba98-49616ad7458b", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/holtek_ceilingfan datasheet.md", "file_name": "holtek_ceilingfan datasheet.md", "file_type": "text/markdown", "file_size": 106603, "creation_date": "2025-02-21", "last_modified_date": "2025-02-21"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "85279fc0-dd46-4722-bd46-d26da5caef4b", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/holtek_ceilingfan datasheet.md", "file_name": "holtek_ceilingfan datasheet.md", "file_type": "text/markdown", "file_size": 106603, "creation_date": "2025-02-21", "last_modified_date": "2025-02-21"}, "hash": "039eaf9806c412469b4d51242e63ee3967c8744308abeaad21fea37aa494129d", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "e05d6f65-e107-4cfc-b16a-77f40509185a", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/holtek_ceilingfan datasheet.md", "file_name": "holtek_ceilingfan datasheet.md", "file_type": "text/markdown", "file_size": 106603, "creation_date": "2025-02-21", "last_modified_date": "2025-02-21"}, "hash": "e2c21bfed828dca28339b29d8ebbb4eb2f76ef2d968d59a133eeb3a7deb3b354", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "5d1e3c46-12f6-46ad-9024-bc793cf7eb51", "node_type": "1", "metadata": {}, "hash": "7b796ab8f74f5f98f6bc4b0ac860896ac09fe9026488efa27057c168cd27bcfe", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "**Peripheral Direct Memory Access \u2013 PDMA**\n\n\n\t\n\u2586\n6 channels with trigger source grouping\n\n\n\t\n\u2586\n8-bit, 16-bit and 32-bit width data transfer\n\n\n\t\n\u2586\nSupports linear address, circular address and fixed address modes\n\n\n\t\n\u2586\n4-level programmable channel priority\n\n\n\t\n\u2586\nAuto reload mode\n\n\n\t\n\u2586\nSupports trigger sources:\n\n\nADC, SPI, USART, UART, I\n2\nC, MCTM, GPTM, SCTM and software request\n\n\nThe Peripheral Direct Memory Access circuitry, PDMA, moves data between the peripherals \nand the system memory on the AHB bus. Each PDMA channel has a source address, destination \naddress, block length and transfer count. The PDMA can exclude the CPU intervention and avoid \ninterrupt service routine execution. It improves system performance as the software does not need \nto connect each data movement operation.\n\n\nRev. 1.00\t\n17 of 55\nApril 29, 2022\n\n\n32-Bit Arm\n\u00ae\n Cortex\n\u00ae\n-M0+ BLDC MCU\nwith 3-channel 48 V Half-bridge Gate-Driver\nHT32F65532G\n\n\n**2  Features**\n\n\n**Hardware Divider \u2013 DIV**\n\n\n\t\n\u2586\nSigned / unsigned 32-bit divider\n\n\n\t\n\u2586\nCalculate in 8 clock cycles, load in 1 clock cycle\n\n\n\t\n\u2586\nDivision by zero error Flag\n\n\nThe divider is the truncated division and requires a software triggered start signal by controlling \nthe \u201cSTART\u201d bit in the control register. The divider calculation complete flag will be set to 1 after \n8 clock cycles, however, if the divisor register data is zero during the calculation, the division by \nzero error flag will be set to 1.\n\n\n**Debug Support**\n\n\n\t\n\u2586\nSerial Wire Debug Port \u2013 SW-DP\n\n\n\t\n\u2586\n4 comparators for hardware breakpoint or code / literal patch\n\n\n\t\n\u2586\n2 comparators for hardware watch points\n\n\n**Package and Operation Temperature**\n\n\n\t\n\u2586\n48-pin LQFP-EP and 32-pin QFN packages\n\n\n\t\n\u2586\nOperation temperature range: -40 \u00b0C to 105 \u00b0C\n\n\nRev. 1.00\t\n18 of 55\nApril 29, 2022\n\n\n**3  Overview**\n\n\n# 3 \n# 3 \n##  Overview\n\n\n**Device Information**\n\n\n**Table 1.  Features and Peripheral List**\n\n\n**Peripherals**\n**HT32F65532G**\n\n\nMain Flash (KB)\n31\n\n\nOption Bytes Flash (KB)\n1\n\n\nSRAM (KB)\n4\n\n\nTimers\n\n\nMCTM\n1\n\n\nGPTM\n1\n\n\nSCTM\n4\n\n\nBFTM\n2\n\n\nWDT\n1\n\n\nLSTM\n1\n\n\nCommunication\n\n\nUSART\n1\n\n\nUART\n1\n\n\nSPI\n1\n\n\nI\n2\nC\n1\n\n\nPDMA\n6 channels\n\n\nHardware Divider\n1\n\n\nCRC-16/32\n1\n\n\nEXTI\n16\n\n\n12-bit ADC\nNumber of channels\n\n\n1\n\n\n12 channels\n\n\nComparator\n2\n\n\nOperational Amplifier\n1\n\n\nGPIO\nUp to 28\n\n\nCPU frequency\nUp to 60 MHz\n\n\nPower supply (V\nCC\n)  \n6 V ~ 40 V\n\n\nOperating voltage (V\nDD\n)\n2.5 V ~ 5.5 V\n\n\n5 V LDO output driving current\n50 mA\n\n\nOperating temperature\n-40 \u00b0C ~ 105 \u00b0C\n\n\nPackage\n48-pin LQFP-EP and 32-pin QFN\n\n\nRev. 1.00\t\n19 of 55\nApril 29, 2022\n\n\n32-Bit Arm\n\u00ae\n Cortex\n\u00ae\n-M0+ BLDC MCU\nwith 3-channel 48 V Half-bridge Gate-Driver\nHT32F65532G\n\n\n**3  Overview**\n\n\n**Block Diagram**\n\n\nControl\n\n\nLogic\n\n\nVCC\n\n\nV\nREG\n\n\nINHA\nINHB\nINHC\n\n\nINLA\nINLB\nINLC\n\n\n3\n\n\n3\n\n\n3\n\n\nDead-Time\n\n\nControl\n\n\nV\nREG\n\n\n3\n\n\n5V\n\n\n50mA, \u00b11.5%\n\n\nLDO\n\n\nV\nREG\nV\nCC\n\n\nV12P\n\n\nVCC_UVLO\n\n\n12V, \u00b15%\n\n\nLDO\nV\n12P\n\n\nV12P_UVLO\n\n\nVBST_UVLO\nOTP\n\n\nProtections\n\n\nBSTA/BSTB/BSTC\n\n\nGHA/GHB/GHC\n\n\nSHA/SHB/SHC\n\n\nGLA/GLB/GLC\n\n\nVREG_UVLO\n\n\n3\n\n\n3\n\n\n3\n\n\n3\n\n\nV12P\n\n\nVREG\n\n\nV\nREG", "mimetype": "text/plain", "start_char_idx": 40217, "end_char_idx": 43244, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "5d1e3c46-12f6-46ad-9024-bc793cf7eb51": {"__data__": {"id_": "5d1e3c46-12f6-46ad-9024-bc793cf7eb51", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/holtek_ceilingfan datasheet.md", "file_name": "holtek_ceilingfan datasheet.md", "file_type": "text/markdown", "file_size": 106603, "creation_date": "2025-02-21", "last_modified_date": "2025-02-21"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "85279fc0-dd46-4722-bd46-d26da5caef4b", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/holtek_ceilingfan datasheet.md", "file_name": "holtek_ceilingfan datasheet.md", "file_type": "text/markdown", "file_size": 106603, "creation_date": "2025-02-21", "last_modified_date": "2025-02-21"}, "hash": "039eaf9806c412469b4d51242e63ee3967c8744308abeaad21fea37aa494129d", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "d8a7aa5e-e8ff-44b0-ba98-49616ad7458b", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/holtek_ceilingfan datasheet.md", "file_name": "holtek_ceilingfan datasheet.md", "file_type": "text/markdown", "file_size": 106603, "creation_date": "2025-02-21", "last_modified_date": "2025-02-21"}, "hash": "6be049729dbe2e1b93e94874990786422d8d159c39e3357e24fadea90c2c9536", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "853d5c17-d6bf-4f47-b043-d5f4044f6ead", "node_type": "1", "metadata": {}, "hash": "b87a9cadb43efc91d8ae714c5fb6866c677455e90977880c9230a2345088b14d", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "**3  Overview**\n\n\n**Block Diagram**\n\n\nControl\n\n\nLogic\n\n\nVCC\n\n\nV\nREG\n\n\nINHA\nINHB\nINHC\n\n\nINLA\nINLB\nINLC\n\n\n3\n\n\n3\n\n\n3\n\n\nDead-Time\n\n\nControl\n\n\nV\nREG\n\n\n3\n\n\n5V\n\n\n50mA, \u00b11.5%\n\n\nLDO\n\n\nV\nREG\nV\nCC\n\n\nV12P\n\n\nVCC_UVLO\n\n\n12V, \u00b15%\n\n\nLDO\nV\n12P\n\n\nV12P_UVLO\n\n\nVBST_UVLO\nOTP\n\n\nProtections\n\n\nBSTA/BSTB/BSTC\n\n\nGHA/GHB/GHC\n\n\nSHA/SHB/SHC\n\n\nGLA/GLB/GLC\n\n\nVREG_UVLO\n\n\n3\n\n\n3\n\n\n3\n\n\n3\n\n\nV12P\n\n\nVREG\n\n\nV\nREG\n\n\nSW-DP\n\n\nAPB\n\n\nAHB \n\n\nPeripherals\n\n\nFlash \n\n\nMemory\n\n\nCortex\n\u00ae\n-M0+\n\n\nProcessor\n\n\nSystem\n\n\nNVIC\n\n\nSRAM \n\n\nController\n\n\nFMC\n\n\nControl \n\n\nRegisters\nCKCU/RSTCU\n\n\nControl Registers\n\n\nPDMA\nControl \n\n\nRegisters\n\n\nPDMA\n\n\n6 Channels\n\n\nDMA request\n\n\nInterrupt request\n\n\nCH3~CH0\n\n\nBOOT\n\n\nClock and reset  control\n\n\nPower control\n\n\nBus Matrix\n\n\nPower supply: \n\n\nBus:\n\n\nControl signal:\n\n\nAlternate function:\nAF\n\n\nPowered by V\nCORE\n\n\nSWCLK \nSWDIO\n\n\nSDA, \nSCL\n\n\nPowered by V\nCORE\n\n\nMOSI, MISO\nSCK, SEL\n\n\nFlash Memory \n\n\nInterface\n\n\nLSI \n\n\n32 kHz\n\n\nPowered by V\nDD\n\n\nLSTM\n\n\nPWRCU\n\n\nnRST\n\n\nAHB to APB\n\n\nBridge\n\n\nSRAM\n\n\nPA ~ PC\n\n\nTX, RX\n\n\nRTS/TXE\nCTS/SCK\n\n\nCH2~CH3\n\n\nBRK0, BRK1\n\n\nIO Port\n\n\nPowered by V\nDD\n\n\nPOR\n\n\n/PDR\n\n\nBOD\n\n\nLVD\n\n\nXTALIN\nXTALOUT\n\n\nHSI \n\n\n8 MHz\n\n\nHSE\n\n\n4 ~ 16 MHz\n\n\nLDO\n\n\n V\nCORE\n\n\nCLDO\n\n\nCAP.\n\n\nSCTM\n\n\nPLL\n\n\nf\nMax\n: 60 MHz\n\n\nPowered by V\nDDA\n\n\nADC_IN0\n\n\n...\n\n\nADC_IN11\n\n\nAnalog \n\n\nCMP\n\n\nAnalog \n\n\nCMP0 ~1\n\n\nAnalog \n\n\nOPA\n\n\nOPAN, OPAP \n\n\nOPAO\n\n\n12-bit \n\n\nSAR ADC\n\n\nTX, RX\n\n\nGND\n\n\nLSS\n\n\nV12P\n\n\nV\nDD\n\n\nV\nSS\n\n\nPC9\nPB1\nPA15\n\n\nPC8\nPB0\nPA14\n\n\nVREG\n\n\n3\n\n\n3\n\n\nV\nDDA\n\n\nV\nSSA\n\n\nVDD\n\n\nVSS\n\n\nV\nDD\nV\nSS\n\n\nV\nREG\n\n\nEN\nPC12\n\n\nCMP0N, CMP0P \n\n\nCMP0O\n\n\nCMP1N, CMP1P0~2, \n\n\nCMP1O\n\n\nAF\nAF\nAF\nAF\nAF\n\n\nAF\nAF\nAF\nAF\nAF\nAF\nAF\nAF\n\n\n**Figure 1.  Block Diagram**\n\n\nRev. 1.00\t\n20 of 55\nApril 29, 2022\n\n\n**3  Overview**\n\n\n**Memory Map**\n\n\nReserved\n\n\nDIV\n\n\nReserved\n\n\nEXTI\n\n\nReserved\n\n\nReserved\n\n\nGPIO A \n\uff5e\n C\n\n\nReserved\n\n\nReserved\n\n\nGPTM\n\n\nWDT\n\n\nCMP0 & CMP1\n\n\nI\n2\nC\n\n\nReserved\n\n\nReserved\n\n\nReserved\n\n\nReserved\n\n\nReserved\n\n\nReserved\n\n\nReserved\n\n\nReserved\n\n\n0x4001_8000\n\n\nMCTM\n\n\n32 KB on-chip Flash\n\n\n0x0000_0000\n\n\nReserved\n\n\n0x0000_8000\n\n\nBoot loader\n\n\n0x1F00_0000\n\n\nReserved\n\n\n0x1F00_0800\n\n\nOption byte alias\n\n\n0x1FF0_0000\n\n\n32 KB\n\n\n2 KB\n\n\n1 KB\n\n\n0x1FF0_0400\n\n\nReserved\n\n\nCode\n\n\nSRAM\n\n\nPeripheral\n\n\n0x2000_0000\n\n\n4 KB on-chip SRAM\n\n\nReserved\n\n\n0x2000_1000\n\n\n4 KB\n\n\nAPB peripherals\n\n\n0x4000_0000\n\n\nAHB peripherals\n\n\n0x4008_0000\n\n\n0x4010_0000\n\n\nPrivate peripheral bus\n\n\n0xE000_0000\n\n\nReserved\n\n\n0xE010_0000\n\n\n0xFFFF_FFFF\n\n\n512 KB\n\n\n512 KB\n\n\n0x4000_0000\n\n\nUART\n0x4000_1000\n\n\nSPI\n\n\n0x4004_8000\n\n\nSCTM0", "mimetype": "text/plain", "start_char_idx": 42867, "end_char_idx": 45313, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "853d5c17-d6bf-4f47-b043-d5f4044f6ead": {"__data__": {"id_": "853d5c17-d6bf-4f47-b043-d5f4044f6ead", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/holtek_ceilingfan datasheet.md", "file_name": "holtek_ceilingfan datasheet.md", "file_type": "text/markdown", "file_size": 106603, "creation_date": "2025-02-21", "last_modified_date": "2025-02-21"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "85279fc0-dd46-4722-bd46-d26da5caef4b", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/holtek_ceilingfan datasheet.md", "file_name": "holtek_ceilingfan datasheet.md", "file_type": "text/markdown", "file_size": 106603, "creation_date": "2025-02-21", "last_modified_date": "2025-02-21"}, "hash": "039eaf9806c412469b4d51242e63ee3967c8744308abeaad21fea37aa494129d", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "5d1e3c46-12f6-46ad-9024-bc793cf7eb51", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/holtek_ceilingfan datasheet.md", "file_name": "holtek_ceilingfan datasheet.md", "file_type": "text/markdown", "file_size": 106603, "creation_date": "2025-02-21", "last_modified_date": "2025-02-21"}, "hash": "5bbc1fe1145f896d7f06ee266690436d94881d4b9eb736a72627a2cf77e41ed4", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "0d29fb18-0946-4fc9-bf4f-e80fdf0d0dc4", "node_type": "1", "metadata": {}, "hash": "4f367bdcdc4192bd22fa6417d065f06b37ac5badd7eecae9551a578748e411c2", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "Reserved\n\n\n0x0000_8000\n\n\nBoot loader\n\n\n0x1F00_0000\n\n\nReserved\n\n\n0x1F00_0800\n\n\nOption byte alias\n\n\n0x1FF0_0000\n\n\n32 KB\n\n\n2 KB\n\n\n1 KB\n\n\n0x1FF0_0400\n\n\nReserved\n\n\nCode\n\n\nSRAM\n\n\nPeripheral\n\n\n0x2000_0000\n\n\n4 KB on-chip SRAM\n\n\nReserved\n\n\n0x2000_1000\n\n\n4 KB\n\n\nAPB peripherals\n\n\n0x4000_0000\n\n\nAHB peripherals\n\n\n0x4008_0000\n\n\n0x4010_0000\n\n\nPrivate peripheral bus\n\n\n0xE000_0000\n\n\nReserved\n\n\n0xE010_0000\n\n\n0xFFFF_FFFF\n\n\n512 KB\n\n\n512 KB\n\n\n0x4000_0000\n\n\nUART\n0x4000_1000\n\n\nSPI\n\n\n0x4004_8000\n\n\nSCTM0\n\n\n0x4000_4000\n\n\n0x4000_5000\n\n\nSCTM2\n\n\nADC\n\n\nReserved\n\n\n0x4001_0000\n\n\nOPA\n\n\nAFIO\n\n\n0x4002_D000\nReserved\n\n\n0x4003_5000\n\n\n0x4002_2000\n\n\n0x4002_3000\n\n\n0x4005_8000\n\n\n0x4003_6000\n\n\n0x4005_9000\n\n\nAPB\n\n\nFMC\n0x4008_0000\n\n\nReserved\n0x4008_2000\n\n\nCKCU & RSTCU\n0x4008_8000\n\n\nCRC\n0x4008_A000\n\n\nPDMA\n0x4009_0000\n\n\n0x400F_FFFF\n\n\nAHB\n\n\n0x4000_2000\n\n\n0x4003_4000\n\n\n0x4001_9000\n\n\n0x4002_C000\n\n\n0x4008_C000\n\n\n0x4009_2000\n\n\n0x400B_0000\n\n\n0x400B_6000\n\n\n0x4001_1000\n\n\n0x4004_9000\n\n\n0x4006_8000\n\n\n0x4006_E000\n\n\n0x4006_F000\n\n\n0x4002_4000\n\n\n0x4002_5000\n\n\n0x400C_A000\n\n\n0x400C_C000\n\n\nUSART\n\n\nReserved\n\n\nLSTM & PWRCU\n\n\n0x4006_9000\n\n\n0x4006_A000\n\n\nReserved\n0x4006_B000\n\n\nSCTM3\n0x4007_5000\n\n\nSCTM1\n0x4007_4000\n\n\nReserved\n\n\nBFTM1\n0x4007_7000\n\n\n0x4007_8000\n\n\nBFTM0\n0x4007_6000\n\n\n**Figure 2.  Memory Map**\n\n\nRev. 1.00\t\n21 of 55\nApril 29, 2022\n\n\n32-Bit Arm\n\u00ae\n Cortex\n\u00ae\n-M0+ BLDC MCU\nwith 3-channel 48 V Half-bridge Gate-Driver\nHT32F65532G\n\n\n**3  Overview**\n\n\n**Table 2.  Register Map**\n\n\n**Start Address**\n**End Address**\n**Peripheral**\n**Bus**\n\n\n0x4000_0000\n0x4000_0FFF\nUSART\n\n\nAPB\n\n\n0x4000_1000\n0x4000_1FFF\nUART\n\n\n0x4000_2000\n0x4000_3FFF\nReserved\n\n\n0x4000_4000\n0x4000_4FFF\nSPI\n\n\n0x4000_5000\n0x4000_FFFF\nReserved\n\n\n0x4001_0000\n0x4001_0FFF\nADC\n\n\n0x4001_1000\n0x4001_7FFF\nReserved\n\n\n0x4001_8000\n0x4001_8FFF\nOPA\n\n\n0x4001_9000\n0x4002_1FFF\nReserved\n\n\n0x4002_2000\n0x4002_2FFF\nAFIO\n\n\n0x4002_3000\n0x4002_3FFF\nReserved\n\n\n0x4002_4000\n0x4002_4FFF\nEXTI\n\n\n0x4002_5000\n0x4002_BFFF\nReserved\n\n\n0x4002_C000\n0x4002_CFFF\nMCTM\n\n\n0x4002_D000\n0x4003_3FFF\nReserved\n\n\n0x4003_4000\n0x4003_4FFF\nSCTM0", "mimetype": "text/plain", "start_char_idx": 44829, "end_char_idx": 46854, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "0d29fb18-0946-4fc9-bf4f-e80fdf0d0dc4": {"__data__": {"id_": "0d29fb18-0946-4fc9-bf4f-e80fdf0d0dc4", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/holtek_ceilingfan datasheet.md", "file_name": "holtek_ceilingfan datasheet.md", "file_type": "text/markdown", "file_size": 106603, "creation_date": "2025-02-21", "last_modified_date": "2025-02-21"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "85279fc0-dd46-4722-bd46-d26da5caef4b", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/holtek_ceilingfan datasheet.md", "file_name": "holtek_ceilingfan datasheet.md", "file_type": "text/markdown", "file_size": 106603, "creation_date": "2025-02-21", "last_modified_date": "2025-02-21"}, "hash": "039eaf9806c412469b4d51242e63ee3967c8744308abeaad21fea37aa494129d", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "853d5c17-d6bf-4f47-b043-d5f4044f6ead", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/holtek_ceilingfan datasheet.md", "file_name": "holtek_ceilingfan datasheet.md", "file_type": "text/markdown", "file_size": 106603, "creation_date": "2025-02-21", "last_modified_date": "2025-02-21"}, "hash": "3a8cc22f694a10172e769d08d22c3fad691b7eb4dfba736e0d4404a0bec70a0b", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "f2b6ca7e-db75-4f6f-a972-7e388caeeaa5", "node_type": "1", "metadata": {}, "hash": "6f4da0bfe5e8eeaffba7dfa4662fcf8b06e9a483464810d67a55988581d48356", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "0x4001_1000\n0x4001_7FFF\nReserved\n\n\n0x4001_8000\n0x4001_8FFF\nOPA\n\n\n0x4001_9000\n0x4002_1FFF\nReserved\n\n\n0x4002_2000\n0x4002_2FFF\nAFIO\n\n\n0x4002_3000\n0x4002_3FFF\nReserved\n\n\n0x4002_4000\n0x4002_4FFF\nEXTI\n\n\n0x4002_5000\n0x4002_BFFF\nReserved\n\n\n0x4002_C000\n0x4002_CFFF\nMCTM\n\n\n0x4002_D000\n0x4003_3FFF\nReserved\n\n\n0x4003_4000\n0x4003_4FFF\nSCTM0\n\n\n0x4003_5000\n0x4003_5FFF\nSCTM2\n\n\n0x4003_6000\n0x4004_7FFF\nReserved\n\n\n0x4004_8000\n0x4004_8FFF\nI\n2\nC\n\n\n0x4004_9000\n0x4005_7FFF\nReserved\n\n\n0x4005_8000\n0x4005_8FFF\nCMP0 & CMP1\n\n\n0x4005_9000\n0x4006_7FFF\nReserved\n\n\n0x4006_8000\n0x4006_8FFF\nWDT\n\n\n0x4006_9000\n0x4006_9FFF\nReserved\n\n\n0x4006_A000\n0x4006_AFFF\nLSTM & PWRCU\n\n\n0x4006_B000\n0x4006_DFFF\nReserved\n\n\n0x4006_E000\n0x4006_EFFF\nGPTM\n\n\n0x4006_F000\n0x4007_3FFF\nReserved\n\n\n0x4007_4000\n0x4007_4FFF\nSCTM1\n\n\n0x4007_5000\n0x4007_5FFF\nSCTM3\n\n\n0x4007_6000\n0x4007_6FFF\nBFTM0\n\n\n0x4007_7000\n0x4007_7FFF\nBFTM1\n\n\n0x4007_8000\n0x4007_FFFF\nReserved\n\n\nRev. 1.00\t\n22 of 55\nApril 29, 2022\n\n\n**3  Overview**\n\n\n**Start Address**\n**End Address**\n**Peripheral**\n**Bus**\n\n\n0x4008_0000\n0x4008_1FFF\nFMC\n\n\nAHB\n\n\n0x4008_2000\n0x4008_7FFF\nReserved\n\n\n0x4008_8000\n0x4008_9FFF\nCKCU & RSTCU\n\n\n0x4008_A000\n0x4008_BFFF\nCRC\n\n\n0x4008_C000\n0x4008_FFFF\nReserved\n\n\n0x4009_0000\n0x4009_1FFF\nPDMA\n\n\n0x4009_2000\n0x400A_FFFF\nReserved\n\n\n0x400B_0000\n0x400B_1FFF\nGPIOA\n\n\n0x400B_2000\n0x400B_3FFF\nGPIOB\n\n\n0x400B_4000\n0x400B_5FFF\nGPIOC\n\n\n0x400B_6000\n0x400C_9FFF\nReserved\n\n\n0x400C_A000\n0x400C_BFFF\nDIV\n\n\n0x400C_C000\n0x400F_FFFF\nReserved\n\n\nRev. 1.00\t\n23 of 55\nApril 29, 2022\n\n\n32-Bit Arm\n\u00ae\n Cortex\n\u00ae\n-M0+ BLDC MCU\nwith 3-channel 48 V Half-bridge Gate-Driver\nHT32F65532G\n\n\n**3  Overview**\n\n\n**Clock Structure**\n\n\n4-16 MHz \n\n\nHSE XTAL \n\n\n8 MHz \n\n\n HSI RC\n\n\n32 kHz \n\n\nLSI  RC \n\n\nLegend:\nHSE = High Speed External clock\nHSI = High Speed Internal clock\nLSI = Low Speed Internal clock \n\n\nPLLSRC\n\n\nAHB Prescaler  \n\uf0b8\n 1,2,4,8,16,32\n\n\nFCLK \n( free running clock)\n\n\nSTCLK\n(to SysTick)\n\n\nCK_WDT\n\n\nWDTEN\n\n\nCK_REF\n\n\nCK_HSI/16\n\n\nCK_HSE/16\n\n\nCK_SYS/16", "mimetype": "text/plain", "start_char_idx": 46527, "end_char_idx": 48479, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "f2b6ca7e-db75-4f6f-a972-7e388caeeaa5": {"__data__": {"id_": "f2b6ca7e-db75-4f6f-a972-7e388caeeaa5", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/holtek_ceilingfan datasheet.md", "file_name": "holtek_ceilingfan datasheet.md", "file_type": "text/markdown", "file_size": 106603, "creation_date": "2025-02-21", "last_modified_date": "2025-02-21"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "85279fc0-dd46-4722-bd46-d26da5caef4b", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/holtek_ceilingfan datasheet.md", "file_name": "holtek_ceilingfan datasheet.md", "file_type": "text/markdown", "file_size": 106603, "creation_date": "2025-02-21", "last_modified_date": "2025-02-21"}, "hash": "039eaf9806c412469b4d51242e63ee3967c8744308abeaad21fea37aa494129d", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "0d29fb18-0946-4fc9-bf4f-e80fdf0d0dc4", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/holtek_ceilingfan datasheet.md", "file_name": "holtek_ceilingfan datasheet.md", "file_type": "text/markdown", "file_size": 106603, "creation_date": "2025-02-21", "last_modified_date": "2025-02-21"}, "hash": "5cda151044a08eeee8bd0e87f763527834e6f71b393900505fa0492a39a53255", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "a9f97eca-2016-49cb-b555-14290c3ec259", "node_type": "1", "metadata": {}, "hash": "7bbe18f8a44463e33f78d17c0c8943f72d85636a2ee308ad5207617f81d7b9a2", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "Rev. 1.00\t\n23 of 55\nApril 29, 2022\n\n\n32-Bit Arm\n\u00ae\n Cortex\n\u00ae\n-M0+ BLDC MCU\nwith 3-channel 48 V Half-bridge Gate-Driver\nHT32F65532G\n\n\n**3  Overview**\n\n\n**Clock Structure**\n\n\n4-16 MHz \n\n\nHSE XTAL \n\n\n8 MHz \n\n\n HSI RC\n\n\n32 kHz \n\n\nLSI  RC \n\n\nLegend:\nHSE = High Speed External clock\nHSI = High Speed Internal clock\nLSI = Low Speed Internal clock \n\n\nPLLSRC\n\n\nAHB Prescaler  \n\uf0b8\n 1,2,4,8,16,32\n\n\nFCLK \n( free running clock)\n\n\nSTCLK\n(to SysTick)\n\n\nCK_WDT\n\n\nWDTEN\n\n\nCK_REF\n\n\nCK_HSI/16\n\n\nCK_HSE/16\n\n\nCK_SYS/16\n\n\nCKOUTSRC[2:0]\n\n\nHSEEN\n\n\nHSIEN\n\n\nCK_LSI\n\n\nHCLKC/16\n\n\nCK_HSI\n\n\nCK_HSE\n\n\nPCLK (AFIO, ADC, \nCMPx, OPA, SPI, \nUSART, UART, I\n2\nC, \nMCTM, GPTM, SCTMx, \nBFTMx, EXTI, LSTM, \nWDT)\n\n\nSystem \n\n\nPLL\n\n\nClock \n\n\nMonitor\n\n\nPLLEN\n\n\nCK_PLL\n\n\n**f**\n**CK_PLL,max **\n**= 60 MHz**\n\n\nCK_LSI\n\n\nHCLKS\n( to SRAM)\n\n\nHCLKF\n( to Flash)\n\n\nCM0PEN\n\n\nFMCEN\n\n\nCM0PEN\n\n\nSRAMEN\n\n\nCK_LSTM\n\n\nLSTMEN\n\n\n1\n\n\n0\n\n\nCK_AHB\n\n\n000\n\n\n001\n\n\n010\n\n\n011\n\n\n100\n\n\n110\n\n\nCK_SYS\n\n\nSW[2:0]\n\n\n\uf0b8\n8\n\n\nHCLKC\n( to Cortex\n\u00ae \n-M0+)\nCM0PEN \n\n\n(control by HW)\n\n\nHCLKBM\n( to Bus Matrix)\n\n\nCM0PEN\n\n\nBMEN\n\n\nHCLKAPB\n( to APB Bridge)\n\n\nCM0PEN\n\n\nAPBEN\n\n\nCK_CRC\n( to CRC)\nCRCEN\n\n\nPeripherals\n\n\nClock \n\n\nPrescaler\n \n\uf0b8\n 1,2,4,8\n\n\n00\n\n\n01\n\n\n10\n\n\n11\n\n\nCK_AHB\n\n\nCK_AHB/2\n\n\nCK_AHB/4\n\n\nCK_AHB/8\n\n\nSPIEN\n\n\nI2CEN\n\n\nCK_GPIO\n( to GPIO port)\n\n\nPCEN\n\n\nPAEN\n00x\n\n\n011\n\n\n010\n\n\n111\n\n\nPrescaler \n\n\n\uf0b8\n1 ~ 32\nCK_REF\nDivider\n\n\n\uf0b8\n2\nCKREFEN\n\n\nCKREFPRE\n\n\nHCLKD\n( to PDMA)\nPDMAEN\n\n\nCK_DIV\n( to DIV)\nDIVEN\n\n\n**Figure 3.  Clock Structure**\n\n\nRev. 1.00\t\n24 of 55\nApril 29, 2022\n\n\n**4  Gate-Driver**\n\n\n# 4 \n# 4 \n##  Gate-Driver\n\n\nThe device includes a 3-channel gate-driver, which can be used for external high-side and\n\nlow-side N-channel MOSFET driving. It includes a 5 V LDO, a 12 V LDO, 3-channel high-side and \nlow-side gate-driver circuits. The gate-driver also has five protection functions, which are Power \nSupply Input Under Voltage Lock-Out, 5 V LDO Output Under Voltage Lock-Out, 12 V LDO \nOutput Under Voltage Lock-Out, Bootstrap Output Under Voltage Lock-Out and Over Temperature \nProtection, to avoid abnormal output situations.\n\n\nThe input signals of INHx, INLx and EN are input to the control logic which will determine the \nhigh-side and low-side gate-driver outputs. The INHx and EN each have an internal pull-down \nresistor and the INLx has an internal pull-up resistor. Additionally, there is a fixed dead time \ninsertion when switching between the high-side and low-side gate driving to avoid short-circuit \nbetween V\nCC\n and ground.\n\n\nThe gate-driver output voltage will vary with the power supply when V\nCC\n is less than 13 V. When \nV\nCC\n is greater than 13 V, the gate-driver output will be clamped to 12 V, providing a 0.7 A peak \nsource current and a 1 A peak sink current. Either high-side and low-side gate has an internal\n\nhold-off resistor in order to avoid misconduction of external power MOSFET due to interference \nwhen the power is off.", "mimetype": "text/plain", "start_char_idx": 47983, "end_char_idx": 50853, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "a9f97eca-2016-49cb-b555-14290c3ec259": {"__data__": {"id_": "a9f97eca-2016-49cb-b555-14290c3ec259", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/holtek_ceilingfan datasheet.md", "file_name": "holtek_ceilingfan datasheet.md", "file_type": "text/markdown", "file_size": 106603, "creation_date": "2025-02-21", "last_modified_date": "2025-02-21"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "85279fc0-dd46-4722-bd46-d26da5caef4b", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/holtek_ceilingfan datasheet.md", "file_name": "holtek_ceilingfan datasheet.md", "file_type": "text/markdown", "file_size": 106603, "creation_date": "2025-02-21", "last_modified_date": "2025-02-21"}, "hash": "039eaf9806c412469b4d51242e63ee3967c8744308abeaad21fea37aa494129d", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "f2b6ca7e-db75-4f6f-a972-7e388caeeaa5", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/holtek_ceilingfan datasheet.md", "file_name": "holtek_ceilingfan datasheet.md", "file_type": "text/markdown", "file_size": 106603, "creation_date": "2025-02-21", "last_modified_date": "2025-02-21"}, "hash": "be265d56d0bc42e240fac96f763472e37ecce80c69d2fba4160ffe5b7ed31172", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "fb701678-c6ff-446b-a786-7ce7b14ee14f", "node_type": "1", "metadata": {}, "hash": "1be13bcd79403f014bede642659943e5c4740e7fb3cfb43ed6abdaafc456833b", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "The gate-driver output voltage will vary with the power supply when V\nCC\n is less than 13 V. When \nV\nCC\n is greater than 13 V, the gate-driver output will be clamped to 12 V, providing a 0.7 A peak \nsource current and a 1 A peak sink current. Either high-side and low-side gate has an internal\n\nhold-off resistor in order to avoid misconduction of external power MOSFET due to interference \nwhen the power is off.\n\n\nThe gate-driver also has integrated bootstrap diodes for bootstrap circuit implementation, allowing \nreduced system component requirements. \n\n\n**5 V Voltage Regulator**\n\n\nThe integrated 5 V LDO can supply power for both internal and external circuits, with a output \ncurrent over 50mA. The LDO will act as a fully turned on switch when the power supply V\nCC\n is less \nthan 5 V, in which condition its output voltage is almost equal to the power supply if there is no load. \n\n\n**12 V Voltage Regulator**\n\n\nThe integrated 12 V LDO, which supplies power for the low-side gate-drivers, cannot be used as \npower supply for external circuits. \n\n\n**Bootstrap Circuit Operation**\n\n\nThe gate-driver uses 3 sets of bootstrap circuits as floating power supplies to power the high-side \ngate-driver circuits.\n\n\nEach set of bootstrap circuit is composed of an external bootstrap capacitor, C\nB\n, and an internal \nbootstrap diode, D\nBOOT\n. The charging current path of the bootstrap capacitor in common \napplications is shown in Figure 4. The bootstrap capacitor is charged after the low-side power \nMOSFET is turned on. After the gate-driver is enabled, an input command of INHx = INLx = \u2018L\u2019 \n\n\nRev. 1.00\t\n25 of 55\nApril 29, 2022\n\n\n32-Bit Arm\n\u00ae\n Cortex\n\u00ae\n-M0+ BLDC MCU\nwith 3-channel 48 V Half-bridge Gate-Driver\nHT32F65532G\n\n\n**4  Gate-Driver**\n\n\nshould be arranged before switching to the high-side power MOSFET for the first time, so that the \nlow-side power MOSFET will be turned on for a period of time to charge the bootstrap capacitor. \nAs shown in Figure 5, the high-side gate-driver output could not be controlled by inputs until the \nbootstrap capacitor has been charged exceeding the bootstrap under voltage lock-out threshold, \nV\nBST_UVLO+\n. It is recommended to charge the bootstrap capacitor to the steady-state voltage of V1 \nbefore proceeding. The equation for estimating the charging time t\nBST\n of the bootstrap capacitor is \nas follows:\n\n\n\t\n\t\n\t\nt\nBST\n (ms) > 0.3 + 1.1 \u00d7 C\nB\n (\u03bcF) \u00f7 2.2\n\n\nWhere C\nB\n is the bootstrap capacitance. The larger the capacitance, the longer it will take to charge. \nFor example, the charging time t\nBST\n should be at least 1.5 ms for a capacitance of 2.2 \u03bcF. After the \ncharging is completed, the bootstrap voltage will reach the steady-state voltage V1, as shown in \nFigure 5. When the power supply V\nCC\n is less than or equal to 13 V, V1 will change along with V\nCC\n. \nThen V1 will be clamped to a fixed value of 12 V once V\nCC\n is larger than 13 V. V1 is calculated as \nfollows:\n\n\n\t\n\t\n\t\nV1 = 12 V\t\n\t\nwhen V\nCC \n> 13 V\n\n\n\t\n\t\n\t\nV1 = V\nCC\n \u2013 1.5 V\t\t\nwhen V\nCC \n\u2264 13 V\n\n\nLSS\n\n\nBSTx\n\n\nGHx\n\n\nSHx\n\n\nGLx\n\n\nC\nB\n\n\nQ1\n\n\nV\nCC\n\n\nQ2\n\n\n**C**\n**B**\n** Charging Current Path**\n\n\nD\nBOOT\n\n\n**Figure 4.  Bootstrap Capacitor (C**\n**B**\n**) Charging Current Path**\n\n\nRev. 1.00\t\n26 of 55\nApril 29, 2022\n\n\n**4  Gate-Driver**\n\n\nEN\n\n\nINLx\n\n\nV\n(BSTx,SHx)\n\n\nt\nBST\n\n\nV1\n\n\nV\nBST_UVLO+\n\n\nINHx\n\n\n**Figure 5.  Bootstrap Capacitor Charging Time (t**\n**BST**\n**)**", "mimetype": "text/plain", "start_char_idx": 50440, "end_char_idx": 53822, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "fb701678-c6ff-446b-a786-7ce7b14ee14f": {"__data__": {"id_": "fb701678-c6ff-446b-a786-7ce7b14ee14f", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/holtek_ceilingfan datasheet.md", "file_name": "holtek_ceilingfan datasheet.md", "file_type": "text/markdown", "file_size": 106603, "creation_date": "2025-02-21", "last_modified_date": "2025-02-21"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "85279fc0-dd46-4722-bd46-d26da5caef4b", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/holtek_ceilingfan datasheet.md", "file_name": "holtek_ceilingfan datasheet.md", "file_type": "text/markdown", "file_size": 106603, "creation_date": "2025-02-21", "last_modified_date": "2025-02-21"}, "hash": "039eaf9806c412469b4d51242e63ee3967c8744308abeaad21fea37aa494129d", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "a9f97eca-2016-49cb-b555-14290c3ec259", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/holtek_ceilingfan datasheet.md", "file_name": "holtek_ceilingfan datasheet.md", "file_type": "text/markdown", "file_size": 106603, "creation_date": "2025-02-21", "last_modified_date": "2025-02-21"}, "hash": "b13c7daba83c09720d9a4c22c0867d9c33f768216d2066b7d83db1a2cd0f16de", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "2a694dcb-a58b-4643-bca7-0c77fcb4970f", "node_type": "1", "metadata": {}, "hash": "12dabdc55861689d9a869d3aad8614cf891606167077241ca6bae65b1fa9522d", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "V1 = 12 V\t\n\t\nwhen V\nCC \n> 13 V\n\n\n\t\n\t\n\t\nV1 = V\nCC\n \u2013 1.5 V\t\t\nwhen V\nCC \n\u2264 13 V\n\n\nLSS\n\n\nBSTx\n\n\nGHx\n\n\nSHx\n\n\nGLx\n\n\nC\nB\n\n\nQ1\n\n\nV\nCC\n\n\nQ2\n\n\n**C**\n**B**\n** Charging Current Path**\n\n\nD\nBOOT\n\n\n**Figure 4.  Bootstrap Capacitor (C**\n**B**\n**) Charging Current Path**\n\n\nRev. 1.00\t\n26 of 55\nApril 29, 2022\n\n\n**4  Gate-Driver**\n\n\nEN\n\n\nINLx\n\n\nV\n(BSTx,SHx)\n\n\nt\nBST\n\n\nV1\n\n\nV\nBST_UVLO+\n\n\nINHx\n\n\n**Figure 5.  Bootstrap Capacitor Charging Time (t**\n**BST**\n**)**\n\n\nThe charge stored in the bootstrap capacitor, C\nB\n, is discharged during the high-side gate-driver \noutput and the internal bootstrap diode, D\nBOOT\n, is used to avoid current backflow, as shown in \nFigure 6. When discharging, pay attention to whether the bootstrap capacitance value is sufficient. \nIf the bootstrap capacitance value is too small, it will affect the high-side gate driving capability. \nRefer to the \u201cComponent Selections\u201d chapter for the bootstrap capacitance recommendation. \n\n\nLSS\n\n\nBSTx\n\n\nGHx\n\n\nSHx\n\n\nGLx\n\n\nC\nB\n\n\nQ1\n\n\nV\nCC\n\n\nQ2\n\n\nD\nBOOT\n\n\n**C**\n**B**\n** Discharging Current Path**\n\n\n**Figure 6.  Bootstrap Capacitor (C**\n**B**\n**) Discharging Current Path**\n\n\nRev. 1.00\t\n27 of 55\nApril 29, 2022\n\n\n32-Bit Arm\n\u00ae\n Cortex\n\u00ae\n-M0+ BLDC MCU\nwith 3-channel 48 V Half-bridge Gate-Driver\nHT32F65532G\n\n\n**4  Gate-Driver**\n\n\n**Gate-Driver Control Logic**\n\n\nAs a gate-driver for driving high-side and low-side N-channel MOSFETs, the control signals are input \nfrom EN, INHx, INLx. Usually a 6-wire input control method is used, where the dead time width is \ndetermined by the control signals but has a minimum value equal to the fixed dead time designed in \nthe device.\n\n\nPay attention to whether the fixed dead time is sufficient when switching between the high-side and \nlow-side power MOSFETs so that the power supply V\nCC\n will not be short-circuited to the ground.\n\n\nGND\n\n\nINHA\n\n\nIN1\n\n\nINLA\n\n\nIN2\n\n\nINHB\n\n\nIN3\n\n\nINLB\n\n\nIN4\n\n\nINHC\n\n\nIN5\n\n\nINLC\n\n\nIN6\n\n\nGHA\n\n\nGLA\n\n\nGHB\n\n\nGLB\n\n\nGHC\n\n\nGLC\n\n\n**Gate-Driver**\n\n\n**MCTM Outputs**\n\n\nMT_CH0\n\n\nMT_CH0N\n\n\nMT_CH1\n\n\nMT_CH1N\n\n\nMT_CH2\n\n\nMT_CH2N\n\n\n**Figure 7.  6-Wire Control**\n\n\nBoth high-side and low-side gate-driver outputs are controlled by the EN, INHx and INLx input \nsignals. For example, the on/off true table of the external N-channel power MOSFETs is shown as \nfollows.\n\n\n**Table 3.  Gate-Driver Operation Truth Table**\n\n\n**EN**\n**INHx**\n**INLx**\n**GHx-to-SHx**\n**GLx-to-LSS**\n**External H/S **\n\n\n**Power MOSFET**\n\n\n**External L/S **\n\n\n**Power MOSFET**\n\n\n0\nX\nX\nL\nL\nOFF\nOFF\n\n\n1\n0\n0\nL\nH\nOFF\nON\n\n\n1\n0\n1\nL\nL\nOFF\nOFF\n\n\n1\n1\n0\nL\nL\nOFF\nOFF\n\n\n1\n1\n1\nH\nL\nON\nOFF\n\n\nNote: H/S indicates High-Side, L/S indicates Low-Side.\n\n\nRev. 1.00\t\n28 of 55\nApril 29, 2022\n\n\n**4  Gate-Driver**\n\n\n**Protection Function Operation**", "mimetype": "text/plain", "start_char_idx": 53380, "end_char_idx": 56082, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "2a694dcb-a58b-4643-bca7-0c77fcb4970f": {"__data__": {"id_": "2a694dcb-a58b-4643-bca7-0c77fcb4970f", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/holtek_ceilingfan datasheet.md", "file_name": "holtek_ceilingfan datasheet.md", "file_type": "text/markdown", "file_size": 106603, "creation_date": "2025-02-21", "last_modified_date": "2025-02-21"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "85279fc0-dd46-4722-bd46-d26da5caef4b", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/holtek_ceilingfan datasheet.md", "file_name": "holtek_ceilingfan datasheet.md", "file_type": "text/markdown", "file_size": 106603, "creation_date": "2025-02-21", "last_modified_date": "2025-02-21"}, "hash": "039eaf9806c412469b4d51242e63ee3967c8744308abeaad21fea37aa494129d", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "fb701678-c6ff-446b-a786-7ce7b14ee14f", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/holtek_ceilingfan datasheet.md", "file_name": "holtek_ceilingfan datasheet.md", "file_type": "text/markdown", "file_size": 106603, "creation_date": "2025-02-21", "last_modified_date": "2025-02-21"}, "hash": "081f565cfd5f756a11c4c34708a008a57a0cdb2bbf3e76b30c760931bcd6aad9", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "38b7823c-134b-43c7-a85b-44ac0139a431", "node_type": "1", "metadata": {}, "hash": "8c03cf007eb92ec538833628c2bada19dadbef43b91f39fafed4c36a0640ae5c", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "**Table 3.  Gate-Driver Operation Truth Table**\n\n\n**EN**\n**INHx**\n**INLx**\n**GHx-to-SHx**\n**GLx-to-LSS**\n**External H/S **\n\n\n**Power MOSFET**\n\n\n**External L/S **\n\n\n**Power MOSFET**\n\n\n0\nX\nX\nL\nL\nOFF\nOFF\n\n\n1\n0\n0\nL\nH\nOFF\nON\n\n\n1\n0\n1\nL\nL\nOFF\nOFF\n\n\n1\n1\n0\nL\nL\nOFF\nOFF\n\n\n1\n1\n1\nH\nL\nON\nOFF\n\n\nNote: H/S indicates High-Side, L/S indicates Low-Side.\n\n\nRev. 1.00\t\n28 of 55\nApril 29, 2022\n\n\n**4  Gate-Driver**\n\n\n**Protection Function Operation**\n\n\nWhen the device operates in an abnormal situation, such as a power supply input under voltage \nlock-out, bootstrap output under voltage lock-out, 12 V LDO output under voltage lock-out, 5 V \nLDO output under voltage lock-out or over temperature condition has occurred, it will activate \nthe corresponding protection mechanism to turn off the affected N-channel power MOSFET. The \nprotection mechanisms are summarized below.\n\n\n**Table 4.  Protection Function Conditions**\n\n\n**Protection**\n**Protection Entry **\n\n\n**Condition**\n\n\n**Protection Reaction**\n**Release **\n\n\n**Condition**\n**V**\n**12P**\n**GHx-to-SHx**\n**GLx-to-LSS**\n**Bootstrap **\n\n\n**Function**\n\n\nVCC_UVLO\nV\nCC \n< V\nCC_UVLO-\n0V\nL\nL\nDisable\nV\nCC \n\u2265 V\nCC_UVLO+\n\n\nVBST_UVLO\nV\n(BSTx,SHx) \n< V\nBST_UVLO-\n\u2014\nL\n\u2014\nKeep Active\nV\n(BSTx,SHx) \n\u2265 V\nBST_UVLO+\n\n\nV12P_UVLO\nV\n12P \n< V\n12P_UVLO-\n\u2014\n\u2014\nL\nDisable\nV\n12P \n\u2265 V\n12P_UVLO+\n\n\nVREG_UVLO\nV\nREG \n< V\nREG_UVLO-\n\u2014\nL\nL\nDisable\nV\nREG \n\u2265 V\nREG_UVLO+\n\n\nOTP\nT\nj \n> T\nSHD\n\u2014\nL\nL\nDisable\nT\nj \n\u2264 T\nREC\n\n\n**Power Supply Input Under Voltage Lock-Out \u2013 VCC_UVLO**\n\n\nThis integrated protection function is to avoid unstable gate-driver output when the power supply \nvoltage falls to a certain low level. During V\nCC\n power-on period, both high-side and low-side power \nMOSFETs are turned off before the power supply voltage reaching the threshold V\nCC_UVLO+\n. When \nthe power supply voltage is greater than V\nCC_UVLO+\n, the gate-driver outputs are determined by the \ninput signals. If the power supply voltage falls below the under voltage lock-out threshold V\nCC_UVLO-\n,\n\nboth high and low-side power MOSFETs will remain off.\n\n\n**Bootstrap Output Under Voltage Lock-Out \u2013 VBST_UVLO**\n\n\nThis integrated protection function is to avoid that when the bootstrap capacitor is insufficiently \ncharged, the output voltage of the high-side gate-driver will be insufficient making the high-side \npower MOSFET fully turned on. When the bootstrap output voltage is larger than the threshold \nV\nBST_UVLO+\n, the high-side gate-driver output is determined by the input signals. If the bootstrap \noutput voltage falls below the under voltage lock-out threshold V\nBST_UVLO-\n, the high-side power \nMOSFET will remain off.\n\n\n**12 V LDO Output Under Voltage Lock-Out \u2013 V12P_UVLO**\n\n\nWhen the internal 12 V LDO output voltage, V\n12P\n, is too low, the integrated 12 V LDO output under \nvoltage lock-out function will be activated to avoid that the output voltage of the low-side gate-driver \nis insufficient making the low-side power MOSFET fully turned on. After V\n12P\n exceeds the threshold \nV\n12P_UVLO+\n, the low-side gate-driver output is determined by the input signals. If V\n12P\n is less than the \nunder voltage lock-out threshold V\n12P_UVLO-\n, the low-side power MOSFET will remain off.\n\n\n**5 V LDO Output Under Voltage Lock-Out \u2013 VREG_UVLO**", "mimetype": "text/plain", "start_char_idx": 55653, "end_char_idx": 58895, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "38b7823c-134b-43c7-a85b-44ac0139a431": {"__data__": {"id_": "38b7823c-134b-43c7-a85b-44ac0139a431", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/holtek_ceilingfan datasheet.md", "file_name": "holtek_ceilingfan datasheet.md", "file_type": "text/markdown", "file_size": 106603, "creation_date": "2025-02-21", "last_modified_date": "2025-02-21"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "85279fc0-dd46-4722-bd46-d26da5caef4b", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/holtek_ceilingfan datasheet.md", "file_name": "holtek_ceilingfan datasheet.md", "file_type": "text/markdown", "file_size": 106603, "creation_date": "2025-02-21", "last_modified_date": "2025-02-21"}, "hash": "039eaf9806c412469b4d51242e63ee3967c8744308abeaad21fea37aa494129d", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "2a694dcb-a58b-4643-bca7-0c77fcb4970f", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/holtek_ceilingfan datasheet.md", "file_name": "holtek_ceilingfan datasheet.md", "file_type": "text/markdown", "file_size": 106603, "creation_date": "2025-02-21", "last_modified_date": "2025-02-21"}, "hash": "1a637e087e21b37d8361d7b38cb6247cf095472e7b102755ae23f980c233b3aa", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "67269c53-af9c-42d3-9b93-15f5a346e52a", "node_type": "1", "metadata": {}, "hash": "9e9224cac87ab83eacf190087184c300ffb32b439151c65db3ae057e9b0cd6ea", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "**12 V LDO Output Under Voltage Lock-Out \u2013 V12P_UVLO**\n\n\nWhen the internal 12 V LDO output voltage, V\n12P\n, is too low, the integrated 12 V LDO output under \nvoltage lock-out function will be activated to avoid that the output voltage of the low-side gate-driver \nis insufficient making the low-side power MOSFET fully turned on. After V\n12P\n exceeds the threshold \nV\n12P_UVLO+\n, the low-side gate-driver output is determined by the input signals. If V\n12P\n is less than the \nunder voltage lock-out threshold V\n12P_UVLO-\n, the low-side power MOSFET will remain off.\n\n\n**5 V LDO Output Under Voltage Lock-Out \u2013 VREG_UVLO**\n\n\nWhen the internal 5 V LDO output voltage, V\nREG\n, is too low, the integrated 5 V LDO output \nunder voltage lock-out function will be activated to avoid unstable signals input from the external \ncontroller. After V\nREG\n exceeds the threshold V\nREG_UVLO+\n, the gate-driver output is determined by \nthe input signals. If V\nREG\n is less than the under voltage lock-out threshold V\nREG_UVLO-\n, both high and \nlow-side power MOSFETs will remain off.\n\n\nRev. 1.00\t\n29 of 55\nApril 29, 2022\n\n\n32-Bit Arm\n\u00ae\n Cortex\n\u00ae\n-M0+ BLDC MCU\nwith 3-channel 48 V Half-bridge Gate-Driver\nHT32F65532G\n\n\n**4  Gate-Driver**\n\n\n**Over Temperature Protection \u2013 OTP**\n\n\nIf the internal junction temperature of the gate-driver exceeds the limit threshold T\nSHD\n, the\n\nhigh-side and low-side power MOSFETs will be turned off until the junction temperature drops \nbelow the recovery temperature level, T\nREC\n, at which the gate-driver output is determined by the \ninput signals.\n\n\n**Component Selections**\n\n\n**Gate Resistor Circuit**\n\n\nThe main function of the gate resistors, R\nG1\n, R\nG2\n, R\nG3\n and R\nG4\n, is to reduce the vibration of U, V, W \noutput voltages and reduce the EMI noise generation. Adjusting R\nG1\n and R\nG3\n controls the on time of \nthe high-side and low-side switches, adjusting R\nG2\n and R\nG4\n controls the off time of the high-side and \nlow-side switches. The gate resistors are optional and can be used according to the requirements.\n\n\nIt is recommended to select the gate resistance value according to the desired gate voltage rising \ntime (t\nr\n) or falling time (t\nf\n), which are shown in the figure below. R\nG1\n, R\nG2\n, R\nG3\n and R\nG4\n, if used, are \nrecommended to have a typical value of 10 \u03a9 ~ 200 \u03a9. It is recommended to use a 1N4148 switch \ndiode for both D\nG1\n and D\nG2\n.\n\n\nV\nGS\n10%\n\n\n90%\n\n\n10%\n\n\n90%\n\n\nt\nr\nt\nf\n\n\n**Figure 8.  Gate Voltage (V**\n**GS**\n**) Rising Time (t**\n**r**\n**) and Falling Time (t**\n**f**\n**)**\n\n\n**Bootstrap Capacitor**\n\n\nThe power stored in the bootstrap capacitor, C\nB\n, services as a floating power supply for the\n\nhigh-side gate-driver circuit. Generally speaking, the bootstrap capacitance value is recommended \nto be more than 50 times the input power capacitance value of the high-side power MOSFET, and is \nrecommended to be at least 2.2 \u03bcF. \n\n\n**Current Sensing Resistors**\n\n\nThe current sensing resistor, R\nS\n, turns the current flowing through it into a voltage for the controller \nto detect. The current sensing resistor is optional and can be used according to the requirements. It \nis recommended that the current sensing resistors be used when the cross voltage is less than 0.5 V. \n\n\nPay attention to the power that the current sensing resistor can withstand, P\nRS\n, which is calculated \nby P\nRS \n= R\nS\n \u00d7 I\nRMS\n\n\n2\n, where R\nS\n is the resistance value, I\nRMS\n is the effective value of the current \n\n\nflowing through the resistor. The package of the current sensing resistor should be selected based \non the power calculated above.", "mimetype": "text/plain", "start_char_idx": 58274, "end_char_idx": 61865, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "67269c53-af9c-42d3-9b93-15f5a346e52a": {"__data__": {"id_": "67269c53-af9c-42d3-9b93-15f5a346e52a", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/holtek_ceilingfan datasheet.md", "file_name": "holtek_ceilingfan datasheet.md", "file_type": "text/markdown", "file_size": 106603, "creation_date": "2025-02-21", "last_modified_date": "2025-02-21"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "85279fc0-dd46-4722-bd46-d26da5caef4b", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/holtek_ceilingfan datasheet.md", "file_name": "holtek_ceilingfan datasheet.md", "file_type": "text/markdown", "file_size": 106603, "creation_date": "2025-02-21", "last_modified_date": "2025-02-21"}, "hash": "039eaf9806c412469b4d51242e63ee3967c8744308abeaad21fea37aa494129d", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "38b7823c-134b-43c7-a85b-44ac0139a431", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/holtek_ceilingfan datasheet.md", "file_name": "holtek_ceilingfan datasheet.md", "file_type": "text/markdown", "file_size": 106603, "creation_date": "2025-02-21", "last_modified_date": "2025-02-21"}, "hash": "cb5d5281f0a8523df7dc384944e74d963806f039695806fb901d5160a5394513", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "aef74c3c-d7b3-4b40-abcf-baa5b5766b52", "node_type": "1", "metadata": {}, "hash": "ca65ee34816cf9f2f546fcd7cd6fdc1b17a7e5eb255a8c8cbab186746479f24f", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "**Current Sensing Resistors**\n\n\nThe current sensing resistor, R\nS\n, turns the current flowing through it into a voltage for the controller \nto detect. The current sensing resistor is optional and can be used according to the requirements. It \nis recommended that the current sensing resistors be used when the cross voltage is less than 0.5 V. \n\n\nPay attention to the power that the current sensing resistor can withstand, P\nRS\n, which is calculated \nby P\nRS \n= R\nS\n \u00d7 I\nRMS\n\n\n2\n, where R\nS\n is the resistance value, I\nRMS\n is the effective value of the current \n\n\nflowing through the resistor. The package of the current sensing resistor should be selected based \non the power calculated above.\n\n\nRev. 1.00\t\n30 of 55\nApril 29, 2022\n\n\n**4  Gate-Driver**\n\n\n**Gate-Driver Supply Capacitor**\n\n\nThe power supply regulator capacitor, C1, can reduce input voltage fluctuation. It is recommended \nto use at least a 4.7 \u03bcF capacitor.\n\n\n**Power Supply Bypass Capacitor**\n\n\nWhen the board power supply is mains, the power supply bypass capacitor, C5, can filter out the high-\nfrequency noise input from the power supply. It is recommended to use a 0.1 \u03bcF capacitor. This \ncapacitor is optional and can be used according to the requirements.\n\n\n**Power Supply Input Series Resistor**\n\n\nIn order to keep the junction temperature of the gate-driver within the operating range and \nmaintain a stable output, it is necessary to distribute the power dissipation of the gate-driver \nthrough the power supply series resistor, R1, so that the total power dissipation P\nD\n would not exceed \nthe maximum power dissipation P\nD(MAX)\n. This resistor is optional and can be used or not according \nto needs. Usually, when the power dissipation P\nD\n of the gate-driver exceeds the maximum allowable \npower dissipation P\nD(MAX)\n, over temperature protection will occur. it is recommended to use a 150 \u03a9\n\nresistor for R1 and a package that can withstand at least 0.5 W for the resistor. \n\n\n**RC Snubbers**\n\n\nIn order to prevent the 3-channel U, V, W output voltages from vibrating too much and to reduce \nEMI, an RC snubber circuit composed of R\nSN\n and C\nSN\n can be used to reduce the peak value and \nfrequency of the vibration. R\nSN\n and C\nSN\n should be designed based on the actual board parasitic \ninductance and parasitic resistance. The capacitor and resistor are optional and can be used \naccording to requirements.\n\n\n**Motor Supply Capacitor**\n\n\nThe motor power supply capacitor, C4, can absorb the current that is fed back to the V\nCC\n power \nsupply when the motor is running, and can also provide a transient power for motor to compensate \nfor the power response speed or the influence of external wire length. It is recommended to use at \nleast a 22 \u03bcF capacitor. \n\n\n**12 V LDO Output Capacitor**\n\n\nThe 12 V LDO output regulator capacitor, C2, can reduce the voltage ripple of the 12 V LDO \noutput. It is recommended to use at least a 2.2 \u03bcF capacitor.\n\n\n**5 V LDO Output Capacitor**\n\n\nThe 5 V LDO output regulator capacitor, C3, can reduce the voltage ripple of the 5 V LDO output. \nIt is recommended to use at least a 2.2 \u03bcF capacitor.\n\n\n**Voltage Clamp Circuit**\n\n\nIn order to prevent IC damage or malfunction when a large negative SHx transient occurs, a voltage \nclamp circuit can be used to reduce the negative SHx spike. It is recommended to use a 2.2 \u03a9 \nresistor, R\nSH\n, and 1N5819 schottky diode, D\nSH\n.\n\n\nRev. 1.00\t\n31 of 55\nApril 29, 2022\n\n\n32-Bit Arm\n\u00ae\n Cortex\n\u00ae\n-M0+ BLDC MCU\nwith 3-channel 48 V Half-bridge Gate-Driver\nHT32F65532G\n\n\n**5  Pin Assignment**\n\n\n# 5 \n# 5 \n##  Pin Assignment\n\n\nAF0\n\n\n(Default)\n\n\nAF0\n\n\n(Default)\n\n\nAF0\n\n\n(Default)\n\n\nVSS / VSSA\n\n\nnRST\n\n\nPB13\n\n\nXTALOUT\n\n\nP5\nP15\n\n\n**HT32F65532G**\n\n\n**48 LQFP-EP-A**", "mimetype": "text/plain", "start_char_idx": 61170, "end_char_idx": 64887, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "aef74c3c-d7b3-4b40-abcf-baa5b5766b52": {"__data__": {"id_": "aef74c3c-d7b3-4b40-abcf-baa5b5766b52", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/holtek_ceilingfan datasheet.md", "file_name": "holtek_ceilingfan datasheet.md", "file_type": "text/markdown", "file_size": 106603, "creation_date": "2025-02-21", "last_modified_date": "2025-02-21"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "85279fc0-dd46-4722-bd46-d26da5caef4b", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/holtek_ceilingfan datasheet.md", "file_name": "holtek_ceilingfan datasheet.md", "file_type": "text/markdown", "file_size": 106603, "creation_date": "2025-02-21", "last_modified_date": "2025-02-21"}, "hash": "039eaf9806c412469b4d51242e63ee3967c8744308abeaad21fea37aa494129d", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "67269c53-af9c-42d3-9b93-15f5a346e52a", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/holtek_ceilingfan datasheet.md", "file_name": "holtek_ceilingfan datasheet.md", "file_type": "text/markdown", "file_size": 106603, "creation_date": "2025-02-21", "last_modified_date": "2025-02-21"}, "hash": "1786bd26ad1cd8c8dccbf14fc7dd82704ab113e59883fb8d643f2d5e98a81c42", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "5c553a7a-1855-484c-b3ca-d58a98a09091", "node_type": "1", "metadata": {}, "hash": "3c0a1be9ac17c5ca5bb30f4cb3e7edb98e1ab26670191b38a67e4ea1dba140f8", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "Rev. 1.00\t\n31 of 55\nApril 29, 2022\n\n\n32-Bit Arm\n\u00ae\n Cortex\n\u00ae\n-M0+ BLDC MCU\nwith 3-channel 48 V Half-bridge Gate-Driver\nHT32F65532G\n\n\n**5  Pin Assignment**\n\n\n# 5 \n# 5 \n##  Pin Assignment\n\n\nAF0\n\n\n(Default)\n\n\nAF0\n\n\n(Default)\n\n\nAF0\n\n\n(Default)\n\n\nVSS / VSSA\n\n\nnRST\n\n\nPB13\n\n\nXTALOUT\n\n\nP5\nP15\n\n\n**HT32F65532G**\n\n\n**48 LQFP-EP-A**\n\n\nVDD / VDDA\n\n\nAF0\n\n\n(Default)\n\n\nP5\n\n\nPB14\n\n\nAF1\n\n\nP15\n\n\n5VA\n\n\n5V\n\n\n1.5 V Power Pad\n\n\n5 V Digital & Analog I/O Pad\n\n\n5 V Digital I/O Pad\n\n\nPB8\n\n\nPC2\n\n\nPB7\n\n\nPB6\n\n\nPC3\n\n\nPC1\n\n\nPB5\n\n\n48\n47\n46\n45\n44\n43\n42\n41\n40\n39\n38\n37\n\n\n13\n14\n15\n16\n17\n18\n19\n20\n21\n22\n23\n24\n\n\n1\n\n\n2\n\n\n3\n\n\n4\n\n\n5\n\n\n6\n\n\n7\n\n\n8\n\n\n9\n\n\n10\n\n\n11\n\n\nPA0\n\n\nPA1\n\n\nPA2\n\n\nPA3\n\n\nPA4\n\n\nPA5\n\n\nPA6\n\n\nPA7\n\n\nPC5\n\n\nPC6\n\n\n5VA\n\n\n5VA\n\n\n5VA\n\n\n5VA\n\n\n5VA\n\n\n5VA\n\n\n5VA\n\n\n12\n\n\nPC4\n\n\n5VA\n\n\n5VA\n\n\n35\n\n\n34\n\n\n33\n\n\n32\n\n\n31\n\n\n30\n\n\n29\n\n\n28\n\n\n27\n\n\n26\n\n\n25\n\n\n36\n\n\nP5\n5 V Digital & Analog Power Pad\n\n\nXTALIN\n\n\n5V\n5V\n\n\n5VA\n5VA\n5VA\n5VA\n5VA\n\n\nGD\nGate-Driver Pad\n\n\nGD\n\n\nGD\n\n\nGD\n\n\nGD\n\n\nGD\n\n\nGD\n\n\nGD\n\n\nGD\n\n\nGD\n\n\nGD\n\n\nGD\n\n\n5VA\n\n\n5VA\n\n\n5VA\n\n\nCLDO\n\n\nPB10\n\n\n5VA\n\n\nGDP\nGate-Driver Power Pad\n\n\n5V\n5V\n5V\n\n\nPA13\n\n\nPA12\n\n\nSWDIO\n\n\nSWCLK\n\n\n5V\n\n\nGD\n\n\nPB11\n\n\n5V\n\n\nPA8\n\n\nPC7\n\n\nPA9_BOOT\n\n\nSHA\n\n\nGHA\n\n\nGLA\n\n\nBSTB\n\n\nSHB\n\n\nGHB\n\n\nGHC\n\n\nBSTC\n\n\nGLB\n\n\nSHC\n\n\nGLC\n\n\nBSTA\n\n\nVREG\n\n\nVCC\n\n\nV12P\n\n\nLSS\n\n\nPB4\n\n\nGDP\nGDP\nGDP\n5V\n\n\n5VA\n5VA\n5V\n\n\nGD\n\n\n**Figure 9.  48-pin LQFP-EP Pin Assignment**\n\n\nRev. 1.00\t\n32 of 55\nApril 29, 2022\n\n\n**5  Pin Assignment**\n\n\nAF0\n\n\n(Default)\n\n\nAF0\n\n\n(Default)\n\n\nAF0\n\n\n(Default)\n\n\n**HT32F65532G**\n\n\n**32 QFN-A**\n\n\nAF0\n\n\n(Default)\n\n\nAF1\n\n\nPA13\n\n\nVDD / VDDA\n\n\nVSS / VSSA\n\n\nnRST\n\n\n24\n\n\nGLC\n\n\nPA12\n\n\nPA9_BOOT\n\n\nP5\nP15\n\n\nCLDO\n\n\nP5\n5V\n\n\nP15\n\n\n5VA\n\n\n5V\n\n\n1.5 V Power Pad\n\n\n5 V Digital & Analog I/O Pad\n\n\n5 V Digital I/O Pad\n\n\nVCC\n\n\nPC3\n\n\nVREG\n\n\nV12P\n\n\nLSS\n\n\nBSTA\n\n\nGHA\n\n\nSHA\n\n\n32\n31\n30\n29\n28\n27\n25\n26\n\n\n5VA\n\n\n9\n10\n11\n12\n13\n14\n15\n16\n\n\n1\n\n\n2\n\n\n3\n\n\n4\n\n\n5\n\n\n6\n\n\n7\n\n\n8\n\n\nPB6\n\n\nPB7\n\n\nPB8\n\n\nPA1\n\n\nPA3\n\n\nPA6\n\n\nPA7\n\n\nPC4\n5VA\n\n\n5VA\n\n\n5VA\n\n\n5VA\n\n\n5VA\n\n\n5VA\n\n\n5VA\n\n\n5VA\n\n\n23\n\n\n22\n\n\n21\n\n\n20\n\n\n19\n\n\n17\n\n\n18\n\n\nGLA\n\n\nBSTB\n\n\nSHB\n\n\nGHB\n\n\nGHC\n\n\nBSTC\n\n\nGLB\n\n\nSHC\n\n\nP5\n5 V Digital & Analog Power Pad\n\n\n5V\n\n\nSWDIO\n\n\nSWCLK\n\n\nGDP\nGDP\nGDP\nGD\nGD\nGD\nGD\n\n\nGD\n\n\nGD\n\n\nGD\n\n\nGD\n\n\nGD\n\n\nGD\n\n\nGD\n\n\nGD\n\n\nGD\n5V\n5V\n\n\nGD\nGate-Driver Pad\n\n\nGDP\nGate-Driver Power Pad", "mimetype": "text/plain", "start_char_idx": 64566, "end_char_idx": 66720, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "5c553a7a-1855-484c-b3ca-d58a98a09091": {"__data__": {"id_": "5c553a7a-1855-484c-b3ca-d58a98a09091", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/holtek_ceilingfan datasheet.md", "file_name": "holtek_ceilingfan datasheet.md", "file_type": "text/markdown", "file_size": 106603, "creation_date": "2025-02-21", "last_modified_date": "2025-02-21"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "85279fc0-dd46-4722-bd46-d26da5caef4b", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/holtek_ceilingfan datasheet.md", "file_name": "holtek_ceilingfan datasheet.md", "file_type": "text/markdown", "file_size": 106603, "creation_date": "2025-02-21", "last_modified_date": "2025-02-21"}, "hash": "039eaf9806c412469b4d51242e63ee3967c8744308abeaad21fea37aa494129d", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "aef74c3c-d7b3-4b40-abcf-baa5b5766b52", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/holtek_ceilingfan datasheet.md", "file_name": "holtek_ceilingfan datasheet.md", "file_type": "text/markdown", "file_size": 106603, "creation_date": "2025-02-21", "last_modified_date": "2025-02-21"}, "hash": "83b0b6f1b505432a7c8fc09050b07d9c63381dee4558308c9ae07dfac7755381", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "ad677459-ca18-4dc6-849e-c829219129ba", "node_type": "1", "metadata": {}, "hash": "5d20f02b68908105263c5303714aa230eb518046a91799243ec5d631fca7669d", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "5VA\n\n\n9\n10\n11\n12\n13\n14\n15\n16\n\n\n1\n\n\n2\n\n\n3\n\n\n4\n\n\n5\n\n\n6\n\n\n7\n\n\n8\n\n\nPB6\n\n\nPB7\n\n\nPB8\n\n\nPA1\n\n\nPA3\n\n\nPA6\n\n\nPA7\n\n\nPC4\n5VA\n\n\n5VA\n\n\n5VA\n\n\n5VA\n\n\n5VA\n\n\n5VA\n\n\n5VA\n\n\n5VA\n\n\n23\n\n\n22\n\n\n21\n\n\n20\n\n\n19\n\n\n17\n\n\n18\n\n\nGLA\n\n\nBSTB\n\n\nSHB\n\n\nGHB\n\n\nGHC\n\n\nBSTC\n\n\nGLB\n\n\nSHC\n\n\nP5\n5 V Digital & Analog Power Pad\n\n\n5V\n\n\nSWDIO\n\n\nSWCLK\n\n\nGDP\nGDP\nGDP\nGD\nGD\nGD\nGD\n\n\nGD\n\n\nGD\n\n\nGD\n\n\nGD\n\n\nGD\n\n\nGD\n\n\nGD\n\n\nGD\n\n\nGD\n5V\n5V\n\n\nGD\nGate-Driver Pad\n\n\nGDP\nGate-Driver Power Pad\n\n\n**Figure 10.  32-pin QFN Pin Assignment**\n\n\nRev. 1.00\t\n33 of 55\nApril 29, 2022\n\n\n32-Bit Arm\n\u00ae\n Cortex\n\u00ae\n-M0+ BLDC MCU\nwith 3-channel 48 V Half-bridge Gate-Driver\nHT32F65532G\n\n\n**5  Pin Assignment**\n\n\n**Table 5.  Pin Alternate Function**\n\n\n**Package**\n\n\n**Alternate Function Mapping**\n\n\n**AF0**\n**AF1**\n**AF2**\n**AF3**\n**AF4**\n**AF5**\n**AF6**\n**AF7**\n**AF8**\n**AF9**\n**AF10**\n**AF11**\n**AF12**\n**AF13**\n**AF14**\n**AF15**\n\n\n**48\n**\n\n\n**LQFP-EP**\n\n\n**32\n**\n\n\n**QFN**\n\n\n**System **\n**Default**\n**GPIO**\n**ADC**\n**N/A**\n**GPTM/**\n**MCTM**\n**SPI**\n**USART/**\n\n\n**UART**\n**I**\n**2**\n**C**\n**CMP/ **\n\n\n**OPA**\n**SCTM**\n**N/A**\n**N/A**\n**N/A**\n**MCTM**\n**N/A**\n**System **\n\n\n**Other**\n\n\n1\nPA0\nADC_IN5\nUSR_RTS\nSCTM0\n\n\n2\n4\nPA1\nADC_IN6\nUSR_RX\nI2C_SCL\nSCTM1\n\n\n3\nPA2\nADC_IN7\nMT_BRK0\nSPI_SCK\nUSR_CTS\nCMP0O\n\n\n4\n5\nPA3\nADC_IN8\nMT_BRK1\nSPI_MISO\nUSR_TX\nI2C_SDA\nCMP0N\n\n\n5\nPA4\nSPI_SEL\nUR_TX\nI2C_SCL\nCMP0P\nSCTM2\n\n\n6\nPA5\nSPI_MOSI\nUR_RX\nI2C_SDA\nSCTM3\n\n\n7\n6\nPA6\nOPAP\n\n\n8\n7\nPA7\nGT_CH0\nOPAN\nSCTM2\n\n\n9\n8\nPC4\nGT_CH1\nSPI_MOSI\nUSR_TX\nOPAO\n\n\n10\nPC5\nADC_IN9\nGT_CH2\nSPI_MISO\nUSR_RX\nSCTM0\n\n\n11\nPC6\nADC_IN10\nGT_CH3\nSPI_SEL\nUSR_RTS\n\n\n12\nPC7\nADC_IN11\nSPI_ SCK\nUSR_CTS\nSCTM3\n\n\n13\n9\nCLDO\n\n\n14\n10\nVDD/VDDA\n\n\n15\n11\nVSS/VSSA\n\n\n16\n12\nnRST\n\n\n17\nPB10\nUR_RX\nI2C_SCL\n\n\n18\nPB11\nUR_TX\nI2C_SDA\n\n\n19\nXTALIN\nPB13\nMT_CH3\nUSR_RTS\n\n\n20\nXTALOUT\nPB14\nMT_BRK0\nSPI_SCK\nUSR_CTS\nSCTM1\n\n\n21\n13\nSWDIO\nPA13\nUR_TX\nI2C_SDA\n\n\n22\n14\nSWCLK\nPA12\nUR_RX\nI2C_SCL\n\n\n23\nPA8\nGT_CH0\nSPI_SCK\nUSR_TX\nI2C_SCL\nSCTM0\n\n\n24\n15\nPA9_BOOT\nGT_CH3\nSPI_SEL\nUSR_RX\nI2C_SDA\nCKOUT\n\n\n25\n16\nGLC\n\n\n26\n17\nGHC\n\n\n27\n18\nSHC\n\n\n28\n19\nBSTC\n\n\n29\n20\nGLB\n\n\n30\n21\nGHB\n\n\n31\n22\nSHB", "mimetype": "text/plain", "start_char_idx": 66298, "end_char_idx": 68293, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "ad677459-ca18-4dc6-849e-c829219129ba": {"__data__": {"id_": "ad677459-ca18-4dc6-849e-c829219129ba", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/holtek_ceilingfan datasheet.md", "file_name": "holtek_ceilingfan datasheet.md", "file_type": "text/markdown", "file_size": 106603, "creation_date": "2025-02-21", "last_modified_date": "2025-02-21"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "85279fc0-dd46-4722-bd46-d26da5caef4b", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/holtek_ceilingfan datasheet.md", "file_name": "holtek_ceilingfan datasheet.md", "file_type": "text/markdown", "file_size": 106603, "creation_date": "2025-02-21", "last_modified_date": "2025-02-21"}, "hash": "039eaf9806c412469b4d51242e63ee3967c8744308abeaad21fea37aa494129d", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "5c553a7a-1855-484c-b3ca-d58a98a09091", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/holtek_ceilingfan datasheet.md", "file_name": "holtek_ceilingfan datasheet.md", "file_type": "text/markdown", "file_size": 106603, "creation_date": "2025-02-21", "last_modified_date": "2025-02-21"}, "hash": "ee880746247d7e3af31cc9292b051b9c17e22c8eb56758264936ad97889c44fc", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "0da0d285-d1bc-49c5-a3fe-a9de08473de9", "node_type": "1", "metadata": {}, "hash": "f20afaf4dd2bf17a749c5fafb1fa6a9a34ad8179de1d1fb3bbd45b374585fb92", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "18\nPB11\nUR_TX\nI2C_SDA\n\n\n19\nXTALIN\nPB13\nMT_CH3\nUSR_RTS\n\n\n20\nXTALOUT\nPB14\nMT_BRK0\nSPI_SCK\nUSR_CTS\nSCTM1\n\n\n21\n13\nSWDIO\nPA13\nUR_TX\nI2C_SDA\n\n\n22\n14\nSWCLK\nPA12\nUR_RX\nI2C_SCL\n\n\n23\nPA8\nGT_CH0\nSPI_SCK\nUSR_TX\nI2C_SCL\nSCTM0\n\n\n24\n15\nPA9_BOOT\nGT_CH3\nSPI_SEL\nUSR_RX\nI2C_SDA\nCKOUT\n\n\n25\n16\nGLC\n\n\n26\n17\nGHC\n\n\n27\n18\nSHC\n\n\n28\n19\nBSTC\n\n\n29\n20\nGLB\n\n\n30\n21\nGHB\n\n\n31\n22\nSHB\n\n\n32\n23\nBSTB\n\n\n33\n24\nGLA\n\n\n34\n25\nGHA\n\n\n35\n26\nSHA\n\n\n36\n27\nBSTA\n\n\n37\n28\nLSS\n\n\n38\n29\nV12P\n\n\n39\n30\nVCC\n\n\n40\n31\nVREG\n\n\n41\nPB4\nMT_CH2\nSPI_SEL\nUR_TX\nSCTM3\nMT_CH2N\n\n\n42\nPB5\nSPI_SCK\n\n\n43\nPC1\nMT_BRK0\nSPI_MOSI\nUR_RX\nCMP1O\nSCTM0\n\n\n44\nPC2\nADC_IN0\nMT_CH3\nSPI_MISO\nSCTM1\n\n\n45\n32\nPC3\nADC_IN1\nGT_CH3\nCMP1N\n\n\n46\n1\nPB6\nADC_IN2\nGT_CH2\nI2C_SCL\nCMP1P2\nSCTM2\n\n\n47\n2\nPB7\nADC_IN3\nGT_CH1\nI2C_SDA\nCMP1P1\n\n\n48\n3\nPB8\nADC_IN4\nGT_CH0\nUR_TX\nCMP1P0\nSCTM3\n\n\nRev. 1.00\t\n34 of 55\nApril 29, 2022\n\n\n**5  Pin Assignment**\n\n\n**Table 6.  Pin Description**\n\n\n**Pin Number**\n\n\n**Pin Name**\n**Type**\n**(1)**\n**I/O **\n\n\n**Structure**\n**(2)**\n\n\n**Output**\n\n\n**Driving**\n\n\n**Description**\n\n\n**48 LQFP-EP 32 QFN**\n**Default Function (AF0)**\n\n\n1\nPA0\nAI/O\n5V\n4/8/12/16 mA PA0\n\n\n2\n4\nPA1\nAI/O\n5V\n4/8/12/16 mA PA1\n\n\n3\nPA2\nAI/O\n5V\n4/8/12/16 mA PA2\n\n\n4\n5\nPA3\nAI/O\n5V\n4/8/12/16 mA PA3\n\n\n5\nPA4\nAI/O\n5V\n4/8/12/16 mA \nPA4, this pin provides a UART_TX function in the \n\n\nBoot loader mode\n\n\n6\nPA5\nAI/O\n5V\n4/8/12/16 mA \nPA5, this pin provides a UART_RX function in the \n\n\nBoot loader mode\n\n\n7\n6\nPA6\nAI/O\n5V\n4/8/12/16 mA PA6\n\n\n8\n7\nPA7\nAI/O\n5V\n4/8/12/16 mA PA7\n\n\n9\n8\nPC4\nAI/O\n5V\n4/8/12/16 mA PC4\n\n\n10\nPC5\nAI/O\n5V\n4/8/12/16 mA PC5\n\n\n11\nPC6\nAI/O\n5V\n4/8/12/16 mA PC6\n\n\n12\nPC7\nAI/O\n5V\n4/8/12/16 mA PC7\n\n\n13\n9\nCLDO\nP\n\u2014\n\u2014\n\n\nCore power LDO V\nCORE\n output\nA 2.2 \u03bcF capacitor must be connected as close as \npossible between this pin and VSS\n\n\n14\n10\nVDD/VDDA\nP\n\u2014\n\u2014\nDigital and analog voltage input\n\n\n15\n11\nVSS/VSSA\nP\n\u2014\n\u2014\nGround reference\n\n\n16\n12\nnRST\n(3)\nI\n5V_PU\n\u2014\nExternal reset pin\n\n\n17\nPB10\n(3)\nI/O\n\n\n(V\nDD\n)\n5V\n4/8/12/16 mA PB10", "mimetype": "text/plain", "start_char_idx": 67943, "end_char_idx": 69852, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "0da0d285-d1bc-49c5-a3fe-a9de08473de9": {"__data__": {"id_": "0da0d285-d1bc-49c5-a3fe-a9de08473de9", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/holtek_ceilingfan datasheet.md", "file_name": "holtek_ceilingfan datasheet.md", "file_type": "text/markdown", "file_size": 106603, "creation_date": "2025-02-21", "last_modified_date": "2025-02-21"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "85279fc0-dd46-4722-bd46-d26da5caef4b", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/holtek_ceilingfan datasheet.md", "file_name": "holtek_ceilingfan datasheet.md", "file_type": "text/markdown", "file_size": 106603, "creation_date": "2025-02-21", "last_modified_date": "2025-02-21"}, "hash": "039eaf9806c412469b4d51242e63ee3967c8744308abeaad21fea37aa494129d", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "ad677459-ca18-4dc6-849e-c829219129ba", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/holtek_ceilingfan datasheet.md", "file_name": "holtek_ceilingfan datasheet.md", "file_type": "text/markdown", "file_size": 106603, "creation_date": "2025-02-21", "last_modified_date": "2025-02-21"}, "hash": "a9388234289bf5225a5050c54e6e8a75d4b96a05979bd3f740db2d052691322e", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "72230c25-3639-47b5-9398-52204775b40e", "node_type": "1", "metadata": {}, "hash": "e75d5f2dec9d4832c552e601b794153e0ce699141d8248115e02f0522ff7d89d", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "11\nPC6\nAI/O\n5V\n4/8/12/16 mA PC6\n\n\n12\nPC7\nAI/O\n5V\n4/8/12/16 mA PC7\n\n\n13\n9\nCLDO\nP\n\u2014\n\u2014\n\n\nCore power LDO V\nCORE\n output\nA 2.2 \u03bcF capacitor must be connected as close as \npossible between this pin and VSS\n\n\n14\n10\nVDD/VDDA\nP\n\u2014\n\u2014\nDigital and analog voltage input\n\n\n15\n11\nVSS/VSSA\nP\n\u2014\n\u2014\nGround reference\n\n\n16\n12\nnRST\n(3)\nI\n5V_PU\n\u2014\nExternal reset pin\n\n\n17\nPB10\n(3)\nI/O\n\n\n(V\nDD\n)\n5V\n4/8/12/16 mA PB10\n\n\n18\nPB11\n(3)\nI/O\n\n\n(V\nDD\n)\n5V\n4/8/12/16 mA PB11\n\n\n19\nPB13\nAI/O\n5V\n4/8/12/16 mA XTALIN\n\n\n20\nPB14\nAI/O\n5V\n4/8/12/16 mA XTALOUT\n\n\n21\n13\nPA13\nI/O\n5V_PU\n4/8/12/16 mA SWDIO\n\n\n22\n14\nPA12\nI/O\n5V_PU\n4/8/12/16 mA SWCLK\n\n\n23\nPA8\nI/O\n5V\n4/8/12/16 mA PA8\n\n\n24\n15\nPA9\nI/O\n5V_PU\n4/8/12/16 mA PA9_BOOT\n\n\n25\n16\nGLC\nO\n\u2500\n\u2500\nLow-side gate drive phase C\n\n\n26\n17\nGHC\nO\n\u2500\n\u2500\nHigh-side gate drive phase C\n\n\n27\n18\nSHC\nI\n\u2500\n\u2500\nHigh-side source connection phase C\n\n\n28\n19\nBSTC\nO\n\u2500\n\u2500\nBootstrap output phase C\n\n\n29\n20\nGLB\nO\n\u2500\n\u2500\nLow-side gate drive phase B\n\n\n30\n21\nGHB\nO\n\u2500\n\u2500\nHigh-side gate drive phase B\n\n\n31\n22\nSHB\nI\n\u2500\n\u2500\nHigh-side source connection phase B\n\n\n32\n23\nBSTB\nO\n\u2500\n\u2500\nBootstrap output phase B\n\n\n33\n24\nGLA\nO\n\u2500\n\u2500\nLow-side gate drive phase A\n\n\n34\n25\nGHA\nO\n\u2500\n\u2500\nHigh-side gate drive phase A\n\n\n35\n26\nSHA\nI\n\u2500\n\u2500\nHigh-side source connection phase A\n\n\n36\n27\nBSTA\nO\n\u2500\n\u2500\nBootstrap output phase A\n\n\n37\n28\nLSS\nI\n\u2014\n\u2014\nLow-side source connection for phase A, B and C. \nConnect to ground of power stage.\n\n\n38\n29\nV12P\nO\n\u2014\n\u2014\nSupplied from VCC. Regulated 12 V output (V12P \nonly supplies power to the device internal circuit)\n\n\nRev. 1.00\t\n35 of 55\nApril 29, 2022\n\n\n32-Bit Arm\n\u00ae\n Cortex\n\u00ae\n-M0+ BLDC MCU\nwith 3-channel 48 V Half-bridge Gate-Driver\nHT32F65532G\n\n\n**5  Pin Assignment**\n\n\n**Pin Number**\n\n\n**Pin Name**\n**Type**\n**(1)**\n**I/O **\n\n\n**Structure**\n**(2)**\n\n\n**Output**\n\n\n**Driving**\n\n\n**Description**\n\n\n**48 LQFP-EP 32 QFN**\n**Default Function (AF0)**\n\n\n39\n30\nVCC\nP\n\u2014\n\u2014\nVCC power supply input\n\n\n40\n31\nVREG\nO\n\u2014\n\u2014\nSupplied from VCC. Regulated 5 V output. Always \nactive\n\n\n41\nPB4\nI/O\n5V\n4/8/12/16 mA PB4\n\n\n42\nPB5\nI/O\n5V\n4/8/12/16 mA PB5\n\n\n43\nPC1\nAI/O\n5V\n4/8/12/16 mA PC1\n\n\n44\nPC2\nAI/O\n5V\n4/8/12/16 mA PC2\n\n\n45\n32\nPC3\nAI/O\n5V\n4/8/12/16 mA PC3\n\n\n46\n1\nPB6\nAI/O\n5V\n4/8/12/16 mA PB6", "mimetype": "text/plain", "start_char_idx": 69462, "end_char_idx": 71590, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "72230c25-3639-47b5-9398-52204775b40e": {"__data__": {"id_": "72230c25-3639-47b5-9398-52204775b40e", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/holtek_ceilingfan datasheet.md", "file_name": "holtek_ceilingfan datasheet.md", "file_type": "text/markdown", "file_size": 106603, "creation_date": "2025-02-21", "last_modified_date": "2025-02-21"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "85279fc0-dd46-4722-bd46-d26da5caef4b", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/holtek_ceilingfan datasheet.md", "file_name": "holtek_ceilingfan datasheet.md", "file_type": "text/markdown", "file_size": 106603, "creation_date": "2025-02-21", "last_modified_date": "2025-02-21"}, "hash": "039eaf9806c412469b4d51242e63ee3967c8744308abeaad21fea37aa494129d", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "0da0d285-d1bc-49c5-a3fe-a9de08473de9", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/holtek_ceilingfan datasheet.md", "file_name": "holtek_ceilingfan datasheet.md", "file_type": "text/markdown", "file_size": 106603, "creation_date": "2025-02-21", "last_modified_date": "2025-02-21"}, "hash": "021c2730bc79a70f17cf2c87ccb5f8bffe62c9edc0f36bfc52140d9187ff252b", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "0b719c2b-2b28-4105-a0bb-7f81c63c64e5", "node_type": "1", "metadata": {}, "hash": "2d87dd037c2470dfe3456f0f505bb9ac525b568b87c5ae9fec90bb0ad8424040", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "39\n30\nVCC\nP\n\u2014\n\u2014\nVCC power supply input\n\n\n40\n31\nVREG\nO\n\u2014\n\u2014\nSupplied from VCC. Regulated 5 V output. Always \nactive\n\n\n41\nPB4\nI/O\n5V\n4/8/12/16 mA PB4\n\n\n42\nPB5\nI/O\n5V\n4/8/12/16 mA PB5\n\n\n43\nPC1\nAI/O\n5V\n4/8/12/16 mA PC1\n\n\n44\nPC2\nAI/O\n5V\n4/8/12/16 mA PC2\n\n\n45\n32\nPC3\nAI/O\n5V\n4/8/12/16 mA PC3\n\n\n46\n1\nPB6\nAI/O\n5V\n4/8/12/16 mA PB6\n\n\n47\n2\nPB7\nAI/O\n5V\n4/8/12/16 mA PB7\n\n\n48\n3\nPB8\nAI/O\n5V\n4/8/12/16 mA PB8\n\n\nNote: 1. I = Input, O = Output, A = Analog Port, P = Power Supply, V\nDD\n = V\nDD\n Power.\n\n\n2. 5V = 5 V operation I/O type, PU = Pull-up.\n3. These pins are located at the V\nDD\n power domain.\n4. The EP which means the thermally enhanced Exposed Pad on the packages must be connected to ground.\n\n\n**Internal Connection Signal Lines**\n\n\nThe MCU generated signals such as the MCTM channel outputs have been internally connected to \nthe gate-driver inputs for control purpose. The connections are listed in the following table and the \nrelated control registers should be configured correctly using application program.\n\n\n**Table 7.  Internal Connection Signal Lines**\n\n\n**MCU Signal Name**\n\n\n**Connected **\n\n\n**Gate-Driver **\n\n\n**Signal Name**\n\n\n**Description**\n\n\nPC9 / MT_CH0 (MCTM)\nINHA\n\n\nControl input for high-side gate drive phase A, high active. \nThe MCU AFIO setting should be AF4 to select the MCTM pin \nfunction.\n\n\nPC8 / MT_CH0N (MCTM)\nINLA\n\n\nControl input for low-side gate drive phase A, low active. The \nMCU AFIO setting should be AF4 to select the MCTM pin \nfunction.\n\n\nPB1/ MT_CH1 (MCTM)\nINHB\n\n\nControl input for high-side gate drive phase B, high active. \nThe MCU AFIO setting should be AF4 to select the MCTM pin \nfunction.\n\n\nPB0 / MT_CH1N (MCTM)\nINLB\n\n\nControl input for low-side gate drive phase B, low active. The \nMCU AFIO setting should be AF4 to select the MCTM pin \nfunction.\n\n\nPA15 / MT_CH2 (MCTM)\nINHC\n\n\nControl input for high-side gate drive phase C, high active. \nThe MCU AFIO setting should be AF4 to select the MCTM pin \nfunction.\n\n\nPA14 / MT_CH2N (MCTM)\nINLC\n\n\nControl input for low-side gate drive phase C, low active. The \nMCU AFIO setting should be AF4 to select the MCTM pin \nfunction.\n\n\nPC12 \nEN\n\n\nGate-Driver enable pin. When EN=\u20180\u2019, in its internal circuits, \nonly the 5V VREG keeps active. The MCU AFIO setting should \nbe AF0 to select the General Purpose Input/Output pin function.\n\n\nRev. 1.00\t\n36 of 55\nApril 29, 2022\n\n\n**6  Application Circuits**\n\n\n# 6 \n# 6 \n##  Application Circuits\n\n\n**Typical Application Circuit \u2013 1-Shunt Current Sensing**\n\n\n3\n\n\n3\n\n\n3\n\n\n3\n\n\nV\nREG\n\n\n(5V)\n\n\nV\nCC\n\n\n(6V to 40V)\n\n\nN\n\n\n**HT32F65532G**\n\n\nLSS\n\n\nVCC\n\n\nVREG\n\n\nC3\n\n\n2.2\u00b5F/16V\n\n\nC1\n\n\n4.7\u00b5F/50V\n\n\nR\nS\n\n\nBSTx\n\n\nGHx\n\n\nSHx\n\n\nGLx\n\n\nC\nB\n\n\n2.2\u00b5F/25V\n\n\nR\nG1\n\n\nR\nG2\nD\nG1\n\n\nR\nG3\n\n\nR\nG4\nD\nG2\n\n\nUS\n\n\nU\n\n\nVS\n\n\nV\n\n\nW\n\n\nWS\n\n\nV12P\n\n\nC2\n\n\n2.2\u00b5F/25V\n\n\nV\nCC", "mimetype": "text/plain", "start_char_idx": 71270, "end_char_idx": 74015, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "0b719c2b-2b28-4105-a0bb-7f81c63c64e5": {"__data__": {"id_": "0b719c2b-2b28-4105-a0bb-7f81c63c64e5", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/holtek_ceilingfan datasheet.md", "file_name": "holtek_ceilingfan datasheet.md", "file_type": "text/markdown", "file_size": 106603, "creation_date": "2025-02-21", "last_modified_date": "2025-02-21"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "85279fc0-dd46-4722-bd46-d26da5caef4b", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/holtek_ceilingfan datasheet.md", "file_name": "holtek_ceilingfan datasheet.md", "file_type": "text/markdown", "file_size": 106603, "creation_date": "2025-02-21", "last_modified_date": "2025-02-21"}, "hash": "039eaf9806c412469b4d51242e63ee3967c8744308abeaad21fea37aa494129d", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "72230c25-3639-47b5-9398-52204775b40e", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/holtek_ceilingfan datasheet.md", "file_name": "holtek_ceilingfan datasheet.md", "file_type": "text/markdown", "file_size": 106603, "creation_date": "2025-02-21", "last_modified_date": "2025-02-21"}, "hash": "ef91706ba8ac4f98866cdb7a1861470fd66ac48ec74a6f1ae4b8ef7f55cc8189", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "b6f2ee94-247f-4191-afb1-825e05d366ce", "node_type": "1", "metadata": {}, "hash": "21f9c4274814246b2738a49ae7c561935a90d54c27c2f19d495ae3f9df92f049", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "# 6 \n# 6 \n##  Application Circuits\n\n\n**Typical Application Circuit \u2013 1-Shunt Current Sensing**\n\n\n3\n\n\n3\n\n\n3\n\n\n3\n\n\nV\nREG\n\n\n(5V)\n\n\nV\nCC\n\n\n(6V to 40V)\n\n\nN\n\n\n**HT32F65532G**\n\n\nLSS\n\n\nVCC\n\n\nVREG\n\n\nC3\n\n\n2.2\u00b5F/16V\n\n\nC1\n\n\n4.7\u00b5F/50V\n\n\nR\nS\n\n\nBSTx\n\n\nGHx\n\n\nSHx\n\n\nGLx\n\n\nC\nB\n\n\n2.2\u00b5F/25V\n\n\nR\nG1\n\n\nR\nG2\nD\nG1\n\n\nR\nG3\n\n\nR\nG4\nD\nG2\n\n\nUS\n\n\nU\n\n\nVS\n\n\nV\n\n\nW\n\n\nWS\n\n\nV12P\n\n\nC2\n\n\n2.2\u00b5F/25V\n\n\nV\nCC\n\n\nC4\n22\u00b5F/50V\n\n\nVDD/VDDA\n\n\nC6\n\n\n0.1\u00b5F/16V\n\n\nVSS/VSSA\n\n\nV\nREG\nOP Amp Gain \n\n\nCircuit\n\n\nOPAP\n\n\nOPAN\n\n\nOPAO\n\n\n*Gate resistor block is optional\n\n\n*Gate resistor block is optional\n\n\n*Current sensing block is optional \n\n\nIf not used, connect LSS to ground\n\n\nR\nSN\n\n\nC\nSN\n\n\n*Snubber block \n\n\nis optional\n\n\nR\nSH\n\n\nD\nSH\n\n\n*Voltage clamp\n\n\n block is optional\n\n\nC5\n0.1\u00b5F/50V\n\n\nR1\n\n\n*R1 is optional\n\n\n*C5 is optional\n\n\nOPAP\nOPAN\nOPAO\n\n\n3\n\n\nNote: V12P only supplies power to the device internal circuit.\n\n\n**Figure 11.  1-Shunt FOC Application Circuit **\n\n\nRev. 1.00\t\n37 of 55\nApril 29, 2022\n\n\n32-Bit Arm\n\u00ae\n Cortex\n\u00ae\n-M0+ BLDC MCU\nwith 3-channel 48 V Half-bridge Gate-Driver\nHT32F65532G\n\n\n**7  Electrical Characteristics**\n\n\n# 7 \n# 7 \n##  Electrical Characteristics\n\n\n**Absolute Maximum Ratings**\n\n\nThe following table shows the absolute maximum ratings of the device. These are stress ratings \nonly. Stresses beyond absolute maximum ratings may cause permanent damage to the device. Note \nthat the device is not guaranteed to operate properly at the maximum ratings. Exposure to the \nabsolute maximum rating conditions for extended periods may affect device reliability.\n\n\n**Table 8.  Absolute Maximum Ratings**\n\n\n**Parameter**\n**Value**\n**Unit**\n\n\nV\nCC\n6 to 48\nV\n\n\nV\nDD\n, V\nDDA\n \n(V\nSS\n - 0.3) to (V\nSS\n + 5.5)\nV\n\n\nSHx\n-2 (<1\u00b5s) to 48\nV\n\n\nBSTx, GHx\n-0.3 to 60\nV\n\n\nV\n(GHx, SHx)\n, V\n(BSTx, SHx)\n-0.3 to 20\nV\n\n\nV12P, GLx\n-0.3 to 20\nV\n\n\nVREG, INHx, INLx, EN\n-0.3 to 7.0\nV\n\n\nAmbient Operating Temperature Range\n-40 to 105\n\u00b0C\n\n\nStorage Temperature Range\n-60 to 150\n\u00b0C\n\n\nMaximum Junction Temperature\n125\n\u00b0C\n\n\nElectrostatic Discharge Voltage\nHuman Body Model\n\u00b14000\nV\n\n\nJunction-to-Ambient Thermal \nResistance, \u03b8\nJA\n\n\n48LQFP-EP\n50\n\u00b0C/W\n\n\n32QFN\n47\n\u00b0C/W\n\n\n**Recommended DC Operating Conditions**\n\n\n**Table 9.  Recommended DC Operating Conditions**\n\n\nT\nA\n = 25 \u00b0C, unless otherwise specified.\n\n\n**Symbol**\n**Parameter**\n**Conditions**\n**Min.**\n**Typ.**\n**Max.**\n**Unit**\n\n\nV\nCC\nPower Supply Voltage \n\u2014\n6\n\u2014\n40\nV\n\n\nV\nDD\nOperating Voltage\n\u2014\n2.5\n5.0\n5.5\nV\n\n\nV\nDDA\nAnalog Operating Voltage\n\u2014\n2.5\n5.0\n5.5\nV\n\n\nRev. 1.00\t\n38 of 55\nApril 29, 2022\n\n\n**7  Electrical Characteristics**\n\n\n**On-Chip LDO Voltage Regulator Characteristics**\n\n\n**Table 10.  LDO Characteristics**\n\n\nT\nA\n = 25 \u00b0C, unless otherwise specified.", "mimetype": "text/plain", "start_char_idx": 73649, "end_char_idx": 76298, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "b6f2ee94-247f-4191-afb1-825e05d366ce": {"__data__": {"id_": "b6f2ee94-247f-4191-afb1-825e05d366ce", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/holtek_ceilingfan datasheet.md", "file_name": "holtek_ceilingfan datasheet.md", "file_type": "text/markdown", "file_size": 106603, "creation_date": "2025-02-21", "last_modified_date": "2025-02-21"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "85279fc0-dd46-4722-bd46-d26da5caef4b", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/holtek_ceilingfan datasheet.md", "file_name": "holtek_ceilingfan datasheet.md", "file_type": "text/markdown", "file_size": 106603, "creation_date": "2025-02-21", "last_modified_date": "2025-02-21"}, "hash": "039eaf9806c412469b4d51242e63ee3967c8744308abeaad21fea37aa494129d", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "0b719c2b-2b28-4105-a0bb-7f81c63c64e5", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/holtek_ceilingfan datasheet.md", "file_name": "holtek_ceilingfan datasheet.md", "file_type": "text/markdown", "file_size": 106603, "creation_date": "2025-02-21", "last_modified_date": "2025-02-21"}, "hash": "eeac573b4d80035f130fa59a8c91a4e4648619c002405d45adb2dc42e74e1051", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "6b3be5e2-44a5-44dd-9002-8dd3663b8a25", "node_type": "1", "metadata": {}, "hash": "097c7292f3ed244eb97c0786e1af42a5c88255396f339016df53725e4ebb5e6c", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "32QFN\n47\n\u00b0C/W\n\n\n**Recommended DC Operating Conditions**\n\n\n**Table 9.  Recommended DC Operating Conditions**\n\n\nT\nA\n = 25 \u00b0C, unless otherwise specified.\n\n\n**Symbol**\n**Parameter**\n**Conditions**\n**Min.**\n**Typ.**\n**Max.**\n**Unit**\n\n\nV\nCC\nPower Supply Voltage \n\u2014\n6\n\u2014\n40\nV\n\n\nV\nDD\nOperating Voltage\n\u2014\n2.5\n5.0\n5.5\nV\n\n\nV\nDDA\nAnalog Operating Voltage\n\u2014\n2.5\n5.0\n5.5\nV\n\n\nRev. 1.00\t\n38 of 55\nApril 29, 2022\n\n\n**7  Electrical Characteristics**\n\n\n**On-Chip LDO Voltage Regulator Characteristics**\n\n\n**Table 10.  LDO Characteristics**\n\n\nT\nA\n = 25 \u00b0C, unless otherwise specified.\n\n\n**Symbol**\n**Parameter**\n**Conditions**\n**Min.**\n**Typ.**\n**Max.**\n**Unit**\n\n\nV\nLDO\nInternal Regulator Output \nVoltage\n\n\nV\nDD\n \u2265 2.5 V Regulator input \n@ I\nLDO\n = 35 mA and voltage \nvariation = \u00b1 5 %, After trimming\n\n\n1.425\n1.5\n1.57\nV\n\n\nI\nLDO\nOutput Current\nV\nDD\n = 2.5 V Regulator input \n@ V\nLDO \n= 1.5 V\n\u2014\n30\n35\nmA\n\n\nC\nLDO\n\n\nExternal Filter Capacitor \nValue for Internal Core \nPower Supply\n\n\nThe capacitor value is \ndependent on the core power \ncurrent consumption\n\n\n1\n2.2\n\u2014\n\u03bcF\n\n\n**Power Consumption**\n\n\n**Table 11.  Power Consumption Characteristics**\n\n\nT\nA\n = 25 \u00b0C, unless otherwise specified.\n\n\n**Symbol**\n**Parameter**\n**Conditions**\n**Min.**\n**Typ. Max. Unit**\n\n\nI\nDD\nSupply Current\n\n(Run Mode)\n\n\nV\nDD\n = 5.0 V, HSI = 8 MHz, PLL = 60 MHz,\nf\nHCLK\n = 60 MHz, f\nPCLK\n = 60 MHz, \nall peripherals enabled\n\n\n\u2014\n16.76\n\u2014\nmA\n\n\nV\nDD\n = 5.0 V, HSI = 8 MHz, PLL = 60 MHz, \nf\nHCLK\n = 60 MHz, f\nPCLK\n = 60 MHz, \nall peripherals disabled\n\n\n\u2014\n7.54\n\u2014\nmA\n\n\nV\nDD\n = 5.0 V, HSI = 8 MHz, PLL = 40 MHz, \nf\nHCLK\n = 40 MHz, f\nPCLK\n = 40 MHz, \nall peripherals enabled\n\n\n\u2014\n13.9\n\u2014\nmA\n\n\nV\nDD\n = 5.0 V, HSI = 8 MHz, PLL = 40 MHz, \nf\nHCLK\n = 40 MHz, f\nPCLK\n = 40 MHz, \nall peripherals disabled\n\n\n\u2014\n7.69\n\u2014\nmA\n\n\nV\nDD\n = 5.0 V, HSI = 8 MHz, PLL = 20 MHz, \nf\nHCLK\n = 20 MHz, f\nPCLK\n = 20 MHz, \nall peripherals enabled\n\n\n\u2014\n6.56\n\u2014\nmA\n\n\nV\nDD\n = 5.0 V, HSI = 8 MHz, PLL = 20 MHz, \nf\nHCLK\n = 20 MHz, f\nPCLK\n = 20 MHz, \nall peripherals disabled\n\n\n\u2014\n3.44\n\u2014\nmA\n\n\nV\nDD\n = 5.0 V, HSI = 8 MHz, PLL off, \nf\nHCLK\n = 8 MHz, f\nPCLK\n = 8 MHz, \nall peripherals enabled\n\n\n\u2014\n2.69\n\u2014\nmA\n\n\nV\nDD\n = 5.0 V, HSI = 8 MHz, PLL off, \nf\nHCLK\n = 8 MHz, f\nPCLK\n = 8 MHz, \nall peripherals disabled\n\n\n\u2014\n1.43\n\u2014\nmA\n\n\nV\nDD\n = 5.0 V, HSI off, PLL off, LSI on, \nf\nHCLK\n = 32 kHz, f\nPCLK\n = 32 kHz, \nall peripherals enabled\n\n\n\u2014\n34.6\n\u2014\n\u03bcA", "mimetype": "text/plain", "start_char_idx": 75733, "end_char_idx": 78072, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "6b3be5e2-44a5-44dd-9002-8dd3663b8a25": {"__data__": {"id_": "6b3be5e2-44a5-44dd-9002-8dd3663b8a25", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/holtek_ceilingfan datasheet.md", "file_name": "holtek_ceilingfan datasheet.md", "file_type": "text/markdown", "file_size": 106603, "creation_date": "2025-02-21", "last_modified_date": "2025-02-21"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "85279fc0-dd46-4722-bd46-d26da5caef4b", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/holtek_ceilingfan datasheet.md", "file_name": "holtek_ceilingfan datasheet.md", "file_type": "text/markdown", "file_size": 106603, "creation_date": "2025-02-21", "last_modified_date": "2025-02-21"}, "hash": "039eaf9806c412469b4d51242e63ee3967c8744308abeaad21fea37aa494129d", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "b6f2ee94-247f-4191-afb1-825e05d366ce", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/holtek_ceilingfan datasheet.md", "file_name": "holtek_ceilingfan datasheet.md", "file_type": "text/markdown", "file_size": 106603, "creation_date": "2025-02-21", "last_modified_date": "2025-02-21"}, "hash": "cc99b7af99f973c8f315ba73a9571011bb1d93ed32168f3f78d5194adc1b03d8", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "79d185d8-60cb-48d2-94bf-5d10ea8e471c", "node_type": "1", "metadata": {}, "hash": "162db08656985424c7071a1b9786d0371621bc38f1ca1e92cb8d38e95fbd3774", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "\u2014\n3.44\n\u2014\nmA\n\n\nV\nDD\n = 5.0 V, HSI = 8 MHz, PLL off, \nf\nHCLK\n = 8 MHz, f\nPCLK\n = 8 MHz, \nall peripherals enabled\n\n\n\u2014\n2.69\n\u2014\nmA\n\n\nV\nDD\n = 5.0 V, HSI = 8 MHz, PLL off, \nf\nHCLK\n = 8 MHz, f\nPCLK\n = 8 MHz, \nall peripherals disabled\n\n\n\u2014\n1.43\n\u2014\nmA\n\n\nV\nDD\n = 5.0 V, HSI off, PLL off, LSI on, \nf\nHCLK\n = 32 kHz, f\nPCLK\n = 32 kHz, \nall peripherals enabled\n\n\n\u2014\n34.6\n\u2014\n\u03bcA\n\n\nV\nDD\n = 5.0 V, HSI off, PLL off, LSI on, \nf\nHCLK\n = 32 kHz, f\nPCLK\n = 32 kHz, \nall peripherals disabled\n\n\n\u2014\n29.6\n\u2014\n\u03bcA\n\n\nRev. 1.00\t\n39 of 55\nApril 29, 2022\n\n\n32-Bit Arm\n\u00ae\n Cortex\n\u00ae\n-M0+ BLDC MCU\nwith 3-channel 48 V Half-bridge Gate-Driver\nHT32F65532G\n\n\n**7  Electrical Characteristics**\n\n\n**Symbol**\n**Parameter**\n**Conditions**\n**Min.**\n**Typ. Max. Unit**\n\n\nI\nDD\n\n\nSupply Current\n\n(Sleep Mode)\n\n\nV\nDD\n = 5.0 V, HSI = 8 MHz, PLL = 60 MHz, \nf\nHCLK\n = 0 MHz, f\nPCLK\n = 60 MHz, \nall peripherals enabled\n\n\n\u2014\n11.22\n\u2014\nmA\n\n\nV\nDD\n = 5.0 V, HSI = 8 MHz, PLL = 60 MHz, \nf\nHCLK\n = 0 MHz, f\nPCLK\n = 60 MHz, \nall peripherals disabled\n\n\n\u2014\n1.19\n\u2014\nmA\n\n\nV\nDD\n = 5.0 V, HSI = 8 MHz, PLL = 40 MHz, \nf\nHCLK\n = 0 MHz, f\nPCLK\n = 40 MHz, \nall peripherals enabled\n\n\n\u2014\n7.63\n\u2014\nmA\n\n\nV\nDD\n = 5.0 V, HSI = 8 MHz, PLL = 40 MHz, \nf\nHCLK\n = 0 MHz, f\nPCLK\n = 40 MHz, \nall peripherals disabled\n\n\n\u2014\n0.94\n\u2014\nmA\n\n\nV\nDD\n = 5.0 V, HSI = 8 MHz, PLL = 20 MHz, \nf\nHCLK\n = 0 MHz, f\nPCLK\n = 20 MHz, \nall peripherals enabled\n\n\n\u2014\n4.16\n\u2014\nmA\n\n\nV\nDD\n = 5.0 V, HSI = 8 MHz, PLL = 20 MHz, \nf\nHCLK\n = 0 MHz, f\nPCLK\n = 20 MHz, \nall peripherals disabled\n\n\n\u2014\n0.73\n\u2014\nmA\n\n\nV\nDD\n = 5.0 V, HSI = 8 MHz, PLL off, \nf\nHCLK\n = 0 MHz, f\nPCLK\n = 8 MHz, \nall peripherals enabled\n\n\n\u2014\n1.72\n\u2014\nmA\n\n\nV\nDD\n = 5.0 V, HSI = 8 MHz, PLL off, \nf\nHCLK\n = 0 MHz, f\nPCLK\n = 8 MHz, \nall peripherals disabled\n\n\n\u2014\n0.35\n\u2014\nmA\n\n\nSupply Current\n\n(Deep-Sleep Mode)\n\n\nV\nDD\n = 5.0 V, all clock off (HSE/HSI), \nLDO in low power mode, LSI on, LSTM \non\n\n\n\u2014\n25\n\u2014\n\u03bcA\n\n\nNote: 1. HSE means high speed external oscillator. HSI means 8 MHz high speed internal oscillator.\n\n\n2. LSI means 32 kHz low speed internal oscillator.\n3. Code = while (1) { 208 NOP } executed in Flash.\n\n\n**Reset and Supply Monitor Characteristics**\n\n\n**Table 12.  V**\n**DD**\n** Power Reset Characteristics**\n\n\nT\nA\n = 25 \u00b0C, unless otherwise specified.\n\n\n**Symbol**\n**Parameter**\n**Conditions**\n**Min.**\n**Typ.**\n**Max.**\n**Unit**", "mimetype": "text/plain", "start_char_idx": 77715, "end_char_idx": 79977, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "79d185d8-60cb-48d2-94bf-5d10ea8e471c": {"__data__": {"id_": "79d185d8-60cb-48d2-94bf-5d10ea8e471c", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/holtek_ceilingfan datasheet.md", "file_name": "holtek_ceilingfan datasheet.md", "file_type": "text/markdown", "file_size": 106603, "creation_date": "2025-02-21", "last_modified_date": "2025-02-21"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "85279fc0-dd46-4722-bd46-d26da5caef4b", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/holtek_ceilingfan datasheet.md", "file_name": "holtek_ceilingfan datasheet.md", "file_type": "text/markdown", "file_size": 106603, "creation_date": "2025-02-21", "last_modified_date": "2025-02-21"}, "hash": "039eaf9806c412469b4d51242e63ee3967c8744308abeaad21fea37aa494129d", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "6b3be5e2-44a5-44dd-9002-8dd3663b8a25", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/holtek_ceilingfan datasheet.md", "file_name": "holtek_ceilingfan datasheet.md", "file_type": "text/markdown", "file_size": 106603, "creation_date": "2025-02-21", "last_modified_date": "2025-02-21"}, "hash": "3895d463a6f69bf086ea1b58a9568052c22ae836e749ad14d02cf79404d05f24", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "d589094a-e6b6-4b50-ae86-2823d1df3656", "node_type": "1", "metadata": {}, "hash": "980a66e0673be67ebe0f459e64181ade8b87c4a421c7813733707e1d05ff0265", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "\u2014\n0.35\n\u2014\nmA\n\n\nSupply Current\n\n(Deep-Sleep Mode)\n\n\nV\nDD\n = 5.0 V, all clock off (HSE/HSI), \nLDO in low power mode, LSI on, LSTM \non\n\n\n\u2014\n25\n\u2014\n\u03bcA\n\n\nNote: 1. HSE means high speed external oscillator. HSI means 8 MHz high speed internal oscillator.\n\n\n2. LSI means 32 kHz low speed internal oscillator.\n3. Code = while (1) { 208 NOP } executed in Flash.\n\n\n**Reset and Supply Monitor Characteristics**\n\n\n**Table 12.  V**\n**DD**\n** Power Reset Characteristics**\n\n\nT\nA\n = 25 \u00b0C, unless otherwise specified.\n\n\n**Symbol**\n**Parameter**\n**Conditions**\n**Min.**\n**Typ.**\n**Max.**\n**Unit**\n\n\nV\nPOR\nPower On Reset Threshold\n(Rising Voltage on V\nDD\n)\n\n\nT\nA\n = -40 \u00b0C ~ 105 \u00b0C\n\n\n2.22\n2.35\n2.48\nV\n\n\nV\nPDR\nPower Down Reset Threshold\n(Falling Voltage on V\nDD\n) \n2.09\n2.20\n2.33\nV\n\n\nV\nPORHYST\nPOR Hysteresis\n\u2014\n\u2014\n150\n\u2014\nmV\n\n\nt\nPOR\nReset Delay Time\nV\nDD\n = 5.0 V\n\u2014\n0.1\n0.2\nms\n\n\nNote: 1. Data based on characterization results only, not tested in production.\n\n\n2. If the LDO is turned on, the V\nDD\n POR has to be in the de-assertion condition. When the V\nDD\n \n\n\nPOR is in the assertion state then the LDO will be turned off.\n\n\nRev. 1.00\t\n40 of 55\nApril 29, 2022\n\n\n**7  Electrical Characteristics**\n\n\n**Table 13.  LVD/BOD Characteristics**\n\n\nT\nA\n = 25 \u00b0C, unless otherwise specified.\n\n\n**Symbol**\n**Parameter**\n**Conditions**\n**Min.**\n**Typ.**\n**Max.**\n**Unit**\n\n\nV\nBOD\nVoltage of Brown-Out \nDetection \n\n\nAfter factory-trimmed\nV\nDD\n Falling edge\n2.37\n2.45\n2.53\nV\n\n\nV\nLVD\nVoltage of Low Voltage \nDetection\nV\nDD\n Falling edge\n\n\nLVDS = 000\n2.57\n2.65\n2.73\nV\n\n\nLVDS = 001\n2.77\n2.85\n2.93\nV\n\n\nLVDS = 010\n2.97\n3.05\n3.13\nV\n\n\nLVDS = 011\n3.17\n3.25\n3.33\nV\n\n\nLVDS = 100\n3.37\n3.45\n3.53\nV\n\n\nLVDS = 101\n4.15\n4.25\n4.35\nV\n\n\nLVDS = 110\n4.35\n4.45\n4.55\nV\n\n\nLVDS = 111\n4.55\n4.65\n4.75\nV\n\n\nV\nLVDHTST\nLVD Hysteresis\nV\nDD \n= 5.0 V\n\u2014\n\u2014\n100\n\u2014\nmV\n\n\nt\nsuLVD\nLVD Setup Time\nV\nDD \n= 5.0 V\n\u2014\n\u2014\n\u2014\n5\n\u03bcs\n\n\nt\natLVD\nLVD Active Delay Time\nV\nDD \n= 5.0 V\n\u2014\n\u2014\n\u2014\n\u2014\nms\n\n\nI\nDDLVD\nOperation Current\n (3)\nV\nDD \n= 5.0 V\n\u2014\n\u2014\n10\n20\n\u03bcA\n\n\nNote: 1. Data based on characterization results only, not tested in production.\n\n\n2. Bandgap current is not included.\n3. LVDS field is in the PWRCU LVDCSR register.\n\n\n**External Clock Characteristics**\n\n\n**Table 14.  High Speed External Clock (HSE) Characteristics**\n\n\nT\nA\n = 25 \u00b0C, unless otherwise specified.\n\n\n**Symbol**\n**Parameter**\n**Conditions**\n**Min.**\n**Typ.**\n**Max.**\n**Unit**\n\n\nV\nDD\nOperation Voltage Range\n\u2014\n2.5\n\u2014\n5.5\nV\n\n\nf\nHSE\nHSE Frequency \n\u2014\n4\n\u2014\n16\nMHz", "mimetype": "text/plain", "start_char_idx": 79402, "end_char_idx": 81831, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "d589094a-e6b6-4b50-ae86-2823d1df3656": {"__data__": {"id_": "d589094a-e6b6-4b50-ae86-2823d1df3656", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/holtek_ceilingfan datasheet.md", "file_name": "holtek_ceilingfan datasheet.md", "file_type": "text/markdown", "file_size": 106603, "creation_date": "2025-02-21", "last_modified_date": "2025-02-21"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "85279fc0-dd46-4722-bd46-d26da5caef4b", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/holtek_ceilingfan datasheet.md", "file_name": "holtek_ceilingfan datasheet.md", "file_type": "text/markdown", "file_size": 106603, "creation_date": "2025-02-21", "last_modified_date": "2025-02-21"}, "hash": "039eaf9806c412469b4d51242e63ee3967c8744308abeaad21fea37aa494129d", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "79d185d8-60cb-48d2-94bf-5d10ea8e471c", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/holtek_ceilingfan datasheet.md", "file_name": "holtek_ceilingfan datasheet.md", "file_type": "text/markdown", "file_size": 106603, "creation_date": "2025-02-21", "last_modified_date": "2025-02-21"}, "hash": "d3c088d71f42f46fa9305b5dcc855c799af6f7db61a20374cda2d4c45bf2bc15", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "82b4e17d-a3ff-47e1-85c5-971a228b6029", "node_type": "1", "metadata": {}, "hash": "7d8303a6c83e5cfc74e577afb44f687ec478655228ce84e1321c4ffdd6144ac1", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "I\nDDLVD\nOperation Current\n (3)\nV\nDD \n= 5.0 V\n\u2014\n\u2014\n10\n20\n\u03bcA\n\n\nNote: 1. Data based on characterization results only, not tested in production.\n\n\n2. Bandgap current is not included.\n3. LVDS field is in the PWRCU LVDCSR register.\n\n\n**External Clock Characteristics**\n\n\n**Table 14.  High Speed External Clock (HSE) Characteristics**\n\n\nT\nA\n = 25 \u00b0C, unless otherwise specified.\n\n\n**Symbol**\n**Parameter**\n**Conditions**\n**Min.**\n**Typ.**\n**Max.**\n**Unit**\n\n\nV\nDD\nOperation Voltage Range\n\u2014\n2.5\n\u2014\n5.5\nV\n\n\nf\nHSE\nHSE Frequency \n\u2014\n4\n\u2014\n16\nMHz\n\n\nC\nL\nLoad Capacitance\nV\nDD\n = 5.0 V, R\nESR\n = 100 \u03a9 \n@ 16 MHz\n\u2014\n\u2014\n22\npF\n\n\nR\nFHSE\n\n\nInternal Feedback Resistor \nbetween XTALIN and \nXTALOUT pins\n\n\n\u2014\n\u2014\n0.5\n\u2014\nM\u03a9\n\n\nR\nESR\nEquivalent Series Resistance\n\n\nV\nDD\n = 5.0 V, C\nL\n = 12 pF \n@ 16 MHz, HSEDR = 0\n\n\n\u2014\n\u2014\n160\n\u03a9\n\n\nV\nDD\n = 2.5 V, C\nL\n = 12 pF \n@ 16 MHz, HSEDR = 1\n\n\nD\nHSE\nHSE Oscillator Duty Cycle\n\u2014\n40\n\u2014\n60\n%\n\n\nI\nDDHSE\nHSE Oscillator Current \nConsumption\nV\nDD\n = 5.0 V @ 16 MHz\n\u2014\nTBD\n\u2014\nmA\n\n\nI\nPWDHSE\nHSE Oscillator Power Down \nCurrent\nV\nDD\n = 5.0 V\n\u2014\n\u2014\n0.01\n\u03bcA\n\n\nt\nSUHSE\nHSE Oscillator Startup Time\nV\nDD\n = 5.0 V\n\u2014\n\u2014\n4\nms\n\n\nRev. 1.00\t\n41 of 55\nApril 29, 2022\n\n\n32-Bit Arm\n\u00ae\n Cortex\n\u00ae\n-M0+ BLDC MCU\nwith 3-channel 48 V Half-bridge Gate-Driver\nHT32F65532G\n\n\n**7  Electrical Characteristics**\n\n\n**Internal Clock Characteristics**\n\n\n**Table 15.  High Speed Internal Clock (HSI) Characteristics**\n\n\nT\nA\n = 25 \u00b0C, unless otherwise specified.\n\n\n**Symbol**\n**Parameter**\n**Conditions**\n**Min.**\n**Typ.**\n**Max.**\n**Unit**\n\n\nV\nDD\nOperation Voltage Range\nT\nA\n = -40 \u00b0C ~ 105 \u00b0C\n2.5\n\u2014\n5.5\nV\n\n\nf\nHSI\nHSI Frequency\nV\nDD\n = 5.0 V @ 25 \u00b0C\n\u2014\n8\n\u2014\nMHz\n\n\nACC\nHSI\nFactory Calibrated HSI \nOscillator Frequency Accuracy\n\n\nV\nDD\n = 5.0 V\nT\nA\n = 25 \u00b0C\n-2\n\u2014\n+2\n%\n\n\nV\nDD\n = 2.5 V ~ 5.5 V \nT\nA\n = -20 \u00b0C ~ 85 \u00b0C\n-3\n\u2014\n+3\n%\n\n\nV\nDD\n = 2.5 V ~ 5.5 V \nT\nA\n = 85 \u00b0C ~ 105 \u00b0C or    \nT\nA\n = -40 \u00b0C ~ -20 \u00b0C\n\n\n-3.5\n\u2014\n+3.5\n%\n\n\nDuty\nDuty Cycle\nf\nHSI\n = 8 MHz\n35\n\u2014\n65\n%\n\n\nI\nDDHSI\n\n\nOscillator Supply Current\n\n\nf\nHSI\n = 8 MHz\n\n\n\u2014\n300\n500\n\n\n\u03bcA\n\n\nPower Down Current\n\u2014\n\u2014\n0.05\n\n\nt\nSUHSI\nHSI Oscillator Startup Time\nf\nHSI\n = 8 MHz\n\u2014\n\u2014\n10\n\u03bcs\n\n\n**Table 16.  Low Speed Internal Clock (LSI) Characteristics**\n\n\nT\nA\n = 25 \u00b0C, unless otherwise specified.\n\n\n**Symbol**\n**Parameter**\n**Conditions**\n**Min.**\n**Typ.**\n**Max.**\n**Unit**", "mimetype": "text/plain", "start_char_idx": 81302, "end_char_idx": 83560, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "82b4e17d-a3ff-47e1-85c5-971a228b6029": {"__data__": {"id_": "82b4e17d-a3ff-47e1-85c5-971a228b6029", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/holtek_ceilingfan datasheet.md", "file_name": "holtek_ceilingfan datasheet.md", "file_type": "text/markdown", "file_size": 106603, "creation_date": "2025-02-21", "last_modified_date": "2025-02-21"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "85279fc0-dd46-4722-bd46-d26da5caef4b", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/holtek_ceilingfan datasheet.md", "file_name": "holtek_ceilingfan datasheet.md", "file_type": "text/markdown", "file_size": 106603, "creation_date": "2025-02-21", "last_modified_date": "2025-02-21"}, "hash": "039eaf9806c412469b4d51242e63ee3967c8744308abeaad21fea37aa494129d", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "d589094a-e6b6-4b50-ae86-2823d1df3656", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/holtek_ceilingfan datasheet.md", "file_name": "holtek_ceilingfan datasheet.md", "file_type": "text/markdown", "file_size": 106603, "creation_date": "2025-02-21", "last_modified_date": "2025-02-21"}, "hash": "7c48be884a1e4f630cee535814a7fa9ff131a4e261feca39bc58c7cd1cb6c508", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "eb65c548-58e3-4507-84b4-eef980cbf338", "node_type": "1", "metadata": {}, "hash": "d5633897a7c6aa726b8fedd64e15baf012880ddc5a345724b8ce3b4e9db85805", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "-3.5\n\u2014\n+3.5\n%\n\n\nDuty\nDuty Cycle\nf\nHSI\n = 8 MHz\n35\n\u2014\n65\n%\n\n\nI\nDDHSI\n\n\nOscillator Supply Current\n\n\nf\nHSI\n = 8 MHz\n\n\n\u2014\n300\n500\n\n\n\u03bcA\n\n\nPower Down Current\n\u2014\n\u2014\n0.05\n\n\nt\nSUHSI\nHSI Oscillator Startup Time\nf\nHSI\n = 8 MHz\n\u2014\n\u2014\n10\n\u03bcs\n\n\n**Table 16.  Low Speed Internal Clock (LSI) Characteristics**\n\n\nT\nA\n = 25 \u00b0C, unless otherwise specified.\n\n\n**Symbol**\n**Parameter**\n**Conditions**\n**Min.**\n**Typ.**\n**Max.**\n**Unit**\n\n\nV\nDD\nOperation Voltage Range\n\u2014\n2.5\n\u2014\n5.5\nV\n\n\nf\nLSI\nLSI Frequency\nV\nDD\n = 5.0 V,\nT\nA\n = -40 \u00b0C ~ 105 \u00b0C\n21\n32\n43\nkHz\n\n\nACC\nLSI\nLSI Frequency Accuracy\nAfter factory-trimmed, \nV\nDD\n = 5.0 V, T\nA\n = 25 \u00b0C\n-10\n\u2014\n+10\n%\n\n\nI\nDDLSI\nLSI Oscillator Operating Current\nV\nDD\n = 5.0 V, T\nA\n = 25 \u00b0C\n\u2014\n0.4\n0.8\n\u03bcA\n\n\nt\nSULSI\nLSI Oscillator Startup Time\nV\nDD\n = 5.0 V, T\nA\n = 25 \u00b0C\n\u2014\n\u2014\n100\n\u03bcs\n\n\n**System PLL Characteristics**\n\n\n**Table 17.  System PLL Characteristics**\n\n\nT\nA\n = 25 \u00b0C, unless otherwise specified.\n\n\n**Symbol**\n**Parameter**\n**Conditions**\n**Min.**\n**Typ. Max. Unit**\n\n\nf\nPLLIN\nSystem PLL Input Clock\n\u2014\n4\n\u2014\n16\nMHz\n\n\nf\nCK_PLL\nSystem PLL Output Clock\n\u2014\n16\n\u2014\n60\nMHz\n\n\nt\nLOCK\nSystem PLL Lock Time\n\u2014\n\u2014\n200\n\u2014\n\u03bcs\n\n\nRev. 1.00\t\n42 of 55\nApril 29, 2022\n\n\n**7  Electrical Characteristics**\n\n\n**Memory Characteristics**\n\n\n**Table 18.  Flash Memory Characteristics**\n\n\nT\nA\n = 25 \u00b0C, unless otherwise specified.\n\n\n**Symbol**\n**Parameter**\n**Conditions**\n**Min.**\n**Typ.**\n**Max.**\n**Unit**\n\n\nN\nENDU\n\n\nNumber of Guaranteed Program/\nErase Cycles before failure \n(Endurance)\n\n\nT\nA\n = -40 \u00b0C ~ 105 \u00b0C\n10\n\u2014\n\u2014\nK cycles\n\n\nt\nRET\nData Retention Time\nT\nA\n = -40 \u00b0C ~ 105 \u00b0C\n10\n\u2014\n\u2014\nYears\n\n\nt\nPROG\nWord Programming Time\nT\nA\n = -40 \u00b0C ~ 105 \u00b0C\n20\n\u2014\n\u2014\n\u03bcs\n\n\nt\nERASE\nPage Erase Time\nT\nA\n = -40 \u00b0C ~ 105 \u00b0C\n2\n\u2014\n\u2014\nms\n\n\nt\nMERASE\nMass Erase Time\nT\nA\n = -40 \u00b0C ~ 105 \u00b0C\n10\n\u2014\n\u2014\nms\n\n\n**I/O Port Characteristics**\n\n\n**Table 19.  I/O Port Characteristics**\n\n\nT\nA\n = 25 \u00b0C, unless otherwise specified.\n\n\n**Symbol**\n**Parameter**\n**Conditions**\n**Min.**\n**Typ.**\n**Max.**\n**Unit**\n\n\nI\nIL\nLow Level Input \nCurrent\n\n\n5.0 V I/O\nV\nI\n = V\nSS\n, On-chip pull-up \nresister disabled\n\n\n\u2014\n\u2014\n3\n\n\n\u03bcA\n\n\nReset pin\n\u2014\n\u2014\n3\n\n\nI\nIH\nHigh Level Input \nCurrent\n\n\n5.0 V I/O\nV\nI \n= V\nDD,\n On-chip pull-down \nresister disabled\n\n\n\u2014\n\u2014\n3\n\n\n\u03bcA\n\n\nReset pin\n\u2014\n\u2014\n3\n\n\nV\nIL\nLow Level Input \nVoltage\n\n\n5.0 V I/O\n-0.5\n\u2014\n0.35 \n\n\n\u00d7 V\nDD\n \n\n\nV\n\n\nReset pin\n-0.5\n\u2014\n0.35 \n\n\n\u00d7 V\nDD\n\n\nV\nIH\nHigh Level Input \nVoltage\n\n\n5.0 V I/O\n0.65", "mimetype": "text/plain", "start_char_idx": 83153, "end_char_idx": 85506, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "eb65c548-58e3-4507-84b4-eef980cbf338": {"__data__": {"id_": "eb65c548-58e3-4507-84b4-eef980cbf338", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/holtek_ceilingfan datasheet.md", "file_name": "holtek_ceilingfan datasheet.md", "file_type": "text/markdown", "file_size": 106603, "creation_date": "2025-02-21", "last_modified_date": "2025-02-21"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "85279fc0-dd46-4722-bd46-d26da5caef4b", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/holtek_ceilingfan datasheet.md", "file_name": "holtek_ceilingfan datasheet.md", "file_type": "text/markdown", "file_size": 106603, "creation_date": "2025-02-21", "last_modified_date": "2025-02-21"}, "hash": "039eaf9806c412469b4d51242e63ee3967c8744308abeaad21fea37aa494129d", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "82b4e17d-a3ff-47e1-85c5-971a228b6029", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/holtek_ceilingfan datasheet.md", "file_name": "holtek_ceilingfan datasheet.md", "file_type": "text/markdown", "file_size": 106603, "creation_date": "2025-02-21", "last_modified_date": "2025-02-21"}, "hash": "facafb339adf9f4c4492717e9eb548197bc4279082359bbd19e20cb14ba692f5", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "4b850d27-04f5-472b-85d2-74fa60f64de9", "node_type": "1", "metadata": {}, "hash": "4ae06966ac16e81f6c65d02cedffc67b546326a0c3c2c9b9b9d575342886d252", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "I\nIL\nLow Level Input \nCurrent\n\n\n5.0 V I/O\nV\nI\n = V\nSS\n, On-chip pull-up \nresister disabled\n\n\n\u2014\n\u2014\n3\n\n\n\u03bcA\n\n\nReset pin\n\u2014\n\u2014\n3\n\n\nI\nIH\nHigh Level Input \nCurrent\n\n\n5.0 V I/O\nV\nI \n= V\nDD,\n On-chip pull-down \nresister disabled\n\n\n\u2014\n\u2014\n3\n\n\n\u03bcA\n\n\nReset pin\n\u2014\n\u2014\n3\n\n\nV\nIL\nLow Level Input \nVoltage\n\n\n5.0 V I/O\n-0.5\n\u2014\n0.35 \n\n\n\u00d7 V\nDD\n \n\n\nV\n\n\nReset pin\n-0.5\n\u2014\n0.35 \n\n\n\u00d7 V\nDD\n\n\nV\nIH\nHigh Level Input \nVoltage\n\n\n5.0 V I/O\n0.65\n \n\n\n\u00d7 V\nDD\n \n\u2014\nV\nDD\n\n\n+ 0.5\n\n\nV\n\n\nReset pin\n0.65\n \n\n\n\u00d7 V\nDD\n\u2014\nV\nDD\n\n\n+ 0.5\n\n\nV\nHYS\nSchmitt Trigger Input\nVoltage Hysteresis\n\n\n5.0 V I/O\n\u2014\n0.12 \n\n\n\u00d7 V\nDD\n\u2014\n\n\nmV\n\n\nReset pin\n\u2014\n0.12\n\n\n\u00d7 V\nDD\n\u2014\n\n\nI\nOL\n\n\nLow Level Output \nCurrent\n(GPIO Sink Current)\n\n\n5.0 V I/O 4 mA drive, V\nOL \n= 0.4 V\n4\n\u2014\n\u2014\nmA\n\n\n5.0 V I/O 8 mA drive, V\nOL \n= 0.4 V\n8\n\u2014\n\u2014\nmA\n\n\n5.0 V I/O 12 mA drive, V\nOL \n= 0.4 V\n12\n\u2014\n\u2014\nmA\n\n\n5.0 V I/O 16 mA drive, V\nOL \n= 0.4 V\n16\n\u2014\n\u2014\nmA\n\n\nV\nDD\n Domain I/O drive @ V\nDD\n = 5.0 V, \nV\nOL \n= 0.4 V, PB10, PB11\n4\n\u2014\n\u2014\nmA\n\n\nRev. 1.00\t\n43 of 55\nApril 29, 2022\n\n\n32-Bit Arm\n\u00ae\n Cortex\n\u00ae\n-M0+ BLDC MCU\nwith 3-channel 48 V Half-bridge Gate-Driver\nHT32F65532G\n\n\n**7  Electrical Characteristics**\n\n\n**Symbol**\n**Parameter**\n**Conditions**\n**Min.**\n**Typ.**\n**Max.**\n**Unit**\n\n\nI\nOH\n\n\nHigh Level Output \nCurrent\n(GPIO Source \nCurrent)\n\n\n5.0 V I/O 4 mA drive, V\nOH \n= V\nDD\n - 0.4 V \n4\n\u2014\n\u2014\nmA\n\n\n5.0 V I/O 8 mA drive, V\nOH \n= V\nDD\n - 0.4 V \n8\n\u2014\n\u2014\nmA\n\n\n5.0 V I/O 12 mA drive, V\nOH \n= V\nDD\n - 0.4 V\n12\n\u2014\n\u2014\nmA\n\n\n5.0 V I/O 16 mA drive, V\nOH \n= V\nDD\n - 0.4 V\n16\n\u2014\n\u2014\nmA\n\n\nV\nDD\n Domain I/O drive @ V\nDD\n = 5.0 V,\nV\nOH \n= V\nDD\n - 0.4 V, PB10, PB11\n\u2014\n\u2014\n2\nmA\n\n\nV\nOL\nLow Level Output \nVoltage\n\n\n5.0 V 4 mA drive I/O, I\nOL \n= 4 mA\n\u2014\n\u2014\n0.4\n\n\nV\n\n\n5.0 V 8 mA drive I/O, I\nOL \n= 8 mA\n\u2014\n\u2014\n0.4\n\n\n5.0 V 12 mA drive I/O, I\nOL \n= 12 mA\n\u2014\n\u2014\n0.4\n\n\n5.0 V 16 mA drive I/O, I\nOL \n= 16 mA\n\u2014\n\u2014\n0.4\n\n\nV\nOH\nHigh Level Output \nVoltage\n\n\n5.0 V 4 mA drive I/O, I\nOH \n= 4 mA\nV\nDD\n\n\n- 0.4\n\u2014\n\u2014\n\n\nV\n\n\n5.0 V 8 mA drive I/O, I\nOH \n= 8 mA\nV\nDD\n\n\n- 0.4\n\u2014\n\u2014", "mimetype": "text/plain", "start_char_idx": 85102, "end_char_idx": 87004, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "4b850d27-04f5-472b-85d2-74fa60f64de9": {"__data__": {"id_": "4b850d27-04f5-472b-85d2-74fa60f64de9", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/holtek_ceilingfan datasheet.md", "file_name": "holtek_ceilingfan datasheet.md", "file_type": "text/markdown", "file_size": 106603, "creation_date": "2025-02-21", "last_modified_date": "2025-02-21"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "85279fc0-dd46-4722-bd46-d26da5caef4b", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/holtek_ceilingfan datasheet.md", "file_name": "holtek_ceilingfan datasheet.md", "file_type": "text/markdown", "file_size": 106603, "creation_date": "2025-02-21", "last_modified_date": "2025-02-21"}, "hash": "039eaf9806c412469b4d51242e63ee3967c8744308abeaad21fea37aa494129d", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "eb65c548-58e3-4507-84b4-eef980cbf338", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/holtek_ceilingfan datasheet.md", "file_name": "holtek_ceilingfan datasheet.md", "file_type": "text/markdown", "file_size": 106603, "creation_date": "2025-02-21", "last_modified_date": "2025-02-21"}, "hash": "e335580f395b104124c1ca57ffa6f9979fad7205f09dd946048c86f0235a3f51", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "05176b19-3198-4f57-a982-ec5554ecf19f", "node_type": "1", "metadata": {}, "hash": "3d433347f22035a77c6de3790b5964340354cd828dbfc9466b47c5bd4dd278b0", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "5.0 V 4 mA drive I/O, I\nOL \n= 4 mA\n\u2014\n\u2014\n0.4\n\n\nV\n\n\n5.0 V 8 mA drive I/O, I\nOL \n= 8 mA\n\u2014\n\u2014\n0.4\n\n\n5.0 V 12 mA drive I/O, I\nOL \n= 12 mA\n\u2014\n\u2014\n0.4\n\n\n5.0 V 16 mA drive I/O, I\nOL \n= 16 mA\n\u2014\n\u2014\n0.4\n\n\nV\nOH\nHigh Level Output \nVoltage\n\n\n5.0 V 4 mA drive I/O, I\nOH \n= 4 mA\nV\nDD\n\n\n- 0.4\n\u2014\n\u2014\n\n\nV\n\n\n5.0 V 8 mA drive I/O, I\nOH \n= 8 mA\nV\nDD\n\n\n- 0.4\n\u2014\n\u2014\n\n\n5.0 V 12 mA drive I/O, I\nOH \n= 12 mA\nV\nDD\n\n\n- 0.4\n\u2014\n\u2014\n\n\n5.0 V 16 mA drive I/O, I\nOH \n= 16 mA\nV\nDD\n\n\n- 0.4\n\u2014\n\u2014\n\n\nR\nPU\nInternal Pull-up \nResistor\n5.0 V I/O, V\nDD\n = 5.0 V\n\u2014\n60\n\u2014\nk\u03a9\n\n\nR\nPD\nInternal Pull-down \nResistor\n5.0 V I/O, V\nDD\n = 5.0 V\n\u2014\n60\n\u2014\nk\u03a9\n\n\n**ADC Characteristics**\n\n\n**Table 20.  ADC Characteristics**\n\n\nT\nA\n = 25 \u00b0C, unless otherwise specified.\n\n\n**Symbol**\n**Parameter**\n**Conditions**\n**Min. Typ. Max.**\n**Unit**\n\n\nV\nDDA\nA/D Converter Operating Voltage\n\u2014\n2.5\n5.0\n5.5\nV\n\n\nV\nADCIN\nA/D Converter Input Voltage Range\n\u2014\n0\n\u2014\nV\nREF+\nV\n\n\nV\nREF+\nA/D Converter Reference Voltage\n\u2014\n\u2014\nV\nDDA\nV\nDDA\nV\n\n\nI\nADC\nA/D Converter Operating Current\nV\nDDA\n = 5.0 V\n\u2014\n0.85\n1\nmA\n\n\nI\nADC_DN\nPower Down Current Consumption V\nDDA\n = 5.0 V\n\u2014\n\u2014\n0.1\n\u03bcA\n\n\nf\nADC\nA/D Converter Clock Frequency\n\u2014\n0.7\n\u2014\n32\nMHz\n\n\nf\nS\nSampling Rate\n\u2014\n0.05\n\u2014\n2\nMHz\n\n\nt\nDL\nData Latency\n\u2014\n\u2014\n12.5\n\u2014\n1/f\nADC\n\n\nCycles\n\n\nt\nS&H\nSampling & Hold Time\n\u2014\n\u2014\n3.5\n\u2014\n1/f\nADC\n\n\nCycles\n\n\nt\nADCCONV\nA/D Converter Conversion Time\n\u2014\n\u2014\n16\n\u2014\n1/f\nADC\n\n\nCycles\n\n\nR\nI\nInput Sampling Switch Resistance\n\u2014\n\u2014\n\u2014\n1\nk\u03a9\n\n\nC\nI\nInput Sampling Capacitance\nNo pin / pad capacitance \nincluded\n\u2014\n16\n\u2014\npF\n\n\nRev. 1.00\t\n44 of 55\nApril 29, 2022\n\n\n**7  Electrical Characteristics**\n\n\n**Symbol**\n**Parameter**\n**Conditions**\n**Min. Typ. Max.**\n**Unit**\n\n\nt\nSU\nStartup Time\n\u2014\n\u2014\n\u2014\n1\n\u03bcs\n\n\nN\nResolution\n\u2014\n\u2014\n12\n\u2014\nbits\n\n\nINL\nIntegral Non-linearity Error\nf\nS\n = 750 kHz, V\nDDA\n = 5.0 V\n\u2014\n\u2014\n\u00b12\nLSB\n\n\nDNL\nDifferential Non-linearity Error\nf\nS\n = 750 kHz, V\nDDA\n = 5.0 V\n\u2014\n\u2014\n\u00b11\nLSB\n\n\nE\nO\nOffset Error\n\u2014\n\u2014\n\u2014\n\u00b110\nLSB\n\n\nE\nG\nGain Error\n\u2014\n\u2014\n\u2014\n\u00b110\nLSB\n\n\nNote: 1. Data based on characterization results only, not tested in production.\n\n\n2. The figure below shows the equivalent circuit of the A/D Converter Sample-and-Hold input", "mimetype": "text/plain", "start_char_idx": 86673, "end_char_idx": 88731, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "05176b19-3198-4f57-a982-ec5554ecf19f": {"__data__": {"id_": "05176b19-3198-4f57-a982-ec5554ecf19f", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/holtek_ceilingfan datasheet.md", "file_name": "holtek_ceilingfan datasheet.md", "file_type": "text/markdown", "file_size": 106603, "creation_date": "2025-02-21", "last_modified_date": "2025-02-21"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "85279fc0-dd46-4722-bd46-d26da5caef4b", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/holtek_ceilingfan datasheet.md", "file_name": "holtek_ceilingfan datasheet.md", "file_type": "text/markdown", "file_size": 106603, "creation_date": "2025-02-21", "last_modified_date": "2025-02-21"}, "hash": "039eaf9806c412469b4d51242e63ee3967c8744308abeaad21fea37aa494129d", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "4b850d27-04f5-472b-85d2-74fa60f64de9", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/holtek_ceilingfan datasheet.md", "file_name": "holtek_ceilingfan datasheet.md", "file_type": "text/markdown", "file_size": 106603, "creation_date": "2025-02-21", "last_modified_date": "2025-02-21"}, "hash": "b7e4f842cde5d5c2dd8a456ef0772eff4835d2b5546ec9c26ba7a4817e2a2795", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "6acd2dff-1250-4fcb-871b-cd15e2b4a0bf", "node_type": "1", "metadata": {}, "hash": "6409474ed4b30557a6d0d4cca810073ccd27a19687f345bf87b736b5ba449a7a", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "t\nSU\nStartup Time\n\u2014\n\u2014\n\u2014\n1\n\u03bcs\n\n\nN\nResolution\n\u2014\n\u2014\n12\n\u2014\nbits\n\n\nINL\nIntegral Non-linearity Error\nf\nS\n = 750 kHz, V\nDDA\n = 5.0 V\n\u2014\n\u2014\n\u00b12\nLSB\n\n\nDNL\nDifferential Non-linearity Error\nf\nS\n = 750 kHz, V\nDDA\n = 5.0 V\n\u2014\n\u2014\n\u00b11\nLSB\n\n\nE\nO\nOffset Error\n\u2014\n\u2014\n\u2014\n\u00b110\nLSB\n\n\nE\nG\nGain Error\n\u2014\n\u2014\n\u2014\n\u00b110\nLSB\n\n\nNote: 1. Data based on characterization results only, not tested in production.\n\n\n2. The figure below shows the equivalent circuit of the A/D Converter Sample-and-Hold input \n\n\nstage where C\nI\n is the storage capacitor, R\nI\n is the resistance of the sampling switch and R\nS\n \nis the output impedance of the signal source V\nS\n. Normally the sampling phase duration is \napproximately, 3.5/f\nADC\n. The capacitance, C\nI\n, must be charged within this time frame and \nit must be ensured that the voltage at its terminals becomes sufficiently close to V\nS\n for \naccuracy. To guarantee this, R\nS\n is not allowed to have an arbitrarily large value.\n\n\nSAR ADC\n\n\nC\nI\n\n\nsample\n\n\nR\nI\n\n\nR\nS\n\n\nV\nS\n\n\n**Figure 12.  ADC Sampling Network Model**\n\n\nThe worst case occurs when the extremities of the input range (0 V and V\nREF\n) are sampled \nconsecutively. In this situation a sampling error below \u00bc LSB is ensured by using the following \nequation:\n\n\nI\n2\nN\n\n\nI\nADC\n\n\nS\nR\n)\n2\nln(\nC\nf\n\n\n5.3\nR\n\uf02d\n\uf03c\n\uf02b\n\n\nWhere f\nADC\n is the ADC clock frequency and N is the ADC resolution (N = 12 in this case). A safe \nmargin should be considered due to the pin/pad parasitic capacitances, which are not accounted for \nin this simple model.\n\n\nIf, in a system where the A/D Converter is used, there are no rail-to-rail input voltage variations \nbetween consecutive sampling phases, R\nS\n may be larger than the value indicated by the equation \nabove.\n\n\nRev. 1.00\t\n45 of 55\nApril 29, 2022\n\n\n32-Bit Arm\n\u00ae\n Cortex\n\u00ae\n-M0+ BLDC MCU\nwith 3-channel 48 V Half-bridge Gate-Driver\nHT32F65532G\n\n\n**7  Electrical Characteristics**\n\n\n**Comparator Characteristics**\n\n\n**Table 21.  Comparator Characteristics**\n\n\nT\nA\n = 25 \u00b0C, unless otherwise specified.\n\n\n**Symbol**\n**Parameter**\n**Conditions**\n**Min. Typ. Max. Unit**\n\n\nV\nDDA\nOperating Voltage\nComparator mode\n2.5\n5.0\n5.5\nV\n\n\nV\nIN\nInput Common Mode \nVoltage Range\nCP or CN\nV\nSSA\n\u2014\nV\nDDA\nV\n\n\nV\nIOS\nInput Offset Voltage\n(1)\n\u2014\n-15\n\u2014\n15\nmV\n\n\nV\nHYS\nInput Hysteresis\nV\nDDA\n = 5.0 V\n\n\nNo hysteresis, CMPHM [1:0] = 00\n\u2014\n0\n\u2014\nmV\n\n\nLow hysteresis, CMPHM [1:0] = 01\n\u2014\n30\n\u2014\nmV\n\n\nMiddle hysteresis, CMPHM [1:0] = 10\n\u2014\n60\n\u2014\nmV\n\n\nHigh hysteresis, CMPHM [1:0] = 11\n\u2014\n100\n\u2014\nmV\n\n\nt\nRT\nResponse Time\nInput Overdrive = \u00b1100 mV\n\n\nHigh Speed Mode\n\n\nV\nDDA \n\u2265 2.7 V\n\u2014\n50\n100\n\n\nns\n\n\nV\nDDA\n < 2.7 V\n\u2014\n100\n250\n\n\nLow Speed Mode\n\u2014\n2\n5\n\u00b5s\n\n\nI\nCMP\nCurrent Consumption\nV\nDDA\n = 5.0 V\n\n\nHigh Speed Mode\n\u2014\n180\n\u2014\n\u00b5A\n\n\nLow Speed Mode\n\u2014\n30\n\u2014\n\u00b5A\n\n\nt\nCMPST\nComparator Startup Time Comparator enabled to output valid\n\u2014\n\u2014\n50\n\u00b5s", "mimetype": "text/plain", "start_char_idx": 88276, "end_char_idx": 91038, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "6acd2dff-1250-4fcb-871b-cd15e2b4a0bf": {"__data__": {"id_": "6acd2dff-1250-4fcb-871b-cd15e2b4a0bf", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/holtek_ceilingfan datasheet.md", "file_name": "holtek_ceilingfan datasheet.md", "file_type": "text/markdown", "file_size": 106603, "creation_date": "2025-02-21", "last_modified_date": "2025-02-21"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "85279fc0-dd46-4722-bd46-d26da5caef4b", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/holtek_ceilingfan datasheet.md", "file_name": "holtek_ceilingfan datasheet.md", "file_type": "text/markdown", "file_size": 106603, "creation_date": "2025-02-21", "last_modified_date": "2025-02-21"}, "hash": "039eaf9806c412469b4d51242e63ee3967c8744308abeaad21fea37aa494129d", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "05176b19-3198-4f57-a982-ec5554ecf19f", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/holtek_ceilingfan datasheet.md", "file_name": "holtek_ceilingfan datasheet.md", "file_type": "text/markdown", "file_size": 106603, "creation_date": "2025-02-21", "last_modified_date": "2025-02-21"}, "hash": "49140fb5b53a875ccf9b2e058cbfd0439d462bbc874f01bc73c4eb522026fa8a", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "07a5cd36-2c40-4168-8eec-168dc9f53568", "node_type": "1", "metadata": {}, "hash": "31c14c7de56991e6096e1ee517bdd864e38ff52b11f1c98535a39bc56457926c", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "Middle hysteresis, CMPHM [1:0] = 10\n\u2014\n60\n\u2014\nmV\n\n\nHigh hysteresis, CMPHM [1:0] = 11\n\u2014\n100\n\u2014\nmV\n\n\nt\nRT\nResponse Time\nInput Overdrive = \u00b1100 mV\n\n\nHigh Speed Mode\n\n\nV\nDDA \n\u2265 2.7 V\n\u2014\n50\n100\n\n\nns\n\n\nV\nDDA\n < 2.7 V\n\u2014\n100\n250\n\n\nLow Speed Mode\n\u2014\n2\n5\n\u00b5s\n\n\nI\nCMP\nCurrent Consumption\nV\nDDA\n = 5.0 V\n\n\nHigh Speed Mode\n\u2014\n180\n\u2014\n\u00b5A\n\n\nLow Speed Mode\n\u2014\n30\n\u2014\n\u00b5A\n\n\nt\nCMPST\nComparator Startup Time Comparator enabled to output valid\n\u2014\n\u2014\n50\n\u00b5s\n\n\nI\nCMP_DN\nPower Down Supply \nCurrent\n\n\nCMPEN = 0\nCVREN = 0\nCVROE = 0\n\n\n\u2014\n\u2014\n0.1\n\u00b5A\n\n\n**Comparator Voltage Reference (CVR)**\n\n\nV\nCVR\nOutput Range\n\u2014\nV\nSSA\n\u2014\nV\nDDA\nV\n\n\nN\nBits\nCVR Scaler Resolution\n\u2014\n\u2014\n8\n\u2014\nbits\n\n\nt\nCVRST\nSettling Time\n\n\nCVR Scaler Settling Time \nfrom CVRVAL = \u201c00000000\u201d to \n\u201c11111111\u201d \n\n\n\u2014\n\u2014\n100\n\u00b5s\n\n\nI\nCVR\nCurrent Consumption\nV\nDDA\n = 5.0 V\n\n\nCVREN = 1, CVROE = 0\n\u2014\n65\n\u2014\n\u00b5A\n\n\nCVREN = 1, CVROE = 1\n\u2014\n80\n110\n\u00b5A\n\n\nNote: Data based on characterization results only, not tested in production.\n\n\n**Operational Amplifier Characteristics**\n\n\n**Table 22.  Operational Amplifier Characteristics**\n\n\nT\nA\n = 25 \u00b0C, unless otherwise specified.\n\n\n**Symbol**\n**Parameter**\n**Conditions**\n**Min. Typ. Max. Unit**\n\n\nV\nDDA\nOperating Voltage\nOPA mode\n3.0\n5.0\n5.5\nV\n\n\nI\nOPA_DN\nPower Down Current\n\u2014\n\u2014\n\u2014\n0.1\n\u00b5A\n\n\nI\nOPA\nOperating Current\nV\nDD\n = 5 V\n\u2014\n800\n\u2014\n\u00b5A\n\n\nV\nOS\nInput Offset Voltage\n\n\nWithout calibration\n(OOF[4:0] = 10000B)\n-15\n\u2014\n15\n\n\nmV\n\n\nWith calibration\n-2\n\u2014\n2\n\n\nRev. 1.00\t\n46 of 55\nApril 29, 2022\n\n\n**7  Electrical Characteristics**\n\n\n**Symbol**\n**Parameter**\n**Conditions**\n**Min. Typ. Max. Unit**\n\n\nV\nOR\nMaximum Output Voltage \nRange\n\u2014\nV\nSS\n\n\n+ 0.2\n\u2014\nV\nDD\n\n\n- 0.2\nV\n\n\nI\nOS\nInput Offset Current\nV\nIN\n = 1/2 V\nCM\n\u2014\n1\n10\nnA\n\n\nPSRR\nPower Supply Rejection Ratio\n\u2014\n\u2014\n60\n\u2014\ndB\n\n\nCMRR\nCommon Mode Rejection Ratio V\nCM\n = 0 ~ V\nDD\n - 1.4\n\u2014\n60\n\u2014\ndB\n\n\nSR\nSlew Rate+, Slew Rate-\nR\nL\n = 100 k\u03a9, C\nL\n = 50 pF\n\u2014\n6\n\u2014\nV/\u00b5s\n\n\nGBW\nGain Band Width\nR\nL\n = 100 k\u03a9, C\nL\n = 50 pF\n\u2014\n6\n\u2014\nMHz\n\n\nA\nOL\nOpen Loop Gain\nR\nL\n = 100 k\u03a9, C\nL\n = 50 pF\n60\n80\n\u2014\ndB\n\n\nPM\nPhase Margin\nR\nL\n = 100 k\u03a9, C\nL\n = 50 pF\n50\n60\n\u2014\nDeg\n\n\nV\nCM\nCommon Mode Voltage Range\n\u2014\nV\nSS\n\u2014\nV\nDD\n\n\n- 1.4\nV\n\n\n**MCTM/GPTM/SCTM Characteristics**\n\n\n**Table 23.  MCTM / GPTM / SCTM Characteristics**\n\n\n**Symbol**\n**Parameter**\n**Conditions**\n**Min.**\n**Typ.**\n**Max.**\n**Unit**", "mimetype": "text/plain", "start_char_idx": 90619, "end_char_idx": 92851, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "07a5cd36-2c40-4168-8eec-168dc9f53568": {"__data__": {"id_": "07a5cd36-2c40-4168-8eec-168dc9f53568", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/holtek_ceilingfan datasheet.md", "file_name": "holtek_ceilingfan datasheet.md", "file_type": "text/markdown", "file_size": 106603, "creation_date": "2025-02-21", "last_modified_date": "2025-02-21"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "85279fc0-dd46-4722-bd46-d26da5caef4b", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/holtek_ceilingfan datasheet.md", "file_name": "holtek_ceilingfan datasheet.md", "file_type": "text/markdown", "file_size": 106603, "creation_date": "2025-02-21", "last_modified_date": "2025-02-21"}, "hash": "039eaf9806c412469b4d51242e63ee3967c8744308abeaad21fea37aa494129d", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "6acd2dff-1250-4fcb-871b-cd15e2b4a0bf", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/holtek_ceilingfan datasheet.md", "file_name": "holtek_ceilingfan datasheet.md", "file_type": "text/markdown", "file_size": 106603, "creation_date": "2025-02-21", "last_modified_date": "2025-02-21"}, "hash": "3bdc4f6dfe51fada60b19f2f266a0442515a4cfe2103d1538c1e6b3d8db87388", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "120ef9bf-6fb4-4da9-80d8-cddcc842be08", "node_type": "1", "metadata": {}, "hash": "2521fb95903b76a07465052d0b918c1282dfda63304ac7a116634e14d2e2cee4", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "GBW\nGain Band Width\nR\nL\n = 100 k\u03a9, C\nL\n = 50 pF\n\u2014\n6\n\u2014\nMHz\n\n\nA\nOL\nOpen Loop Gain\nR\nL\n = 100 k\u03a9, C\nL\n = 50 pF\n60\n80\n\u2014\ndB\n\n\nPM\nPhase Margin\nR\nL\n = 100 k\u03a9, C\nL\n = 50 pF\n50\n60\n\u2014\nDeg\n\n\nV\nCM\nCommon Mode Voltage Range\n\u2014\nV\nSS\n\u2014\nV\nDD\n\n\n- 1.4\nV\n\n\n**MCTM/GPTM/SCTM Characteristics**\n\n\n**Table 23.  MCTM / GPTM / SCTM Characteristics**\n\n\n**Symbol**\n**Parameter**\n**Conditions**\n**Min.**\n**Typ.**\n**Max.**\n**Unit**\n\n\nf\nTM\nTimer Clock Source for MCTM, \nGPTM and SCTM\n\u2014\n\u2014\n\u2014\nf\nPCLK\nMHz\n\n\nt\nRES\nTimer Resolution Time\n\u2014\n1\n\u2014\n\u2014\n1/f\nTM\n\n\nf\nEXT\nExternal Signal Frequency on \nChannel 0 ~ 3\n\u2014\n\u2014\n\u2014\n1/2\nf\nTM\n\n\nRES\nTimer Resolution\n\u2014\n\u2014\n\u2014\n16\nbits\n\n\n**Gate-Driver Characteristics**\n\n\n**Table 24.  Gate-Driver Characteristics**\n\n\nV\nCC \n= 24 V, C1 = 4.7 \u03bcF, C2 = 2.2 \u03bcF, C3 = 2.2 \u03bcF, C4 = 22 \u03bcF,\n\n\nC\nB \n= 2.2 \u03bcF and T\nA \n= 25\u02daC, unless otherwise specified.\n\n\n**Symbol**\n**Parameter**\n** Conditions**\n**Min.**\n**Typ.**\n**Max.**\n**Unit**\n\n\n**Power Supply / Regulators**\n\n\nV\nCC\nSupply Voltage\n\u2014\n6\n\u2014\n40\nV\n\n\nI\nCC\nSupply Standby Current\nEN = \u20181\u2019, I\nLOAD \n= 0 mA\n(SHx = GND)\n\u2014\n300\n400\n\u03bcA\n\n\nI\nCC(SLP)\nSupply Sleep Current\nEN = \u20180\u2019 (only VREG is \nactive without load)\n\u2014\n2\n4\n\u03bcA\n\n\nV\nREG\nVREG Output Voltage\nI\nLOAD\n = 1 mA\n4.925\n5.0\n5.075\nV\n\n\nI\nLOAD\n \n(1)\nVREG Output Current\nV\nCC\n = 6 V ~ 40 V\n(without thermal limited)\n50\n\u2014\n\u2014\nmA\n\n\n\u2206V\nREG\nVREG Load Regulation\nI\nLOAD\n = 0 mA ~ 30 mA\n\u2014\n15\n\u2014\nmV\n\n\n\u2206V\nREG\n\n\n\u2206V\nCC\n\u00d7V\nREG\nVREG Linear Regulation \nV\nCC\n rises from 6 V to 40 V\n\u2014\n0.1\n0.2\n%/V\n\n\nRev. 1.00\t\n47 of 55\nApril 29, 2022\n\n\n32-Bit Arm\n\u00ae\n Cortex\n\u00ae\n-M0+ BLDC MCU\nwith 3-channel 48 V Half-bridge Gate-Driver\nHT32F65532G\n\n\n**7  Electrical Characteristics**\n\n\n**Symbol**\n**Parameter**\n** Conditions**\n**Min.**\n**Typ.**\n**Max.**\n**Unit**\n\n\n\u2206V\nREG\n\n\n\u2206T\nA\n\u00d7V\nREG\n\n\nVREG Temperature \nCoefficient\n\n\nI\nLOAD\n = 1 mA,\nT\nA\n = -40 \u02daC ~ 105 \u02daC\n\u2014\n\u00b1100\n\u2014\nppm/\u02daC\n\n\nPSRR\nVREG Power Supply \nRejection Ratio\nI\nLOAD\n = 30 mA\n\u2014\n60\n\u2014\ndB\n\n\nNoise\nVREG Output Noise\nI\nLOAD\n = 30 mA,\nBW = 10 kHz ~ 100 kHz\n\u2014\n50\n\u2014\n\u03bcV\nRMS\n\n\n**Bootstrap**\n\n\nI\nBST\nCurrent Consumption from \nBST\nINHx = \u20181\u2019 and INLx = \u20181\u2019\n\u2014\n80\n100\n\u03bcA\n\n\nI\nBSTC\nBootstrap Charging Current\nINHx = \u20180\u2019 and INLx = \u20181\u2019 \n(SHx = GND)\n\u2014\n25\n\u2014\nmA\n\n\n**Gate-Driver (GHx, SHx, GLx)**", "mimetype": "text/plain", "start_char_idx": 92451, "end_char_idx": 94608, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "120ef9bf-6fb4-4da9-80d8-cddcc842be08": {"__data__": {"id_": "120ef9bf-6fb4-4da9-80d8-cddcc842be08", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/holtek_ceilingfan datasheet.md", "file_name": "holtek_ceilingfan datasheet.md", "file_type": "text/markdown", "file_size": 106603, "creation_date": "2025-02-21", "last_modified_date": "2025-02-21"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "85279fc0-dd46-4722-bd46-d26da5caef4b", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/holtek_ceilingfan datasheet.md", "file_name": "holtek_ceilingfan datasheet.md", "file_type": "text/markdown", "file_size": 106603, "creation_date": "2025-02-21", "last_modified_date": "2025-02-21"}, "hash": "039eaf9806c412469b4d51242e63ee3967c8744308abeaad21fea37aa494129d", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "07a5cd36-2c40-4168-8eec-168dc9f53568", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/holtek_ceilingfan datasheet.md", "file_name": "holtek_ceilingfan datasheet.md", "file_type": "text/markdown", "file_size": 106603, "creation_date": "2025-02-21", "last_modified_date": "2025-02-21"}, "hash": "05a57bbbb26c19cf679299a509cfb53ddb7f70a3b8b768dc205f03ae759f3419", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "0521b099-f6ff-4c0d-9850-9e1afe3f0393", "node_type": "1", "metadata": {}, "hash": "8c77cbb38298f10a136aca8dcf8d3873df9dc6212ff2c5f20c03ca353a58700a", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "PSRR\nVREG Power Supply \nRejection Ratio\nI\nLOAD\n = 30 mA\n\u2014\n60\n\u2014\ndB\n\n\nNoise\nVREG Output Noise\nI\nLOAD\n = 30 mA,\nBW = 10 kHz ~ 100 kHz\n\u2014\n50\n\u2014\n\u03bcV\nRMS\n\n\n**Bootstrap**\n\n\nI\nBST\nCurrent Consumption from \nBST\nINHx = \u20181\u2019 and INLx = \u20181\u2019\n\u2014\n80\n100\n\u03bcA\n\n\nI\nBSTC\nBootstrap Charging Current\nINHx = \u20180\u2019 and INLx = \u20181\u2019 \n(SHx = GND)\n\u2014\n25\n\u2014\nmA\n\n\n**Gate-Driver (GHx, SHx, GLx)**\n\n\nV\nGSH\nHigh-Side V\nGS\n Gate Drive \u2013 \nV\n(GHx,SHx)\n\n\nV\nCC\n = 6 V ~ 13 V,\nf\nPWM\n = 25 kHz\nV\nCC\n-2 V\nCC\n-1.5\n\u2014\nV\n\n\nV\nCC\n = 13 V ~ 40 V,\nf\nPWM\n = 25 kHz\n11\n12\n13\nV\n\n\nV\nGSL\nLow-Side V\nGS\n Gate Drive \u2013 \nV\n(GLx,LSS)\n\n\nV\nCC\n = 6 V ~ 13 V\nV\nCC\n-1 V\nCC\n-0.5\n\u2014\nV\n\n\nV\nCC\n = 13 V ~ 40 V\n11\n12\n\u2014\nV\n\n\nI\nDRVP\nHigh-Side and Low-Side \nGate Peak Source Current\n\n\nR\nDRV\n = open,\nC\nGS\n = 200 nF\n\u2014\n700\n\u2014\nmA\n\n\nI\nDRVN\nHigh-Side and Low-Side \nGate Peak Sink Current\n\n\nR\nDRV\n = open,\nC\nGS\n = 200 nF\n\u2014\n1000\n\u2014\nmA\n\n\nt\nDEAD\nDead Time\n\u2014\n\u2014\n120\n200\nns\n\n\nt\nDEAD_MIS\nDead Time Mismatch\n\n\nDead time difference \nbetween rising and \nfalling edges\n\n\n\u2014\n50\n\u2014\nns\n\n\nt\nPD\nPropagation Delay\n\n\nINHx to GHx and INLx \nto GLx transition (No \nconnected capacitor with \nGHx / GLx)\n\n\n\u2014\n40\n200\nns\n\n\nt\nPD_MIS\n\n\nHigh-Side / Low-Side \nPropagation Delay \nMismatch\n\n\nPropagation delay \ndifference between \ndifferent phases or \ndifferent sides\n\n\n\u2014\n20\n\u2014\nns\n\n\nt\nON_MIN\nMinimum Input Pulse \nWidth\n(2)\n\u2014\n\u2014\n\u2014\n150\nns\n\n\nR\nOFF1\nLow-Side Gate Hold-off \nResistor\nGLx to LSS\n\u2014\n200\n\u2014\nk\u2126\n\n\nR\nOFF2\nHigh-Side Gate Hold-off \nResistor\nGHx to SHx\n\u2014\n400\n\u2014\nk\u2126\n\n\n**Protections**\n\n\nV\nCC_UVLO+\nV\nCC\n Turn On Level\nV\nCC\n rises\n\u2014\n5.5\n6\nV\n\n\nV\nCC_UVLO-\nV\nCC\n Turn Off Level\nV\nCC\n falls\n4.5\n5.0\n\u2014\nV\n\n\nV\nREG_UVLO+\nV\nREG\n Turn On Level\nV\nREG\n rises\n\u2014\n\u2014\n4.0\nV\n\n\nV\nREG_UVLO-\nV\nREG\n Turn Off Level\nV\nREG\n falls\n3.0\n\u2014\n\u2014\nV\n\n\nV\n12P_UVLO+\nV\n12P\n Turn On Level\nV\n12P\n rises, INLx = \u20180\u2019\n\u2014\n5.5\n6\nV\n\n\nRev. 1.00\t\n48 of 55\nApril 29, 2022\n\n\n**7  Electrical Characteristics**\n\n\n**Symbol**\n**Parameter**\n** Conditions**\n**Min.**\n**Typ.**\n**Max.**\n**Unit**\n\n\nV\n12P_UVLO-\nV\n12P\n Turn Off Level\nV\n12P\n falls, INLx = \u20180\u2019\n4.2\n5.0\n\u2014\nV\n\n\nV\nBST_UVLO+\nV\n(BSTx,SHx)\n Turn On Level\nV\n(BSTx,SHx)\n rises, INHx = \u20181\u2019\n\u2014\n3.7\n4.2\nV", "mimetype": "text/plain", "start_char_idx": 94253, "end_char_idx": 96318, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "0521b099-f6ff-4c0d-9850-9e1afe3f0393": {"__data__": {"id_": "0521b099-f6ff-4c0d-9850-9e1afe3f0393", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/holtek_ceilingfan datasheet.md", "file_name": "holtek_ceilingfan datasheet.md", "file_type": "text/markdown", "file_size": 106603, "creation_date": "2025-02-21", "last_modified_date": "2025-02-21"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "85279fc0-dd46-4722-bd46-d26da5caef4b", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/holtek_ceilingfan datasheet.md", "file_name": "holtek_ceilingfan datasheet.md", "file_type": "text/markdown", "file_size": 106603, "creation_date": "2025-02-21", "last_modified_date": "2025-02-21"}, "hash": "039eaf9806c412469b4d51242e63ee3967c8744308abeaad21fea37aa494129d", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "120ef9bf-6fb4-4da9-80d8-cddcc842be08", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/holtek_ceilingfan datasheet.md", "file_name": "holtek_ceilingfan datasheet.md", "file_type": "text/markdown", "file_size": 106603, "creation_date": "2025-02-21", "last_modified_date": "2025-02-21"}, "hash": "74c09748a62b05c8586beecb6639a601417e4f7e558f8c145f393495aa620436", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "a196b074-8b2e-48cc-98b3-e0a3dde60743", "node_type": "1", "metadata": {}, "hash": "b5699d06e47288d50a0ebfeb3084e7d24a334d372178608acf01355ae9858701", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "V\n12P_UVLO+\nV\n12P\n Turn On Level\nV\n12P\n rises, INLx = \u20180\u2019\n\u2014\n5.5\n6\nV\n\n\nRev. 1.00\t\n48 of 55\nApril 29, 2022\n\n\n**7  Electrical Characteristics**\n\n\n**Symbol**\n**Parameter**\n** Conditions**\n**Min.**\n**Typ.**\n**Max.**\n**Unit**\n\n\nV\n12P_UVLO-\nV\n12P\n Turn Off Level\nV\n12P\n falls, INLx = \u20180\u2019\n4.2\n5.0\n\u2014\nV\n\n\nV\nBST_UVLO+\nV\n(BSTx,SHx)\n Turn On Level\nV\n(BSTx,SHx)\n rises, INHx = \u20181\u2019\n\u2014\n3.7\n4.2\nV\n\n\nV\nBST_UVLO-\nV\n(BSTx,SHx)\n Turn Off Level\nV\n(BSTx,SHx)\n falls, INHx = \u20181\u2019\n2.2\n2.6\n\u2014\nV\n\n\nT\nSHD\nThermal Shutdown Threshold \u2014\n\u2014\n160\n\u2014\n\u02daC\n\n\nT\nREC\nThermal Recovery Threshold \u2014\n\u2014\n120\n\u2014\n\u02daC\n\n\n**Control Logic**\n\n\nV\nIL\nInput Logic Low Voltage\nINHx, INLx, EN\n\u2014\n\u2014\n0.8\nV\n\n\nV\nIH\nInput Logic High Voltage\nINHx, INLx, EN\n2.0\n\u2014\n\u2014\nV\n\n\nR\nPD1\nInput Logic Pull-down \nResistor 1\nINHx\n\u2014\n100\n\u2014\nk\u2126\n\n\nR\nPD2\nInput Logic Pull-down \nResistor 2\nEN\n\u2014\n10\n\u2014\nk\u2126\n\n\nR\nPU\nInput Logic Pull-up Resistor\nINLx\n\u2014\n100\n\u2014\nk\u2126\n\n\nNote: 1. Output current standard: the output voltage might keep a 2% voltage drop compared to the \n\n\noriginal output voltage for a 1mA load current.\n\n\n2. When the INHx or INLx input signal pulse width is less than t\nON_MIN\n, the output may \n\n\nmalfunction.\n\n\nV\nINLx\n\n\n50%\n\n\nV\n(GHx_SHx)\n\n\nV\nINHx\n\n\n50%\n\n\nt\nPD\n\n\nV\n(GLx_LSS)\n\n\nt\nDEAD\n\n\nt\n\n\nt\n\n\nt\n\n\nt\n\n\n50%\n\n\n50%\n\n\nt\nPD\nt\nPD\n\n\nt\nPD\n\n\nLess than 150ns(t\nON_MIN\n)\n\n\nt\nDEAD\n\n\nLess than 150ns(t\nON_MIN\n)\n\n\nAbnormal Output\n\n\nAbnormal Output\n\n\n**Figure 13.  Gate Drive Timing Diagram**\n\n\nRev. 1.00\t\n49 of 55\nApril 29, 2022\n\n\n32-Bit Arm\n\u00ae\n Cortex\n\u00ae\n-M0+ BLDC MCU\nwith 3-channel 48 V Half-bridge Gate-Driver\nHT32F65532G\n\n\n**7  Electrical Characteristics**\n\n\n**I**\n**2**\n**C Characteristics**\n\n\n**Table 25.  I**\n**2**\n**C Characteristics**\n\n\n**Symbol**\n**Parameter**\n\n\n**Standard **\n\n\n**Mode**\n\n\n**Fast **\n\n\n**Mode**\n\n\n**Fast Plus **\n\n\n**Mode**\n**Unit**\n\n\n**Min.**\n**Max.**\n**Min.**\n**Max.**\n**Min.**\n**Max.**\n\n\nf\nSCL\nSCL Clock Frequency\n\u2014\n100\n\u2014\n400\n\u2014\n1000\nkHz\n\n\nt\nSCL(H)\nSCL Clock High Time\n4.5\n\u2014\n1.125\n\u2014\n0.45\n\u2014\n\u03bcs\n\n\nt\nSCL(L)\nSCL Clock Low Time\n4.5\n\u2014\n1.125\n\u2014\n0.45\n\u2014\n\u03bcs\n\n\nt\nFALL\nSCL and SDA Fall Time\n\u2014\n1.3\n\u2014\n0.34\n\u2014\n0.135\n\u03bcs\n\n\nt\nRISE\nSCL and SDA Rise Time\n\u2014\n1.3\n\u2014\n0.34\n\u2014\n0.135\n\u03bcs\n\n\nt\nSU(SDA)\nSDA Data Setup Time\n500\n\u2014\n125\n\u2014\n50\n\u2014\nns\n\n\nt\nH(SDA)\nSDA Data Hold Time\n0\n\u2014\n0\n\u2014\n0\n\u2014\nns", "mimetype": "text/plain", "start_char_idx": 95940, "end_char_idx": 98113, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "a196b074-8b2e-48cc-98b3-e0a3dde60743": {"__data__": {"id_": "a196b074-8b2e-48cc-98b3-e0a3dde60743", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/holtek_ceilingfan datasheet.md", "file_name": "holtek_ceilingfan datasheet.md", "file_type": "text/markdown", "file_size": 106603, "creation_date": "2025-02-21", "last_modified_date": "2025-02-21"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "85279fc0-dd46-4722-bd46-d26da5caef4b", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/holtek_ceilingfan datasheet.md", "file_name": "holtek_ceilingfan datasheet.md", "file_type": "text/markdown", "file_size": 106603, "creation_date": "2025-02-21", "last_modified_date": "2025-02-21"}, "hash": "039eaf9806c412469b4d51242e63ee3967c8744308abeaad21fea37aa494129d", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "0521b099-f6ff-4c0d-9850-9e1afe3f0393", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/holtek_ceilingfan datasheet.md", "file_name": "holtek_ceilingfan datasheet.md", "file_type": "text/markdown", "file_size": 106603, "creation_date": "2025-02-21", "last_modified_date": "2025-02-21"}, "hash": "7992b8fb49bc9c8cbd5970faaf6abee7bfeb6296f936f8d57eeadfe45f108c96", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "c6847cf6-8c1a-4876-b1fe-5e90aa40a39b", "node_type": "1", "metadata": {}, "hash": "69dd2649beddcdff0012698b9b9dd2da4ba3d1cbd1de462d71c879d27019764f", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "t\nSCL(H)\nSCL Clock High Time\n4.5\n\u2014\n1.125\n\u2014\n0.45\n\u2014\n\u03bcs\n\n\nt\nSCL(L)\nSCL Clock Low Time\n4.5\n\u2014\n1.125\n\u2014\n0.45\n\u2014\n\u03bcs\n\n\nt\nFALL\nSCL and SDA Fall Time\n\u2014\n1.3\n\u2014\n0.34\n\u2014\n0.135\n\u03bcs\n\n\nt\nRISE\nSCL and SDA Rise Time\n\u2014\n1.3\n\u2014\n0.34\n\u2014\n0.135\n\u03bcs\n\n\nt\nSU(SDA)\nSDA Data Setup Time\n500\n\u2014\n125\n\u2014\n50\n\u2014\nns\n\n\nt\nH(SDA)\nSDA Data Hold Time\n0\n\u2014\n0\n\u2014\n0\n\u2014\nns\n\n\nt\nSU(STA)\nSTART Condition Setup Time\n500\n\u2014\n125\n\u2014\n50\n\u2014\nns\n\n\nt\nH(STA)\nSTART Condition Hold Time\n0\n\u2014\n0\n\u2014\n0\n\u2014\nns\n\n\nt\nSU(STO)\nSTOP Condition Setup Time\n500\n\u2014\n125\n\u2014\n50\n\u2014\nns\n\n\nNote: 1. Data based on characterization results only, not tested in production.\n\n\n2. To achieve 100 kHz standard mode, the peripheral clock frequency must be higher than 2 MHz.\n3. To achieve 400 kHz fast mode, the peripheral clock frequency must be higher than 8 MHz.\n4. To achieve 1 MHz fast plus mode, the peripheral clock frequency must be higher than 20 MHz.\n5. The above characteristic parameters of the I\n2\nC bus timing are based on: SEQFILTER = 01 \n\n\nand COMBFILTEREN=0 that COMB filter is disabled.\n\n\nt\nSU(STA)\n\n\nt\nH(STA)\n\n\nt\nFALL\n\n\nt\nSCL(L)\n\n\nt\nRISE\n\n\nt\nSCL(H)\n\n\nt\nH(SDA)\nt\nSU(SDA)\nt\nSU(STO)\n\n\nSCL\n\n\nSDA\n\n\n**Figure 14.  I**\n**2**\n**C Timing Diagram**\n\n\nRev. 1.00\t\n50 of 55\nApril 29, 2022\n\n\n**7  Electrical Characteristics**\n\n\n**SPI Characteristics**\n\n\n**Table 26.  SPI Characteristics**\n\n\n**Symbol**\n**Parameter**\n**Conditions**\n**Min.**\n**Typ.**\n**Max.**\n**Unit**\n\n\n**SPI Master Mode**\n\n\nf\nSCK\nSPI Master Output SCK Clock \nFrequency\n\n\nMaster mode\nSPI peripheral clock \nfrequency f\nPCLK\n\n\n\u2014\n\u2014\nf\nPCLK\n/2\nMHz\n\n\nt\nSCK(H)\nt\nSCK(L)\nSCK Clock High and Low Time\n\u2014\nt\nSCK\n/2\n\n\n- 2\n\u2014\nt\nSCK\n/2\n\n\n+ 1\nns\n\n\nt\nV(MO)\nData Output Valid Time\n\u2014\n\u2014\n\u2014\n5\nns\n\n\nt\nH(MO)\nData Output Hold Time\n\u2014\n2\n\u2014\n\u2014\nns\n\n\nt\nSU(MI)\nData Input Setup Time\n\u2014\n5\n\u2014\n\u2014\nns\n\n\nt\nH(MI)\nData Input Hold Time\n\u2014\n5\n\u2014\n\u2014\nns\n\n\n**SPI Slave Mode**\n\n\nf\nSCK\nSPI Slave Input SCK Clock \nFrequency\n\n\nSlave mode\nSPI peripheral clock \nfrequency f\nPCLK\n\n\n\u2014\n\u2014\nf\nPCLK\n/3\nMHz\n\n\nDuty\nSCK\nSPI Slave Input SCK Clock Duty \nCycle\n\u2014\n30\n\u2014\n70\n%\n\n\nt\nSU(SEL)\nSEL Enable Setup Time\n\u2014\n3 t\nPCLK\n\u2014\n\u2014\nns\n\n\nt\nH(SEL)\nSEL Enable Hold Time\n\u2014\n2 t\nPCLK\n\u2014\n\u2014\nns\n\n\nt\nA(SO)\nData Output Access Time\n\u2014\n\u2014\n\u2014\n3 t\nPCLK\nns\n\n\nt\nDIS(SO)\nData Output Disable Time\n\u2014\n\u2014\n\u2014\n10\nns\n\n\nt\nV(SO)\nData Output Valid Time\n\u2014\n\u2014\n\u2014\n25\nns\n\n\nt\nH(SO)\nData Output Hold Time\n\u2014\n15\n\u2014\n\u2014\nns\n\n\nt\nSU(SI)\nData Input Setup Time\n\u2014\n5\n\u2014\n\u2014\nns\n\n\nt\nH(SI)\nData Input Hold Time\n\u2014\n4\n\u2014\n\u2014\nns", "mimetype": "text/plain", "start_char_idx": 97800, "end_char_idx": 100135, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "c6847cf6-8c1a-4876-b1fe-5e90aa40a39b": {"__data__": {"id_": "c6847cf6-8c1a-4876-b1fe-5e90aa40a39b", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/holtek_ceilingfan datasheet.md", "file_name": "holtek_ceilingfan datasheet.md", "file_type": "text/markdown", "file_size": 106603, "creation_date": "2025-02-21", "last_modified_date": "2025-02-21"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "85279fc0-dd46-4722-bd46-d26da5caef4b", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/holtek_ceilingfan datasheet.md", "file_name": "holtek_ceilingfan datasheet.md", "file_type": "text/markdown", "file_size": 106603, "creation_date": "2025-02-21", "last_modified_date": "2025-02-21"}, "hash": "039eaf9806c412469b4d51242e63ee3967c8744308abeaad21fea37aa494129d", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "a196b074-8b2e-48cc-98b3-e0a3dde60743", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/holtek_ceilingfan datasheet.md", "file_name": "holtek_ceilingfan datasheet.md", "file_type": "text/markdown", "file_size": 106603, "creation_date": "2025-02-21", "last_modified_date": "2025-02-21"}, "hash": "a1a1a9a46740a68936dd9678d06a34fb824d1f1a4046b96455c7cb7379184efd", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "26a32d3e-6b77-4c3f-a272-f986ff8bd65b", "node_type": "1", "metadata": {}, "hash": "4bf1c8e561c39d3a016ccd22e52079e21866d9cfab6126dfbb8fe822b5c59087", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "t\nSU(SEL)\nSEL Enable Setup Time\n\u2014\n3 t\nPCLK\n\u2014\n\u2014\nns\n\n\nt\nH(SEL)\nSEL Enable Hold Time\n\u2014\n2 t\nPCLK\n\u2014\n\u2014\nns\n\n\nt\nA(SO)\nData Output Access Time\n\u2014\n\u2014\n\u2014\n3 t\nPCLK\nns\n\n\nt\nDIS(SO)\nData Output Disable Time\n\u2014\n\u2014\n\u2014\n10\nns\n\n\nt\nV(SO)\nData Output Valid Time\n\u2014\n\u2014\n\u2014\n25\nns\n\n\nt\nH(SO)\nData Output Hold Time\n\u2014\n15\n\u2014\n\u2014\nns\n\n\nt\nSU(SI)\nData Input Setup Time\n\u2014\n5\n\u2014\n\u2014\nns\n\n\nt\nH(SI)\nData Input Hold Time\n\u2014\n4\n\u2014\n\u2014\nns\n\n\nNote: 1. f\nSCK\n is SPI output/input clock frequency and t\nSCK\n = 1/f\nSCK\n.\n\n\n2. f\nPCLK\n is SPI peripheral clock frequency and t\nPCLK\n = 1/f\nPCLK\n.\n\n\nRev. 1.00\t\n51 of 55\nApril 29, 2022\n\n\n32-Bit Arm\n\u00ae\n Cortex\n\u00ae\n-M0+ BLDC MCU\nwith 3-channel 48 V Half-bridge Gate-Driver\nHT32F65532G\n\n\n**7  Electrical Characteristics**\n\n\nSCK\n\n\n(CPOL=0)\n\n\nSCK\n\n\n(CPOL=1)\n\n\nMOSI\n\n\nMISO\n\n\nMOSI\n\n\nMISO\n\n\nt\nSCK\n\n\nt\nSCK(H)\nt\nSCK(L)\n\n\nDATA VALID\nDATA VALID\nDATA VALID\n\n\nt\nSU(MI)\n\n\nt\nV(MO)\nt\nH(MO)\n\n\nt\nH(MI)\n\n\nDATA VALID\nDATA VALID\nDATA VALID\n\n\nt\nV(MO)\nt\nH(MO)\n\n\nDATA VALID\nDATA VALID\nDATA VALID\n\n\nDATA VALID\nDATA VALID\nDATA VALID\n\n\nt\nSU(MI)\nt\nH(MI)\n\n\nCPHA=1\n\n\nCPHA=0\n\n\n**Figure 15.  SPI Timing Diagram \u2013 SPI Master Mode**\n\n\nSCK\n\n\n(CPOL=0)\n\n\nSCK\n\n\n(CPOL=1)\n\n\nMOSI\n\n\nMISO\n\n\nt\nSCK\n\n\nt\nSCK(H)\nt\nSCK(L)\n\n\nMSB/LSB IN\n\n\nt\nH(SI)\n\n\nt\nSU(SEL)\nt\nH(SEL)\n\n\nt\nSU(SI)\n\n\nLSB/MSB IN\n\n\nMSB/LSB OUT\nLSB/MSB OUT\n\n\nt\nA(SO)\nt\nV(SO)\nt\nH(SO)\nt\nDIS(SO)\n\n\nSEL\n\n\n**Figure 16.  SPI Timing Diagram \u2013 SPI Slave Mode with CPHA = 1**\n\n\nRev. 1.00\t\n52 of 55\nApril 29, 2022\n\n\nHT32F65532G\nwith 3-channel 48 V Half-bridge Gate-Driver\n\n\n-M0+ BLDC MCU\n\u00ae\n Cortex\n\u00ae\n32-Bit Arm\n\n\n**8  Package Information**\n\n\n# 8 \n# 8 \n##  Package Information\n\n\n\t\n\u25cf\nPackage Information (include Outline Dimensions, Product Tape and Reel Specifications)\n\n\n\t\n\u25cf\nThe Operation Instruction of Packing Materials\n\n\n\t\n\u25cf\n\n\nNote that the package information provided here is for consultation purposes only. As this \ninformation may be updated at regular intervals users are reminded to consult\n\n\nAdditional supplementary information with regard to packaging is listed below. Click on the \nrelevant section to be transferred to the relevant website page.\n\n\nCarton information\n\n\nRev. 1.00\t\n53 of 55\nApril 29, 2022\n\n\n32-Bit Arm\n\u00ae\n Cortex\n\u00ae\n-M0+ BLDC MCU\nwith 3-channel 48 V Half-bridge Gate-Driver\nHT32F65532G\n\n\n**8  Package Information**\n\n\n**48-pin LQFP-EP (7mm **\n\u00d7 \n**7mm) Outline Dimensions**\n\n\n\u001f \u001e\n\u001d \u001c\n\n\n\u001f \u001b\n\u001d \u001a\n\n\n\u0019 \u001f\n\n\n\u0019 \u001d\n\n\n\u001a \u0018\n\n\n\n\n\n\n     \n\n\n13\n\n\n12\n\n\n24\n\n\n25\n\n\n36\n\n\n37\n48\n\n\n1\n\n\nD2\n\n\nE2\n\n\nTHERMALLY ENHANCED VARIATIONS ONLY\n\n\n**Symbol**\n**Dimensions in inch**\n\n\n**Min.**\n**Nom.**\n**Max.**\n\n\nA\n\u2014\n0.354 BSC\n\u2014\n\n\nB\n\u2014\n0.276 BSC\n\u2014", "mimetype": "text/plain", "start_char_idx": 99760, "end_char_idx": 102269, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "26a32d3e-6b77-4c3f-a272-f986ff8bd65b": {"__data__": {"id_": "26a32d3e-6b77-4c3f-a272-f986ff8bd65b", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/holtek_ceilingfan datasheet.md", "file_name": "holtek_ceilingfan datasheet.md", "file_type": "text/markdown", "file_size": 106603, "creation_date": "2025-02-21", "last_modified_date": "2025-02-21"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "85279fc0-dd46-4722-bd46-d26da5caef4b", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/holtek_ceilingfan datasheet.md", "file_name": "holtek_ceilingfan datasheet.md", "file_type": "text/markdown", "file_size": 106603, "creation_date": "2025-02-21", "last_modified_date": "2025-02-21"}, "hash": "039eaf9806c412469b4d51242e63ee3967c8744308abeaad21fea37aa494129d", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "c6847cf6-8c1a-4876-b1fe-5e90aa40a39b", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/holtek_ceilingfan datasheet.md", "file_name": "holtek_ceilingfan datasheet.md", "file_type": "text/markdown", "file_size": 106603, "creation_date": "2025-02-21", "last_modified_date": "2025-02-21"}, "hash": "5f78a29f893b954a32cfccc62a621f5ff16c164ec5938b197e6a1c6275d8c268", "class_name": "RelatedNodeInfo"}, "3": {"node_id": "b73ba65b-cb3e-430c-b55e-2b4c4cc19462", "node_type": "1", "metadata": {}, "hash": "09749d1579e383042be4b2988f7be43367b0e4139b02db70fa9438ea140fefc4", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "Rev. 1.00\t\n53 of 55\nApril 29, 2022\n\n\n32-Bit Arm\n\u00ae\n Cortex\n\u00ae\n-M0+ BLDC MCU\nwith 3-channel 48 V Half-bridge Gate-Driver\nHT32F65532G\n\n\n**8  Package Information**\n\n\n**48-pin LQFP-EP (7mm **\n\u00d7 \n**7mm) Outline Dimensions**\n\n\n\u001f \u001e\n\u001d \u001c\n\n\n\u001f \u001b\n\u001d \u001a\n\n\n\u0019 \u001f\n\n\n\u0019 \u001d\n\n\n\u001a \u0018\n\n\n\n\n\n\n     \n\n\n13\n\n\n12\n\n\n24\n\n\n25\n\n\n36\n\n\n37\n48\n\n\n1\n\n\nD2\n\n\nE2\n\n\nTHERMALLY ENHANCED VARIATIONS ONLY\n\n\n**Symbol**\n**Dimensions in inch**\n\n\n**Min.**\n**Nom.**\n**Max.**\n\n\nA\n\u2014\n0.354 BSC\n\u2014\n\n\nB\n\u2014\n0.276 BSC\n\u2014\n\n\nC\n\u2014\n0.354 BSC\n\u2014\n\n\nD\n\u2014\n0.276 BSC\n\u2014\n\n\nD2\n0.079 \n\u2014\n\u2014\n\n\nE\n\u2014\n0.020 BSC\n\u2014\n\n\nE2\n0.079 \n\u2014\n\u2014\n\n\nF\n0.007\n0.009\n0.011\n\n\nG\n0.053\n0.055\n0.057\n\n\nH\n\u2014\n\u2014\n0.063 \n\n\nI\n0.002 \n\u2014\n0.006 \n\n\nJ\n0.018 \n0.024 \n0.030 \n\n\nK\n0.004 \n\u2014\n0.008 \n\n\n\u03b1\n0\u00b0\n\u2015\n7\u00b0\n\n\n**Symbol**\n**Dimensions in mm**\n\n\n**Min.**\n**Nom.**\n**Max.**\n\n\nA\n\u2014\n9.00 BSC\n\u2014\n\n\nB\n\u2014\n7.00 BSC\n\u2014\n\n\nC\n\u2014\n9.00 BSC\n\u2014\n\n\nD\n\u2014\n7.00 BSC\n\u2014\n\n\nD2\n2.00\n\u2014\n\u2014\n\n\nE\n\u2014\n0.50 BSC\n\u2014\n\n\nE2\n2.00\n\u2014\n\u2014\n\n\nF\n0.17\n0.22 \n0.27\n\n\nG\n1.35\n1.40\n1.45\n\n\nH\n\u2014\n\u2014\n1.60 \n\n\nI\n0.05 \n\u2014\n0.15 \n\n\nJ\n0.45 \n0.60 \n0.75 \n\n\nK\n0.09 \n\u2014\n0.20 \n\n\n\u03b1\n0\u00b0\n\u2015\n7\u00b0\n\n\nRev. 1.00\t\n54 of 55\nApril 29, 2022\n\n\n**8  Package Information**\n\n\n**SAW Type 32-pin QFN (4mm \u00d7 4mm \u00d7 0.75mm) Outline Dimensions**\n\n\n\u001b \u001a\n\u001b \u0019\n\n\n\u001f \u0018\n\n\n\u001e \u0018\n\n\n\u001a \u0013\n\n\n\u001a \u0012\n\n\n\u0018 \u0011\n\n\n\u0018 \u0010\n\u0019 \u0018\n\n\n**Symbol**\n**Dimensions in inch**\n\n\n**Min.**\n**Nom.**\n**Max.**\n\n\nA\n0.028 \n0.030 \n0.031 \n\n\nA1\n0.000 \n0.001 \n0.002 \n\n\nA3\n\u2014\n0.008 BSC\n\u2014\n\n\nb\n0.006\n0.008 \n0.010\n\n\nD\n\u2014\n0.157 BSC \n\u2014\n\n\nE\n\u2014\n0.157 BSC \n\u2014\n\n\ne\n\u2014\n0.016 BSC\n\u2014\n\n\nD2\n0.104 \n0.106 \n0.108 \n\n\nE2\n0.104 \n0.106 \n0.108 \n\n\nL\n0.014 \n0.016 \n0.018 \n\n\nK\n0.008\n\u2014\n\u2014\n\n\n**Symbol**\n**Dimensions in mm**\n\n\n**Min.**\n**Nom.**\n**Max.**\n\n\nA\n0.70\n0.75\n0.80\n\n\nA1\n0.00\n0.02\n0.05\n\n\nA3\n\u2014\n0.203 BSC\n\u2014\n\n\nb\n0.15\n0.20\n0.25\n\n\nD\n\u2014\n4.00 BSC\n\u2014\n\n\nE\n\u2014\n4.00 BSC\n\u2014\n\n\ne\n\u2014\n0.40 BSC\n\u2014\n\n\nD2\n2.65\n2.70\n2.75\n\n\nE2\n2.65\n2.70\n2.75\n\n\nL\n0.35\n0.40\n0.45\n\n\nK\n0.20\n\u2014\n\u2014\n\n\nRev. 1.00\t\n55 of 55\nApril 29, 2022", "mimetype": "text/plain", "start_char_idx": 101818, "end_char_idx": 103577, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}, "b73ba65b-cb3e-430c-b55e-2b4c4cc19462": {"__data__": {"id_": "b73ba65b-cb3e-430c-b55e-2b4c4cc19462", "embedding": null, "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/holtek_ceilingfan datasheet.md", "file_name": "holtek_ceilingfan datasheet.md", "file_type": "text/markdown", "file_size": 106603, "creation_date": "2025-02-21", "last_modified_date": "2025-02-21"}, "excluded_embed_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "excluded_llm_metadata_keys": ["file_name", "file_type", "file_size", "creation_date", "last_modified_date", "last_accessed_date"], "relationships": {"1": {"node_id": "85279fc0-dd46-4722-bd46-d26da5caef4b", "node_type": "4", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/holtek_ceilingfan datasheet.md", "file_name": "holtek_ceilingfan datasheet.md", "file_type": "text/markdown", "file_size": 106603, "creation_date": "2025-02-21", "last_modified_date": "2025-02-21"}, "hash": "039eaf9806c412469b4d51242e63ee3967c8744308abeaad21fea37aa494129d", "class_name": "RelatedNodeInfo"}, "2": {"node_id": "26a32d3e-6b77-4c3f-a272-f986ff8bd65b", "node_type": "1", "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/holtek_ceilingfan datasheet.md", "file_name": "holtek_ceilingfan datasheet.md", "file_type": "text/markdown", "file_size": 106603, "creation_date": "2025-02-21", "last_modified_date": "2025-02-21"}, "hash": "649bb06312ec8b1bb99ce098c2503ad5a2334c7e41ed9e22bccae64c7ff79139", "class_name": "RelatedNodeInfo"}}, "metadata_template": "{key}: {value}", "metadata_separator": "\n", "text": "K\n0.008\n\u2014\n\u2014\n\n\n**Symbol**\n**Dimensions in mm**\n\n\n**Min.**\n**Nom.**\n**Max.**\n\n\nA\n0.70\n0.75\n0.80\n\n\nA1\n0.00\n0.02\n0.05\n\n\nA3\n\u2014\n0.203 BSC\n\u2014\n\n\nb\n0.15\n0.20\n0.25\n\n\nD\n\u2014\n4.00 BSC\n\u2014\n\n\nE\n\u2014\n4.00 BSC\n\u2014\n\n\ne\n\u2014\n0.40 BSC\n\u2014\n\n\nD2\n2.65\n2.70\n2.75\n\n\nE2\n2.65\n2.70\n2.75\n\n\nL\n0.35\n0.40\n0.45\n\n\nK\n0.20\n\u2014\n\u2014\n\n\nRev. 1.00\t\n55 of 55\nApril 29, 2022\n\n\n32-Bit Arm\n\u00ae\n Cortex\n\u00ae\n-M0+ BLDC MCU\nwith 3-channel 48 V Half-bridge Gate-Driver\nHT32F65532G\n\n\n**8  Package Information**\n\n\nCopyright\n\u00a9\n 2022 by HOLTEK SEMICONDUCTOR INC.\n\n\nThe information provided in this document has been produced with reasonable care and \nattention before publication, however, Holtek does not guarantee that the information \nis completely accurate and that the applications provided in this document are for \nreference only. Holtek does not guarantee that these explanations are appropriate, nor \ndoes it recommend the use of Holtek's products where there is a risk of personal hazard \ndue to malfunction or other reasons. Holtek hereby declares that it does not authorise \nthe use of these products in life-saving, life-sustaining or critical equipment. Holtek \naccepts no liability for any damages encountered by customers or third parties due to \ninformation errors or omissions contained in this document or damages encountered \nby the use of the product or the datasheet. Holtek reserves the right to revise the \nproducts or specifications described in the document without prior notice. For the latest \ninformation, please contact us.", "mimetype": "text/plain", "start_char_idx": 103266, "end_char_idx": 104741, "metadata_seperator": "\n", "text_template": "{metadata_str}\n\n{content}", "class_name": "TextNode"}, "__type__": "1"}}, "docstore/ref_doc_info": {"85279fc0-dd46-4722-bd46-d26da5caef4b": {"node_ids": ["0b1560b3-b06e-4e54-bacd-a23d93f606cf", "61fcacab-6a7a-49dd-ada1-7ab4c7f343f5", "614b6aff-30a0-4ee5-b589-acb063cbba3c", "5fc98da3-56c9-488b-98d9-113dc4c8a7af", "6203db64-ab95-441a-acb2-1df10bd8e7ff", "e382547b-d835-43f7-b3a0-0a28d65e6b7d", "99d172dc-ca70-46fa-8ef5-4dbbf47e5e79", "98e5627b-0f9b-46d6-8325-e641b8f1d6ae", "32871317-d952-4fb8-a6f6-7c8f0270c1dc", "e05d6f65-e107-4cfc-b16a-77f40509185a", "d8a7aa5e-e8ff-44b0-ba98-49616ad7458b", "5d1e3c46-12f6-46ad-9024-bc793cf7eb51", "853d5c17-d6bf-4f47-b043-d5f4044f6ead", "0d29fb18-0946-4fc9-bf4f-e80fdf0d0dc4", "f2b6ca7e-db75-4f6f-a972-7e388caeeaa5", "a9f97eca-2016-49cb-b555-14290c3ec259", "fb701678-c6ff-446b-a786-7ce7b14ee14f", "2a694dcb-a58b-4643-bca7-0c77fcb4970f", "38b7823c-134b-43c7-a85b-44ac0139a431", "67269c53-af9c-42d3-9b93-15f5a346e52a", "aef74c3c-d7b3-4b40-abcf-baa5b5766b52", "5c553a7a-1855-484c-b3ca-d58a98a09091", "ad677459-ca18-4dc6-849e-c829219129ba", "0da0d285-d1bc-49c5-a3fe-a9de08473de9", "72230c25-3639-47b5-9398-52204775b40e", "0b719c2b-2b28-4105-a0bb-7f81c63c64e5", "b6f2ee94-247f-4191-afb1-825e05d366ce", "6b3be5e2-44a5-44dd-9002-8dd3663b8a25", "79d185d8-60cb-48d2-94bf-5d10ea8e471c", "d589094a-e6b6-4b50-ae86-2823d1df3656", "82b4e17d-a3ff-47e1-85c5-971a228b6029", "eb65c548-58e3-4507-84b4-eef980cbf338", "4b850d27-04f5-472b-85d2-74fa60f64de9", "05176b19-3198-4f57-a982-ec5554ecf19f", "6acd2dff-1250-4fcb-871b-cd15e2b4a0bf", "07a5cd36-2c40-4168-8eec-168dc9f53568", "120ef9bf-6fb4-4da9-80d8-cddcc842be08", "0521b099-f6ff-4c0d-9850-9e1afe3f0393", "a196b074-8b2e-48cc-98b3-e0a3dde60743", "c6847cf6-8c1a-4876-b1fe-5e90aa40a39b", "26a32d3e-6b77-4c3f-a272-f986ff8bd65b", "b73ba65b-cb3e-430c-b55e-2b4c4cc19462"], "metadata": {"file_path": "/home/rptech_server/llm_env/Product_RAG/data/markdown/holtek_ceilingfan datasheet.md", "file_name": "holtek_ceilingfan datasheet.md", "file_type": "text/markdown", "file_size": 106603, "creation_date": "2025-02-21", "last_modified_date": "2025-02-21"}}}}