#-----------------------------------------------------------
# Vivado v2018.2.1 (64-bit)
# SW Build 2288692 on Thu Jul 26 18:24:02 MDT 2018
# IP Build 2289599 on Thu Jul 26 21:09:20 MDT 2018
# Start of session at: Sat Nov 24 00:36:46 2018
# Process ID: 8544
# Current directory: E:/VLSI/Projet/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent672 E:\VLSI\Projet\Segmentation+detectionCentre\ZYBO_HDMI_MGA\project_1\project_1.xpr
# Log file: E:/VLSI/Projet/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/vivado.log
# Journal file: E:/VLSI/Projet/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/VLSI/Projet/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/VLSI/Projet/Segmentation+detectionCentre/ZYBO_HDMI_MGA/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Programs/Xilinx/Vivado/2018.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'HDMI_bd_Filtrage_0_0' generated file not found 'e:/VLSI/Projet/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_Filtrage_0_0/HDMI_bd_Filtrage_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'HDMI_bd_Filtrage_0_0' generated file not found 'e:/VLSI/Projet/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_Filtrage_0_0/HDMI_bd_Filtrage_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'HDMI_bd_Filtrage_0_0' generated file not found 'e:/VLSI/Projet/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_Filtrage_0_0/HDMI_bd_Filtrage_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'HDMI_bd_Filtrage_0_0' generated file not found 'e:/VLSI/Projet/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_Filtrage_0_0/HDMI_bd_Filtrage_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'HDMI_bd_Filtrage_0_0' generated file not found 'e:/VLSI/Projet/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_Filtrage_0_0/HDMI_bd_Filtrage_0_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'HDMI_bd_Seuillage_0_0' generated file not found 'e:/VLSI/Projet/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_Seuillage_0_0/HDMI_bd_Seuillage_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'HDMI_bd_Seuillage_0_0' generated file not found 'e:/VLSI/Projet/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_Seuillage_0_0/HDMI_bd_Seuillage_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'HDMI_bd_Seuillage_0_0' generated file not found 'e:/VLSI/Projet/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_Seuillage_0_0/HDMI_bd_Seuillage_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'HDMI_bd_Seuillage_0_0' generated file not found 'e:/VLSI/Projet/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_Seuillage_0_0/HDMI_bd_Seuillage_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'HDMI_bd_Seuillage_0_0' generated file not found 'e:/VLSI/Projet/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_Seuillage_0_0/HDMI_bd_Seuillage_0_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'HDMI_bd_reg_8bits_0_0' generated file not found 'e:/VLSI/Projet/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_reg_8bits_0_0/HDMI_bd_reg_8bits_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'HDMI_bd_reg_8bits_0_0' generated file not found 'e:/VLSI/Projet/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_reg_8bits_0_0/HDMI_bd_reg_8bits_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'HDMI_bd_reg_8bits_0_0' generated file not found 'e:/VLSI/Projet/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_reg_8bits_0_0/HDMI_bd_reg_8bits_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'HDMI_bd_reg_8bits_0_0' generated file not found 'e:/VLSI/Projet/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_reg_8bits_0_0/HDMI_bd_reg_8bits_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'HDMI_bd_reg_8bits_0_0' generated file not found 'e:/VLSI/Projet/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_reg_8bits_0_0/HDMI_bd_reg_8bits_0_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'HDMI_bd_mult_gen_0_0' generated file not found 'e:/VLSI/Projet/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_mult_gen_0_0/HDMI_bd_mult_gen_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'HDMI_bd_mult_gen_0_0' generated file not found 'e:/VLSI/Projet/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_mult_gen_0_0/HDMI_bd_mult_gen_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'HDMI_bd_mult_gen_0_0' generated file not found 'e:/VLSI/Projet/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_mult_gen_0_0/HDMI_bd_mult_gen_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'HDMI_bd_mult_gen_0_0' generated file not found 'e:/VLSI/Projet/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_mult_gen_0_0/HDMI_bd_mult_gen_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'HDMI_bd_mult_gen_0_0' generated file not found 'e:/VLSI/Projet/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_mult_gen_0_0/HDMI_bd_mult_gen_0_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'HDMI_bd_mult_gen_0_3' generated file not found 'e:/VLSI/Projet/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_mult_gen_0_3/HDMI_bd_mult_gen_0_3.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'HDMI_bd_mult_gen_0_3' generated file not found 'e:/VLSI/Projet/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_mult_gen_0_3/HDMI_bd_mult_gen_0_3_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'HDMI_bd_mult_gen_0_3' generated file not found 'e:/VLSI/Projet/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_mult_gen_0_3/HDMI_bd_mult_gen_0_3_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'HDMI_bd_mult_gen_0_3' generated file not found 'e:/VLSI/Projet/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_mult_gen_0_3/HDMI_bd_mult_gen_0_3_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'HDMI_bd_mult_gen_0_3' generated file not found 'e:/VLSI/Projet/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_mult_gen_0_3/HDMI_bd_mult_gen_0_3_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'HDMI_bd_c_addsub_0_2' generated file not found 'e:/VLSI/Projet/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_c_addsub_0_2/HDMI_bd_c_addsub_0_2.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'HDMI_bd_c_addsub_0_2' generated file not found 'e:/VLSI/Projet/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_c_addsub_0_2/HDMI_bd_c_addsub_0_2_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'HDMI_bd_c_addsub_0_2' generated file not found 'e:/VLSI/Projet/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_c_addsub_0_2/HDMI_bd_c_addsub_0_2_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'HDMI_bd_c_addsub_0_2' generated file not found 'e:/VLSI/Projet/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_c_addsub_0_2/HDMI_bd_c_addsub_0_2_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'HDMI_bd_c_addsub_0_2' generated file not found 'e:/VLSI/Projet/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_c_addsub_0_2/HDMI_bd_c_addsub_0_2_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'HDMI_bd_mux_2bits_0_0' generated file not found 'e:/VLSI/Projet/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_mux_2bits_0_0/HDMI_bd_mux_2bits_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'HDMI_bd_mux_2bits_0_0' generated file not found 'e:/VLSI/Projet/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_mux_2bits_0_0/HDMI_bd_mux_2bits_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'HDMI_bd_mux_2bits_0_0' generated file not found 'e:/VLSI/Projet/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_mux_2bits_0_0/HDMI_bd_mux_2bits_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'HDMI_bd_mux_2bits_0_0' generated file not found 'e:/VLSI/Projet/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_mux_2bits_0_0/HDMI_bd_mux_2bits_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'HDMI_bd_mux_2bits_0_0' generated file not found 'e:/VLSI/Projet/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_mux_2bits_0_0/HDMI_bd_mux_2bits_0_0_sim_netlist.vhdl'. Please regenerate to continue.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:34 . Memory (MB): peak = 912.777 ; gain = 162.934
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/VLSI/Projet/Segmentation+detectionCentre/ZYBO_HDMI_MGA/repo'.
open_bd_design {E:/VLSI/Projet/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/HDMI_bd.bd}
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - VDD
Adding cell -- digilentinc.com:ip:dvi2rgb:1.8 - dvi2rgb_0
Adding cell -- digilentinc.com:ip:rgb2dvi:1.4 - rgb2dvi_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - RESET
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding cell -- xilinx.com:module_ref:RGB_to_Y:1.0 - RGB_to_Y_0
Adding cell -- xilinx.com:module_ref:Filtrage:1.0 - Filtrage_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /reset(rst) and /dvi2rgb_0/aRst(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /reset(rst) and /dvi2rgb_0/pRst(undef)
Adding cell -- xilinx.com:module_ref:reg_8bits:1.0 - reg_8bits_0
Adding cell -- xilinx.com:module_ref:reg_8bits:1.0 - reg_8bits_1
Adding cell -- xilinx.com:module_ref:reg_8bits:1.0 - reg_8bits_2
Adding cell -- xilinx.com:ip:c_addsub:12.0 - c_addsub_0
Adding cell -- xilinx.com:module_ref:abs_8bits_signed:1.0 - abs_8bits_signed_0
Adding cell -- xilinx.com:module_ref:Seuillage:1.0 - Seuillage_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - ENABLE
Adding cell -- xilinx.com:module_ref:div_16:1.0 - div_16_0
Adding cell -- xilinx.com:module_ref:reg_8bits:1.0 - reg_8bits_0
Adding cell -- xilinx.com:module_ref:reg_8bits:1.0 - reg_8bits_1
Adding cell -- xilinx.com:ip:mult_gen:12.0 - mult_gen_0
Adding cell -- xilinx.com:ip:mult_gen:12.0 - mult_gen_1
Adding cell -- xilinx.com:module_ref:reg_8bits:1.0 - reg_8bits_2
Adding cell -- xilinx.com:module_ref:reg_8bits:1.0 - reg_8bits_3
Adding cell -- xilinx.com:ip:mult_gen:12.0 - mult_gen_2
Adding cell -- xilinx.com:module_ref:reg_8bits:1.0 - reg_8bits_4
Adding cell -- xilinx.com:ip:c_addsub:12.0 - c_addsub_0
Adding cell -- xilinx.com:ip:c_addsub:12.0 - c_addsub_1
Adding cell -- xilinx.com:ip:c_addsub:12.0 - c_addsub_2
Adding cell -- xilinx.com:ip:c_addsub:12.0 - c_addsub_3
Adding cell -- xilinx.com:ip:xlconstant:1.1 - ENABLE
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_2
Adding cell -- xilinx.com:module_ref:declench_retard:1.0 - declench_retard_0
Adding cell -- xilinx.com:module_ref:mux_2bits:1.0 - mux_2bits_0
Adding cell -- xilinx.com:ip:c_counter_binary:12.0 - Ligne_counter
Adding cell -- xilinx.com:ip:c_addsub:12.0 - add_yAxis
Adding cell -- xilinx.com:module_ref:divideur_select_output:1.0 - divideur_select_outp_0
Adding cell -- xilinx.com:module_ref:divideur_select_output:1.0 - divideur_select_outp_1
Adding cell -- xilinx.com:ip:c_counter_binary:12.0 - column_counter
Adding cell -- xilinx.com:ip:div_gen:5.1 - div_yAxis
Adding cell -- xilinx.com:ip:c_counter_binary:12.0 - BlankPixel_counter
Adding cell -- xilinx.com:ip:div_gen:5.1 - div_xAxis
Adding cell -- xilinx.com:ip:c_addsub:12.0 - add_xAxis
Adding cell -- xilinx.com:module_ref:detect_end_image:1.0 - detect_end_image_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_2
Adding cell -- xilinx.com:module_ref:rdc_1bit:1.0 - rdc_1bit_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /detection_centre/detect_end_image_0/fin(undef) and /detection_centre/div_xAxis/aclken(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /detection_centre/detect_end_image_0/fin(undef) and /detection_centre/div_yAxis/aclken(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /detection_centre/detect_end_image_0/fin(undef) and /detection_centre/column_counter/SCLR(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /detection_centre/detect_end_image_0/fin(undef) and /detection_centre/Ligne_counter/SCLR(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /detection_centre/rdc_1bit_0/Q(undef) and /detection_centre/add_xAxis/SCLR(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /detection_centre/rdc_1bit_0/Q(undef) and /detection_centre/add_yAxis/SCLR(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /detection_centre/rdc_1bit_0/Q(undef) and /detection_centre/BlankPixel_counter/SCLR(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /Filtrage_0/BlancNoir(undef) and /detection_centre/Pixel_White_Black(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /dvi2rgb_0/vid_pVSync(undef) and /detection_centre/CE_column_count(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /dvi2rgb_0/vid_pHSync(undef) and /detection_centre/CE_ligne_count(ce)
Successfully read diagram <HDMI_bd> from BD file <E:/VLSI/Projet/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/HDMI_bd.bd>
open_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1054.992 ; gain = 111.551
update_compile_order -fileset sources_1
delete_bd_objs [get_bd_nets Segmentation/abs_8bits_signed_0_OUTPUT] [get_bd_nets Segmentation/Seuillage_0_OUTPUT] [get_bd_cells Segmentation/Seuillage_0]
delete_bd_objs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1095.516 ; gain = 0.000
