

================================================================
== Vivado HLS Report for 'dateport_C1_conv'
================================================================
* Date:           Tue May 09 23:55:05 2017

* Version:        2015.2 (Build 1266856 on Fri Jun 26 16:57:37 PM 2015)
* Project:        final_le
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     14.51|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  522160|  522160|  522160|  522160|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+--------+--------+----------+-----------+-----------+-------+----------+
        |                      |     Latency     | Iteration|  Initiation Interval  |  Trip |          |
        |       Loop Name      |   min  |   max  |  Latency |  achieved |   target  | Count | Pipelined|
        +----------------------+--------+--------+----------+-----------+-----------+-------+----------+
        |- L_L_C1_conv_label3  |    4705|    4705|         3|          1|          1|   4704|    yes   |
        |- L_L_C1_conv_label0  |  517452|  517452|        35|         22|          1|  23520|    yes   |
        +----------------------+--------+--------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|    506|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|     414|    950|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    384|
|Register         |        -|      -|     899|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      5|    1313|   1840|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      2|       1|      3|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +------------------------------------------+---------------------------------------+---------+-------+-----+-----+
    |                 Instance                 |                 Module                | BRAM_18K| DSP48E|  FF | LUT |
    +------------------------------------------+---------------------------------------+---------+-------+-----+-----+
    |dateport_fadd_32ns_32ns_32_5_full_dsp_U0  |dateport_fadd_32ns_32ns_32_5_full_dsp  |        0|      2|  205|  390|
    |dateport_fcmp_32ns_32ns_1_1_U2            |dateport_fcmp_32ns_32ns_1_1            |        0|      0|   66|  239|
    |dateport_fmul_32ns_32ns_32_4_max_dsp_U1   |dateport_fmul_32ns_32ns_32_4_max_dsp   |        0|      3|  143|  321|
    +------------------------------------------+---------------------------------------+---------+-------+-----+-----+
    |Total                                     |                                       |        0|      5|  414|  950|
    +------------------------------------------+---------------------------------------+---------+-------+-----+-----+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |             Variable Name            | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |C1_mapData_addr2_fu_951_p2            |     +    |      0|  0|  32|          32|           2|
    |C1_mapData_addr3_fu_961_p2            |     +    |      0|  0|  32|          32|           1|
    |C1_mapData_addr5_fu_833_p2            |     +    |      0|  0|   4|           6|           6|
    |C1_mapData_addr6_fu_839_p2            |     +    |      0|  0|   4|           6|           6|
    |C1_mapData_addr7_fu_894_p2            |     +    |      0|  0|  32|          32|          32|
    |C1_mapData_addr8_fu_900_p2            |     +    |      0|  0|  32|          32|           3|
    |C1_mapData_addr9_fu_911_p2            |     +    |      0|  0|  32|          32|           2|
    |C1_v_addr11_fu_1051_p2                |     +    |      0|  0|   4|          32|          32|
    |C1_v_addr5_fu_599_p2                  |     +    |      0|  0|   4|          32|          32|
    |C1_v_addr7_fu_1014_p2                 |     +    |      0|  0|  10|          10|          10|
    |C1_v_addr9_fu_556_p2                  |     +    |      0|  0|  10|          10|          10|
    |i_10_fu_726_p2                        |     +    |      0|  0|   3|           3|           1|
    |i_s_fu_478_p2                         |     +    |      0|  0|   3|           3|           1|
    |indvar_flatten21_op_fu_698_p2         |     +    |      0|  0|   8|           8|           1|
    |indvar_flatten33_op_fu_712_p2         |     +    |      0|  0|  13|          13|           1|
    |indvar_flatten_next4_fu_428_p2        |     +    |      0|  0|  13|          13|           1|
    |indvar_flatten_next5_fu_616_p2        |     +    |      0|  0|  15|          15|           1|
    |indvar_flatten_op_fu_440_p2           |     +    |      0|  0|  10|          10|           1|
    |j_2_fu_491_p2                         |     +    |      0|  0|   5|           5|           1|
    |j_3_fu_739_p2                         |     +    |      0|  0|   5|           5|           1|
    |k_2_fu_562_p2                         |     +    |      0|  0|   5|           5|           1|
    |k_3_fu_750_p2                         |     +    |      0|  0|   5|           5|           1|
    |m_1_fu_858_p2                         |     +    |      0|  0|   3|           3|           1|
    |tmp_22_fu_788_p2                      |     +    |      0|  0|   5|           5|           5|
    |tmp_27_1_fu_778_p2                    |     +    |      0|  0|   5|           5|           1|
    |tmp_27_2_fu_870_p2                    |     +    |      0|  0|   5|           5|           2|
    |tmp_27_3_fu_875_p2                    |     +    |      0|  0|   5|           5|           2|
    |tmp_27_4_fu_946_p2                    |     +    |      0|  0|   5|           5|           3|
    |C1_v_addr10_fu_1045_p2                |     -    |      0|  0|   4|          32|          32|
    |C1_v_addr4_fu_593_p2                  |     -    |      0|  0|   4|          32|          32|
    |C1_v_addr6_fu_1004_p2                 |     -    |      0|  0|   9|           9|           9|
    |C1_v_addr8_fu_546_p2                  |     -    |      0|  0|   9|           9|           9|
    |tmp_24_fu_794_p2                      |     -    |      0|  0|   4|           4|           3|
    |C1_y_d0                               |  Select  |      0|  0|  32|           1|          32|
    |i_1_mid2_fu_732_p3                    |  Select  |      0|  0|   3|           1|           3|
    |i_mid2_fu_484_p3                      |  Select  |      0|  0|   3|           1|           3|
    |indvar_flatten_next6_fu_704_p3        |  Select  |      0|  0|   8|           1|           1|
    |indvar_flatten_next7_fu_718_p3        |  Select  |      0|  0|  13|           1|           1|
    |indvar_flatten_next_fu_446_p3         |  Select  |      0|  0|  10|           1|           1|
    |j_1_mid2_fu_744_p3                    |  Select  |      0|  0|   5|           1|           5|
    |j_1_mid_fu_628_p3                     |  Select  |      0|  0|   5|           1|           1|
    |j_mid2_fu_510_p3                      |  Select  |      0|  0|   5|           1|           5|
    |j_mid_fu_454_p3                       |  Select  |      0|  0|   5|           1|           1|
    |k_1_mid2_fu_772_p3                    |  Select  |      0|  0|   5|           1|           5|
    |k_1_mid_fu_672_p3                     |  Select  |      0|  0|   5|           1|           1|
    |k_mid2_fu_502_p3                      |  Select  |      0|  0|   5|           1|           1|
    |m_mid2_fu_764_p3                      |  Select  |      0|  0|   3|           1|           1|
    |exitcond1_mid3_fu_692_p2              |    and   |      0|  0|   1|           1|           1|
    |exitcond1_mid_fu_648_p2               |    and   |      0|  0|   1|           1|           1|
    |exitcond5_mid_fu_472_p2               |    and   |      0|  0|   1|           1|           1|
    |exitcond_flatten23_mid_fu_660_p2      |    and   |      0|  0|   1|           1|           1|
    |tmp_84_fu_1101_p2                     |    and   |      0|  0|   1|           1|           1|
    |exitcond19_fu_642_p2                  |   icmp   |      0|  0|   2|           3|           3|
    |exitcond_flatten10_fu_622_p2          |   icmp   |      0|  0|   5|          13|          12|
    |exitcond_flatten11_fu_654_p2          |   icmp   |      0|  0|   3|           8|           8|
    |exitcond_flatten8_fu_610_p2           |   icmp   |      0|  0|   6|          15|          15|
    |exitcond_flatten9_fu_434_p2           |   icmp   |      0|  0|   4|          10|           9|
    |exitcond_flatten_fu_422_p2            |   icmp   |      0|  0|   5|          13|          13|
    |exitcond_fu_466_p2                    |   icmp   |      0|  0|   2|           5|           4|
    |ifzero_fu_864_p2                      |   icmp   |      0|  0|   2|           3|           3|
    |notlhs_fu_1083_p2                     |   icmp   |      0|  0|   3|           8|           2|
    |notrhs_fu_1089_p2                     |   icmp   |      0|  0|   8|          23|           1|
    |not_exitcond_flatten23_mid_fu_686_p2  |    or    |      0|  0|   1|           1|           1|
    |tmp_147_fu_759_p2                     |    or    |      0|  0|   1|           1|           1|
    |tmp_319_fu_666_p2                     |    or    |      0|  0|   1|           1|           1|
    |tmp_320_fu_755_p2                     |    or    |      0|  0|   1|           1|           1|
    |tmp_82_fu_1095_p2                     |    or    |      0|  0|   1|           1|           1|
    |tmp_fu_497_p2                         |    or    |      0|  0|   1|           1|           1|
    |exitcond_flatten23_not_fu_680_p2      |    xor   |      0|  0|   2|           1|           2|
    |not_exitcond_flatten1_fu_636_p2       |    xor   |      0|  0|   2|           1|           2|
    |not_exitcond_flatten_fu_461_p2        |    xor   |      0|  0|   2|           1|           2|
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                 |          |      0|  0| 506|         584|         394|
    +--------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |C1_mapData_address0            |   8|          4|    8|         32|
    |C1_mapData_address1            |   8|          3|    8|         24|
    |C1_v_address0                  |  13|          4|   13|         52|
    |C1_v_d0                        |  32|          3|   32|         96|
    |ap_NS_fsm                      |  21|         26|    1|         26|
    |ap_reg_ppiten_pp0_it2          |   1|          2|    1|          2|
    |grp_fu_400_p0                  |  32|          4|   32|        128|
    |grp_fu_400_p1                  |  32|          7|   32|        224|
    |grp_fu_407_p0                  |  32|          6|   32|        192|
    |grp_fu_407_p1                  |  32|          6|   32|        192|
    |i_1_phi_fu_336_p4              |   3|          2|    3|          6|
    |i_1_reg_332                    |   3|          2|    3|          6|
    |i_phi_fu_278_p4                |   3|          2|    3|          6|
    |i_reg_274                      |   3|          2|    3|          6|
    |indvar_flatten4_reg_263        |  13|          2|   13|         26|
    |indvar_flatten5_phi_fu_325_p4  |  15|          2|   15|         30|
    |indvar_flatten5_reg_321        |  15|          2|   15|         30|
    |indvar_flatten6_phi_fu_348_p4  |  13|          2|   13|         26|
    |indvar_flatten6_reg_344        |  13|          2|   13|         26|
    |indvar_flatten7_phi_fu_370_p4  |   8|          2|    8|         16|
    |indvar_flatten7_reg_366        |   8|          2|    8|         16|
    |indvar_flatten_reg_286         |  10|          2|   10|         20|
    |inputimg_address0              |  10|          4|   10|         40|
    |inputimg_address1              |  10|          3|   10|         30|
    |j_1_phi_fu_359_p4              |   5|          2|    5|         10|
    |j_1_reg_355                    |   5|          2|    5|         10|
    |j_phi_fu_301_p4                |   5|          2|    5|         10|
    |j_reg_297                      |   5|          2|    5|         10|
    |k_1_phi_fu_381_p4              |   5|          2|    5|         10|
    |k_1_reg_377                    |   5|          2|    5|         10|
    |k_phi_fu_313_p4                |   5|          2|    5|         10|
    |k_reg_309                      |   5|          2|    5|         10|
    |m_phi_fu_392_p4                |   3|          2|    3|          6|
    |m_reg_388                      |   3|          2|    3|          6|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 384|        116|  364|       1344|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------+----+----+-----+-----------+
    |                       Name                      | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------+----+----+-----+-----------+
    |C1_bias_load_reg_1418                            |  32|   0|   32|          0|
    |C1_mapData_addr6_reg_1250                        |   6|   0|    6|          0|
    |C1_mapData_addr7_reg_1275                        |  32|   0|   32|          0|
    |C1_mapData_load_1_reg_1312                       |  32|   0|   32|          0|
    |C1_mapData_load_2_reg_1342                       |  32|   0|   32|          0|
    |C1_mapData_load_3_reg_1347                       |  32|   0|   32|          0|
    |C1_mapData_load_4_reg_1368                       |  32|   0|   32|          0|
    |C1_v_addr7_reg_1362                              |  10|   0|   10|          0|
    |C1_v_addr9_reg_1151                              |  10|   0|   10|          0|
    |C1_v_addr_12_reg_1378                            |  13|   0|   13|          0|
    |ap_CS_fsm                                        |  25|   0|   25|          0|
    |ap_reg_ppiten_pp0_it0                            |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1                            |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2                            |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it0                            |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it1                            |   1|   0|    1|          0|
    |ap_reg_ppstg_exitcond_flatten8_reg_1162_pp1_it1  |   1|   0|    1|          0|
    |ap_reg_ppstg_exitcond_flatten_reg_1114_pp0_it1   |   1|   0|    1|          0|
    |ap_reg_ppstg_i_1_mid2_reg_1211_pp1_it1           |   3|   0|    3|          0|
    |ap_reg_ppstg_ifzero_reg_1266_pp1_it1             |   1|   0|    1|          0|
    |ap_reg_ppstg_tmp_323_reg_1373_pp1_it1            |  32|   0|   64|         32|
    |exitcond1_mid3_reg_1195                          |   1|   0|    1|          0|
    |exitcond_flatten10_reg_1171                      |   1|   0|    1|          0|
    |exitcond_flatten23_mid_reg_1183                  |   1|   0|    1|          0|
    |exitcond_flatten8_reg_1162                       |   1|   0|    1|          0|
    |exitcond_flatten9_reg_1123                       |   1|   0|    1|          0|
    |exitcond_flatten_reg_1114                        |   1|   0|    1|          0|
    |i_1_mid2_reg_1211                                |   3|   0|    3|          0|
    |i_1_reg_332                                      |   3|   0|    3|          0|
    |i_mid2_reg_1136                                  |   3|   0|    3|          0|
    |i_reg_274                                        |   3|   0|    3|          0|
    |ifzero_reg_1266                                  |   1|   0|    1|          0|
    |indvar_flatten4_reg_263                          |  13|   0|   13|          0|
    |indvar_flatten5_reg_321                          |  15|   0|   15|          0|
    |indvar_flatten6_reg_344                          |  13|   0|   13|          0|
    |indvar_flatten7_reg_366                          |   8|   0|    8|          0|
    |indvar_flatten_next5_reg_1166                    |  15|   0|   15|          0|
    |indvar_flatten_next6_reg_1201                    |   8|   0|    8|          0|
    |indvar_flatten_next7_reg_1206                    |  13|   0|   13|          0|
    |indvar_flatten_reg_286                           |  10|   0|   10|          0|
    |inputimg_load_1_reg_1287                         |  32|   0|   32|          0|
    |inputimg_load_2_reg_1317                         |  32|   0|   32|          0|
    |inputimg_load_3_reg_1327                         |  32|   0|   32|          0|
    |inputimg_load_4_reg_1352                         |  32|   0|   32|          0|
    |inputimg_load_reg_1270                           |  32|   0|   32|          0|
    |j_1_mid2_reg_1218                                |   5|   0|    5|          0|
    |j_1_mid_reg_1177                                 |   5|   0|    5|          0|
    |j_1_reg_355                                      |   5|   0|    5|          0|
    |j_mid2_reg_1146                                  |   5|   0|    5|          0|
    |j_reg_297                                        |   5|   0|    5|          0|
    |k_1_mid2_reg_1224                                |   5|   0|    5|          0|
    |k_1_mid_reg_1189                                 |   5|   0|    5|          0|
    |k_1_reg_377                                      |   5|   0|    5|          0|
    |k_2_reg_1157                                     |   5|   0|    5|          0|
    |k_mid2_reg_1141                                  |   5|   0|    5|          0|
    |k_reg_309                                        |   5|   0|    5|          0|
    |m_1_reg_1261                                     |   3|   0|    3|          0|
    |m_reg_388                                        |   3|   0|    3|          0|
    |reg_417                                          |  32|   0|   32|          0|
    |temp_reg_1423                                    |  32|   0|   32|          0|
    |tmp_22_reg_1233                                  |   5|   0|    5|          0|
    |tmp_31_1_reg_1393                                |  32|   0|   32|          0|
    |tmp_31_2_reg_1398                                |  32|   0|   32|          0|
    |tmp_31_3_reg_1403                                |  32|   0|   32|          0|
    |tmp_31_4_reg_1408                                |  32|   0|   32|          0|
    |tmp_31_reg_1383                                  |  32|   0|   32|          0|
    |tmp_322_reg_1240                                 |   3|   0|    5|          2|
    |tmp_323_reg_1373                                 |  32|   0|   64|         32|
    |tmp_84_reg_1430                                  |   1|   0|    1|          0|
    +-------------------------------------------------+----+----+-----+-----------+
    |Total                                            | 899|   0|  965|         66|
    +-------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+---------------------+-----+-----+------------+------------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs | dateport_C1_conv | return value |
|ap_rst               |  in |    1| ap_ctrl_hs | dateport_C1_conv | return value |
|ap_start             |  in |    1| ap_ctrl_hs | dateport_C1_conv | return value |
|ap_done              | out |    1| ap_ctrl_hs | dateport_C1_conv | return value |
|ap_idle              | out |    1| ap_ctrl_hs | dateport_C1_conv | return value |
|ap_ready             | out |    1| ap_ctrl_hs | dateport_C1_conv | return value |
|inputimg_address0    | out |   10|  ap_memory |     inputimg     |     array    |
|inputimg_ce0         | out |    1|  ap_memory |     inputimg     |     array    |
|inputimg_q0          |  in |   32|  ap_memory |     inputimg     |     array    |
|inputimg_address1    | out |   10|  ap_memory |     inputimg     |     array    |
|inputimg_ce1         | out |    1|  ap_memory |     inputimg     |     array    |
|inputimg_q1          |  in |   32|  ap_memory |     inputimg     |     array    |
|C1_v_address0        | out |   13|  ap_memory |       C1_v       |     array    |
|C1_v_ce0             | out |    1|  ap_memory |       C1_v       |     array    |
|C1_v_we0             | out |    1|  ap_memory |       C1_v       |     array    |
|C1_v_d0              | out |   32|  ap_memory |       C1_v       |     array    |
|C1_v_q0              |  in |   32|  ap_memory |       C1_v       |     array    |
|C1_bias_address0     | out |    3|  ap_memory |      C1_bias     |     array    |
|C1_bias_ce0          | out |    1|  ap_memory |      C1_bias     |     array    |
|C1_bias_q0           |  in |   32|  ap_memory |      C1_bias     |     array    |
|C1_y_address0        | out |   13|  ap_memory |       C1_y       |     array    |
|C1_y_ce0             | out |    1|  ap_memory |       C1_y       |     array    |
|C1_y_we0             | out |    1|  ap_memory |       C1_y       |     array    |
|C1_y_d0              | out |   32|  ap_memory |       C1_y       |     array    |
|C1_mapData_address0  | out |    8|  ap_memory |    C1_mapData    |     array    |
|C1_mapData_ce0       | out |    1|  ap_memory |    C1_mapData    |     array    |
|C1_mapData_q0        |  in |   32|  ap_memory |    C1_mapData    |     array    |
|C1_mapData_address1  | out |    8|  ap_memory |    C1_mapData    |     array    |
|C1_mapData_ce1       | out |    1|  ap_memory |    C1_mapData    |     array    |
|C1_mapData_q1        |  in |   32|  ap_memory |    C1_mapData    |     array    |
+---------------------+-----+-----+------------+------------------+--------------+

