// Seed: 4178143982
module module_0;
  bit id_2;
  initial if (id_2) id_1 <= id_2;
  id_3(
      id_2, id_2, 'b0, id_4
  );
  wire id_5;
  assign module_2.type_0 = 0;
endmodule
module module_1;
  wire id_1;
  module_0 modCall_1 ();
  assign modCall_1.id_4 = 0;
  assign id_2 = -1;
  assign {-1'b0 == id_1.id_2} = 1;
endmodule
module module_2 (
    inout tri1 id_0,
    output tri1 id_1,
    output wor id_2,
    input supply0 id_3,
    input tri1 id_4,
    input wor id_5,
    input supply0 id_6,
    input tri0 id_7,
    output supply1 id_8,
    input wor id_9,
    output wire id_10,
    input uwire id_11,
    input supply0 id_12
);
  assign id_0 = -1;
  xor primCall (id_0, id_11, id_12, id_3, id_4, id_5, id_6, id_7, id_9);
  module_0 modCall_1 ();
endmodule
