
sdram.elf:     file format elf32-littlearm


Disassembly of section .text:

00000000 <_start>:
   0:	e3a00453 	mov	r0, #1392508928	; 0x53000000
   4:	e3a01000 	mov	r1, #0
   8:	e5801000 	str	r1, [r0]
   c:	e3a00313 	mov	r0, #1275068416	; 0x4c000000
  10:	e3e01000 	mvn	r1, #0
  14:	e5801000 	str	r1, [r0]
  18:	e59f0044 	ldr	r0, [pc, #68]	; 64 <halt+0x4>
  1c:	e3a01005 	mov	r1, #5
  20:	e5801000 	str	r1, [r0]
  24:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
  28:	e3800103 	orr	r0, r0, #-1073741824	; 0xc0000000
  2c:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
  30:	e59f0030 	ldr	r0, [pc, #48]	; 68 <halt+0x8>
  34:	e59f1030 	ldr	r1, [pc, #48]	; 6c <halt+0xc>
  38:	e5801000 	str	r1, [r0]
  3c:	e3a01000 	mov	r1, #0
  40:	e5910000 	ldr	r0, [r1]
  44:	e5811000 	str	r1, [r1]
  48:	e5912000 	ldr	r2, [r1]
  4c:	e1510002 	cmp	r1, r2
  50:	e59fd018 	ldr	sp, [pc, #24]	; 70 <halt+0x10>
  54:	03a0da01 	moveq	sp, #4096	; 0x1000
  58:	05810000 	streq	r0, [r1]
  5c:	eb0000e6 	bl	3fc <main>

00000060 <halt>:
  60:	eafffffe 	b	60 <halt>
  64:	4c000014 	stcmi	0, cr0, [r0], {20}
  68:	4c000004 	stcmi	0, cr0, [r0], {4}
  6c:	0005c011 	andeq	ip, r5, r1, lsl r0
  70:	40001000 	andmi	r1, r0, r0

00000074 <delay>:
  74:	e52db004 	push	{fp}		; (str fp, [sp, #-4]!)
  78:	e28db000 	add	fp, sp, #0
  7c:	e24dd00c 	sub	sp, sp, #12
  80:	e50b0008 	str	r0, [fp, #-8]
  84:	e1a00000 	nop			; (mov r0, r0)
  88:	e51b3008 	ldr	r3, [fp, #-8]
  8c:	e2432001 	sub	r2, r3, #1
  90:	e50b2008 	str	r2, [fp, #-8]
  94:	e3530000 	cmp	r3, #0
  98:	1afffffa 	bne	88 <delay+0x14>
  9c:	e1a00000 	nop			; (mov r0, r0)
  a0:	e28bd000 	add	sp, fp, #0
  a4:	e49db004 	pop	{fp}		; (ldr fp, [sp], #4)
  a8:	e12fff1e 	bx	lr

000000ac <led_test>:
  ac:	e92d4800 	push	{fp, lr}
  b0:	e28db004 	add	fp, sp, #4
  b4:	e24dd008 	sub	sp, sp, #8
  b8:	e3a03000 	mov	r3, #0
  bc:	e50b3008 	str	r3, [fp, #-8]
  c0:	e59f2088 	ldr	r2, [pc, #136]	; 150 <led_test+0xa4>
  c4:	e59f3084 	ldr	r3, [pc, #132]	; 150 <led_test+0xa4>
  c8:	e5933000 	ldr	r3, [r3]
  cc:	e3c33c3f 	bic	r3, r3, #16128	; 0x3f00
  d0:	e5823000 	str	r3, [r2]
  d4:	e59f2074 	ldr	r2, [pc, #116]	; 150 <led_test+0xa4>
  d8:	e59f3070 	ldr	r3, [pc, #112]	; 150 <led_test+0xa4>
  dc:	e5933000 	ldr	r3, [r3]
  e0:	e3833c15 	orr	r3, r3, #5376	; 0x1500
  e4:	e5823000 	str	r3, [r2]
  e8:	e59f2064 	ldr	r2, [pc, #100]	; 154 <led_test+0xa8>
  ec:	e59f3060 	ldr	r3, [pc, #96]	; 154 <led_test+0xa8>
  f0:	e5933000 	ldr	r3, [r3]
  f4:	e3833070 	orr	r3, r3, #112	; 0x70
  f8:	e5823000 	str	r3, [r2]
  fc:	e59f1050 	ldr	r1, [pc, #80]	; 154 <led_test+0xa8>
 100:	e59f304c 	ldr	r3, [pc, #76]	; 154 <led_test+0xa8>
 104:	e5933000 	ldr	r3, [r3]
 108:	e51b2008 	ldr	r2, [fp, #-8]
 10c:	e2822004 	add	r2, r2, #4
 110:	e3a00001 	mov	r0, #1
 114:	e1a02210 	lsl	r2, r0, r2
 118:	e1e02002 	mvn	r2, r2
 11c:	e0033002 	and	r3, r3, r2
 120:	e5813000 	str	r3, [r1]
 124:	e59f002c 	ldr	r0, [pc, #44]	; 158 <led_test+0xac>
 128:	ebffffd1 	bl	74 <delay>
 12c:	e51b3008 	ldr	r3, [fp, #-8]
 130:	e2833001 	add	r3, r3, #1
 134:	e50b3008 	str	r3, [fp, #-8]
 138:	e51b3008 	ldr	r3, [fp, #-8]
 13c:	e3530003 	cmp	r3, #3
 140:	1affffe8 	bne	e8 <led_test+0x3c>
 144:	e3a03000 	mov	r3, #0
 148:	e50b3008 	str	r3, [fp, #-8]
 14c:	eaffffe5 	b	e8 <led_test+0x3c>
 150:	56000050 			; <UNDEFINED> instruction: 0x56000050
 154:	56000054 			; <UNDEFINED> instruction: 0x56000054
 158:	000186a0 	andeq	r8, r1, r0, lsr #13

0000015c <uart0_init>:
 15c:	e52db004 	push	{fp}		; (str fp, [sp, #-4]!)
 160:	e28db000 	add	fp, sp, #0
 164:	e59f2068 	ldr	r2, [pc, #104]	; 1d4 <uart0_init+0x78>
 168:	e59f3064 	ldr	r3, [pc, #100]	; 1d4 <uart0_init+0x78>
 16c:	e5933000 	ldr	r3, [r3]
 170:	e3c330f0 	bic	r3, r3, #240	; 0xf0
 174:	e5823000 	str	r3, [r2]
 178:	e59f2054 	ldr	r2, [pc, #84]	; 1d4 <uart0_init+0x78>
 17c:	e59f3050 	ldr	r3, [pc, #80]	; 1d4 <uart0_init+0x78>
 180:	e5933000 	ldr	r3, [r3]
 184:	e38330a0 	orr	r3, r3, #160	; 0xa0
 188:	e5823000 	str	r3, [r2]
 18c:	e59f2044 	ldr	r2, [pc, #68]	; 1d8 <uart0_init+0x7c>
 190:	e59f3040 	ldr	r3, [pc, #64]	; 1d8 <uart0_init+0x7c>
 194:	e5933000 	ldr	r3, [r3]
 198:	e3c3300c 	bic	r3, r3, #12
 19c:	e5823000 	str	r3, [r2]
 1a0:	e3a03245 	mov	r3, #1342177284	; 0x50000004
 1a4:	e3a02005 	mov	r2, #5
 1a8:	e5832000 	str	r2, [r3]
 1ac:	e59f3028 	ldr	r3, [pc, #40]	; 1dc <uart0_init+0x80>
 1b0:	e3a0201a 	mov	r2, #26
 1b4:	e5832000 	str	r2, [r3]
 1b8:	e3a03205 	mov	r3, #1342177280	; 0x50000000
 1bc:	e3a02003 	mov	r2, #3
 1c0:	e5832000 	str	r2, [r3]
 1c4:	e1a00000 	nop			; (mov r0, r0)
 1c8:	e28bd000 	add	sp, fp, #0
 1cc:	e49db004 	pop	{fp}		; (ldr fp, [sp], #4)
 1d0:	e12fff1e 	bx	lr
 1d4:	56000070 			; <UNDEFINED> instruction: 0x56000070
 1d8:	56000078 			; <UNDEFINED> instruction: 0x56000078
 1dc:	50000028 	andpl	r0, r0, r8, lsr #32

000001e0 <putchar>:
 1e0:	e52db004 	push	{fp}		; (str fp, [sp, #-4]!)
 1e4:	e28db000 	add	fp, sp, #0
 1e8:	e24dd00c 	sub	sp, sp, #12
 1ec:	e50b0008 	str	r0, [fp, #-8]
 1f0:	e1a00000 	nop			; (mov r0, r0)
 1f4:	e59f3030 	ldr	r3, [pc, #48]	; 22c <putchar+0x4c>
 1f8:	e5933000 	ldr	r3, [r3]
 1fc:	e2033004 	and	r3, r3, #4
 200:	e3530000 	cmp	r3, #0
 204:	0afffffa 	beq	1f4 <putchar+0x14>
 208:	e59f2020 	ldr	r2, [pc, #32]	; 230 <putchar+0x50>
 20c:	e51b3008 	ldr	r3, [fp, #-8]
 210:	e20330ff 	and	r3, r3, #255	; 0xff
 214:	e5c23000 	strb	r3, [r2]
 218:	e1a00000 	nop			; (mov r0, r0)
 21c:	e1a00003 	mov	r0, r3
 220:	e28bd000 	add	sp, fp, #0
 224:	e49db004 	pop	{fp}		; (ldr fp, [sp], #4)
 228:	e12fff1e 	bx	lr
 22c:	50000010 	andpl	r0, r0, r0, lsl r0
 230:	50000020 	andpl	r0, r0, r0, lsr #32

00000234 <getchar>:
 234:	e52db004 	push	{fp}		; (str fp, [sp, #-4]!)
 238:	e28db000 	add	fp, sp, #0
 23c:	e1a00000 	nop			; (mov r0, r0)
 240:	e59f3028 	ldr	r3, [pc, #40]	; 270 <getchar+0x3c>
 244:	e5933000 	ldr	r3, [r3]
 248:	e2033001 	and	r3, r3, #1
 24c:	e3530000 	cmp	r3, #0
 250:	0afffffa 	beq	240 <getchar+0xc>
 254:	e59f3018 	ldr	r3, [pc, #24]	; 274 <getchar+0x40>
 258:	e5d33000 	ldrb	r3, [r3]
 25c:	e20330ff 	and	r3, r3, #255	; 0xff
 260:	e1a00003 	mov	r0, r3
 264:	e28bd000 	add	sp, fp, #0
 268:	e49db004 	pop	{fp}		; (ldr fp, [sp], #4)
 26c:	e12fff1e 	bx	lr
 270:	50000010 	andpl	r0, r0, r0, lsl r0
 274:	50000024 	andpl	r0, r0, r4, lsr #32

00000278 <puts>:
 278:	e92d4800 	push	{fp, lr}
 27c:	e28db004 	add	fp, sp, #4
 280:	e24dd008 	sub	sp, sp, #8
 284:	e50b0008 	str	r0, [fp, #-8]
 288:	ea000006 	b	2a8 <puts+0x30>
 28c:	e51b3008 	ldr	r3, [fp, #-8]
 290:	e5d33000 	ldrb	r3, [r3]
 294:	e1a00003 	mov	r0, r3
 298:	ebffffd0 	bl	1e0 <putchar>
 29c:	e51b3008 	ldr	r3, [fp, #-8]
 2a0:	e2833001 	add	r3, r3, #1
 2a4:	e50b3008 	str	r3, [fp, #-8]
 2a8:	e51b3008 	ldr	r3, [fp, #-8]
 2ac:	e5d33000 	ldrb	r3, [r3]
 2b0:	e3530000 	cmp	r3, #0
 2b4:	1afffff4 	bne	28c <puts+0x14>
 2b8:	e1a00000 	nop			; (mov r0, r0)
 2bc:	e1a00003 	mov	r0, r3
 2c0:	e24bd004 	sub	sp, fp, #4
 2c4:	e8bd8800 	pop	{fp, pc}

000002c8 <sdram_init>:
 2c8:	e52db004 	push	{fp}		; (str fp, [sp, #-4]!)
 2cc:	e28db000 	add	fp, sp, #0
 2d0:	e3a03312 	mov	r3, #1207959552	; 0x48000000
 2d4:	e3a02422 	mov	r2, #570425344	; 0x22000000
 2d8:	e5832000 	str	r2, [r3]
 2dc:	e59f3050 	ldr	r3, [pc, #80]	; 334 <sdram_init+0x6c>
 2e0:	e59f2050 	ldr	r2, [pc, #80]	; 338 <sdram_init+0x70>
 2e4:	e5832000 	str	r2, [r3]
 2e8:	e59f304c 	ldr	r3, [pc, #76]	; 33c <sdram_init+0x74>
 2ec:	e59f2044 	ldr	r2, [pc, #68]	; 338 <sdram_init+0x70>
 2f0:	e5832000 	str	r2, [r3]
 2f4:	e59f3044 	ldr	r3, [pc, #68]	; 340 <sdram_init+0x78>
 2f8:	e59f2044 	ldr	r2, [pc, #68]	; 344 <sdram_init+0x7c>
 2fc:	e5832000 	str	r2, [r3]
 300:	e59f3040 	ldr	r3, [pc, #64]	; 348 <sdram_init+0x80>
 304:	e3a020b1 	mov	r2, #177	; 0xb1
 308:	e5832000 	str	r2, [r3]
 30c:	e59f3038 	ldr	r3, [pc, #56]	; 34c <sdram_init+0x84>
 310:	e3a02020 	mov	r2, #32
 314:	e5832000 	str	r2, [r3]
 318:	e59f3030 	ldr	r3, [pc, #48]	; 350 <sdram_init+0x88>
 31c:	e3a02020 	mov	r2, #32
 320:	e5832000 	str	r2, [r3]
 324:	e1a00000 	nop			; (mov r0, r0)
 328:	e28bd000 	add	sp, fp, #0
 32c:	e49db004 	pop	{fp}		; (ldr fp, [sp], #4)
 330:	e12fff1e 	bx	lr
 334:	4800001c 	stmdami	r0, {r2, r3, r4}
 338:	00018001 	andeq	r8, r1, r1
 33c:	48000020 	stmdami	r0, {r5}
 340:	48000024 	stmdami	r0, {r2, r5}
 344:	008404f5 	strdeq	r0, [r4], r5
 348:	48000028 	stmdami	r0, {r3, r5}
 34c:	4800002c 	stmdami	r0, {r2, r3, r5}
 350:	48000030 	stmdami	r0, {r4, r5}

00000354 <sdram_test>:
 354:	e52db004 	push	{fp}		; (str fp, [sp, #-4]!)
 358:	e28db000 	add	fp, sp, #0
 35c:	e24dd00c 	sub	sp, sp, #12
 360:	e3a03203 	mov	r3, #805306368	; 0x30000000
 364:	e50b3008 	str	r3, [fp, #-8]
 368:	e3a03000 	mov	r3, #0
 36c:	e50b300c 	str	r3, [fp, #-12]
 370:	ea000007 	b	394 <sdram_test+0x40>
 374:	e51b300c 	ldr	r3, [fp, #-12]
 378:	e51b2008 	ldr	r2, [fp, #-8]
 37c:	e0823003 	add	r3, r2, r3
 380:	e3a02041 	mov	r2, #65	; 0x41
 384:	e5c32000 	strb	r2, [r3]
 388:	e51b300c 	ldr	r3, [fp, #-12]
 38c:	e2833001 	add	r3, r3, #1
 390:	e50b300c 	str	r3, [fp, #-12]
 394:	e51b300c 	ldr	r3, [fp, #-12]
 398:	e3530009 	cmp	r3, #9
 39c:	dafffff4 	ble	374 <sdram_test+0x20>
 3a0:	e3a03000 	mov	r3, #0
 3a4:	e50b300c 	str	r3, [fp, #-12]
 3a8:	ea00000b 	b	3dc <sdram_test+0x88>
 3ac:	e51b300c 	ldr	r3, [fp, #-12]
 3b0:	e51b2008 	ldr	r2, [fp, #-8]
 3b4:	e0823003 	add	r3, r2, r3
 3b8:	e5d33000 	ldrb	r3, [r3]
 3bc:	e20330ff 	and	r3, r3, #255	; 0xff
 3c0:	e3530041 	cmp	r3, #65	; 0x41
 3c4:	0a000001 	beq	3d0 <sdram_test+0x7c>
 3c8:	e3e03000 	mvn	r3, #0
 3cc:	ea000006 	b	3ec <sdram_test+0x98>
 3d0:	e51b300c 	ldr	r3, [fp, #-12]
 3d4:	e2833001 	add	r3, r3, #1
 3d8:	e50b300c 	str	r3, [fp, #-12]
 3dc:	e51b300c 	ldr	r3, [fp, #-12]
 3e0:	e3530009 	cmp	r3, #9
 3e4:	dafffff0 	ble	3ac <sdram_test+0x58>
 3e8:	e3a03000 	mov	r3, #0
 3ec:	e1a00003 	mov	r0, r3
 3f0:	e28bd000 	add	sp, fp, #0
 3f4:	e49db004 	pop	{fp}		; (ldr fp, [sp], #4)
 3f8:	e12fff1e 	bx	lr

000003fc <main>:
 3fc:	e92d4800 	push	{fp, lr}
 400:	e28db004 	add	fp, sp, #4
 404:	ebffff54 	bl	15c <uart0_init>
 408:	e59f0034 	ldr	r0, [pc, #52]	; 444 <main+0x48>
 40c:	ebffff99 	bl	278 <puts>
 410:	e59f3030 	ldr	r3, [pc, #48]	; 448 <main+0x4c>
 414:	e5d33000 	ldrb	r3, [r3]
 418:	e1a00003 	mov	r0, r3
 41c:	ebffff6f 	bl	1e0 <putchar>
 420:	e59f3020 	ldr	r3, [pc, #32]	; 448 <main+0x4c>
 424:	e5d33000 	ldrb	r3, [r3]
 428:	e2833001 	add	r3, r3, #1
 42c:	e20320ff 	and	r2, r3, #255	; 0xff
 430:	e59f3010 	ldr	r3, [pc, #16]	; 448 <main+0x4c>
 434:	e5c32000 	strb	r2, [r3]
 438:	e59f000c 	ldr	r0, [pc, #12]	; 44c <main+0x50>
 43c:	ebffff0c 	bl	74 <delay>
 440:	eafffff2 	b	410 <main+0x14>
 444:	00000454 	andeq	r0, r0, r4, asr r4
 448:	00000800 	andeq	r0, r0, r0, lsl #16
 44c:	000186a0 	andeq	r8, r1, r0, lsr #13

Disassembly of section .data:

00000800 <g_Char>:
 800:	Address 0x0000000000000800 is out of bounds.


Disassembly of section .rodata:

00000450 <g_Char2>:
 450:	00000042 	andeq	r0, r0, r2, asr #32
 454:	6c6c6548 	cfstr64vs	mvdx6, [ip], #-288	; 0xfffffee0
 458:	77202c6f 	strvc	r2, [r0, -pc, ror #24]!
 45c:	646c726f 	strbtvs	r7, [ip], #-623	; 0xfffffd91
 460:	Address 0x0000000000000460 is out of bounds.


Disassembly of section .bss:

00000804 <g_A>:
 804:	00000000 	andeq	r0, r0, r0

00000808 <g_B>:
 808:	00000000 	andeq	r0, r0, r0

Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <__bss_end__+0x10d0518>
   4:	62552820 	subsvs	r2, r5, #32, 16	; 0x200000
   8:	75746e75 	ldrbvc	r6, [r4, #-3701]!	; 0xfffff18b
   c:	6e694c2f 	cdpvs	12, 6, cr4, cr9, cr15, {1}
  10:	206f7261 	rsbcs	r7, pc, r1, ror #4
  14:	2e352e35 	mrccs	14, 1, r2, cr5, cr5, {1}
  18:	32312d30 	eorscc	r2, r1, #48, 26	; 0xc00
  1c:	6e756275 	mrcvs	2, 3, r6, cr5, cr5, {3}
  20:	29317574 	ldmdbcs	r1!, {r2, r4, r5, r6, r8, sl, ip, sp, lr}
  24:	352e3520 	strcc	r3, [lr, #-1312]!	; 0xfffffae0
  28:	3220302e 	eorcc	r3, r0, #46	; 0x2e
  2c:	31373130 	teqcc	r7, r0, lsr r1
  30:	00303130 	eorseq	r3, r0, r0, lsr r1

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002541 	andeq	r2, r0, r1, asr #10
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	0000001b 	andeq	r0, r0, fp, lsl r0
  10:	00543505 	subseq	r3, r4, r5, lsl #10
  14:	01080306 	tsteq	r8, r6, lsl #6
  18:	04120109 	ldreq	r0, [r2], #-265	; 0xfffffef7
  1c:	01150114 	tsteq	r5, r4, lsl r1
  20:	01180317 	tsteq	r8, r7, lsl r3
  24:	Address 0x0000000000000024 is out of bounds.

