#ifndef __DDRMC_TRAIN_REG_ADDR_DEF__
#define __DDRMC_TRAIN_REG_ADDR_DEF__

#define D_DDRMC_TRAIN_CTRL0_ADDR                           0x00100C00        + 0x0
#define D_DDRMC_TRAIN_CTRL1_ADDR                           0x00100C00        + 0x4
#define D_DDRMC_TRAIN_CTRL2_ADDR                           0x00100C00        + 0x8
#define D_DDRMC_TRAIN_CTRL3_ADDR                           0x00100C00        + 0xc
#define D_DDRMC_TRAIN_CTRL4_ADDR                           0x00100C00        + 0x10
#define D_DDRMC_TRAIN_CTRL5_ADDR                           0x00100C00        + 0x14
#define D_DDRMC_TRAIN_CTRL6_ADDR                           0x00100C00        + 0x18
#define D_DDRMC_TRAIN_CTRL7_ADDR                           0x00100C00        + 0x1c
#define D_DDRMC_TRAIN_CTRL8_ADDR                           0x00100C00        + 0x20
#define D_DDRMC_TRAIN_CTRL9_ADDR                           0x00100C00        + 0x24
#define D_DDRMC_TRAIN_STRB_0_ADDR                          0x00100C00        + 0x40
#define D_DDRMC_TRAIN_STRB_1_ADDR                          0x00100C00        + 0x44
#define D_DDRMC_TRAIN_STRB_STP1_0_ADDR                     0x00100C00        + 0x48
#define D_DDRMC_TRAIN_STRB_STP1_1_ADDR                     0x00100C00        + 0x4c
#define D_DDRMC_TRAIN_STRB_STP2_0_ADDR                     0x00100C00        + 0x50
#define D_DDRMC_TRAIN_STRB_STP2_1_ADDR                     0x00100C00        + 0x54
#define D_DDRMC_TRAIN_STRB_STP3_0_ADDR                     0x00100C00        + 0x58
#define D_DDRMC_TRAIN_STRB_STP3_1_ADDR                     0x00100C00        + 0x5c
#define D_DDRMC_TRAIN_MASK_0_ADDR                          0x00100C00        + 0x60
#define D_DDRMC_TRAIN_MASK_1_ADDR                          0x00100C00        + 0x64
#define D_DDRMC_TRAIN_MASK_STP1_0_ADDR                     0x00100C00        + 0x68
#define D_DDRMC_TRAIN_MASK_STP1_1_ADDR                     0x00100C00        + 0x6c
#define D_DDRMC_TRAIN_MASK_STP2_0_ADDR                     0x00100C00        + 0x70
#define D_DDRMC_TRAIN_MASK_STP2_1_ADDR                     0x00100C00        + 0x74
#define D_DDRMC_TRAIN_MASK_STP3_0_ADDR                     0x00100C00        + 0x78
#define D_DDRMC_TRAIN_MASK_STP3_1_ADDR                     0x00100C00        + 0x7c
#define D_DDRMC_TRAIN_TMG0_ADDR                            0x00100C00        + 0x80
#define D_DDRMC_TRAIN_TMG1_ADDR                            0x00100C00        + 0x84
#define D_DDRMC_TRAIN_RES0_ADDR                            0x00100C00        + 0x100
#define D_DDRMC_TRAIN_RES1_ADDR                            0x00100C00        + 0x104
#define D_DDRMC_TRAIN_RES2_ADDR                            0x00100C00        + 0x108
#define D_DDRMC_TRAIN_RES3_ADDR                            0x00100C00        + 0x10c
#define D_DDRMC_TRAIN_RES4_ADDR                            0x00100C00        + 0x110
#define D_DDRMC_TRAIN_RES5_ADDR                            0x00100C00        + 0x114
#define D_DDRMC_TRAIN_RES6_ADDR                            0x00100C00        + 0x118
#define D_DDRMC_TRAIN_RES7_ADDR                            0x00100C00        + 0x11c
#define D_DDRMC_TRAIN_WRLVL_STS_ADDR                       0x00100C00        + 0x120
#define D_DDRMC_RETRAIN_CFG0_ADDR                          0x00100C00        + 0x124
#define D_DDRMC_RETRAIN_CTRL0_ADDR                         0x00100C00        + 0x128
#define D_DDRMC_PORT_TRAIN_CFG0_ADDR                       0x00100C00        + 0x12c

#define D_DDRMC_RETRAIN_BASE0_F0_ADDR                      0x00100C00        + 0x140
#define D_DDRMC_RETRAIN_BASE1_F0_ADDR                      0x00100C00        + 0x144
#define D_DDRMC_RETRAIN_DQEYE0_F0_ADDR                     0x00100C00        + 0x148
#define D_DDRMC_RETRAIN_DQEYE1_F0_ADDR                     0x00100C00        + 0x14c
#define D_DDRMC_RETRAIN_BASE0_F1_ADDR                      0x00100C00        + 0x150
#define D_DDRMC_RETRAIN_BASE1_F1_ADDR                      0x00100C00        + 0x154
#define D_DDRMC_RETRAIN_DQEYE0_F1_ADDR                     0x00100C00        + 0x158
#define D_DDRMC_RETRAIN_DQEYE1_F1_ADDR                     0x00100C00        + 0x15c
#define D_DDRMC_RETRAIN_BASE0_F2_ADDR                      0x00100C00        + 0x160
#define D_DDRMC_RETRAIN_BASE1_F2_ADDR                      0x00100C00        + 0x164
#define D_DDRMC_RETRAIN_DQEYE0_F2_ADDR                     0x00100C00        + 0x168
#define D_DDRMC_RETRAIN_DQEYE1_F2_ADDR                     0x00100C00        + 0x16c
#define D_DDRMC_RETRAIN_BASE0_F3_ADDR                      0x00100C00        + 0x170
#define D_DDRMC_RETRAIN_BASE1_F3_ADDR                      0x00100C00        + 0x174
#define D_DDRMC_RETRAIN_DQEYE0_F3_ADDR                     0x00100C00        + 0x178
#define D_DDRMC_RETRAIN_DQEYE1_F3_ADDR                     0x00100C00        + 0x17c
#define D_DDRMC_RETRAIN_BASE0_F4_ADDR                      0x00100C00        + 0x180
#define D_DDRMC_RETRAIN_BASE1_F4_ADDR                      0x00100C00        + 0x184
#define D_DDRMC_RETRAIN_DQEYE0_F4_ADDR                     0x00100C00        + 0x188
#define D_DDRMC_RETRAIN_DQEYE1_F4_ADDR                     0x00100C00        + 0x18c
#define D_DDRMC_RETRAIN_BASE0_F5_ADDR                      0x00100C00        + 0x190
#define D_DDRMC_RETRAIN_BASE1_F5_ADDR                      0x00100C00        + 0x194
#define D_DDRMC_RETRAIN_DQEYE0_F5_ADDR                     0x00100C00        + 0x198
#define D_DDRMC_RETRAIN_DQEYE1_F5_ADDR                     0x00100C00        + 0x19c
#define D_DDRMC_RETRAIN_BASE0_F6_ADDR                      0x00100C00        + 0x1a0
#define D_DDRMC_RETRAIN_BASE1_F6_ADDR                      0x00100C00        + 0x1a4
#define D_DDRMC_RETRAIN_DQEYE0_F6_ADDR                     0x00100C00        + 0x1a8
#define D_DDRMC_RETRAIN_DQEYE1_F6_ADDR                     0x00100C00        + 0x1ac
#define D_DDRMC_RETRAIN_BASE0_F7_ADDR                      0x00100C00        + 0x1b0
#define D_DDRMC_RETRAIN_BASE1_F7_ADDR                      0x00100C00        + 0x1b4
#define D_DDRMC_RETRAIN_DQEYE0_F7_ADDR                     0x00100C00        + 0x1b8
#define D_DDRMC_RETRAIN_DQEYE1_F7_ADDR                     0x00100C00        + 0x1bc
#define D_DDRMC_RETRAIN_LINEAR_CORE0_BASE_ADDR             0x00100C00        + 0x1c0
#define D_DDRMC_RETRAIN_LINEAR_CORE1_BASE_ADDR             0x00100C00        + 0x1c4

#endif
