Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date              : Thu Mar  5 11:58:49 2020
| Host              : eee-bumblebee running 64-bit major release  (build 9200)
| Command           : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 3 -nworst 3 -name timing_post_map -file timing_post_map.rpt
| Design            : Hybrid_LHT
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

clk_enable
reset
s_axis_tdata[0]
s_axis_tdata[1]
s_axis_tdata[2]
s_axis_tdata[3]
s_axis_tdata[4]
s_axis_tdata[5]
s_axis_tdata[6]
s_axis_tdata[7]
s_axis_tdata[8]
s_axis_tlast
s_axis_tuser
s_axis_tvalid

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

m_axis_tdata[0]
m_axis_tdata[1]
m_axis_tdata[2]
m_axis_tdata[3]
m_axis_tdata[4]
m_axis_tdata[5]
m_axis_tdata[6]
m_axis_tdata[7]
m_axis_tdata[8]
m_axis_tlast
m_axis_tuser
m_axis_tvalid

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.951        0.000                      0                10875        0.073        0.000                      0                10875        3.625        0.000                       0                  5967  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
MWCLK  {0.000 4.167}        8.333           120.005         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
MWCLK               3.951        0.000                      0                10875        0.073        0.000                      0                10875        3.625        0.000                       0                  5967  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        MWCLK                       
(none)                      MWCLK         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  MWCLK
  To Clock:  MWCLK

Setup :            0  Failing Endpoints,  Worst Slack        3.951ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.625ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.951ns  (required time - arrival time)
  Source:                 u_Hybrid_LHT_Kernel/u_Extract_Active_Votes/Gain1_out1_1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[26].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E2 clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MWCLK rise@8.333ns - MWCLK rise@0.000ns)
  Data Path Delay:        4.062ns  (logic 1.100ns (27.080%)  route 2.962ns (72.920%))
  Logic Levels:           15  (CARRY8=1 LUT2=1 LUT3=3 LUT5=2 LUT6=7 MUXF7=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6196, unset)         0.000     0.000    u_Hybrid_LHT_Kernel/u_Extract_Active_Votes/clk
                         FDCE                                         r  u_Hybrid_LHT_Kernel/u_Extract_Active_Votes/Gain1_out1_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.078     0.078 f  u_Hybrid_LHT_Kernel/u_Extract_Active_Votes/Gain1_out1_1_reg[2]/Q
                         net (fo=10, unplaced)        0.187     0.265    u_Hybrid_LHT_Kernel/u_Extract_Active_Votes/Gain1_out1_1[2]
                         LUT6 (Prop_LUT6_I0_O)        0.150     0.415 r  u_Hybrid_LHT_Kernel/u_Extract_Active_Votes/ram_reg_i_283__41/O
                         net (fo=12, unplaced)        0.222     0.637    u_Hybrid_LHT_Kernel/u_Extract_Active_Votes/ram_reg_i_283__41_n_0
                         LUT5 (Prop_LUT5_I2_O)        0.038     0.675 r  u_Hybrid_LHT_Kernel/u_Extract_Active_Votes/ram_reg_i_575/O
                         net (fo=8, unplaced)         0.213     0.888    u_Hybrid_LHT_Kernel/u_Extract_Active_Votes/ram_reg_i_575_n_0
                         LUT5 (Prop_LUT5_I2_O)        0.038     0.926 r  u_Hybrid_LHT_Kernel/u_Extract_Active_Votes/ram_reg_i_343__38/O
                         net (fo=44, unplaced)        0.252     1.178    u_Hybrid_LHT_Kernel/u_Extract_Active_Votes/ram_reg_i_343__38_n_0
                         LUT3 (Prop_LUT3_I0_O)        0.038     1.216 r  u_Hybrid_LHT_Kernel/u_Extract_Active_Votes/ram_reg_i_334__39/O
                         net (fo=134, unplaced)       0.277     1.493    u_Hybrid_LHT_Kernel/u_Extract_Active_Votes/ram_reg_i_334__39_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.038     1.531 r  u_Hybrid_LHT_Kernel/u_Extract_Active_Votes/ram_reg_i_360__20/O
                         net (fo=6, unplaced)         0.207     1.738    u_Hybrid_LHT_Kernel/u_Extract_Active_Votes/ram_reg_i_360__20_n_0
                         LUT3 (Prop_LUT3_I0_O)        0.038     1.776 r  u_Hybrid_LHT_Kernel/u_Extract_Active_Votes/ram_reg_i_269__32/O
                         net (fo=1, unplaced)         0.020     1.796    u_Hybrid_LHT_Kernel/u_Extract_Active_Votes/ram_reg_i_269__32_n_0
                         CARRY8 (Prop_CARRY8_S[0]_O[4])
                                                      0.206     2.002 r  u_Hybrid_LHT_Kernel/u_Extract_Active_Votes/ram_reg_i_177__24/O[4]
                         net (fo=4, unplaced)         0.163     2.165    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[26].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/Delay4_out1[3]_i_2__25[4]
                         LUT6 (Prop_LUT6_I0_O)        0.150     2.315 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[26].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_i_271__30/O
                         net (fo=1, unplaced)         0.137     2.452    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[26].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_i_271__30_n_0
                         LUT6 (Prop_LUT6_I4_O)        0.038     2.490 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[26].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_i_178__20/O
                         net (fo=8, unplaced)         0.213     2.703    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[26].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/u_Hybrid_LHT_Kernel/u_Extract_Active_Votes/Relational1_out1_18
                         LUT2 (Prop_LUT2_I0_O)        0.038     2.741 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[26].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_i_273__42/O
                         net (fo=132, unplaced)       0.277     3.018    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[26].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_i_177__24
                         LUT6 (Prop_LUT6_I4_O)        0.037     3.055 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[26].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_i_344__7/O
                         net (fo=1, unplaced)         0.024     3.079    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[26].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_i_344__7_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.067     3.146 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[26].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_i_245__12/O
                         net (fo=1, unplaced)         0.183     3.329    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[26].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_i_245__12_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038     3.367 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[26].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_i_149__17/O
                         net (fo=1, unplaced)         0.185     3.552    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[26].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_i_149__17_n_0
                         LUT6 (Prop_LUT6_I4_O)        0.038     3.590 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[26].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_i_54__17/O
                         net (fo=1, unplaced)         0.185     3.775    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[26].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/Hybrid_LHT_Kernel_out4[26][0]
                         LUT3 (Prop_LUT3_I0_O)        0.070     3.845 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[26].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_i_9__26/O
                         net (fo=3, unplaced)         0.217     4.062    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[26].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/D[0]
                         RAMB18E2                                     r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[26].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      8.333     8.333 r  
                                                      0.000     8.333 r  clk (IN)
                         net (fo=6196, unset)         0.000     8.333    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[26].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/clk
                         RAMB18E2                                     r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[26].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg/CLKARDCLK
                         clock pessimism              0.000     8.333    
                         clock uncertainty           -0.035     8.298    
                         RAMB18E2 (Setup_RAMB18E2_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.285     8.013    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[26].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg
  -------------------------------------------------------------------
                         required time                          8.013    
                         arrival time                          -4.062    
  -------------------------------------------------------------------
                         slack                                  3.951    

Slack (MET) :             3.951ns  (required time - arrival time)
  Source:                 u_Hybrid_LHT_Kernel/u_Extract_Active_Votes/Gain1_out1_1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[26].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E2 clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MWCLK rise@8.333ns - MWCLK rise@0.000ns)
  Data Path Delay:        4.062ns  (logic 1.100ns (27.080%)  route 2.962ns (72.920%))
  Logic Levels:           15  (CARRY8=1 LUT2=1 LUT3=3 LUT5=2 LUT6=7 MUXF7=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6196, unset)         0.000     0.000    u_Hybrid_LHT_Kernel/u_Extract_Active_Votes/clk
                         FDCE                                         r  u_Hybrid_LHT_Kernel/u_Extract_Active_Votes/Gain1_out1_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.078     0.078 f  u_Hybrid_LHT_Kernel/u_Extract_Active_Votes/Gain1_out1_1_reg[2]/Q
                         net (fo=10, unplaced)        0.187     0.265    u_Hybrid_LHT_Kernel/u_Extract_Active_Votes/Gain1_out1_1[2]
                         LUT6 (Prop_LUT6_I0_O)        0.150     0.415 r  u_Hybrid_LHT_Kernel/u_Extract_Active_Votes/ram_reg_i_283__41/O
                         net (fo=12, unplaced)        0.222     0.637    u_Hybrid_LHT_Kernel/u_Extract_Active_Votes/ram_reg_i_283__41_n_0
                         LUT5 (Prop_LUT5_I2_O)        0.038     0.675 r  u_Hybrid_LHT_Kernel/u_Extract_Active_Votes/ram_reg_i_575/O
                         net (fo=8, unplaced)         0.213     0.888    u_Hybrid_LHT_Kernel/u_Extract_Active_Votes/ram_reg_i_575_n_0
                         LUT5 (Prop_LUT5_I2_O)        0.038     0.926 r  u_Hybrid_LHT_Kernel/u_Extract_Active_Votes/ram_reg_i_343__38/O
                         net (fo=44, unplaced)        0.252     1.178    u_Hybrid_LHT_Kernel/u_Extract_Active_Votes/ram_reg_i_343__38_n_0
                         LUT3 (Prop_LUT3_I0_O)        0.038     1.216 f  u_Hybrid_LHT_Kernel/u_Extract_Active_Votes/ram_reg_i_334__39/O
                         net (fo=134, unplaced)       0.277     1.493    u_Hybrid_LHT_Kernel/u_Extract_Active_Votes/ram_reg_i_334__39_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.038     1.531 f  u_Hybrid_LHT_Kernel/u_Extract_Active_Votes/ram_reg_i_360__20/O
                         net (fo=6, unplaced)         0.207     1.738    u_Hybrid_LHT_Kernel/u_Extract_Active_Votes/ram_reg_i_360__20_n_0
                         LUT3 (Prop_LUT3_I0_O)        0.038     1.776 r  u_Hybrid_LHT_Kernel/u_Extract_Active_Votes/ram_reg_i_269__32/O
                         net (fo=1, unplaced)         0.020     1.796    u_Hybrid_LHT_Kernel/u_Extract_Active_Votes/ram_reg_i_269__32_n_0
                         CARRY8 (Prop_CARRY8_S[0]_O[4])
                                                      0.206     2.002 r  u_Hybrid_LHT_Kernel/u_Extract_Active_Votes/ram_reg_i_177__24/O[4]
                         net (fo=4, unplaced)         0.163     2.165    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[26].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/Delay4_out1[3]_i_2__25[4]
                         LUT6 (Prop_LUT6_I0_O)        0.150     2.315 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[26].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_i_271__30/O
                         net (fo=1, unplaced)         0.137     2.452    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[26].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_i_271__30_n_0
                         LUT6 (Prop_LUT6_I4_O)        0.038     2.490 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[26].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_i_178__20/O
                         net (fo=8, unplaced)         0.213     2.703    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[26].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/u_Hybrid_LHT_Kernel/u_Extract_Active_Votes/Relational1_out1_18
                         LUT2 (Prop_LUT2_I0_O)        0.038     2.741 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[26].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_i_273__42/O
                         net (fo=132, unplaced)       0.277     3.018    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[26].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_i_177__24
                         LUT6 (Prop_LUT6_I4_O)        0.037     3.055 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[26].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_i_344__7/O
                         net (fo=1, unplaced)         0.024     3.079    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[26].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_i_344__7_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.067     3.146 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[26].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_i_245__12/O
                         net (fo=1, unplaced)         0.183     3.329    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[26].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_i_245__12_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038     3.367 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[26].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_i_149__17/O
                         net (fo=1, unplaced)         0.185     3.552    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[26].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_i_149__17_n_0
                         LUT6 (Prop_LUT6_I4_O)        0.038     3.590 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[26].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_i_54__17/O
                         net (fo=1, unplaced)         0.185     3.775    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[26].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/Hybrid_LHT_Kernel_out4[26][0]
                         LUT3 (Prop_LUT3_I0_O)        0.070     3.845 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[26].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_i_9__26/O
                         net (fo=3, unplaced)         0.217     4.062    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[26].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/D[0]
                         RAMB18E2                                     r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[26].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      8.333     8.333 r  
                                                      0.000     8.333 r  clk (IN)
                         net (fo=6196, unset)         0.000     8.333    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[26].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/clk
                         RAMB18E2                                     r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[26].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg/CLKARDCLK
                         clock pessimism              0.000     8.333    
                         clock uncertainty           -0.035     8.298    
                         RAMB18E2 (Setup_RAMB18E2_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.285     8.013    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[26].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg
  -------------------------------------------------------------------
                         required time                          8.013    
                         arrival time                          -4.062    
  -------------------------------------------------------------------
                         slack                                  3.951    

Slack (MET) :             3.951ns  (required time - arrival time)
  Source:                 u_Hybrid_LHT_Kernel/u_Extract_Active_Votes/Gain1_out1_1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[26].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E2 clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MWCLK rise@8.333ns - MWCLK rise@0.000ns)
  Data Path Delay:        4.062ns  (logic 1.100ns (27.080%)  route 2.962ns (72.920%))
  Logic Levels:           15  (CARRY8=1 LUT2=1 LUT3=3 LUT5=2 LUT6=7 MUXF7=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6196, unset)         0.000     0.000    u_Hybrid_LHT_Kernel/u_Extract_Active_Votes/clk
                         FDCE                                         r  u_Hybrid_LHT_Kernel/u_Extract_Active_Votes/Gain1_out1_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.078     0.078 f  u_Hybrid_LHT_Kernel/u_Extract_Active_Votes/Gain1_out1_1_reg[2]/Q
                         net (fo=10, unplaced)        0.187     0.265    u_Hybrid_LHT_Kernel/u_Extract_Active_Votes/Gain1_out1_1[2]
                         LUT6 (Prop_LUT6_I0_O)        0.150     0.415 r  u_Hybrid_LHT_Kernel/u_Extract_Active_Votes/ram_reg_i_283__41/O
                         net (fo=12, unplaced)        0.222     0.637    u_Hybrid_LHT_Kernel/u_Extract_Active_Votes/ram_reg_i_283__41_n_0
                         LUT5 (Prop_LUT5_I2_O)        0.038     0.675 r  u_Hybrid_LHT_Kernel/u_Extract_Active_Votes/ram_reg_i_575/O
                         net (fo=8, unplaced)         0.213     0.888    u_Hybrid_LHT_Kernel/u_Extract_Active_Votes/ram_reg_i_575_n_0
                         LUT5 (Prop_LUT5_I2_O)        0.038     0.926 r  u_Hybrid_LHT_Kernel/u_Extract_Active_Votes/ram_reg_i_343__38/O
                         net (fo=44, unplaced)        0.252     1.178    u_Hybrid_LHT_Kernel/u_Extract_Active_Votes/ram_reg_i_343__38_n_0
                         LUT3 (Prop_LUT3_I0_O)        0.038     1.216 r  u_Hybrid_LHT_Kernel/u_Extract_Active_Votes/ram_reg_i_334__39/O
                         net (fo=134, unplaced)       0.277     1.493    u_Hybrid_LHT_Kernel/u_Extract_Active_Votes/ram_reg_i_334__39_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.038     1.531 r  u_Hybrid_LHT_Kernel/u_Extract_Active_Votes/ram_reg_i_360__20/O
                         net (fo=6, unplaced)         0.207     1.738    u_Hybrid_LHT_Kernel/u_Extract_Active_Votes/ram_reg_i_360__20_n_0
                         LUT3 (Prop_LUT3_I0_O)        0.038     1.776 f  u_Hybrid_LHT_Kernel/u_Extract_Active_Votes/ram_reg_i_269__32/O
                         net (fo=1, unplaced)         0.020     1.796    u_Hybrid_LHT_Kernel/u_Extract_Active_Votes/ram_reg_i_269__32_n_0
                         CARRY8 (Prop_CARRY8_S[0]_O[4])
                                                      0.206     2.002 r  u_Hybrid_LHT_Kernel/u_Extract_Active_Votes/ram_reg_i_177__24/O[4]
                         net (fo=4, unplaced)         0.163     2.165    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[26].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/Delay4_out1[3]_i_2__25[4]
                         LUT6 (Prop_LUT6_I0_O)        0.150     2.315 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[26].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_i_271__30/O
                         net (fo=1, unplaced)         0.137     2.452    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[26].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_i_271__30_n_0
                         LUT6 (Prop_LUT6_I4_O)        0.038     2.490 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[26].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_i_178__20/O
                         net (fo=8, unplaced)         0.213     2.703    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[26].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/u_Hybrid_LHT_Kernel/u_Extract_Active_Votes/Relational1_out1_18
                         LUT2 (Prop_LUT2_I0_O)        0.038     2.741 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[26].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_i_273__42/O
                         net (fo=132, unplaced)       0.277     3.018    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[26].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_i_177__24
                         LUT6 (Prop_LUT6_I4_O)        0.037     3.055 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[26].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_i_344__7/O
                         net (fo=1, unplaced)         0.024     3.079    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[26].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_i_344__7_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.067     3.146 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[26].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_i_245__12/O
                         net (fo=1, unplaced)         0.183     3.329    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[26].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_i_245__12_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038     3.367 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[26].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_i_149__17/O
                         net (fo=1, unplaced)         0.185     3.552    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[26].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_i_149__17_n_0
                         LUT6 (Prop_LUT6_I4_O)        0.038     3.590 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[26].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_i_54__17/O
                         net (fo=1, unplaced)         0.185     3.775    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[26].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/Hybrid_LHT_Kernel_out4[26][0]
                         LUT3 (Prop_LUT3_I0_O)        0.070     3.845 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[26].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_i_9__26/O
                         net (fo=3, unplaced)         0.217     4.062    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[26].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/D[0]
                         RAMB18E2                                     r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[26].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      8.333     8.333 r  
                                                      0.000     8.333 r  clk (IN)
                         net (fo=6196, unset)         0.000     8.333    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[26].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/clk
                         RAMB18E2                                     r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[26].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg/CLKARDCLK
                         clock pessimism              0.000     8.333    
                         clock uncertainty           -0.035     8.298    
                         RAMB18E2 (Setup_RAMB18E2_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.285     8.013    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[26].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg
  -------------------------------------------------------------------
                         required time                          8.013    
                         arrival time                          -4.062    
  -------------------------------------------------------------------
                         slack                                  3.951    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/shift_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/shift_counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.119ns  (logic 0.052ns (43.697%)  route 0.067ns (56.303%))
  Logic Levels:           1  (LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6196, unset)         0.000     0.000    u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/clk
                         FDCE                                         r  u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/shift_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.038     0.038 r  u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/shift_counter_reg[10]/Q
                         net (fo=4, unplaced)         0.051     0.089    u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/shift_counter[10]
                         LUT4 (Prop_LUT4_I2_O)        0.014     0.103 r  u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/shift_counter[10]_i_1/O
                         net (fo=1, unplaced)         0.016     0.119    u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/shift_counter_next[10]
                         FDCE                                         r  u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/shift_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6196, unset)         0.000     0.000    u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/clk
                         FDCE                                         r  u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/shift_counter_reg[10]/C
                         clock pessimism              0.000     0.000    
                         FDCE (Hold_FDCE_C_D)         0.046     0.046    u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/shift_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.119    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/shift_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/shift_counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.119ns  (logic 0.052ns (43.697%)  route 0.067ns (56.303%))
  Logic Levels:           1  (LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6196, unset)         0.000     0.000    u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/clk
                         FDCE                                         r  u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/shift_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.038     0.038 f  u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/shift_counter_reg[10]/Q
                         net (fo=4, unplaced)         0.051     0.089    u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/shift_counter[10]
                         LUT4 (Prop_LUT4_I2_O)        0.014     0.103 r  u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/shift_counter[10]_i_1/O
                         net (fo=1, unplaced)         0.016     0.119    u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/shift_counter_next[10]
                         FDCE                                         r  u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/shift_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6196, unset)         0.000     0.000    u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/clk
                         FDCE                                         r  u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/shift_counter_reg[10]/C
                         clock pessimism              0.000     0.000    
                         FDCE (Hold_FDCE_C_D)         0.046     0.046    u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/shift_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.119    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/shift_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/shift_counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.119ns  (logic 0.052ns (43.697%)  route 0.067ns (56.303%))
  Logic Levels:           1  (LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6196, unset)         0.000     0.000    u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/clk
                         FDCE                                         r  u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/shift_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.038     0.038 r  u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/shift_counter_reg[10]/Q
                         net (fo=4, unplaced)         0.051     0.089    u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/shift_counter[10]
                         LUT4 (Prop_LUT4_I2_O)        0.014     0.103 f  u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/shift_counter[10]_i_1/O
                         net (fo=1, unplaced)         0.016     0.119    u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/shift_counter_next[10]
                         FDCE                                         f  u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/shift_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6196, unset)         0.000     0.000    u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/clk
                         FDCE                                         r  u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/shift_counter_reg[10]/C
                         clock pessimism              0.000     0.000    
                         FDCE (Hold_FDCE_C_D)         0.046     0.046    u_Hybrid_LHT_Accumulator/u_Accumulator_Controller/shift_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.119    
  -------------------------------------------------------------------
                         slack                                  0.073    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MWCLK
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         8.333       6.764                u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[30].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.569         8.333       6.764                u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[30].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         8.333       6.764                u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[0].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         4.167       3.625                u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[30].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.542         4.167       3.625                u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[30].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         4.167       3.625                u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[30].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         4.167       3.625                u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[30].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.542         4.167       3.625                u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[30].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         4.167       3.625                u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[30].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg/CLKBWRCLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            ce_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clk_enable (IN)
                         net (fo=4685, unset)         0.000     0.000    clk_enable
                                                                      r  ce_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            ce_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clk_enable (IN)
                         net (fo=4685, unset)         0.000     0.000    clk_enable
                                                                      r  ce_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            ce_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  clk_enable (IN)
                         net (fo=4685, unset)         0.000     0.000    clk_enable
                                                                      f  ce_out (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            ce_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clk_enable (IN)
                         net (fo=4685, unset)         0.000     0.000    clk_enable
                                                                      r  ce_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            ce_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clk_enable (IN)
                         net (fo=4685, unset)         0.000     0.000    clk_enable
                                                                      r  ce_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            ce_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  clk_enable (IN)
                         net (fo=4685, unset)         0.000     0.000    clk_enable
                                                                      f  ce_out (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  MWCLK
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[32].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            m_axis_tdata[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.624ns  (logic 1.217ns (46.380%)  route 1.407ns (53.620%))
  Logic Levels:           8  (LUT5=2 LUT6=5 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6196, unset)         0.000     0.000    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[32].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/clk
                         RAMB18E2                                     r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[32].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[14])
                                                      0.833     0.833 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[32].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg/DOUTADOUT[14]
                         net (fo=2, unplaced)         0.235     1.068    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[32].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/rd_data[14]
                         LUT5 (Prop_LUT5_I2_O)        0.090     1.158 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[32].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_i_370__31/O
                         net (fo=1, unplaced)         0.185     1.343    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[32].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_i_370__31_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038     1.381 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[32].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_i_348__30/O
                         net (fo=3, unplaced)         0.191     1.572    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[32].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_i_348__30_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.038     1.610 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[32].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_i_251__32/O
                         net (fo=3, unplaced)         0.191     1.801    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[32].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_i_251__32_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038     1.839 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[32].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_i_165__31/O
                         net (fo=8, unplaced)         0.213     2.052    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[35].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/hps22_out[2]
                         LUT6 (Prop_LUT6_I5_O)        0.037     2.089 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[35].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/m_axis_tdata[2]_INST_0_i_24/O
                         net (fo=1, unplaced)         0.024     2.113    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[35].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/m_axis_tdata[2]_INST_0_i_24_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.067     2.180 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[35].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/m_axis_tdata[2]_INST_0_i_9/O
                         net (fo=1, unplaced)         0.183     2.363    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[44].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/m_axis_tdata[2]_0
                         LUT6 (Prop_LUT6_I5_O)        0.038     2.401 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[44].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/m_axis_tdata[2]_INST_0_i_2/O
                         net (fo=1, unplaced)         0.185     2.586    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches_n_340
                         LUT6 (Prop_LUT6_I3_O)        0.038     2.624 r  u_Hybrid_LHT_Accumulator/m_axis_tdata[2]_INST_0/O
                         net (fo=0)                   0.000     2.624    m_axis_tdata[2]
                                                                      r  m_axis_tdata[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[32].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            m_axis_tdata[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.624ns  (logic 1.217ns (46.380%)  route 1.407ns (53.620%))
  Logic Levels:           8  (LUT5=2 LUT6=5 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6196, unset)         0.000     0.000    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[32].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/clk
                         RAMB18E2                                     r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[32].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[14])
                                                      0.833     0.833 f  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[32].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg/DOUTADOUT[14]
                         net (fo=2, unplaced)         0.235     1.068    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[32].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/rd_data[14]
                         LUT5 (Prop_LUT5_I2_O)        0.090     1.158 f  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[32].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_i_370__31/O
                         net (fo=1, unplaced)         0.185     1.343    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[32].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_i_370__31_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038     1.381 f  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[32].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_i_348__30/O
                         net (fo=3, unplaced)         0.191     1.572    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[32].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_i_348__30_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.038     1.610 f  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[32].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_i_251__32/O
                         net (fo=3, unplaced)         0.191     1.801    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[32].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_i_251__32_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038     1.839 f  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[32].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_i_165__31/O
                         net (fo=8, unplaced)         0.213     2.052    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[35].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/hps22_out[2]
                         LUT6 (Prop_LUT6_I5_O)        0.037     2.089 f  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[35].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/m_axis_tdata[2]_INST_0_i_24/O
                         net (fo=1, unplaced)         0.024     2.113    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[35].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/m_axis_tdata[2]_INST_0_i_24_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.067     2.180 f  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[35].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/m_axis_tdata[2]_INST_0_i_9/O
                         net (fo=1, unplaced)         0.183     2.363    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[44].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/m_axis_tdata[2]_0
                         LUT6 (Prop_LUT6_I5_O)        0.038     2.401 f  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[44].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/m_axis_tdata[2]_INST_0_i_2/O
                         net (fo=1, unplaced)         0.185     2.586    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches_n_340
                         LUT6 (Prop_LUT6_I3_O)        0.038     2.624 f  u_Hybrid_LHT_Accumulator/m_axis_tdata[2]_INST_0/O
                         net (fo=0)                   0.000     2.624    m_axis_tdata[2]
                                                                      f  m_axis_tdata[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[36].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            m_axis_tdata[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.617ns  (logic 1.216ns (46.465%)  route 1.401ns (53.535%))
  Logic Levels:           8  (LUT5=2 LUT6=5 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6196, unset)         0.000     0.000    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[36].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/clk
                         RAMB18E2                                     r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[36].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[14])
                                                      0.833     0.833 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[36].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg/DOUTADOUT[14]
                         net (fo=2, unplaced)         0.235     1.068    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[36].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/rd_data[14]
                         LUT5 (Prop_LUT5_I2_O)        0.090     1.158 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[36].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_i_370__35/O
                         net (fo=1, unplaced)         0.185     1.343    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[36].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_i_370__35_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038     1.381 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[36].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_i_348__34/O
                         net (fo=3, unplaced)         0.191     1.572    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[36].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_i_348__34_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.038     1.610 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[36].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_i_251__36/O
                         net (fo=3, unplaced)         0.191     1.801    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[36].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_i_251__36_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038     1.839 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[36].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_i_165__35/O
                         net (fo=8, unplaced)         0.213     2.052    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[39].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/hps14_out[2]
                         LUT6 (Prop_LUT6_I5_O)        0.038     2.090 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[39].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/m_axis_tdata[2]_INST_0_i_25/O
                         net (fo=1, unplaced)         0.018     2.108    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[35].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/m_axis_tdata[2]_INST_0_i_2
                         MUXF7 (Prop_MUXF7_I1_O)      0.065     2.173 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[35].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/m_axis_tdata[2]_INST_0_i_9/O
                         net (fo=1, unplaced)         0.183     2.356    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[44].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/m_axis_tdata[2]_0
                         LUT6 (Prop_LUT6_I5_O)        0.038     2.394 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[44].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/m_axis_tdata[2]_INST_0_i_2/O
                         net (fo=1, unplaced)         0.185     2.579    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches_n_340
                         LUT6 (Prop_LUT6_I3_O)        0.038     2.617 r  u_Hybrid_LHT_Accumulator/m_axis_tdata[2]_INST_0/O
                         net (fo=0)                   0.000     2.617    m_axis_tdata[2]
                                                                      r  m_axis_tdata[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 delayMatch1_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            m_axis_tlast
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.038ns  (logic 0.038ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6196, unset)         0.000     0.000    clk
                         FDCE                                         r  delayMatch1_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.038     0.038 r  delayMatch1_reg_reg[1]/Q
                         net (fo=0)                   0.000     0.038    m_axis_tlast
                                                                      r  m_axis_tlast (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 delayMatch1_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            m_axis_tlast
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.038ns  (logic 0.038ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6196, unset)         0.000     0.000    clk
                         FDCE                                         r  delayMatch1_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.038     0.038 f  delayMatch1_reg_reg[1]/Q
                         net (fo=0)                   0.000     0.038    m_axis_tlast
                                                                      f  m_axis_tlast (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 delayMatch_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            m_axis_tvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.038ns  (logic 0.038ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6196, unset)         0.000     0.000    clk
                         FDCE                                         r  delayMatch_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.038     0.038 r  delayMatch_reg_reg[1]/Q
                         net (fo=0)                   0.000     0.038    m_axis_tvalid
                                                                      r  m_axis_tvalid (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  MWCLK

Max Delay         13022 Endpoints
Min Delay         13022 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s_axis_tdata[7]
                            (input port)
  Destination:            u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/Selector_out1_45_reg[11][15]/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.057ns  (logic 0.358ns (33.869%)  route 0.699ns (66.131%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axis_tdata[7] (IN)
                         net (fo=98, unset)           0.000     0.000    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Get_Index_and_Fix_Limits/s_axis_tdata[7]
                         LUT6 (Prop_LUT6_I0_O)        0.150     0.150 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Get_Index_and_Fix_Limits/delayMatch_1_reg_14[0][3]_i_1/O
                         net (fo=54, unplaced)        0.212     0.362    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Get_Index_and_Fix_Limits/s_axis_tdata[2]_0[1]
                         LUT4 (Prop_LUT4_I0_O)        0.100     0.462 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Get_Index_and_Fix_Limits/delayMatch_1_reg_11[0][3]_i_1/O
                         net (fo=49, unplaced)        0.254     0.716    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Get_Index_and_Fix_Limits/Get_Index_and_Fix_Limits_out1[11]_29[1]
                         LUT4 (Prop_LUT4_I3_O)        0.070     0.786 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Get_Index_and_Fix_Limits/Selector_out1_45[11][15]_i_2/O
                         net (fo=2, unplaced)         0.185     0.971    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Get_Index_and_Fix_Limits/Selector_out1_45[11][15]_i_2_n_0
                         LUT5 (Prop_LUT5_I2_O)        0.038     1.009 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Get_Index_and_Fix_Limits/Selector_out1_45[11][15]_i_1/O
                         net (fo=1, unplaced)         0.048     1.057    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/Selector_out1_45_reg[11][15]_0[15]
                         FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/Selector_out1_45_reg[11][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6196, unset)         0.000     0.000    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/clk
                         FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/Selector_out1_45_reg[11][15]/C

Slack:                    inf
  Source:                 s_axis_tdata[7]
                            (input port)
  Destination:            u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/Selector_out1_45_reg[11][15]/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.057ns  (logic 0.358ns (33.869%)  route 0.699ns (66.131%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axis_tdata[7] (IN)
                         net (fo=98, unset)           0.000     0.000    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Get_Index_and_Fix_Limits/s_axis_tdata[7]
                         LUT6 (Prop_LUT6_I0_O)        0.150     0.150 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Get_Index_and_Fix_Limits/delayMatch_1_reg_14[0][3]_i_1/O
                         net (fo=54, unplaced)        0.212     0.362    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Get_Index_and_Fix_Limits/s_axis_tdata[2]_0[1]
                         LUT4 (Prop_LUT4_I0_O)        0.100     0.462 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Get_Index_and_Fix_Limits/delayMatch_1_reg_11[0][3]_i_1/O
                         net (fo=49, unplaced)        0.254     0.716    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Get_Index_and_Fix_Limits/Get_Index_and_Fix_Limits_out1[11]_29[1]
                         LUT4 (Prop_LUT4_I3_O)        0.070     0.786 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Get_Index_and_Fix_Limits/Selector_out1_45[11][15]_i_2/O
                         net (fo=2, unplaced)         0.185     0.971    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Get_Index_and_Fix_Limits/Selector_out1_45[11][15]_i_2_n_0
                         LUT5 (Prop_LUT5_I2_O)        0.038     1.009 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Get_Index_and_Fix_Limits/Selector_out1_45[11][15]_i_1/O
                         net (fo=1, unplaced)         0.048     1.057    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/Selector_out1_45_reg[11][15]_0[15]
                         FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/Selector_out1_45_reg[11][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6196, unset)         0.000     0.000    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/clk
                         FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/Selector_out1_45_reg[11][15]/C

Slack:                    inf
  Source:                 s_axis_tdata[7]
                            (input port)
  Destination:            u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/Selector_out1_45_reg[11][15]/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.057ns  (logic 0.358ns (33.869%)  route 0.699ns (66.131%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  s_axis_tdata[7] (IN)
                         net (fo=98, unset)           0.000     0.000    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Get_Index_and_Fix_Limits/s_axis_tdata[7]
                         LUT6 (Prop_LUT6_I0_O)        0.150     0.150 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Get_Index_and_Fix_Limits/delayMatch_1_reg_14[0][3]_i_1/O
                         net (fo=54, unplaced)        0.212     0.362    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Get_Index_and_Fix_Limits/s_axis_tdata[2]_0[1]
                         LUT4 (Prop_LUT4_I0_O)        0.100     0.462 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Get_Index_and_Fix_Limits/delayMatch_1_reg_11[0][3]_i_1/O
                         net (fo=49, unplaced)        0.254     0.716    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Get_Index_and_Fix_Limits/Get_Index_and_Fix_Limits_out1[11]_29[1]
                         LUT4 (Prop_LUT4_I3_O)        0.070     0.786 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Get_Index_and_Fix_Limits/Selector_out1_45[11][15]_i_2/O
                         net (fo=2, unplaced)         0.185     0.971    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Get_Index_and_Fix_Limits/Selector_out1_45[11][15]_i_2_n_0
                         LUT5 (Prop_LUT5_I2_O)        0.038     1.009 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Get_Index_and_Fix_Limits/Selector_out1_45[11][15]_i_1/O
                         net (fo=1, unplaced)         0.048     1.057    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/Selector_out1_45_reg[11][15]_0[15]
                         FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/Selector_out1_45_reg[11][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6196, unset)         0.000     0.000    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/clk
                         FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/Selector_out1_45_reg[11][15]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            Unit_Delay_Enabled_Synchronous_out1_reg[7]_i_5/CE
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clk_enable (IN)
                         net (fo=4685, unset)         0.000     0.000    clk_enable
                         FDCE                                         r  Unit_Delay_Enabled_Synchronous_out1_reg[7]_i_5/CE
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6196, unset)         0.000     0.000    clk
                         FDCE                                         r  Unit_Delay_Enabled_Synchronous_out1_reg[7]_i_5/C

Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            Unit_Delay_Enabled_Synchronous_out1_reg[7]_i_5/CE
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clk_enable (IN)
                         net (fo=4685, unset)         0.000     0.000    clk_enable
                         FDCE                                         r  Unit_Delay_Enabled_Synchronous_out1_reg[7]_i_5/CE
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6196, unset)         0.000     0.000    clk
                         FDCE                                         r  Unit_Delay_Enabled_Synchronous_out1_reg[7]_i_5/C

Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            Unit_Delay_Enabled_Synchronous_out1_reg[7]_i_5/CE
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clk_enable (IN)
                         net (fo=4685, unset)         0.000     0.000    clk_enable
                         FDCE                                         r  Unit_Delay_Enabled_Synchronous_out1_reg[7]_i_5/CE
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6196, unset)         0.000     0.000    clk
                         FDCE                                         r  Unit_Delay_Enabled_Synchronous_out1_reg[7]_i_5/C





