// Seed: 3310495628
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  id_12 :
  assert property (@(negedge id_11) 1)
  else $display;
endmodule
module module_1 (
    input wor   id_0,
    input uwire id_1,
    input tri1  id_2
);
  assign id_4 = id_1;
  initial
  fork
  join : id_5
  wire id_6;
  always #(id_2) begin
    assert ((1) !== id_1);
  end
  module_0(
      id_5, id_6, id_6, id_6, id_6, id_6, id_5, id_5, id_6, id_6, id_6
  );
endmodule
