###############################################################################
#
# IAR ELF Linker V8.32.1.169/W32 for ARM                  19/Feb/2019  17:58:35
# Copyright 2007-2018 IAR Systems AB.
#
#    Output file  =  
#        C:\Users\a.dykman\Documents\IAR Embedded
#        Workbench\MasterThesis\Debug\Exe\MasterThesis.out
#    Map file     =  
#        C:\Users\a.dykman\Documents\IAR Embedded
#        Workbench\MasterThesis\Debug\List\MasterThesis.map
#    Command line =  
#        -f C:\Users\A5416~1.DYK\AppData\Local\Temp\EWA62C.tmp
#        ("C:\Users\a.dykman\Documents\IAR Embedded
#        Workbench\MasterThesis\Debug\Obj\delay.o"
#        "C:\Users\a.dykman\Documents\IAR Embedded
#        Workbench\MasterThesis\Debug\Obj\main.o"
#        "C:\Users\a.dykman\Documents\IAR Embedded
#        Workbench\MasterThesis\Debug\Obj\startup_stm32f4xx.o"
#        "C:\Users\a.dykman\Documents\IAR Embedded
#        Workbench\MasterThesis\Debug\Obj\stm32f4xx_it.o"
#        "C:\Users\a.dykman\Documents\IAR Embedded
#        Workbench\MasterThesis\Debug\Obj\system_stm32f4xx.o"
#        --no_out_extension -o "C:\Users\a.dykman\Documents\IAR Embedded
#        Workbench\MasterThesis\Debug\Exe\MasterThesis.out" --redirect
#        _Printf=_PrintfFullNoMb --redirect _Scanf=_ScanfFullNoMb --map
#        "C:\Users\a.dykman\Documents\IAR Embedded
#        Workbench\MasterThesis\Debug\List\MasterThesis.map" --config
#        "C:\Program Files (x86)\IAR Systems\Embedded Workbench
#        8.2\arm\config\linker\ST\stm32f401xC.icf" --semihosting --entry
#        __iar_program_start --vfe --text_out locale)
#
###############################################################################

*******************************************************************************
*** RUNTIME MODEL ATTRIBUTES
***

CppFlavor       = *
__SystemLibrary = DLib
__dlib_version  = 6


*******************************************************************************
*** HEAP SELECTION
***

The basic heap was selected because some modules are built with
size limitations (and not runtime checking), and --advanced_heap
was not specified.


*******************************************************************************
*** PLACEMENT SUMMARY
***

"A0":  place at 0x800'0000 { ro section .intvec };
"P1":  place in [from 0x800'0000 to 0x803'ffff] { ro };
define block CSTACK with size = 8K, alignment = 8 { };
define block HEAP with size = 8K, alignment = 8 { };
"P2":  place in [from 0x2000'0000 to 0x2000'ffff] {
          rw, block CSTACK, block HEAP };

  Section          Kind         Address    Size  Object
  -------          ----         -------    ----  ------
"A0":                                     0x188
  .intvec          ro code   0x800'0000   0x188  startup_stm32f4xx.o [1]
                           - 0x800'0188   0x188

"P1":                                     0x588
  .text            ro code   0x800'0188   0x25c  main.o [1]
  .text            ro code   0x800'03e4    0x20  delay.o [1]
  .text            ro code   0x800'0404    0x84  system_stm32f4xx.o [1]
  .text            ro code   0x800'0488    0x3a  zero_init3.o [4]
  .text            ro code   0x800'04c4    0x28  data_init.o [4]
  .text            ro code   0x800'04ec    0x22  fpinit_M.o [3]
  .iar.init_table  const     0x800'0510    0x10  - Linker created -
  .text            ro code   0x800'0520    0x20  stm32f4xx_it.o [1]
  .text            ro code   0x800'0540    0x1e  cmain.o [4]
  .text            ro code   0x800'055e     0x4  low_level_init.o [2]
  .text            ro code   0x800'0562     0x4  exit.o [2]
  .text            ro code   0x800'0568     0xa  cexit.o [4]
  .text            ro code   0x800'0574    0x14  exit.o [5]
  .text            ro code   0x800'0588    0x10  startup_stm32f4xx.o [1]
  .text            ro code   0x800'0598     0xc  cstartup_M.o [4]
  .text            ro code   0x800'05a4     0x4  startup_stm32f4xx.o [1]
  .text            ro code   0x800'05a8     0x4  startup_stm32f4xx.o [1]
  .text            ro code   0x800'05ac     0x4  startup_stm32f4xx.o [1]
  .text            ro code   0x800'05b0     0x4  startup_stm32f4xx.o [1]
  .text            ro code   0x800'05b4     0x4  startup_stm32f4xx.o [1]
  .text            ro code   0x800'05b8     0x4  startup_stm32f4xx.o [1]
  .text            ro code   0x800'05bc     0x4  startup_stm32f4xx.o [1]
  .text            ro code   0x800'05c0     0x4  startup_stm32f4xx.o [1]
  .text            ro code   0x800'05c4     0x4  startup_stm32f4xx.o [1]
  .text            ro code   0x800'05c8     0x4  startup_stm32f4xx.o [1]
  .text            ro code   0x800'05cc     0x4  startup_stm32f4xx.o [1]
  .text            ro code   0x800'05d0     0x4  startup_stm32f4xx.o [1]
  .text            ro code   0x800'05d4     0x4  startup_stm32f4xx.o [1]
  .text            ro code   0x800'05d8     0x4  startup_stm32f4xx.o [1]
  .text            ro code   0x800'05dc     0x4  startup_stm32f4xx.o [1]
  .text            ro code   0x800'05e0     0x4  startup_stm32f4xx.o [1]
  .text            ro code   0x800'05e4     0x4  startup_stm32f4xx.o [1]
  .text            ro code   0x800'05e8     0x4  startup_stm32f4xx.o [1]
  .text            ro code   0x800'05ec     0x4  startup_stm32f4xx.o [1]
  .text            ro code   0x800'05f0     0x4  startup_stm32f4xx.o [1]
  .text            ro code   0x800'05f4     0x4  startup_stm32f4xx.o [1]
  .text            ro code   0x800'05f8     0x4  startup_stm32f4xx.o [1]
  .text            ro code   0x800'05fc     0x4  startup_stm32f4xx.o [1]
  .text            ro code   0x800'0600     0x4  startup_stm32f4xx.o [1]
  .text            ro code   0x800'0604     0x4  startup_stm32f4xx.o [1]
  .text            ro code   0x800'0608     0x4  startup_stm32f4xx.o [1]
  .text            ro code   0x800'060c     0x4  startup_stm32f4xx.o [1]
  .text            ro code   0x800'0610     0x4  startup_stm32f4xx.o [1]
  .text            ro code   0x800'0614     0x4  startup_stm32f4xx.o [1]
  .text            ro code   0x800'0618     0x4  startup_stm32f4xx.o [1]
  .text            ro code   0x800'061c     0x4  startup_stm32f4xx.o [1]
  .text            ro code   0x800'0620     0x4  startup_stm32f4xx.o [1]
  .text            ro code   0x800'0624     0x4  startup_stm32f4xx.o [1]
  .text            ro code   0x800'0628     0x4  startup_stm32f4xx.o [1]
  .text            ro code   0x800'062c     0x4  startup_stm32f4xx.o [1]
  .text            ro code   0x800'0630     0x4  startup_stm32f4xx.o [1]
  .text            ro code   0x800'0634     0x4  startup_stm32f4xx.o [1]
  .text            ro code   0x800'0638     0x4  startup_stm32f4xx.o [1]
  .text            ro code   0x800'063c     0x4  startup_stm32f4xx.o [1]
  .text            ro code   0x800'0640     0x4  startup_stm32f4xx.o [1]
  .text            ro code   0x800'0644     0x4  startup_stm32f4xx.o [1]
  .text            ro code   0x800'0648     0x4  startup_stm32f4xx.o [1]
  .text            ro code   0x800'064c     0x4  startup_stm32f4xx.o [1]
  .text            ro code   0x800'0650     0x4  startup_stm32f4xx.o [1]
  .text            ro code   0x800'0654     0x4  startup_stm32f4xx.o [1]
  .text            ro code   0x800'0658     0x4  startup_stm32f4xx.o [1]
  .text            ro code   0x800'065c     0x4  startup_stm32f4xx.o [1]
  .text            ro code   0x800'0660     0x4  startup_stm32f4xx.o [1]
  .text            ro code   0x800'0664     0x4  startup_stm32f4xx.o [1]
  .text            ro code   0x800'0668     0x4  startup_stm32f4xx.o [1]
  .text            ro code   0x800'066c     0x4  startup_stm32f4xx.o [1]
  .text            ro code   0x800'0670     0x4  startup_stm32f4xx.o [1]
  .text            ro code   0x800'0674     0x4  startup_stm32f4xx.o [1]
  .text            ro code   0x800'0678     0x4  startup_stm32f4xx.o [1]
  .text            ro code   0x800'067c     0x4  startup_stm32f4xx.o [1]
  .text            ro code   0x800'0680     0x4  startup_stm32f4xx.o [1]
  .text            ro code   0x800'0684     0x4  startup_stm32f4xx.o [1]
  .text            ro code   0x800'0688     0x4  startup_stm32f4xx.o [1]
  .text            ro code   0x800'068c     0x4  startup_stm32f4xx.o [1]
  .text            ro code   0x800'0690     0x4  startup_stm32f4xx.o [1]
  .text            ro code   0x800'0694     0x4  startup_stm32f4xx.o [1]
  .text            ro code   0x800'0698     0x4  startup_stm32f4xx.o [1]
  .text            ro code   0x800'069c     0x4  startup_stm32f4xx.o [1]
  .text            ro code   0x800'06a0     0x4  startup_stm32f4xx.o [1]
  .text            ro code   0x800'06a4     0x4  startup_stm32f4xx.o [1]
  .text            ro code   0x800'06a8     0x4  startup_stm32f4xx.o [1]
  .text            ro code   0x800'06ac     0x4  startup_stm32f4xx.o [1]
  .text            ro code   0x800'06b0     0x4  startup_stm32f4xx.o [1]
  .text            ro code   0x800'06b4     0x4  startup_stm32f4xx.o [1]
  .text            ro code   0x800'06b8     0x4  startup_stm32f4xx.o [1]
  .text            ro code   0x800'06bc     0x4  startup_stm32f4xx.o [1]
  .text            ro code   0x800'06c0     0x4  startup_stm32f4xx.o [1]
  .text            ro code   0x800'06c4     0x4  startup_stm32f4xx.o [1]
  .text            ro code   0x800'06c8     0x4  startup_stm32f4xx.o [1]
  .text            ro code   0x800'06cc     0x4  startup_stm32f4xx.o [1]
  .text            ro code   0x800'06d0     0x4  startup_stm32f4xx.o [1]
  .text            ro code   0x800'06d4     0x4  startup_stm32f4xx.o [1]
  .text            ro code   0x800'06d8     0x4  startup_stm32f4xx.o [1]
  .text            ro code   0x800'06dc     0x4  startup_stm32f4xx.o [1]
  .text            ro code   0x800'06e0     0x4  startup_stm32f4xx.o [1]
  .text            ro code   0x800'06e4     0x4  startup_stm32f4xx.o [1]
  .text            ro code   0x800'06e8     0x4  startup_stm32f4xx.o [1]
  .text            ro code   0x800'06ec     0x4  startup_stm32f4xx.o [1]
  .text            ro code   0x800'06f0     0x4  startup_stm32f4xx.o [1]
  .text            ro code   0x800'06f4     0x4  startup_stm32f4xx.o [1]
  .text            ro code   0x800'06f8     0x4  startup_stm32f4xx.o [1]
  .text            ro code   0x800'06fc     0x4  startup_stm32f4xx.o [1]
  .text            ro code   0x800'0700     0x4  startup_stm32f4xx.o [1]
  .text            ro code   0x800'0704     0x4  startup_stm32f4xx.o [1]
  .text            ro code   0x800'0708     0x4  startup_stm32f4xx.o [1]
  .text            ro code   0x800'070c     0x4  startup_stm32f4xx.o [1]
  .rodata          const     0x800'0710     0x0  zero_init3.o [4]
                           - 0x800'0710   0x588

"P2", part 1 of 2:                          0x4
  .bss             zero     0x2000'0000     0x4  delay.o [1]
                          - 0x2000'0004     0x4

"P2", part 2 of 2:                       0x2000
  CSTACK                    0x2000'0008  0x2000  <Block>
    CSTACK         uninit   0x2000'0008  0x2000  <Block tail>
                          - 0x2000'2008  0x2000

Unused ranges:

         From           To      Size
         ----           --      ----
   0x800'0710   0x803'ffff  0x3'f8f0
  0x2000'0004  0x2000'0007       0x4
  0x2000'2008  0x2000'ffff    0xdff8


*******************************************************************************
*** INIT TABLE
***

          Address      Size
          -------      ----
Zero (__iar_zero_init3)
    1 destination range, total size 0x4:
          0x2000'0000   0x4



*******************************************************************************
*** MODULE SUMMARY
***

    Module               ro code  ro data  rw data
    ------               -------  -------  -------
command line/config:
    ----------------------------------------------
    Total:

C:\Users\a.dykman\Documents\IAR Embedded Workbench\MasterThesis\Debug\Obj: [1]
    delay.o                   32                 4
    main.o                   604
    startup_stm32f4xx.o      772
    stm32f4xx_it.o            32
    system_stm32f4xx.o       132
    ----------------------------------------------
    Total:                 1 572                 4

dl7M_tln.a: [2]
    exit.o                     4
    low_level_init.o           4
    ----------------------------------------------
    Total:                     8

m7M_tls.a: [3]
    fpinit_M.o                34
    ----------------------------------------------
    Total:                    34

rt7M_tl.a: [4]
    cexit.o                   10
    cmain.o                   30
    cstartup_M.o              12
    data_init.o               40
    zero_init3.o              58
    ----------------------------------------------
    Total:                   150

shb_l.a: [5]
    exit.o                    20
    ----------------------------------------------
    Total:                    20

    Gaps                       6        2
    Linker created                     16    8 192
--------------------------------------------------
    Grand Total:           1 790       18    8 196


*******************************************************************************
*** ENTRY LIST
***

Entry                       Address  Size  Type      Object
-----                       -------  ----  ----      ------
.iar.init_table$$Base    0x800'0510         --   Gb  - Linker created -
.iar.init_table$$Limit   0x800'0520         --   Gb  - Linker created -
?main                    0x800'0541        Code  Gb  cmain.o [4]
BusFault_Handler         0x800'0527   0x2  Code  Gb  stm32f4xx_it.o [1]
CSTACK$$Base            0x2000'0008         --   Gb  - Linker created -
CSTACK$$Limit           0x2000'2008         --   Gb  - Linker created -
DebugMon_Handler         0x800'052d   0x2  Code  Gb  stm32f4xx_it.o [1]
HardFault_Handler        0x800'0523   0x2  Code  Gb  stm32f4xx_it.o [1]
Init                     0x800'0215  0xdc  Code  Gb  main.o [1]
MOTORS                   0x800'02f1  0x74  Code  Gb  main.o [1]
MemManage_Handler        0x800'0525   0x2  Code  Gb  stm32f4xx_it.o [1]
NMI_Handler              0x800'0521   0x2  Code  Gb  stm32f4xx_it.o [1]
NVIC_SetPriority         0x800'0189  0x24  Code  Lc  main.o [1]
PendSV_Handler           0x800'052f   0x2  Code  Gb  stm32f4xx_it.o [1]
Region$$Table$$Base      0x800'0510         --   Gb  - Linker created -
Region$$Table$$Limit     0x800'0520         --   Gb  - Linker created -
SVC_Handler              0x800'052b   0x2  Code  Gb  stm32f4xx_it.o [1]
SetSysClock              0x800'044b  0x18  Code  Lc  system_stm32f4xx.o [1]
SysTick_Config           0x800'01ad  0x30  Code  Lc  main.o [1]
SysTick_Handler          0x800'0531   0x8  Code  Gb  stm32f4xx_it.o [1]
SystemInit               0x800'0405  0x46  Code  Gb  system_stm32f4xx.o [1]
TIM1_CC_IRQHandler       0x800'053f   0x2  Code  Gb  stm32f4xx_it.o [1]
TIM2_IRQHandler          0x800'0539   0x2  Code  Gb  stm32f4xx_it.o [1]
TIM3_IRQHandler          0x800'053b   0x2  Code  Gb  stm32f4xx_it.o [1]
TIM4_IRQHandler          0x800'053d   0x2  Code  Gb  stm32f4xx_it.o [1]
TimeTick_Decrement       0x800'03e5  0x10  Code  Gb  delay.o [1]
UsageFault_Handler       0x800'0529   0x2  Code  Gb  stm32f4xx_it.o [1]
__cmain                  0x800'0541        Code  Gb  cmain.o [4]
__exit                   0x800'0575  0x14  Code  Gb  exit.o [5]
__iar_data_init3         0x800'04c5  0x28  Code  Gb  data_init.o [4]
__iar_init_vfp           0x800'04ed        Code  Gb  fpinit_M.o [3]
__iar_program_start      0x800'0599        Code  Gb  cstartup_M.o [4]
__iar_zero_init3         0x800'0489  0x3a  Code  Gb  zero_init3.o [4]
__low_level_init         0x800'055f   0x4  Code  Gb  low_level_init.o [2]
__vector_table           0x800'0000        Data  Gb  startup_stm32f4xx.o [1]
_call_main               0x800'054d        Code  Gb  cmain.o [4]
_exit                    0x800'0569        Code  Gb  cexit.o [4]
_main                    0x800'055b        Code  Gb  cmain.o [4]
delay_ms                 0x800'03f5   0xc  Code  Gb  delay.o [1]
exit                     0x800'0563   0x4  Code  Gb  exit.o [2]
main                     0x800'01dd  0x38  Code  Gb  main.o [1]
sysTickCounter          0x2000'0000   0x4  Data  Lc  delay.o [1]


[1] = C:\Users\a.dykman\Documents\IAR Embedded Workbench\MasterThesis\Debug\Obj
[2] = dl7M_tln.a
[3] = m7M_tls.a
[4] = rt7M_tl.a
[5] = shb_l.a

  1 790 bytes of readonly  code memory
     18 bytes of readonly  data memory
  8 196 bytes of readwrite data memory

Errors: none
Warnings: none
