TOPLEVEL_LANG = verilog
VERILOG_SOURCES = dual_port_ram.v 
TOPLEVEL = dual_port_ram
MODULE = test_ram

include $(shell cocotb-config --makefiles)/Makefile.sim
