// Seed: 2096527857
module module_0 (
    input supply0 id_0,
    output supply0 id_1,
    output supply1 id_2,
    output uwire id_3,
    output tri id_4,
    output wor id_5
);
  parameter id_7 = 1;
  assign id_4 = id_7;
  wire id_8;
endmodule
module module_1 (
    input wire id_0,
    input tri0 id_1,
    output uwire id_2,
    input uwire id_3,
    output supply0 id_4,
    input wand id_5,
    output wire id_6,
    input tri0 id_7,
    input wor id_8,
    input wand id_9,
    input uwire id_10
    , id_13,
    input supply1 id_11
);
  logic id_14 = id_9;
  module_0 modCall_1 (
      id_8,
      id_4,
      id_6,
      id_4,
      id_6,
      id_2
  );
  assign modCall_1.id_0 = 0;
  wire id_15;
endmodule
