

================================================================
== Vitis HLS Report for 'v_csc_core'
================================================================
* Date:           Mon Aug 29 12:25:40 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.62 ns|  4.106 ns|     1.52 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+---------+---------+
    |  Latency (cycles) |  Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max    | min |   max   |   Type  |
    +---------+---------+----------+-----------+-----+---------+---------+
    |        1|  4216821|  5.625 ns|  23.720 ms|    1|  4216821|       no|
    +---------+---------+----------+-----------+-----+---------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------+-------------------------------------+---------+---------+-----------+-----------+-----+------+---------+
        |                                                |                                     |  Latency (cycles) |   Latency (absolute)  |  Interval  | Pipeline|
        |                    Instance                    |                Module               |   min   |   max   |    min    |    max    | min |  max |   Type  |
        +------------------------------------------------+-------------------------------------+---------+---------+-----------+-----------+-----+------+---------+
        |grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348  |v_csc_core_Pipeline_VITIS_LOOP_91_2  |        2|     2057|  11.250 ns|  11.571 us|    2|  2057|       no|
        +------------------------------------------------+-------------------------------------+---------+---------+-----------+-----------+-----+------+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_89_1  |        0|  4216820|  5 ~ 2060|          -|          -|  0 ~ 2047|        no|
        +-------------------+---------+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     76|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    9|     745|    859|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     97|    -|
|Register         |        -|    -|      44|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    9|     789|   1032|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    4|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------+-------------------------------------+---------+----+-----+-----+-----+
    |                    Instance                    |                Module               | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------------------+-------------------------------------+---------+----+-----+-----+-----+
    |grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348  |v_csc_core_Pipeline_VITIS_LOOP_91_2  |        0|   9|  745|  859|    0|
    +------------------------------------------------+-------------------------------------+---------+----+-----+-----+-----+
    |Total                                           |                                     |        0|   9|  745|  859|    0|
    +------------------------------------------------+-------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln89_1_fu_403_p2  |         +|   0|  0|  12|          12|           1|
    |add_ln89_fu_393_p2    |         +|   0|  0|  12|          12|           1|
    |y_7_fu_436_p2         |         +|   0|  0|  12|          12|           1|
    |cmp17_not_fu_426_p2   |      icmp|   0|  0|  13|          16|          16|
    |cmp20_not_fu_431_p2   |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln89_fu_421_p2   |      icmp|   0|  0|  12|          12|          12|
    |ap_block_state1       |        or|   0|  0|   2|           1|           1|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  76|          81|          48|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |HwReg_height_c19_blk_n     |   9|          2|    1|          2|
    |HwReg_width_c15_blk_n      |   9|          2|    1|          2|
    |ap_NS_fsm                  |  25|          5|    1|          5|
    |ap_done                    |   9|          2|    1|          2|
    |height_blk_n               |   9|          2|    1|          2|
    |stream_csc_write           |   9|          2|    1|          2|
    |stream_in_hresampled_read  |   9|          2|    1|          2|
    |width_blk_n                |   9|          2|    1|          2|
    |y_fu_124                   |   9|          2|   12|         24|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  97|         21|   20|         43|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------+----+----+-----+-----------+
    |                             Name                            | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------+----+----+-----+-----------+
    |add_ln89_1_reg_619                                           |  12|   0|   12|          0|
    |add_ln89_reg_614                                             |  12|   0|   12|          0|
    |ap_CS_fsm                                                    |   4|   0|    4|          0|
    |ap_done_reg                                                  |   1|   0|    1|          0|
    |cmp17_not_reg_627                                            |   1|   0|    1|          0|
    |cmp20_not_reg_632                                            |   1|   0|    1|          0|
    |grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg  |   1|   0|    1|          0|
    |y_fu_124                                                     |  12|   0|   12|          0|
    +-------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                        |  44|   0|   44|          0|
    +-------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------+-----+-----+------------+----------------------+--------------+
|              RTL Ports              | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                               |   in|    1|  ap_ctrl_hs|            v_csc_core|  return value|
|ap_rst                               |   in|    1|  ap_ctrl_hs|            v_csc_core|  return value|
|ap_start                             |   in|    1|  ap_ctrl_hs|            v_csc_core|  return value|
|ap_done                              |  out|    1|  ap_ctrl_hs|            v_csc_core|  return value|
|ap_continue                          |   in|    1|  ap_ctrl_hs|            v_csc_core|  return value|
|ap_idle                              |  out|    1|  ap_ctrl_hs|            v_csc_core|  return value|
|ap_ready                             |  out|    1|  ap_ctrl_hs|            v_csc_core|  return value|
|stream_in_hresampled_dout            |   in|   24|     ap_fifo|  stream_in_hresampled|       pointer|
|stream_in_hresampled_num_data_valid  |   in|    5|     ap_fifo|  stream_in_hresampled|       pointer|
|stream_in_hresampled_fifo_cap        |   in|    5|     ap_fifo|  stream_in_hresampled|       pointer|
|stream_in_hresampled_empty_n         |   in|    1|     ap_fifo|  stream_in_hresampled|       pointer|
|stream_in_hresampled_read            |  out|    1|     ap_fifo|  stream_in_hresampled|       pointer|
|height_dout                          |   in|   11|     ap_fifo|                height|       pointer|
|height_num_data_valid                |   in|    2|     ap_fifo|                height|       pointer|
|height_fifo_cap                      |   in|    2|     ap_fifo|                height|       pointer|
|height_empty_n                       |   in|    1|     ap_fifo|                height|       pointer|
|height_read                          |  out|    1|     ap_fifo|                height|       pointer|
|width_dout                           |   in|   11|     ap_fifo|                 width|       pointer|
|width_num_data_valid                 |   in|    2|     ap_fifo|                 width|       pointer|
|width_fifo_cap                       |   in|    2|     ap_fifo|                 width|       pointer|
|width_empty_n                        |   in|    1|     ap_fifo|                 width|       pointer|
|width_read                           |  out|    1|     ap_fifo|                 width|       pointer|
|p_read                               |   in|   16|     ap_none|                p_read|        scalar|
|p_read1                              |   in|   16|     ap_none|               p_read1|        scalar|
|p_read2                              |   in|   16|     ap_none|               p_read2|        scalar|
|p_read3                              |   in|   16|     ap_none|               p_read3|        scalar|
|p_read4                              |   in|   16|     ap_none|               p_read4|        scalar|
|p_read5                              |   in|   16|     ap_none|               p_read5|        scalar|
|p_read6                              |   in|   16|     ap_none|               p_read6|        scalar|
|p_read7                              |   in|   16|     ap_none|               p_read7|        scalar|
|p_read8                              |   in|   16|     ap_none|               p_read8|        scalar|
|p_read9                              |   in|   16|     ap_none|               p_read9|        scalar|
|p_read10                             |   in|   16|     ap_none|              p_read10|        scalar|
|p_read11                             |   in|   16|     ap_none|              p_read11|        scalar|
|p_read12                             |   in|   16|     ap_none|              p_read12|        scalar|
|p_read13                             |   in|   10|     ap_none|              p_read13|        scalar|
|p_read14                             |   in|   10|     ap_none|              p_read14|        scalar|
|p_read15                             |   in|   10|     ap_none|              p_read15|        scalar|
|p_read16                             |   in|    8|     ap_none|              p_read16|        scalar|
|p_read17                             |   in|    8|     ap_none|              p_read17|        scalar|
|p_read18                             |   in|   16|     ap_none|              p_read18|        scalar|
|p_read19                             |   in|   16|     ap_none|              p_read19|        scalar|
|p_read20                             |   in|   16|     ap_none|              p_read20|        scalar|
|p_read21                             |   in|   16|     ap_none|              p_read21|        scalar|
|p_read22                             |   in|   16|     ap_none|              p_read22|        scalar|
|p_read23                             |   in|   16|     ap_none|              p_read23|        scalar|
|p_read24                             |   in|   16|     ap_none|              p_read24|        scalar|
|p_read25                             |   in|   16|     ap_none|              p_read25|        scalar|
|p_read26                             |   in|   16|     ap_none|              p_read26|        scalar|
|p_read27                             |   in|   10|     ap_none|              p_read27|        scalar|
|p_read28                             |   in|   10|     ap_none|              p_read28|        scalar|
|p_read29                             |   in|   10|     ap_none|              p_read29|        scalar|
|p_read30                             |   in|    8|     ap_none|              p_read30|        scalar|
|p_read31                             |   in|    8|     ap_none|              p_read31|        scalar|
|stream_csc_din                       |  out|   24|     ap_fifo|            stream_csc|       pointer|
|stream_csc_num_data_valid            |   in|    5|     ap_fifo|            stream_csc|       pointer|
|stream_csc_fifo_cap                  |   in|    5|     ap_fifo|            stream_csc|       pointer|
|stream_csc_full_n                    |   in|    1|     ap_fifo|            stream_csc|       pointer|
|stream_csc_write                     |  out|    1|     ap_fifo|            stream_csc|       pointer|
|HwReg_width_c15_din                  |  out|   11|     ap_fifo|       HwReg_width_c15|       pointer|
|HwReg_width_c15_num_data_valid       |   in|    2|     ap_fifo|       HwReg_width_c15|       pointer|
|HwReg_width_c15_fifo_cap             |   in|    2|     ap_fifo|       HwReg_width_c15|       pointer|
|HwReg_width_c15_full_n               |   in|    1|     ap_fifo|       HwReg_width_c15|       pointer|
|HwReg_width_c15_write                |  out|    1|     ap_fifo|       HwReg_width_c15|       pointer|
|HwReg_height_c19_din                 |  out|   11|     ap_fifo|      HwReg_height_c19|       pointer|
|HwReg_height_c19_num_data_valid      |   in|    2|     ap_fifo|      HwReg_height_c19|       pointer|
|HwReg_height_c19_fifo_cap            |   in|    2|     ap_fifo|      HwReg_height_c19|       pointer|
|HwReg_height_c19_full_n              |   in|    1|     ap_fifo|      HwReg_height_c19|       pointer|
|HwReg_height_c19_write               |  out|    1|     ap_fifo|      HwReg_height_c19|       pointer|
+-------------------------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.10>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%y = alloca i32 1"   --->   Operation 5 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i11 %height, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (2.05ns)   --->   "%p_read_34 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read31"   --->   Operation 7 'read' 'p_read_34' <Predicate = true> <Delay = 2.05> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 8 [1/1] (2.05ns)   --->   "%p_read_35 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read30"   --->   Operation 8 'read' 'p_read_35' <Predicate = true> <Delay = 2.05> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 9 [1/1] (2.05ns)   --->   "%p_read_36 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read29"   --->   Operation 9 'read' 'p_read_36' <Predicate = true> <Delay = 2.05> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 10 [1/1] (2.05ns)   --->   "%p_read_37 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read28"   --->   Operation 10 'read' 'p_read_37' <Predicate = true> <Delay = 2.05> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 11 [1/1] (2.05ns)   --->   "%p_read_38 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read27"   --->   Operation 11 'read' 'p_read_38' <Predicate = true> <Delay = 2.05> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 12 [1/1] (2.05ns)   --->   "%p_read_39 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read26"   --->   Operation 12 'read' 'p_read_39' <Predicate = true> <Delay = 2.05> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 13 [1/1] (2.05ns)   --->   "%p_read_40 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read25"   --->   Operation 13 'read' 'p_read_40' <Predicate = true> <Delay = 2.05> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 14 [1/1] (2.05ns)   --->   "%p_read_41 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read24"   --->   Operation 14 'read' 'p_read_41' <Predicate = true> <Delay = 2.05> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 15 [1/1] (2.05ns)   --->   "%p_read_42 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read23"   --->   Operation 15 'read' 'p_read_42' <Predicate = true> <Delay = 2.05> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 16 [1/1] (2.05ns)   --->   "%p_read_43 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read22"   --->   Operation 16 'read' 'p_read_43' <Predicate = true> <Delay = 2.05> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 17 [1/1] (2.05ns)   --->   "%p_read_44 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read21"   --->   Operation 17 'read' 'p_read_44' <Predicate = true> <Delay = 2.05> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 18 [1/1] (2.05ns)   --->   "%p_read_45 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read20"   --->   Operation 18 'read' 'p_read_45' <Predicate = true> <Delay = 2.05> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 19 [1/1] (2.05ns)   --->   "%p_read_46 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read19"   --->   Operation 19 'read' 'p_read_46' <Predicate = true> <Delay = 2.05> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 20 [1/1] (2.05ns)   --->   "%p_read_47 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read18"   --->   Operation 20 'read' 'p_read_47' <Predicate = true> <Delay = 2.05> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 21 [1/1] (2.05ns)   --->   "%p_read_48 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read17"   --->   Operation 21 'read' 'p_read_48' <Predicate = true> <Delay = 2.05> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 22 [1/1] (2.05ns)   --->   "%p_read_49 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read16"   --->   Operation 22 'read' 'p_read_49' <Predicate = true> <Delay = 2.05> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 23 [1/1] (2.05ns)   --->   "%p_read_50 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read15"   --->   Operation 23 'read' 'p_read_50' <Predicate = true> <Delay = 2.05> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 24 [1/1] (2.05ns)   --->   "%p_read_51 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read14"   --->   Operation 24 'read' 'p_read_51' <Predicate = true> <Delay = 2.05> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 25 [1/1] (2.05ns)   --->   "%p_read_52 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read13"   --->   Operation 25 'read' 'p_read_52' <Predicate = true> <Delay = 2.05> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 26 [1/1] (2.05ns)   --->   "%p_read_53 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read12"   --->   Operation 26 'read' 'p_read_53' <Predicate = true> <Delay = 2.05> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 27 [1/1] (2.05ns)   --->   "%p_read_54 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read11"   --->   Operation 27 'read' 'p_read_54' <Predicate = true> <Delay = 2.05> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 28 [1/1] (2.05ns)   --->   "%p_read1042 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read10"   --->   Operation 28 'read' 'p_read1042' <Predicate = true> <Delay = 2.05> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 29 [1/1] (2.05ns)   --->   "%p_read941 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read9"   --->   Operation 29 'read' 'p_read941' <Predicate = true> <Delay = 2.05> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 30 [1/1] (2.05ns)   --->   "%p_read840 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read8"   --->   Operation 30 'read' 'p_read840' <Predicate = true> <Delay = 2.05> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 31 [1/1] (2.05ns)   --->   "%p_read739 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read7"   --->   Operation 31 'read' 'p_read739' <Predicate = true> <Delay = 2.05> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 32 [1/1] (2.05ns)   --->   "%p_read638 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read6"   --->   Operation 32 'read' 'p_read638' <Predicate = true> <Delay = 2.05> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 33 [1/1] (2.05ns)   --->   "%p_read537 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read5"   --->   Operation 33 'read' 'p_read537' <Predicate = true> <Delay = 2.05> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 34 [1/1] (2.05ns)   --->   "%p_read436 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read4"   --->   Operation 34 'read' 'p_read436' <Predicate = true> <Delay = 2.05> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 35 [1/1] (2.05ns)   --->   "%p_read335 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read3"   --->   Operation 35 'read' 'p_read335' <Predicate = true> <Delay = 2.05> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 36 [1/1] (2.05ns)   --->   "%p_read234 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read2"   --->   Operation 36 'read' 'p_read234' <Predicate = true> <Delay = 2.05> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 37 [1/1] (2.05ns)   --->   "%p_read133 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read1"   --->   Operation 37 'read' 'p_read133' <Predicate = true> <Delay = 2.05> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 38 [1/1] (2.05ns)   --->   "%p_read32 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read"   --->   Operation 38 'read' 'p_read32' <Predicate = true> <Delay = 2.05> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 39 [1/1] (2.05ns)   --->   "%height_read = read i11 @_ssdm_op_Read.ap_fifo.i11P0A, i11 %height"   --->   Operation 39 'read' 'height_read' <Predicate = true> <Delay = 2.05> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i11 %HwReg_height_c19, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (2.05ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i11P0A, i11 %HwReg_height_c19, i11 %height_read"   --->   Operation 41 'write' 'write_ln0' <Predicate = true> <Delay = 2.05> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i11 %width, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (2.05ns)   --->   "%loopWidth = read i11 @_ssdm_op_Read.ap_fifo.i11P0A, i11 %width"   --->   Operation 43 'read' 'loopWidth' <Predicate = true> <Delay = 2.05> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i11 %HwReg_width_c15, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (2.05ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i11P0A, i11 %HwReg_width_c15, i11 %loopWidth"   --->   Operation 45 'write' 'write_ln0' <Predicate = true> <Delay = 2.05> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %stream_csc, void @empty_35, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %stream_in_hresampled, void @empty_35, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%loopWidth_cast = zext i11 %loopWidth"   --->   Operation 48 'zext' 'loopWidth_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (1.63ns)   --->   "%add_ln89 = add i12 %loopWidth_cast, i12 1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:89]   --->   Operation 49 'add' 'add_ln89' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%height_load_cast = zext i11 %height_read"   --->   Operation 50 'zext' 'height_load_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (1.63ns)   --->   "%add_ln89_1 = add i12 %height_load_cast, i12 1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:89]   --->   Operation 51 'add' 'add_ln89_1' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (1.58ns)   --->   "%store_ln89 = store i12 1, i12 %y" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:89]   --->   Operation 52 'store' 'store_ln89' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln89 = br void %VITIS_LOOP_91_2" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:89]   --->   Operation 53 'br' 'br_ln89' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.57>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%y_6 = load i12 %y" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:89]   --->   Operation 54 'load' 'y_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln89 = zext i12 %y_6" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:89]   --->   Operation 55 'zext' 'zext_ln89' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 2047, i64 0"   --->   Operation 56 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (1.99ns)   --->   "%icmp_ln89 = icmp_eq  i12 %y_6, i12 %add_ln89_1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:89]   --->   Operation 57 'icmp' 'icmp_ln89' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln89 = br i1 %icmp_ln89, void %VITIS_LOOP_91_2.split, void %for.end203.loopexit" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:89]   --->   Operation 58 'br' 'br_ln89' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (2.42ns)   --->   "%cmp17_not = icmp_ult  i16 %zext_ln89, i16 %p_read234" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:89]   --->   Operation 59 'icmp' 'cmp17_not' <Predicate = (!icmp_ln89)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (2.42ns)   --->   "%cmp20_not = icmp_ugt  i16 %zext_ln89, i16 %p_read335" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:89]   --->   Operation 60 'icmp' 'cmp20_not' <Predicate = (!icmp_ln89)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 61 'wait' 'empty' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (1.54ns)   --->   "%y_7 = add i12 %y_6, i12 1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:89]   --->   Operation 62 'add' 'y_7' <Predicate = (!icmp_ln89)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (1.58ns)   --->   "%store_ln89 = store i12 %y_7, i12 %y" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:89]   --->   Operation 63 'store' 'store_ln89' <Predicate = (!icmp_ln89)> <Delay = 1.58>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%ret_ln163 = ret" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:163]   --->   Operation 64 'ret' 'ret_ln163' <Predicate = (icmp_ln89)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.57>
ST_3 : Operation 65 [2/2] (3.57ns)   --->   "%call_ln89 = call void @v_csc_core_Pipeline_VITIS_LOOP_91_2, i12 %add_ln89, i24 %stream_in_hresampled, i16 %p_read32, i16 %p_read133, i1 %cmp20_not, i1 %cmp17_not, i16 %p_read436, i16 %p_read_47, i16 %p_read537, i16 %p_read_46, i16 %p_read638, i16 %p_read_45, i16 %p_read739, i16 %p_read_44, i16 %p_read840, i16 %p_read_43, i16 %p_read941, i16 %p_read_42, i16 %p_read1042, i16 %p_read_41, i16 %p_read_54, i16 %p_read_40, i16 %p_read_53, i16 %p_read_39, i8 %p_read_48, i8 %p_read_34, i8 %p_read_49, i8 %p_read_35, i10 %p_read_50, i10 %p_read_36, i10 %p_read_51, i10 %p_read_37, i10 %p_read_52, i10 %p_read_38, i24 %stream_csc" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:89]   --->   Operation 65 'call' 'call_ln89' <Predicate = true> <Delay = 3.57> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%specloopname_ln60 = specloopname void @_ssdm_op_SpecLoopName, void @empty_36" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:60]   --->   Operation 66 'specloopname' 'specloopname_ln60' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/2] (0.00ns)   --->   "%call_ln89 = call void @v_csc_core_Pipeline_VITIS_LOOP_91_2, i12 %add_ln89, i24 %stream_in_hresampled, i16 %p_read32, i16 %p_read133, i1 %cmp20_not, i1 %cmp17_not, i16 %p_read436, i16 %p_read_47, i16 %p_read537, i16 %p_read_46, i16 %p_read638, i16 %p_read_45, i16 %p_read739, i16 %p_read_44, i16 %p_read840, i16 %p_read_43, i16 %p_read941, i16 %p_read_42, i16 %p_read1042, i16 %p_read_41, i16 %p_read_54, i16 %p_read_40, i16 %p_read_53, i16 %p_read_39, i8 %p_read_48, i8 %p_read_34, i8 %p_read_49, i8 %p_read_35, i10 %p_read_50, i10 %p_read_36, i10 %p_read_51, i10 %p_read_37, i10 %p_read_52, i10 %p_read_38, i24 %stream_csc" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:89]   --->   Operation 67 'call' 'call_ln89' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln89 = br void %VITIS_LOOP_91_2" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:89]   --->   Operation 68 'br' 'br_ln89' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ stream_in_hresampled]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ height]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ width]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read12]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read13]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read14]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read15]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read16]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read17]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read18]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read19]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read20]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read21]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read22]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read23]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read24]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read25]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read26]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read27]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read28]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read29]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read30]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read31]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stream_csc]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ HwReg_width_c15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ HwReg_height_c19]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
y                     (alloca           ) [ 01111]
specinterface_ln0     (specinterface    ) [ 00000]
p_read_34             (read             ) [ 00111]
p_read_35             (read             ) [ 00111]
p_read_36             (read             ) [ 00111]
p_read_37             (read             ) [ 00111]
p_read_38             (read             ) [ 00111]
p_read_39             (read             ) [ 00111]
p_read_40             (read             ) [ 00111]
p_read_41             (read             ) [ 00111]
p_read_42             (read             ) [ 00111]
p_read_43             (read             ) [ 00111]
p_read_44             (read             ) [ 00111]
p_read_45             (read             ) [ 00111]
p_read_46             (read             ) [ 00111]
p_read_47             (read             ) [ 00111]
p_read_48             (read             ) [ 00111]
p_read_49             (read             ) [ 00111]
p_read_50             (read             ) [ 00111]
p_read_51             (read             ) [ 00111]
p_read_52             (read             ) [ 00111]
p_read_53             (read             ) [ 00111]
p_read_54             (read             ) [ 00111]
p_read1042            (read             ) [ 00111]
p_read941             (read             ) [ 00111]
p_read840             (read             ) [ 00111]
p_read739             (read             ) [ 00111]
p_read638             (read             ) [ 00111]
p_read537             (read             ) [ 00111]
p_read436             (read             ) [ 00111]
p_read335             (read             ) [ 00111]
p_read234             (read             ) [ 00111]
p_read133             (read             ) [ 00111]
p_read32              (read             ) [ 00111]
height_read           (read             ) [ 00000]
specinterface_ln0     (specinterface    ) [ 00000]
write_ln0             (write            ) [ 00000]
specinterface_ln0     (specinterface    ) [ 00000]
loopWidth             (read             ) [ 00000]
specinterface_ln0     (specinterface    ) [ 00000]
write_ln0             (write            ) [ 00000]
specinterface_ln0     (specinterface    ) [ 00000]
specinterface_ln0     (specinterface    ) [ 00000]
loopWidth_cast        (zext             ) [ 00000]
add_ln89              (add              ) [ 00111]
height_load_cast      (zext             ) [ 00000]
add_ln89_1            (add              ) [ 00111]
store_ln89            (store            ) [ 00000]
br_ln89               (br               ) [ 00000]
y_6                   (load             ) [ 00000]
zext_ln89             (zext             ) [ 00000]
speclooptripcount_ln0 (speclooptripcount) [ 00000]
icmp_ln89             (icmp             ) [ 00111]
br_ln89               (br               ) [ 00000]
cmp17_not             (icmp             ) [ 00011]
cmp20_not             (icmp             ) [ 00011]
empty                 (wait             ) [ 00000]
y_7                   (add              ) [ 00000]
store_ln89            (store            ) [ 00000]
ret_ln163             (ret              ) [ 00000]
specloopname_ln60     (specloopname     ) [ 00000]
call_ln89             (call             ) [ 00000]
br_ln89               (br               ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="stream_in_hresampled">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_hresampled"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="height">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="height"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="width">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="width"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_read1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_read2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_read3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_read4">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read4"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_read5">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read5"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_read6">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read6"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p_read7">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read7"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="p_read8">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read8"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="p_read9">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read9"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="p_read10">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read10"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="p_read11">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read11"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="p_read12">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read12"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="p_read13">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read13"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="p_read14">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read14"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="p_read15">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read15"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="p_read16">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read16"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="p_read17">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read17"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="p_read18">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read18"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="p_read19">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read19"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="p_read20">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read20"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="p_read21">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read21"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="p_read22">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read22"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="p_read23">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read23"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="p_read24">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read24"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="p_read25">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read25"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="p_read26">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read26"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="p_read27">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read27"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="p_read28">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read28"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="p_read29">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read29"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="p_read30">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read30"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="p_read31">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read31"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="stream_csc">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_csc"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="HwReg_width_c15">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="HwReg_width_c15"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="HwReg_height_c19">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="HwReg_height_c19"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i10"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i11P0A"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i11P0A"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_35"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_csc_core_Pipeline_VITIS_LOOP_91_2"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_36"/></StgValue>
</bind>
</comp>

<comp id="124" class="1004" name="y_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="p_read_34_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="8" slack="0"/>
<pin id="130" dir="0" index="1" bw="8" slack="0"/>
<pin id="131" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_34/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="p_read_35_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="8" slack="0"/>
<pin id="136" dir="0" index="1" bw="8" slack="0"/>
<pin id="137" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_35/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="p_read_36_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="10" slack="0"/>
<pin id="142" dir="0" index="1" bw="10" slack="0"/>
<pin id="143" dir="1" index="2" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_36/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="p_read_37_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="10" slack="0"/>
<pin id="148" dir="0" index="1" bw="10" slack="0"/>
<pin id="149" dir="1" index="2" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_37/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="p_read_38_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="10" slack="0"/>
<pin id="154" dir="0" index="1" bw="10" slack="0"/>
<pin id="155" dir="1" index="2" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_38/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="p_read_39_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="16" slack="0"/>
<pin id="160" dir="0" index="1" bw="16" slack="0"/>
<pin id="161" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_39/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="p_read_40_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="16" slack="0"/>
<pin id="166" dir="0" index="1" bw="16" slack="0"/>
<pin id="167" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_40/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="p_read_41_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="16" slack="0"/>
<pin id="172" dir="0" index="1" bw="16" slack="0"/>
<pin id="173" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_41/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="p_read_42_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="16" slack="0"/>
<pin id="178" dir="0" index="1" bw="16" slack="0"/>
<pin id="179" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_42/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="p_read_43_read_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="16" slack="0"/>
<pin id="184" dir="0" index="1" bw="16" slack="0"/>
<pin id="185" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_43/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="p_read_44_read_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="16" slack="0"/>
<pin id="190" dir="0" index="1" bw="16" slack="0"/>
<pin id="191" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_44/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="p_read_45_read_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="16" slack="0"/>
<pin id="196" dir="0" index="1" bw="16" slack="0"/>
<pin id="197" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_45/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="p_read_46_read_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="16" slack="0"/>
<pin id="202" dir="0" index="1" bw="16" slack="0"/>
<pin id="203" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_46/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="p_read_47_read_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="16" slack="0"/>
<pin id="208" dir="0" index="1" bw="16" slack="0"/>
<pin id="209" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_47/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="p_read_48_read_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="8" slack="0"/>
<pin id="214" dir="0" index="1" bw="8" slack="0"/>
<pin id="215" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_48/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="p_read_49_read_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="8" slack="0"/>
<pin id="220" dir="0" index="1" bw="8" slack="0"/>
<pin id="221" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_49/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="p_read_50_read_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="10" slack="0"/>
<pin id="226" dir="0" index="1" bw="10" slack="0"/>
<pin id="227" dir="1" index="2" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_50/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="p_read_51_read_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="10" slack="0"/>
<pin id="232" dir="0" index="1" bw="10" slack="0"/>
<pin id="233" dir="1" index="2" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_51/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="p_read_52_read_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="10" slack="0"/>
<pin id="238" dir="0" index="1" bw="10" slack="0"/>
<pin id="239" dir="1" index="2" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_52/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="p_read_53_read_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="16" slack="0"/>
<pin id="244" dir="0" index="1" bw="16" slack="0"/>
<pin id="245" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_53/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="p_read_54_read_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="16" slack="0"/>
<pin id="250" dir="0" index="1" bw="16" slack="0"/>
<pin id="251" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_54/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="p_read1042_read_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="16" slack="0"/>
<pin id="256" dir="0" index="1" bw="16" slack="0"/>
<pin id="257" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read1042/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="p_read941_read_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="16" slack="0"/>
<pin id="262" dir="0" index="1" bw="16" slack="0"/>
<pin id="263" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read941/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="p_read840_read_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="16" slack="0"/>
<pin id="268" dir="0" index="1" bw="16" slack="0"/>
<pin id="269" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read840/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="p_read739_read_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="16" slack="0"/>
<pin id="274" dir="0" index="1" bw="16" slack="0"/>
<pin id="275" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read739/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="p_read638_read_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="16" slack="0"/>
<pin id="280" dir="0" index="1" bw="16" slack="0"/>
<pin id="281" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read638/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="p_read537_read_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="16" slack="0"/>
<pin id="286" dir="0" index="1" bw="16" slack="0"/>
<pin id="287" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read537/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="p_read436_read_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="16" slack="0"/>
<pin id="292" dir="0" index="1" bw="16" slack="0"/>
<pin id="293" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read436/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="p_read335_read_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="16" slack="0"/>
<pin id="298" dir="0" index="1" bw="16" slack="0"/>
<pin id="299" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read335/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="p_read234_read_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="16" slack="0"/>
<pin id="304" dir="0" index="1" bw="16" slack="0"/>
<pin id="305" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read234/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="p_read133_read_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="16" slack="0"/>
<pin id="310" dir="0" index="1" bw="16" slack="0"/>
<pin id="311" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read133/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="p_read32_read_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="16" slack="0"/>
<pin id="316" dir="0" index="1" bw="16" slack="0"/>
<pin id="317" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read32/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="height_read_read_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="11" slack="0"/>
<pin id="322" dir="0" index="1" bw="11" slack="0"/>
<pin id="323" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="height_read/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="write_ln0_write_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="0" slack="0"/>
<pin id="328" dir="0" index="1" bw="11" slack="0"/>
<pin id="329" dir="0" index="2" bw="11" slack="0"/>
<pin id="330" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="loopWidth_read_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="11" slack="0"/>
<pin id="336" dir="0" index="1" bw="11" slack="0"/>
<pin id="337" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="loopWidth/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="write_ln0_write_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="0" slack="0"/>
<pin id="342" dir="0" index="1" bw="11" slack="0"/>
<pin id="343" dir="0" index="2" bw="11" slack="0"/>
<pin id="344" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="0" slack="0"/>
<pin id="350" dir="0" index="1" bw="12" slack="2"/>
<pin id="351" dir="0" index="2" bw="24" slack="0"/>
<pin id="352" dir="0" index="3" bw="16" slack="2"/>
<pin id="353" dir="0" index="4" bw="16" slack="2"/>
<pin id="354" dir="0" index="5" bw="1" slack="1"/>
<pin id="355" dir="0" index="6" bw="1" slack="1"/>
<pin id="356" dir="0" index="7" bw="16" slack="2"/>
<pin id="357" dir="0" index="8" bw="16" slack="2"/>
<pin id="358" dir="0" index="9" bw="16" slack="2"/>
<pin id="359" dir="0" index="10" bw="16" slack="2"/>
<pin id="360" dir="0" index="11" bw="16" slack="2"/>
<pin id="361" dir="0" index="12" bw="16" slack="2"/>
<pin id="362" dir="0" index="13" bw="16" slack="2"/>
<pin id="363" dir="0" index="14" bw="16" slack="2"/>
<pin id="364" dir="0" index="15" bw="16" slack="2"/>
<pin id="365" dir="0" index="16" bw="16" slack="2"/>
<pin id="366" dir="0" index="17" bw="16" slack="2"/>
<pin id="367" dir="0" index="18" bw="16" slack="2"/>
<pin id="368" dir="0" index="19" bw="16" slack="2"/>
<pin id="369" dir="0" index="20" bw="16" slack="2"/>
<pin id="370" dir="0" index="21" bw="16" slack="2"/>
<pin id="371" dir="0" index="22" bw="16" slack="2"/>
<pin id="372" dir="0" index="23" bw="16" slack="2"/>
<pin id="373" dir="0" index="24" bw="16" slack="2"/>
<pin id="374" dir="0" index="25" bw="8" slack="2"/>
<pin id="375" dir="0" index="26" bw="8" slack="2"/>
<pin id="376" dir="0" index="27" bw="8" slack="2"/>
<pin id="377" dir="0" index="28" bw="8" slack="2"/>
<pin id="378" dir="0" index="29" bw="10" slack="2"/>
<pin id="379" dir="0" index="30" bw="10" slack="2"/>
<pin id="380" dir="0" index="31" bw="10" slack="2"/>
<pin id="381" dir="0" index="32" bw="10" slack="2"/>
<pin id="382" dir="0" index="33" bw="10" slack="2"/>
<pin id="383" dir="0" index="34" bw="10" slack="2"/>
<pin id="384" dir="0" index="35" bw="24" slack="0"/>
<pin id="385" dir="1" index="36" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln89/3 "/>
</bind>
</comp>

<comp id="389" class="1004" name="loopWidth_cast_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="11" slack="0"/>
<pin id="391" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="loopWidth_cast/1 "/>
</bind>
</comp>

<comp id="393" class="1004" name="add_ln89_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="11" slack="0"/>
<pin id="395" dir="0" index="1" bw="1" slack="0"/>
<pin id="396" dir="1" index="2" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln89/1 "/>
</bind>
</comp>

<comp id="399" class="1004" name="height_load_cast_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="11" slack="0"/>
<pin id="401" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="height_load_cast/1 "/>
</bind>
</comp>

<comp id="403" class="1004" name="add_ln89_1_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="11" slack="0"/>
<pin id="405" dir="0" index="1" bw="1" slack="0"/>
<pin id="406" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln89_1/1 "/>
</bind>
</comp>

<comp id="409" class="1004" name="store_ln89_store_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="1" slack="0"/>
<pin id="411" dir="0" index="1" bw="12" slack="0"/>
<pin id="412" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln89/1 "/>
</bind>
</comp>

<comp id="414" class="1004" name="y_6_load_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="12" slack="1"/>
<pin id="416" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_6/2 "/>
</bind>
</comp>

<comp id="417" class="1004" name="zext_ln89_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="12" slack="0"/>
<pin id="419" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln89/2 "/>
</bind>
</comp>

<comp id="421" class="1004" name="icmp_ln89_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="12" slack="0"/>
<pin id="423" dir="0" index="1" bw="12" slack="1"/>
<pin id="424" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln89/2 "/>
</bind>
</comp>

<comp id="426" class="1004" name="cmp17_not_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="16" slack="0"/>
<pin id="428" dir="0" index="1" bw="16" slack="1"/>
<pin id="429" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp17_not/2 "/>
</bind>
</comp>

<comp id="431" class="1004" name="cmp20_not_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="16" slack="0"/>
<pin id="433" dir="0" index="1" bw="16" slack="1"/>
<pin id="434" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp20_not/2 "/>
</bind>
</comp>

<comp id="436" class="1004" name="y_7_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="12" slack="0"/>
<pin id="438" dir="0" index="1" bw="1" slack="0"/>
<pin id="439" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_7/2 "/>
</bind>
</comp>

<comp id="442" class="1004" name="store_ln89_store_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="12" slack="0"/>
<pin id="444" dir="0" index="1" bw="12" slack="1"/>
<pin id="445" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln89/2 "/>
</bind>
</comp>

<comp id="447" class="1005" name="y_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="12" slack="0"/>
<pin id="449" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="454" class="1005" name="p_read_34_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="8" slack="2"/>
<pin id="456" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="p_read_34 "/>
</bind>
</comp>

<comp id="459" class="1005" name="p_read_35_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="8" slack="2"/>
<pin id="461" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="p_read_35 "/>
</bind>
</comp>

<comp id="464" class="1005" name="p_read_36_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="10" slack="2"/>
<pin id="466" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="p_read_36 "/>
</bind>
</comp>

<comp id="469" class="1005" name="p_read_37_reg_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="10" slack="2"/>
<pin id="471" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="p_read_37 "/>
</bind>
</comp>

<comp id="474" class="1005" name="p_read_38_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="10" slack="2"/>
<pin id="476" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="p_read_38 "/>
</bind>
</comp>

<comp id="479" class="1005" name="p_read_39_reg_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="16" slack="2"/>
<pin id="481" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="p_read_39 "/>
</bind>
</comp>

<comp id="484" class="1005" name="p_read_40_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="16" slack="2"/>
<pin id="486" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="p_read_40 "/>
</bind>
</comp>

<comp id="489" class="1005" name="p_read_41_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="16" slack="2"/>
<pin id="491" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="p_read_41 "/>
</bind>
</comp>

<comp id="494" class="1005" name="p_read_42_reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="16" slack="2"/>
<pin id="496" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="p_read_42 "/>
</bind>
</comp>

<comp id="499" class="1005" name="p_read_43_reg_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="16" slack="2"/>
<pin id="501" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="p_read_43 "/>
</bind>
</comp>

<comp id="504" class="1005" name="p_read_44_reg_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="16" slack="2"/>
<pin id="506" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="p_read_44 "/>
</bind>
</comp>

<comp id="509" class="1005" name="p_read_45_reg_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="16" slack="2"/>
<pin id="511" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="p_read_45 "/>
</bind>
</comp>

<comp id="514" class="1005" name="p_read_46_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="16" slack="2"/>
<pin id="516" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="p_read_46 "/>
</bind>
</comp>

<comp id="519" class="1005" name="p_read_47_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="16" slack="2"/>
<pin id="521" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="p_read_47 "/>
</bind>
</comp>

<comp id="524" class="1005" name="p_read_48_reg_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="8" slack="2"/>
<pin id="526" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="p_read_48 "/>
</bind>
</comp>

<comp id="529" class="1005" name="p_read_49_reg_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="8" slack="2"/>
<pin id="531" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="p_read_49 "/>
</bind>
</comp>

<comp id="534" class="1005" name="p_read_50_reg_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="10" slack="2"/>
<pin id="536" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="p_read_50 "/>
</bind>
</comp>

<comp id="539" class="1005" name="p_read_51_reg_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="10" slack="2"/>
<pin id="541" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="p_read_51 "/>
</bind>
</comp>

<comp id="544" class="1005" name="p_read_52_reg_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="10" slack="2"/>
<pin id="546" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="p_read_52 "/>
</bind>
</comp>

<comp id="549" class="1005" name="p_read_53_reg_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="16" slack="2"/>
<pin id="551" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="p_read_53 "/>
</bind>
</comp>

<comp id="554" class="1005" name="p_read_54_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="16" slack="2"/>
<pin id="556" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="p_read_54 "/>
</bind>
</comp>

<comp id="559" class="1005" name="p_read1042_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="16" slack="2"/>
<pin id="561" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="p_read1042 "/>
</bind>
</comp>

<comp id="564" class="1005" name="p_read941_reg_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="16" slack="2"/>
<pin id="566" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="p_read941 "/>
</bind>
</comp>

<comp id="569" class="1005" name="p_read840_reg_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="16" slack="2"/>
<pin id="571" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="p_read840 "/>
</bind>
</comp>

<comp id="574" class="1005" name="p_read739_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="16" slack="2"/>
<pin id="576" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="p_read739 "/>
</bind>
</comp>

<comp id="579" class="1005" name="p_read638_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="16" slack="2"/>
<pin id="581" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="p_read638 "/>
</bind>
</comp>

<comp id="584" class="1005" name="p_read537_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="16" slack="2"/>
<pin id="586" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="p_read537 "/>
</bind>
</comp>

<comp id="589" class="1005" name="p_read436_reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="16" slack="2"/>
<pin id="591" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="p_read436 "/>
</bind>
</comp>

<comp id="594" class="1005" name="p_read335_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="16" slack="1"/>
<pin id="596" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_read335 "/>
</bind>
</comp>

<comp id="599" class="1005" name="p_read234_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="16" slack="1"/>
<pin id="601" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_read234 "/>
</bind>
</comp>

<comp id="604" class="1005" name="p_read133_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="16" slack="2"/>
<pin id="606" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="p_read133 "/>
</bind>
</comp>

<comp id="609" class="1005" name="p_read32_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="16" slack="2"/>
<pin id="611" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="p_read32 "/>
</bind>
</comp>

<comp id="614" class="1005" name="add_ln89_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="12" slack="2"/>
<pin id="616" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="add_ln89 "/>
</bind>
</comp>

<comp id="619" class="1005" name="add_ln89_1_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="12" slack="1"/>
<pin id="621" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="add_ln89_1 "/>
</bind>
</comp>

<comp id="627" class="1005" name="cmp17_not_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="1" slack="1"/>
<pin id="629" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cmp17_not "/>
</bind>
</comp>

<comp id="632" class="1005" name="cmp20_not_reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="1" slack="1"/>
<pin id="634" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cmp20_not "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="127"><net_src comp="76" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="132"><net_src comp="94" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="68" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="94" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="66" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="96" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="64" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="96" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="62" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="96" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="60" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="98" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="58" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="98" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="56" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="98" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="54" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="98" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="52" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="98" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="50" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="98" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="48" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="98" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="46" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="98" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="44" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="98" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="42" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="94" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="40" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="94" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="38" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="96" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="36" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="96" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="34" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="96" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="32" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="98" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="30" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="98" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="28" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="98" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="26" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="98" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="24" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="270"><net_src comp="98" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="22" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="98" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="20" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="282"><net_src comp="98" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="18" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="288"><net_src comp="98" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="16" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="294"><net_src comp="98" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="14" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="300"><net_src comp="98" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="12" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="306"><net_src comp="98" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="10" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="312"><net_src comp="98" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="8" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="318"><net_src comp="98" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="6" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="324"><net_src comp="100" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="2" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="331"><net_src comp="102" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="332"><net_src comp="74" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="333"><net_src comp="320" pin="2"/><net_sink comp="326" pin=2"/></net>

<net id="338"><net_src comp="100" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="4" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="345"><net_src comp="102" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="346"><net_src comp="72" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="347"><net_src comp="334" pin="2"/><net_sink comp="340" pin=2"/></net>

<net id="386"><net_src comp="118" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="387"><net_src comp="0" pin="0"/><net_sink comp="348" pin=2"/></net>

<net id="388"><net_src comp="70" pin="0"/><net_sink comp="348" pin=35"/></net>

<net id="392"><net_src comp="334" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="397"><net_src comp="389" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="108" pin="0"/><net_sink comp="393" pin=1"/></net>

<net id="402"><net_src comp="320" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="407"><net_src comp="399" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="108" pin="0"/><net_sink comp="403" pin=1"/></net>

<net id="413"><net_src comp="108" pin="0"/><net_sink comp="409" pin=0"/></net>

<net id="420"><net_src comp="414" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="425"><net_src comp="414" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="430"><net_src comp="417" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="435"><net_src comp="417" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="440"><net_src comp="414" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="108" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="446"><net_src comp="436" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="450"><net_src comp="124" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="451"><net_src comp="447" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="452"><net_src comp="447" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="453"><net_src comp="447" pin="1"/><net_sink comp="442" pin=1"/></net>

<net id="457"><net_src comp="128" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="348" pin=26"/></net>

<net id="462"><net_src comp="134" pin="2"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="348" pin=28"/></net>

<net id="467"><net_src comp="140" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="348" pin=30"/></net>

<net id="472"><net_src comp="146" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="473"><net_src comp="469" pin="1"/><net_sink comp="348" pin=32"/></net>

<net id="477"><net_src comp="152" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="348" pin=34"/></net>

<net id="482"><net_src comp="158" pin="2"/><net_sink comp="479" pin=0"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="348" pin=24"/></net>

<net id="487"><net_src comp="164" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="348" pin=22"/></net>

<net id="492"><net_src comp="170" pin="2"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="348" pin=20"/></net>

<net id="497"><net_src comp="176" pin="2"/><net_sink comp="494" pin=0"/></net>

<net id="498"><net_src comp="494" pin="1"/><net_sink comp="348" pin=18"/></net>

<net id="502"><net_src comp="182" pin="2"/><net_sink comp="499" pin=0"/></net>

<net id="503"><net_src comp="499" pin="1"/><net_sink comp="348" pin=16"/></net>

<net id="507"><net_src comp="188" pin="2"/><net_sink comp="504" pin=0"/></net>

<net id="508"><net_src comp="504" pin="1"/><net_sink comp="348" pin=14"/></net>

<net id="512"><net_src comp="194" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="513"><net_src comp="509" pin="1"/><net_sink comp="348" pin=12"/></net>

<net id="517"><net_src comp="200" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="348" pin=10"/></net>

<net id="522"><net_src comp="206" pin="2"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="348" pin=8"/></net>

<net id="527"><net_src comp="212" pin="2"/><net_sink comp="524" pin=0"/></net>

<net id="528"><net_src comp="524" pin="1"/><net_sink comp="348" pin=25"/></net>

<net id="532"><net_src comp="218" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="533"><net_src comp="529" pin="1"/><net_sink comp="348" pin=27"/></net>

<net id="537"><net_src comp="224" pin="2"/><net_sink comp="534" pin=0"/></net>

<net id="538"><net_src comp="534" pin="1"/><net_sink comp="348" pin=29"/></net>

<net id="542"><net_src comp="230" pin="2"/><net_sink comp="539" pin=0"/></net>

<net id="543"><net_src comp="539" pin="1"/><net_sink comp="348" pin=31"/></net>

<net id="547"><net_src comp="236" pin="2"/><net_sink comp="544" pin=0"/></net>

<net id="548"><net_src comp="544" pin="1"/><net_sink comp="348" pin=33"/></net>

<net id="552"><net_src comp="242" pin="2"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="348" pin=23"/></net>

<net id="557"><net_src comp="248" pin="2"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="348" pin=21"/></net>

<net id="562"><net_src comp="254" pin="2"/><net_sink comp="559" pin=0"/></net>

<net id="563"><net_src comp="559" pin="1"/><net_sink comp="348" pin=19"/></net>

<net id="567"><net_src comp="260" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="348" pin=17"/></net>

<net id="572"><net_src comp="266" pin="2"/><net_sink comp="569" pin=0"/></net>

<net id="573"><net_src comp="569" pin="1"/><net_sink comp="348" pin=15"/></net>

<net id="577"><net_src comp="272" pin="2"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="348" pin=13"/></net>

<net id="582"><net_src comp="278" pin="2"/><net_sink comp="579" pin=0"/></net>

<net id="583"><net_src comp="579" pin="1"/><net_sink comp="348" pin=11"/></net>

<net id="587"><net_src comp="284" pin="2"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="348" pin=9"/></net>

<net id="592"><net_src comp="290" pin="2"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="348" pin=7"/></net>

<net id="597"><net_src comp="296" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="431" pin=1"/></net>

<net id="602"><net_src comp="302" pin="2"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="426" pin=1"/></net>

<net id="607"><net_src comp="308" pin="2"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="348" pin=4"/></net>

<net id="612"><net_src comp="314" pin="2"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="348" pin=3"/></net>

<net id="617"><net_src comp="393" pin="2"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="622"><net_src comp="403" pin="2"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="421" pin=1"/></net>

<net id="630"><net_src comp="426" pin="2"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="348" pin=6"/></net>

<net id="635"><net_src comp="431" pin="2"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="348" pin=5"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: stream_csc | {3 4 }
	Port: HwReg_width_c15 | {1 }
	Port: HwReg_height_c19 | {1 }
 - Input state : 
	Port: v_csc_core : stream_in_hresampled | {3 4 }
	Port: v_csc_core : height | {1 }
	Port: v_csc_core : width | {1 }
	Port: v_csc_core : p_read | {1 }
	Port: v_csc_core : p_read1 | {1 }
	Port: v_csc_core : p_read2 | {1 }
	Port: v_csc_core : p_read3 | {1 }
	Port: v_csc_core : p_read4 | {1 }
	Port: v_csc_core : p_read5 | {1 }
	Port: v_csc_core : p_read6 | {1 }
	Port: v_csc_core : p_read7 | {1 }
	Port: v_csc_core : p_read8 | {1 }
	Port: v_csc_core : p_read9 | {1 }
	Port: v_csc_core : p_read10 | {1 }
	Port: v_csc_core : p_read11 | {1 }
	Port: v_csc_core : p_read12 | {1 }
	Port: v_csc_core : p_read13 | {1 }
	Port: v_csc_core : p_read14 | {1 }
	Port: v_csc_core : p_read15 | {1 }
	Port: v_csc_core : p_read16 | {1 }
	Port: v_csc_core : p_read17 | {1 }
	Port: v_csc_core : p_read18 | {1 }
	Port: v_csc_core : p_read19 | {1 }
	Port: v_csc_core : p_read20 | {1 }
	Port: v_csc_core : p_read21 | {1 }
	Port: v_csc_core : p_read22 | {1 }
	Port: v_csc_core : p_read23 | {1 }
	Port: v_csc_core : p_read24 | {1 }
	Port: v_csc_core : p_read25 | {1 }
	Port: v_csc_core : p_read26 | {1 }
	Port: v_csc_core : p_read27 | {1 }
	Port: v_csc_core : p_read28 | {1 }
	Port: v_csc_core : p_read29 | {1 }
	Port: v_csc_core : p_read30 | {1 }
	Port: v_csc_core : p_read31 | {1 }
  - Chain level:
	State 1
		add_ln89 : 1
		add_ln89_1 : 1
		store_ln89 : 1
	State 2
		zext_ln89 : 1
		icmp_ln89 : 1
		br_ln89 : 2
		cmp17_not : 2
		cmp20_not : 2
		y_7 : 1
		store_ln89 : 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------|---------|---------|---------|---------|
| Operation|                 Functional Unit                |   DSP   |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348 |    9    | 28.9419 |   1279  |   940   |
|----------|------------------------------------------------|---------|---------|---------|---------|
|          |                icmp_ln89_fu_421                |    0    |    0    |    0    |    12   |
|   icmp   |                cmp17_not_fu_426                |    0    |    0    |    0    |    13   |
|          |                cmp20_not_fu_431                |    0    |    0    |    0    |    13   |
|----------|------------------------------------------------|---------|---------|---------|---------|
|          |                 add_ln89_fu_393                |    0    |    0    |    0    |    12   |
|    add   |                add_ln89_1_fu_403               |    0    |    0    |    0    |    12   |
|          |                   y_7_fu_436                   |    0    |    0    |    0    |    12   |
|----------|------------------------------------------------|---------|---------|---------|---------|
|          |              p_read_34_read_fu_128             |    0    |    0    |    0    |    0    |
|          |              p_read_35_read_fu_134             |    0    |    0    |    0    |    0    |
|          |              p_read_36_read_fu_140             |    0    |    0    |    0    |    0    |
|          |              p_read_37_read_fu_146             |    0    |    0    |    0    |    0    |
|          |              p_read_38_read_fu_152             |    0    |    0    |    0    |    0    |
|          |              p_read_39_read_fu_158             |    0    |    0    |    0    |    0    |
|          |              p_read_40_read_fu_164             |    0    |    0    |    0    |    0    |
|          |              p_read_41_read_fu_170             |    0    |    0    |    0    |    0    |
|          |              p_read_42_read_fu_176             |    0    |    0    |    0    |    0    |
|          |              p_read_43_read_fu_182             |    0    |    0    |    0    |    0    |
|          |              p_read_44_read_fu_188             |    0    |    0    |    0    |    0    |
|          |              p_read_45_read_fu_194             |    0    |    0    |    0    |    0    |
|          |              p_read_46_read_fu_200             |    0    |    0    |    0    |    0    |
|          |              p_read_47_read_fu_206             |    0    |    0    |    0    |    0    |
|          |              p_read_48_read_fu_212             |    0    |    0    |    0    |    0    |
|          |              p_read_49_read_fu_218             |    0    |    0    |    0    |    0    |
|   read   |              p_read_50_read_fu_224             |    0    |    0    |    0    |    0    |
|          |              p_read_51_read_fu_230             |    0    |    0    |    0    |    0    |
|          |              p_read_52_read_fu_236             |    0    |    0    |    0    |    0    |
|          |              p_read_53_read_fu_242             |    0    |    0    |    0    |    0    |
|          |              p_read_54_read_fu_248             |    0    |    0    |    0    |    0    |
|          |             p_read1042_read_fu_254             |    0    |    0    |    0    |    0    |
|          |              p_read941_read_fu_260             |    0    |    0    |    0    |    0    |
|          |              p_read840_read_fu_266             |    0    |    0    |    0    |    0    |
|          |              p_read739_read_fu_272             |    0    |    0    |    0    |    0    |
|          |              p_read638_read_fu_278             |    0    |    0    |    0    |    0    |
|          |              p_read537_read_fu_284             |    0    |    0    |    0    |    0    |
|          |              p_read436_read_fu_290             |    0    |    0    |    0    |    0    |
|          |              p_read335_read_fu_296             |    0    |    0    |    0    |    0    |
|          |              p_read234_read_fu_302             |    0    |    0    |    0    |    0    |
|          |              p_read133_read_fu_308             |    0    |    0    |    0    |    0    |
|          |              p_read32_read_fu_314              |    0    |    0    |    0    |    0    |
|          |             height_read_read_fu_320            |    0    |    0    |    0    |    0    |
|          |              loopWidth_read_fu_334             |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|---------|
|   write  |             write_ln0_write_fu_326             |    0    |    0    |    0    |    0    |
|          |             write_ln0_write_fu_340             |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|---------|
|          |              loopWidth_cast_fu_389             |    0    |    0    |    0    |    0    |
|   zext   |             height_load_cast_fu_399            |    0    |    0    |    0    |    0    |
|          |                zext_ln89_fu_417                |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                |    9    | 28.9419 |   1279  |   1014  |
|----------|------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|add_ln89_1_reg_619|   12   |
| add_ln89_reg_614 |   12   |
| cmp17_not_reg_627|    1   |
| cmp20_not_reg_632|    1   |
|p_read1042_reg_559|   16   |
| p_read133_reg_604|   16   |
| p_read234_reg_599|   16   |
| p_read32_reg_609 |   16   |
| p_read335_reg_594|   16   |
| p_read436_reg_589|   16   |
| p_read537_reg_584|   16   |
| p_read638_reg_579|   16   |
| p_read739_reg_574|   16   |
| p_read840_reg_569|   16   |
| p_read941_reg_564|   16   |
| p_read_34_reg_454|    8   |
| p_read_35_reg_459|    8   |
| p_read_36_reg_464|   10   |
| p_read_37_reg_469|   10   |
| p_read_38_reg_474|   10   |
| p_read_39_reg_479|   16   |
| p_read_40_reg_484|   16   |
| p_read_41_reg_489|   16   |
| p_read_42_reg_494|   16   |
| p_read_43_reg_499|   16   |
| p_read_44_reg_504|   16   |
| p_read_45_reg_509|   16   |
| p_read_46_reg_514|   16   |
| p_read_47_reg_519|   16   |
| p_read_48_reg_524|    8   |
| p_read_49_reg_529|    8   |
| p_read_50_reg_534|   10   |
| p_read_51_reg_539|   10   |
| p_read_52_reg_544|   10   |
| p_read_53_reg_549|   16   |
| p_read_54_reg_554|   16   |
|     y_reg_447    |   12   |
+------------------+--------+
|       Total      |   482  |
+------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    9   |   28   |  1279  |  1014  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |   482  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    9   |   28   |  1761  |  1014  |
+-----------+--------+--------+--------+--------+
