timestamp 1493139678
version 8.1
tech scmos
style AMI0.5um(amic5)from:T24H
scale 1000 1 30
resistclasses 82200 105200 808000 808000 1 22000 40300 40300 90 90 50
use invbuf_4x invbuf_4x_0 1 0 270 0 1 886
use invbuf_4x invbuf_4x_1 1 0 310 0 1 886
use alt_alu_slice_less alt_alu_slice_less_5 1 0 0 0 1 770
use alt_alu_slice_less alt_alu_slice_less_4 1 0 0 0 1 660
use alt_alu_slice_less alt_alu_slice_less_3 1 0 0 0 1 550
use alt_alu_slice_less alt_alu_slice_less_2 1 0 0 0 1 440
use alt_alu_slice_less alt_alu_slice_less_1 1 0 0 0 1 330
use alt_alu_slice_less alt_alu_slice_less_0 1 0 0 0 1 220
use alt_alu_slice_less alt_alu_slice_less_6 1 0 0 0 1 112
use alt_alu_slice alt_alu_slice_0 1 0 0 0 1 0
use yzdetect_8 yzdetect_8_0 1 0 382 0 1 4
node "a0" 0 182.4 6 47 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16
node "b0" 0 182.4 6 60 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16
node "a1" 0 182.4 6 158 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16
node "b1" 0 207 6 171 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 20 18
node "a2" 0 182.4 6 267 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16
node "b2" 0 182.4 6 280 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16
node "a3" 0 182.4 6 377 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16
node "b3" 0 182.4 6 390 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16
node "a4" 0 182.4 6 487 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16
node "b4" 0 182.4 6 500 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16
node "a5" 0 182.4 6 597 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16
node "b5" 0 182.4 6 610 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16
node "a6" 0 182.4 6 707 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16
node "b6" 0 182.4 6 720 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16
node "a7" 0 182.4 6 817 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16
node "b7" 0 182.4 6 830 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16
node "result0" 0 1146 382 41 v2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 40 28 132 56
node "result1" 3 6136.8 366 138 v2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 524 278 228 88
node "result2" 0 1146 382 261 v2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 40 28 132 56
node "result3" 3 6062.4 366 353 v2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 516 274 228 88
node "result4" 1 2016 366 470 v2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 76 54 228 88
node "result5" 3 5007.6 366 580 v2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 448 240 132 56
node "result6" 0 1146 382 701 v2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 40 28 132 56
node "result7" 3 5846.4 398 690 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 500 258 228 88
node "m2_318_879#" 1 1950 318 879 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 196 106 0 0
node "op1" 1 1950 310 879 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 196 106 0 0
node "m2_278_873#" 2 3230.4 278 873 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 268 146 120 52
node "op0" 1 1950 270 879 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 196 106 0 0
node "op3" 0 276 110 874 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0
node "op4" 0 276 94 874 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0
node "op5" 0 276 62 877 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0
node "op6" 0 276 54 876 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0
node "op2" 19 31393.2 190 51 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 3324 1670 0 0
equiv "op2" "op2"
node "m1_254_799#" 18 30031.2 254 799 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 3164 1590 16 16
node "a_350_2#" 105 792 350 2 poc 0 0 16 16 0 0 0 0 0 0 0 0 0 0 0 0 64 32 0 0 0 0
node "a_350_92#" 82 792 350 92 noc 16 16 0 0 0 0 0 0 0 0 0 0 0 0 0 0 64 32 0 0 0 0
node "a_350_222#" 105 792 350 222 poc 0 0 16 16 0 0 0 0 0 0 0 0 0 0 0 0 64 32 0 0 0 0
node "a_350_312#" 82 792 350 312 noc 16 16 0 0 0 0 0 0 0 0 0 0 0 0 0 0 64 32 0 0 0 0
node "a_350_332#" 105 792 350 332 poc 0 0 16 16 0 0 0 0 0 0 0 0 0 0 0 0 64 32 0 0 0 0
node "a_350_422#" 82 792 350 422 noc 16 16 0 0 0 0 0 0 0 0 0 0 0 0 0 0 64 32 0 0 0 0
node "a_350_442#" 105 792 350 442 poc 0 0 16 16 0 0 0 0 0 0 0 0 0 0 0 0 64 32 0 0 0 0
node "a_350_532#" 82 792 350 532 noc 16 16 0 0 0 0 0 0 0 0 0 0 0 0 0 0 64 32 0 0 0 0
node "a_350_552#" 105 792 350 552 poc 0 0 16 16 0 0 0 0 0 0 0 0 0 0 0 0 64 32 0 0 0 0
node "a_350_642#" 82 792 350 642 noc 16 16 0 0 0 0 0 0 0 0 0 0 0 0 0 0 64 32 0 0 0 0
node "a_350_662#" 105 792 350 662 poc 0 0 16 16 0 0 0 0 0 0 0 0 0 0 0 0 64 32 0 0 0 0
node "a_350_752#" 82 792 350 752 noc 16 16 0 0 0 0 0 0 0 0 0 0 0 0 0 0 64 32 0 0 0 0
node "a_302_884#" 105 792 302 884 poc 0 0 16 16 0 0 0 0 0 0 0 0 0 0 0 0 64 32 0 0 0 0
node "a_302_974#" 82 792 302 974 noc 16 16 0 0 0 0 0 0 0 0 0 0 0 0 0 0 64 32 0 0 0 0
cap "alt_alu_slice_0/fulladder_0/c" "alt_alu_slice_0/fulladder_0/Vdd!" 172.44
cap "alt_alu_slice_0/fulladder_0/a_45_65#" "alt_alu_slice_0/fulladder_0/c" 161.28
cap "alt_alu_slice_0/fulladder_0/c" "alt_alu_slice_0/cout" 40.32
cap "m1_254_799#" "alt_alu_slice_0/mux4_dp_1x_1/a_26_7#" 8.88178e-16
cap "alt_alu_slice_0/mux4_dp_1x_1/Vdd!" "alt_alu_slice_0/op0" -10.8
cap "alt_alu_slice_0/mux4_dp_1x_1/a_13_7#" "m1_254_799#" -3.55271e-15
cap "m1_254_799#" "alt_alu_slice_0/fulladder_0/cout" 40.32
cap "m1_254_799#" "alt_alu_slice_0/y_temp" 73.44
cap "alt_alu_slice_0/fulladder_0/a_21_7#" "m1_254_799#" 40.32
cap "m1_254_799#" "alt_alu_slice_0/mux4_dp_1x_1/d1" 73.44
cap "m1_254_799#" "alt_alu_slice_0/mux4_dp_1x_1/Gnd!" 48.96
cap "alt_alu_slice_0/op0" "alt_alu_slice_0/fulladder_0/cout" -12.96
cap "alt_alu_slice_0/mux4_dp_1x_1/a_6_7#" "m1_254_799#" -3.55271e-15
cap "alt_alu_slice_0/fulladder_0/a_45_7#" "m1_254_799#" 7.10543e-15
cap "alt_alu_slice_0/fulladder_0/a" "m1_254_799#" 1.77636e-15
cap "alt_alu_slice_0/mux4_dp_1x_1/Vdd!" "alt_alu_slice_0/y_temp" -14.4
cap "alt_alu_slice_0/fulladder_0/c" "m1_254_799#" 3.55271e-15
cap "m1_254_799#" "alt_alu_slice_0/mux4_dp_1x_1/s0" 8.88178e-16
cap "m1_254_799#" "alt_alu_slice_0/op0" 73.44
cap "alt_alu_slice_0/fulladder_0/b" "m1_254_799#" 1.77636e-15
cap "alt_alu_slice_0/mux4_dp_1x_1/Vdd!" "m1_254_799#" 416.52
cap "alt_alu_slice_0/fulladder_0/a_85_7#" "m1_254_799#" 1.77636e-15
cap "alt_alu_slice_0/fulladder_0/a_77_7#" "m1_254_799#" -7.10543e-15
cap "yzdetect_8_0/a_1_" "alt_alu_slice_0/mux4_dp_1x_1/Vdd!" 111.87
cap "yzdetect_8_0/a_1_" "yzdetect_8_0/nor2_1x_4/y" 126
cap "alt_alu_slice_0/mux4_dp_1x_1/Vdd!" "result0" 37.8
cap "yzdetect_8_0/nor2_1x_4/Vdd!" "yzdetect_8_0/a_1_" 169.92
cap "alt_alu_slice_less_6/mux4_dp_1x_0/y" "op2" 113.76
cap "alt_alu_slice_less_6/fulladder_0/a_21_7#" "op2" 40.32
cap "op2" "alt_alu_slice_less_6/fulladder_0/c" 40.32
cap "alt_alu_slice_less_6/fulladder_0/Gnd!" "op2" 80.64
cap "alt_alu_slice_less_6/fulladder_0/cout" "op2" 40.32
cap "op2" "alt_alu_slice_less_6/Less" 73.44
cap "alt_alu_slice_less_6/fulladder_0/a_45_65#" "op2" 161.28
cap "alt_alu_slice_less_6/fulladder_0/a_45_7#" "alt_alu_slice_less_6/Less" -25.92
cap "alt_alu_slice_less_6/fulladder_0/Vdd!" "op2" 91.8
cap "alt_alu_slice_less_6/fulladder_0/a" "op2" 40.32
cap "alt_alu_slice_less_6/fulladder_0/Vdd!" "alt_alu_slice_less_6/mux4_dp_1x_0/y" -3.6
cap "alt_alu_slice_less_6/fulladder_0/a_45_7#" "op2" 151.2
cap "alt_alu_slice_less_6/fulladder_0/cout" "m1_254_799#" 40.32
cap "alt_alu_slice_less_6/mux4_dp_1x_1/Gnd!" "alt_alu_slice_less_6/Less" -25.92
cap "alt_alu_slice_less_6/mux4_dp_1x_1/Gnd!" "alt_alu_slice_0/op0" -25.92
cap "alt_alu_slice_less_6/mux4_dp_1x_1/Vdd!" "m1_254_799#" 304.92
cap "m1_254_799#" "alt_alu_slice_less_6/mux4_dp_1x_1/d1" 73.44
cap "alt_alu_slice_less_6/mux4_dp_1x_1/Gnd!" "m1_254_799#" 191.52
cap "m1_254_799#" "alt_alu_slice_less_6/fulladder_0/a_21_7#" 40.32
cap "alt_alu_slice_less_6/fulladder_0/cout" "alt_alu_slice_0/op0" -12.96
cap "alt_alu_slice_less_6/mux4_dp_1x_1/Vdd!" "alt_alu_slice_less_6/y_temp" -14.4
cap "m1_254_799#" "alt_alu_slice_less_6/y_temp" 73.44
cap "alt_alu_slice_less_6/mux4_dp_1x_1/Vdd!" "alt_alu_slice_0/op0" -10.8
cap "m1_254_799#" "alt_alu_slice_less_6/Less" 73.44
cap "m1_254_799#" "alt_alu_slice_0/op0" 146.88
cap "result1" "yzdetect_8_0/nand2_1x_1/Gnd!" 40.32
cap "result1" "yzdetect_8_0/nand2_1x_1/b" 9.72
cap "yzdetect_8_0/nand2_1x_1/A" "result1" 83.16
cap "result1" "yzdetect_8_0/nand2_1x_1/Y" 73.44
cap "result1" "yzdetect_8_0/nand2_1x_1/Gnd!" 40.32
cap "alt_alu_slice_less_0/fulladder_0/a_45_7#" "alt_alu_slice_less_0/Less" -25.92
cap "op2" "alt_alu_slice_less_0/mux4_dp_1x_0/Vdd!" 75.6
cap "alt_alu_slice_less_0/fulladder_0/cout" "op2" 40.32
cap "alt_alu_slice_less_0/fulladder_0/c" "op2" 40.32
cap "alt_alu_slice_less_0/fulladder_0/Gnd!" "op2" 80.64
cap "op2" "alt_alu_slice_less_0/mux4_dp_1x_0/y" 113.76
cap "alt_alu_slice_less_0/Less" "op2" 73.44
cap "alt_alu_slice_less_6/fulladder_0/Vdd!" "op2" 102.24
cap "alt_alu_slice_less_0/fulladder_0/a" "op2" 40.32
cap "alt_alu_slice_less_0/mux4_dp_1x_0/Vdd!" "alt_alu_slice_less_0/mux4_dp_1x_0/y" -3.6
cap "alt_alu_slice_less_0/fulladder_0/a_21_7#" "op2" 40.32
cap "alt_alu_slice_less_0/fulladder_0/a_45_65#" "op2" 110.88
cap "alt_alu_slice_less_0/fulladder_0/a_45_7#" "op2" 151.2
cap "alt_alu_slice_less_0/fulladder_0/Vdd!" "m1_254_799#" 110.88
cap "alt_alu_slice_less_6/op0" "m1_254_799#" 146.88
cap "alt_alu_slice_less_6/op0" "alt_alu_slice_less_0/fulladder_0/Vdd!" -10.8
cap "m1_254_799#" "alt_alu_slice_less_0/Less" 73.44
cap "alt_alu_slice_less_6/mux4_dp_1x_1/Vdd!" "m1_254_799#" 111.6
cap "m1_254_799#" "alt_alu_slice_less_0/mux4_dp_1x_1/d1" 73.44
cap "alt_alu_slice_less_0/fulladder_0/cout" "m1_254_799#" 40.32
cap "m1_254_799#" "alt_alu_slice_less_0/mux4_dp_1x_1/Gnd!" 191.52
cap "m1_254_799#" "alt_alu_slice_less_0/fulladder_0/a_21_7#" 40.32
cap "m1_254_799#" "alt_alu_slice_less_0/y_temp" 73.44
cap "alt_alu_slice_less_0/fulladder_0/Vdd!" "alt_alu_slice_less_0/y_temp" -14.4
cap "alt_alu_slice_less_0/fulladder_0/cout" "alt_alu_slice_less_6/op0" -12.96
cap "alt_alu_slice_less_6/op0" "alt_alu_slice_less_0/mux4_dp_1x_1/Gnd!" -25.92
cap "m1_254_799#" "alt_alu_slice_less_0/fulladder_0/Vdd!" 113.4
cap "alt_alu_slice_less_0/Less" "alt_alu_slice_less_0/mux4_dp_1x_1/Gnd!" -25.92
cap "result2" "yzdetect_8_0/nor2_1x_3/Vdd!" 37.8
cap "yzdetect_8_0/a_3_" "yzdetect_8_0/nor2_1x_3/Vdd!" 48.6
cap "yzdetect_8_0/a_3_" "yzdetect_8_0/nor2_1x_3/y" 108.36
cap "yzdetect_8_0/nor2_1x_3/Vdd!" "yzdetect_8_0/a_3_" 97.2
cap "op2" "alt_alu_slice_less_1/fulladder_0/a_45_65#" 10.08
cap "op2" "alt_alu_slice_less_1/Less" 73.44
cap "alt_alu_slice_less_1/mux4_dp_1x_0/y" "op2" 113.76
cap "alt_alu_slice_less_1/mux4_dp_1x_0/y" "alt_alu_slice_less_1/mux4_dp_1x_0/Vdd!" -3.6
cap "alt_alu_slice_less_1/fulladder_0/a_21_7#" "op2" 40.32
cap "alt_alu_slice_less_1/fulladder_0/a" "op2" 40.32
cap "op2" "alt_alu_slice_less_0/fulladder_0/a_45_65#" 50.4
cap "op2" "alt_alu_slice_less_0/fulladder_0/Vdd!" 118.44
cap "op2" "alt_alu_slice_less_1/fulladder_0/a_45_7#" 151.2
cap "op2" "alt_alu_slice_less_1/fulladder_0/c" 40.32
cap "op2" "alt_alu_slice_less_1/fulladder_0/cout" 40.32
cap "alt_alu_slice_less_1/mux4_dp_1x_0/Vdd!" "op2" 75.6
cap "alt_alu_slice_less_1/Less" "alt_alu_slice_less_1/fulladder_0/a_45_7#" -25.92
cap "op2" "alt_alu_slice_less_1/fulladder_0/Gnd!" 80.64
cap "alt_alu_slice_less_1/y_temp" "m1_254_799#" 73.44
cap "alt_alu_slice_less_0/op0" "m1_254_799#" 146.88
cap "alt_alu_slice_less_1/fulladder_0/cout" "alt_alu_slice_less_0/op0" -12.96
cap "alt_alu_slice_less_1/Less" "m1_254_799#" 73.44
cap "alt_alu_slice_less_1/mux4_dp_1x_1/d1" "m1_254_799#" 73.44
cap "alt_alu_slice_less_1/mux4_dp_1x_1/Gnd!" "m1_254_799#" 191.52
cap "alt_alu_slice_less_1/fulladder_0/Vdd!" "m1_254_799#" 113.4
cap "alt_alu_slice_less_0/mux4_dp_1x_1/Vdd!" "m1_254_799#" 192.24
cap "alt_alu_slice_less_1/mux4_dp_1x_1/Gnd!" "alt_alu_slice_less_0/op0" -25.92
cap "alt_alu_slice_less_1/fulladder_0/Vdd!" "alt_alu_slice_less_1/y_temp" -14.4
cap "alt_alu_slice_less_0/op0" "alt_alu_slice_less_1/fulladder_0/Vdd!" -10.8
cap "alt_alu_slice_less_1/fulladder_0/cout" "m1_254_799#" 40.32
cap "alt_alu_slice_less_1/fulladder_0/Vdd!" "m1_254_799#" 10.08
cap "alt_alu_slice_less_1/mux4_dp_1x_1/Gnd!" "alt_alu_slice_less_1/Less" -25.92
cap "alt_alu_slice_less_1/fulladder_0/a_21_7#" "m1_254_799#" 40.32
cap "yzdetect_8_0/zero" "result3" 25.92
cap "yzdetect_8_0/nor2_1x_2/a" "yzdetect_8_0/nor2_1x_2/Vdd!" 72.9
cap "yzdetect_8_0/nor2_1x_2/a" "result3" 9.72
cap "yzdetect_8_0/nor2_1x_3/y" "result3" 17.64
cap "result3" "yzdetect_8_0/nor2_1x_2/Gnd!" 95.76
cap "result3" "alt_alu_slice_less_0/mux4_dp_1x_1/Vdd!" 63.27
cap "yzdetect_8_0/nor2_1x_2/b" "result3" 9.72
cap "result3" "yzdetect_8_0/nor2_1x_2/Gnd!" 95.76
cap "result3" "yzdetect_8_0/nor2_1x_3/Vdd!" 72.72
cap "op2" "alt_alu_slice_less_1/fulladder_0/Vdd!" 118.44
cap "op2" "alt_alu_slice_less_2/fulladder_0/Gnd!" 80.64
cap "op2" "alt_alu_slice_less_2/mux4_dp_1x_0/y" 113.76
cap "alt_alu_slice_less_2/Less" "op2" 73.44
cap "alt_alu_slice_less_2/Less" "alt_alu_slice_less_2/fulladder_0/a_45_7#" -25.92
cap "op2" "alt_alu_slice_less_2/fulladder_0/cout" 10.08
cap "alt_alu_slice_less_2/mux4_dp_1x_0/y" "alt_alu_slice_less_2/mux4_dp_1x_0/Vdd!" -3.6
cap "op2" "alt_alu_slice_less_2/fulladder_0/a" 40.32
cap "op2" "alt_alu_slice_less_2/fulladder_0/a_45_7#" 151.2
cap "op2" "alt_alu_slice_less_2/fulladder_0/a_21_7#" 40.32
cap "op2" "alt_alu_slice_less_2/fulladder_0/c" 40.32
cap "alt_alu_slice_less_1/fulladder_0/a_45_65#" "op2" 151.2
cap "op2" "alt_alu_slice_less_2/mux4_dp_1x_0/Vdd!" 43.2
cap "alt_alu_slice_less_2/Less" "alt_alu_slice_less_2/mux4_dp_1x_1/Gnd!" -25.92
cap "alt_alu_slice_less_2/fulladder_0/Vdd!" "m1_254_799#" 81
cap "alt_alu_slice_less_1/mux4_dp_1x_1/Vdd!" "m1_254_799#" 293.04
cap "alt_alu_slice_less_1/op0" "alt_alu_slice_less_2/mux4_dp_1x_1/Gnd!" -25.92
cap "alt_alu_slice_less_2/fulladder_0/Vdd!" "alt_alu_slice_less_2/y_temp" -14.4
cap "alt_alu_slice_less_2/fulladder_0/cout" "m1_254_799#" 10.08
cap "alt_alu_slice_less_2/mux4_dp_1x_1/d1" "m1_254_799#" 73.44
cap "alt_alu_slice_less_2/Less" "m1_254_799#" 73.44
cap "alt_alu_slice_less_2/y_temp" "m1_254_799#" 73.44
cap "alt_alu_slice_less_2/fulladder_0/a_21_7#" "m1_254_799#" 40.32
cap "alt_alu_slice_less_1/op0" "m1_254_799#" 73.44
cap "m1_254_799#" "alt_alu_slice_less_2/mux4_dp_1x_1/Gnd!" 191.52
cap "yzdetect_8_0/nor2_1x_1/y" "result4" 25.92
cap "yzdetect_8_0/m1_n8_373#" "yzdetect_8_0/nor2_1x_1/Vdd!" 43.2
cap "yzdetect_8_0/m1_n8_373#" "alt_alu_slice_less_1/mux4_dp_1x_1/Vdd!" 81
cap "result4" "yzdetect_8_0/a_4_" 9.72
cap "result4" "yzdetect_8_0/nor2_1x_1/Vdd!" -5.68434e-14
cap "yzdetect_8_0/m1_n8_373#" "result4" 73.44
cap "yzdetect_8_0/nor2_1x_1/Vdd!" "yzdetect_8_0/a_4_" 48.6
cap "op2" "alt_alu_slice_less_3/fulladder_0/a" 40.32
cap "alt_alu_slice_less_3/fulladder_0/Gnd!" "op2" 80.64
cap "alt_alu_slice_less_3/fulladder_0/a_45_7#" "alt_alu_slice_less_3/Less" -25.92
cap "op2" "alt_alu_slice_less_3/fulladder_0/c" 30.24
cap "alt_alu_slice_less_3/fulladder_0/a_21_7#" "op2" 40.32
cap "alt_alu_slice_less_3/mux4_dp_1x_0/Vdd!" "alt_alu_slice_less_3/mux4_dp_1x_0/y" -3.6
cap "alt_alu_slice_less_2/fulladder_0/a_45_65#" "op2" 161.28
cap "op2" "alt_alu_slice_less_3/Less" 73.44
cap "alt_alu_slice_less_3/mux4_dp_1x_0/Vdd!" "op2" 16.2
cap "op2" "alt_alu_slice_less_2/fulladder_0/Vdd!" 150.84
cap "alt_alu_slice_less_3/fulladder_0/a_45_7#" "op2" 151.2
cap "op2" "alt_alu_slice_less_3/mux4_dp_1x_0/y" 113.76
cap "alt_alu_slice_less_3/mux4_dp_1x_1/Gnd!" "m1_254_799#" 191.52
cap "alt_alu_slice_less_3/y_temp" "alt_alu_slice_less_3/fulladder_0/Vdd!" -14.4
cap "alt_alu_slice_less_2/fulladder_0/cout" "alt_alu_slice_less_2/op0" -12.96
cap "alt_alu_slice_less_3/mux4_dp_1x_1/d1" "m1_254_799#" 73.44
cap "alt_alu_slice_less_2/mux4_dp_1x_1/Vdd!" "alt_alu_slice_less_2/op0" -10.8
cap "alt_alu_slice_less_3/fulladder_0/Vdd!" "m1_254_799#" 32.4
cap "m1_254_799#" "alt_alu_slice_less_2/op0" 146.88
cap "alt_alu_slice_less_3/mux4_dp_1x_1/Gnd!" "alt_alu_slice_less_2/op0" -25.92
cap "alt_alu_slice_less_3/Less" "m1_254_799#" 73.44
cap "alt_alu_slice_less_3/Less" "alt_alu_slice_less_3/mux4_dp_1x_1/Gnd!" -25.92
cap "m1_254_799#" "alt_alu_slice_less_2/fulladder_0/cout" 30.24
cap "alt_alu_slice_less_3/fulladder_0/a_21_7#" "m1_254_799#" 40.32
cap "alt_alu_slice_less_2/mux4_dp_1x_1/Vdd!" "m1_254_799#" 335.52
cap "alt_alu_slice_less_3/y_temp" "m1_254_799#" 73.44
cap "result5" "yzdetect_8_0/nand2_1x_0/Y" 73.44
cap "alt_alu_slice_less_2/mux4_dp_1x_1/Vdd!" "result5" 342.36
cap "yzdetect_8_0/nand2_1x_0/Gnd!" "result5" 231.84
cap "alt_alu_slice_less_2/mux4_dp_1x_1/Vdd!" "yzdetect_8_0/nand2_1x_0/Y" 108
cap "yzdetect_8_0/nand2_1x_0/Y" "yzdetect_8_0/nand2_1x_0/Vdd!" 24.3
cap "alt_alu_slice_less_4/fulladder_0/a" "op2" 40.32
cap "alt_alu_slice_less_3/fulladder_0/a_45_65#" "op2" 161.28
cap "alt_alu_slice_less_3/fulladder_0/Vdd!" "op2" 177.84
cap "op2" "alt_alu_slice_less_4/Less" 73.44
cap "alt_alu_slice_less_4/fulladder_0/a_45_7#" "op2" 151.2
cap "alt_alu_slice_less_4/fulladder_0/a_45_7#" "alt_alu_slice_less_4/Less" -25.92
cap "op2" "alt_alu_slice_less_3/fulladder_0/c" 40.32
cap "op2" "alt_alu_slice_less_4/fulladder_0/Gnd!" 80.64
cap "op2" "alt_alu_slice_less_4/m2_158_51#" 40.32
cap "op2" "alt_alu_slice_less_4/fulladder_0/a_21_7#" 40.32
cap "alt_alu_slice_less_3/op0" "m1_254_799#" 146.88
cap "m1_254_799#" "alt_alu_slice_less_3/mux4_dp_1x_1/Vdd!" 384.12
cap "alt_alu_slice_less_4/mux4_dp_1x_1/Gnd!" "alt_alu_slice_less_3/op0" -25.92
cap "m1_254_799#" "alt_alu_slice_less_4/mux4_dp_1x_1/d1" 73.44
cap "m1_254_799#" "alt_alu_slice_less_4/fulladder_0/a_21_7#" 40.32
cap "alt_alu_slice_less_4/mux4_dp_1x_1/Gnd!" "m1_254_799#" 191.52
cap "alt_alu_slice_less_3/op0" "alt_alu_slice_less_3/fulladder_0/cout" -12.96
cap "m1_254_799#" "alt_alu_slice_less_4/Less" 73.44
cap "alt_alu_slice_less_4/mux4_dp_1x_1/Gnd!" "alt_alu_slice_less_4/Less" -25.92
cap "alt_alu_slice_less_3/op0" "alt_alu_slice_less_3/mux4_dp_1x_1/Vdd!" -10.8
cap "alt_alu_slice_less_3/fulladder_0/cout" "m1_254_799#" 40.32
cap "alt_alu_slice_less_3/mux4_dp_1x_1/Vdd!" "yzdetect_8_0/nand2_1x_0/Y" 5.4
cap "yzdetect_8_0/a_7_" "yzdetect_8_0/nor2_1x_0/y" 7.56
cap "alt_alu_slice_less_4/mux4_dp_1x_0/y" "alt_alu_slice_less_4/fulladder_0/Vdd!" -3.6
cap "alt_alu_slice_less_4/mux4_dp_1x_0/y" "op2" 113.76
cap "alt_alu_slice_less_5/fulladder_0/a_21_7#" "op2" 10.08
cap "alt_alu_slice_less_5/fulladder_0/a_45_7#" "alt_alu_slice_less_5/Less" -25.92
cap "alt_alu_slice_less_4/fulladder_0/c" "op2" 40.32
cap "alt_alu_slice_less_5/fulladder_0/a_45_7#" "op2" 151.2
cap "alt_alu_slice_less_5/m2_158_51#" "op2" 40.32
cap "op2" "alt_alu_slice_less_5/fulladder_0/Gnd!" 80.64
cap "alt_alu_slice_less_5/Less" "op2" 73.44
cap "op2" "alt_alu_slice_less_4/fulladder_0/a_45_65#" 161.28
cap "op2" "alt_alu_slice_less_4/fulladder_0/Vdd!" 194.04
cap "alt_alu_slice_less_4/mux4_dp_1x_1/Vdd!" "alt_alu_slice_less_4/y_temp" -14.4
cap "alt_alu_slice_less_5/fulladder_0/a_21_7#" "alt_alu_slice_less_5/mux4_dp_1x_1/Gnd!" 191.52
cap "alt_alu_slice_less_4/fulladder_0/cout" "alt_alu_slice_less_5/fulladder_0/a_21_7#" 40.32
cap "alt_alu_slice_less_5/fulladder_0/a_21_7#" "alt_alu_slice_less_4/op0" 146.88
cap "alt_alu_slice_less_5/fulladder_0/a_21_7#" "alt_alu_slice_less_5/Less" 73.44
cap "alt_alu_slice_less_5/mux4_dp_1x_1/Gnd!" "alt_alu_slice_less_4/op0" -25.92
cap "alt_alu_slice_less_5/fulladder_0/a_21_7#" "alt_alu_slice_less_4/mux4_dp_1x_1/Vdd!" 416.52
cap "alt_alu_slice_less_5/mux4_dp_1x_1/Gnd!" "alt_alu_slice_less_5/Less" -25.92
cap "alt_alu_slice_less_4/fulladder_0/cout" "alt_alu_slice_less_4/op0" -12.96
cap "alt_alu_slice_less_5/fulladder_0/a_21_7#" "alt_alu_slice_less_4/y_temp" 73.44
cap "alt_alu_slice_less_4/mux4_dp_1x_1/Vdd!" "alt_alu_slice_less_4/op0" -10.8
cap "alt_alu_slice_less_4/mux4_dp_1x_1/Vdd!" "result6" 37.8
cap "yzdetect_8_0/nor2_1x_0/y" "yzdetect_8_0/nor2_1x_0/b" 118.44
cap "alt_alu_slice_less_4/mux4_dp_1x_1/Vdd!" "yzdetect_8_0/nor2_1x_0/b" 111.87
cap "yzdetect_8_0/nor2_1x_0/Vdd!" "yzdetect_8_0/nor2_1x_0/b" 169.92
cap "op2" "alt_alu_slice_less_5/fulladder_0/a_21_7#" 30.24
cap "alt_alu_slice_less_5/mux4_dp_1x_0/y" "alt_alu_slice_less_5/fulladder_0/Vdd!" -3.6
cap "alt_alu_slice_less_5/mux4_dp_1x_0/y" "op2" 113.76
cap "op2" "alt_alu_slice_less_5/fulladder_0/c" 40.32
cap "alt_alu_slice_less_5/cout" "op2" 40.32
cap "op2" "alt_alu_slice_less_5/fulladder_0/a_45_65#" 161.28
cap "alt_alu_slice_less_5/fulladder_0/Vdd!" "op2" 194.04
cap "op2" "alt_alu_slice_less_5/fulladder_0/a" 40.32
cap "invbuf_4x_0/Gnd!" "alt_alu_slice_less_5/op0" 181.44
cap "alt_alu_slice_less_5/op0b" "invbuf_4x_0/sb_out" 70.56
cap "invbuf_4x_0/Gnd!" "alt_alu_slice_less_5/op0b" 80.64
cap "invbuf_4x_1/sb_out" "alt_alu_slice_less_5/op1b" 70.56
cap "alt_alu_slice_less_5/op1b" "invbuf_4x_0/Gnd!" 80.64
cap "alt_alu_slice_less_5/mux4_dp_1x_1/Vdd!" "result7" 9
cap "invbuf_4x_0/Gnd!" "alt_alu_slice_less_5/op1" 181.44
cap "invbuf_4x_0/Gnd!" "op0" 201.6
cap "op1" "invbuf_4x_1/Gnd!" 201.6
merge "alt_alu_slice_less_3/B" "b5" -182.4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16
merge "alt_alu_slice_less_0/A" "a2" -182.4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16
merge "yzdetect_8_0/nor2_1x_0/Vdd!" "alt_alu_slice_less_4/mux4_dp_1x_1/Vdd!" -792 -16 -16 0 0 0 -112 0 0 0 0 0 0 0 0 0 0 -64 -32 0 0 0 0
merge "alt_alu_slice_less_4/mux4_dp_1x_1/Vdd!" "a_350_752#"
merge "invbuf_4x_0/sb_out" "alt_alu_slice_0/op0b" -842.4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -28 -36 0 0
merge "alt_alu_slice_0/op0b" "alt_alu_slice_less_6/mux4_dp_1x_1/s0b"
merge "alt_alu_slice_less_6/mux4_dp_1x_1/s0b" "alt_alu_slice_less_6/op0b"
merge "alt_alu_slice_less_6/op0b" "alt_alu_slice_less_0/mux4_dp_1x_1/s0b"
merge "alt_alu_slice_less_0/mux4_dp_1x_1/s0b" "alt_alu_slice_less_0/op0b"
merge "alt_alu_slice_less_0/op0b" "alt_alu_slice_less_1/mux4_dp_1x_1/s0b"
merge "alt_alu_slice_less_1/mux4_dp_1x_1/s0b" "alt_alu_slice_less_1/op0b"
merge "alt_alu_slice_less_1/op0b" "alt_alu_slice_less_2/mux4_dp_1x_1/s0b"
merge "alt_alu_slice_less_2/mux4_dp_1x_1/s0b" "alt_alu_slice_less_2/op0b"
merge "alt_alu_slice_less_2/op0b" "alt_alu_slice_less_3/mux4_dp_1x_1/s0b"
merge "alt_alu_slice_less_3/mux4_dp_1x_1/s0b" "alt_alu_slice_less_3/op0b"
merge "alt_alu_slice_less_3/op0b" "alt_alu_slice_less_4/mux4_dp_1x_1/s0b"
merge "alt_alu_slice_less_4/mux4_dp_1x_1/s0b" "alt_alu_slice_less_4/op0b"
merge "alt_alu_slice_less_4/op0b" "alt_alu_slice_less_5/op0b"
merge "alt_alu_slice_less_5/op0b" "m2_278_873#"
merge "invbuf_4x_1/sb_out" "alt_alu_slice_less_4/op1b" -747 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -28 -30 0 0
merge "alt_alu_slice_less_4/op1b" "alt_alu_slice_less_5/op1b"
merge "alt_alu_slice_less_5/op1b" "m2_318_879#"
merge "alt_alu_slice_less_4/B" "b6" -182.4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16
merge "alt_alu_slice_less_4/op3" "alt_alu_slice_less_5/mux4_dp_1x_0/d3" -201.6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 -12 0 0
merge "alt_alu_slice_less_0/B" "b2" -182.4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16
merge "alt_alu_slice_less_5/B" "b7" -182.4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16
merge "alt_alu_slice_less_3/op4" "alt_alu_slice_less_4/op4" -265.2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 -16 0 0
merge "alt_alu_slice_less_4/op4" "alt_alu_slice_less_5/op4"
merge "alt_alu_slice_less_5/op4" "op4"
merge "yzdetect_8_0/nand2_1x_0/Vdd!" "alt_alu_slice_less_3/mux4_dp_1x_1/Vdd!" -792 -16 -16 0 0 0 -100 0 0 0 0 0 0 0 0 0 0 -64 -32 0 0 0 0
merge "alt_alu_slice_less_3/mux4_dp_1x_1/Vdd!" "a_350_642#"
merge "alt_alu_slice_less_6/result" "yzdetect_8_0/a_1_" -2030.1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -116 -76 -10 -12
merge "yzdetect_8_0/a_1_" "result1"
merge "alt_alu_slice_less_3/result" "yzdetect_8_0/a_4_" -1041.6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -12 -32 0 0
merge "yzdetect_8_0/a_4_" "result5"
merge "yzdetect_8_0/nor2_1x_4/Vdd!" "alt_alu_slice_0/mux4_dp_1x_1/Vdd!" -489.6 0 -16 0 0 0 -112 0 0 0 0 0 0 0 0 0 0 48 -32 0 0 0 0
merge "alt_alu_slice_0/mux4_dp_1x_1/Vdd!" "a_350_92#"
merge "alt_alu_slice_less_0/op6" "alt_alu_slice_less_1/mux4_dp_1x_0/d0" -201.6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 -12 0 0
merge "alt_alu_slice_less_4/op5" "alt_alu_slice_less_5/op5" -276 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 0 0
merge "alt_alu_slice_less_5/op5" "op5"
merge "invbuf_4x_0/s" "alt_alu_slice_0/op0" -741.6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -28 -30 0 0
merge "alt_alu_slice_0/op0" "alt_alu_slice_less_6/op0"
merge "alt_alu_slice_less_6/op0" "alt_alu_slice_less_0/op0"
merge "alt_alu_slice_less_0/op0" "alt_alu_slice_less_1/op0"
merge "alt_alu_slice_less_1/op0" "alt_alu_slice_less_2/op0"
merge "alt_alu_slice_less_2/op0" "alt_alu_slice_less_3/op0"
merge "alt_alu_slice_less_3/op0" "alt_alu_slice_less_4/op0"
merge "alt_alu_slice_less_4/op0" "alt_alu_slice_less_5/op0"
merge "alt_alu_slice_less_5/op0" "op0"
merge "alt_alu_slice_less_2/op1" "alt_alu_slice_less_3/mux4_dp_1x_1/s1" -201.6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 -12 0 0
merge "yzdetect_8_0/nor2_1x_1/Vdd!" "alt_alu_slice_less_2/mux4_dp_1x_1/Vdd!" -792 -16 -16 0 0 0 -80 0 0 0 0 0 0 0 0 0 0 -64 -32 0 0 0 0
merge "alt_alu_slice_less_2/mux4_dp_1x_1/Vdd!" "a_350_532#"
merge "yzdetect_8_0/a_0_" "alt_alu_slice_0/result" -598.2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 -36 -24
merge "alt_alu_slice_0/result" "result0"
merge "alt_alu_slice_less_4/A" "a6" -157.2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12 -16
merge "alt_alu_slice_less_1/result" "yzdetect_8_0/a_3_" -2244.75 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -146 -91 -10 -12
merge "yzdetect_8_0/a_3_" "result3"
merge "alt_alu_slice_less_4/op6" "alt_alu_slice_less_5/op6" -276 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 0 0
merge "alt_alu_slice_less_5/op6" "op6"
merge "alt_alu_slice_less_0/op5" "alt_alu_slice_less_1/mux4_dp_1x_0/d1" -201.6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 -12 0 0
merge "alt_alu_slice_less_1/op1" "alt_alu_slice_less_2/mux4_dp_1x_1/s1" -201.6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 -12 0 0
merge "alt_alu_slice_less_6/cout" "alt_alu_slice_less_0/fulladder_0/c" -276 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 0 0
merge "alt_alu_slice_less_3/cout" "alt_alu_slice_less_4/m2_158_51#" -201.6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 -12 0 0
merge "yzdetect_8_0/nor2_1x_2/Vdd!" "alt_alu_slice_less_1/mux4_dp_1x_1/Vdd!" -792 -16 -16 0 0 0 -60 0 0 0 0 0 0 0 0 0 0 -64 -32 0 0 0 0
merge "alt_alu_slice_less_1/mux4_dp_1x_1/Vdd!" "a_350_422#"
merge "alt_alu_slice_less_0/op4" "alt_alu_slice_less_1/mux4_dp_1x_0/d2" -196.2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -4 -12 0 0
merge "alt_alu_slice_0/A" "a0" -182.4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16
merge "yzdetect_8_0/a_2_" "alt_alu_slice_less_0/result" -598.2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 -36 -24
merge "alt_alu_slice_less_0/result" "result2"
merge "alt_alu_slice_less_0/op3" "alt_alu_slice_less_1/mux4_dp_1x_0/d3" -201.6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 -12 0 0
merge "alt_alu_slice_less_1/op3" "alt_alu_slice_less_2/mux4_dp_1x_0/d3" -201.6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 -12 0 0
merge "yzdetect_8_0/nor2_1x_3/Vdd!" "alt_alu_slice_less_0/mux4_dp_1x_1/Vdd!" -792 -16 -16 0 0 0 -40 0 0 0 0 0 0 0 0 0 0 -64 -32 0 0 0 0
merge "alt_alu_slice_less_0/mux4_dp_1x_1/Vdd!" "a_350_312#"
merge "alt_alu_slice_less_0/cout" "alt_alu_slice_less_1/fulladder_0/c" -201.6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 -12 0 0
merge "alt_alu_slice_less_2/op6" "alt_alu_slice_less_3/mux4_dp_1x_0/d0" -201.6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 -12 0 0
merge "alt_alu_slice_0/B" "b0" -182.4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16
merge "alt_alu_slice_less_1/op4" "alt_alu_slice_less_2/mux4_dp_1x_0/d2" -196.2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -4 -12 0 0
merge "alt_alu_slice_less_2/op5" "alt_alu_slice_less_3/mux4_dp_1x_0/d1" -201.6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 -12 0 0
merge "yzdetect_8_0/a_5_" "alt_alu_slice_less_2/result" -683.4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -32 -32 0 0
merge "alt_alu_slice_less_2/result" "result4"
merge "alt_alu_slice_less_1/cout" "alt_alu_slice_less_2/fulladder_0/c" -201.6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 -12 0 0
merge "alt_alu_slice_less_1/op5" "alt_alu_slice_less_2/mux4_dp_1x_0/d1" -201.6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 -12 0 0
merge "alt_alu_slice_less_2/op4" "alt_alu_slice_less_3/mux4_dp_1x_0/d2" -196.2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -4 -12 0 0
merge "alt_alu_slice_less_1/op6" "alt_alu_slice_less_2/mux4_dp_1x_0/d0" -201.6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 -12 0 0
merge "invbuf_4x_1/s" "alt_alu_slice_less_3/op1" -741.6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -28 -30 0 0
merge "alt_alu_slice_less_3/op1" "alt_alu_slice_less_4/op1"
merge "alt_alu_slice_less_4/op1" "alt_alu_slice_less_5/op1"
merge "alt_alu_slice_less_5/op1" "op1"
merge "alt_alu_slice_less_2/op3" "alt_alu_slice_less_3/mux4_dp_1x_0/d3" -201.6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 -12 0 0
merge "yzdetect_8_0/a_6_" "alt_alu_slice_less_4/result" -628.8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 0 -30
merge "alt_alu_slice_less_4/result" "result6"
merge "alt_alu_slice_less_2/cout" "alt_alu_slice_less_3/fulladder_0/c" -201.6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 -12 0 0
merge "alt_alu_slice_less_5/result" "yzdetect_8_0/nor2_1x_0/b" -902.85 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 -36 -24
merge "yzdetect_8_0/nor2_1x_0/b" "yzdetect_8_0/a_7_"
merge "yzdetect_8_0/a_7_" "result7"
merge "alt_alu_slice_less_3/op1b" "alt_alu_slice_less_4/mux4_dp_1x_1/s1b" -201.6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 -12 0 0
merge "alt_alu_slice_less_5/op3" "op3" -276 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 0 0
merge "alt_alu_slice_less_3/A" "a5" -182.4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16
merge "invbuf_4x_1/Gnd!" "invbuf_4x_0/Gnd!" -820.8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 64 -48 0 0 0 0
merge "invbuf_4x_0/Gnd!" "a_302_884#"
merge "alt_alu_slice_less_2/op1b" "alt_alu_slice_less_3/mux4_dp_1x_1/s1b" -201.6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 -12 0 0
merge "alt_alu_slice_less_0/op1b" "alt_alu_slice_less_1/mux4_dp_1x_1/s1b" -201.6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 -12 0 0
merge "invbuf_4x_1/Vdd!" "invbuf_4x_0/Vdd!" -144 0 0 0 0 224 -112 0 0 0 0 0 0 0 0 0 0 64 -48 0 0 0 0
merge "invbuf_4x_0/Vdd!" "a_302_974#"
merge "alt_alu_slice_less_5/fulladder_0/a_21_7#" "alt_alu_slice_0/Less" -26647.8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 -2752 -1380 -16 -16
merge "alt_alu_slice_0/Less" "m1_254_799#"
merge "alt_alu_slice_less_2/mux4_dp_1x_1/Gnd!" "a_350_442#" -792 0 0 -16 -16 0 0 0 0 0 0 0 0 0 0 0 0 -64 -32 0 0 0 0
merge "alt_alu_slice_less_0/mux4_dp_1x_1/Gnd!" "a_350_222#" -792 0 0 -16 -16 0 0 0 0 0 0 0 0 0 0 0 0 -64 -32 0 0 0 0
merge "alt_alu_slice_less_6/op1" "alt_alu_slice_less_0/mux4_dp_1x_1/s1" -276 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 0 0
merge "alt_alu_slice_less_4/mux4_dp_1x_1/Gnd!" "a_350_662#" -792 0 0 -16 -16 0 0 0 0 0 0 0 0 0 0 0 0 -64 -32 0 0 0 0
merge "alt_alu_slice_0/cout" "alt_alu_slice_less_6/fulladder_0/c" -127.2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0
merge "alt_alu_slice_0/mux4_dp_1x_1/Gnd!" "a_350_2#" -792 0 0 -16 -16 0 0 0 0 0 0 0 0 0 0 0 0 -64 -32 0 0 0 0
merge "alt_alu_slice_0/fulladder_0/c" "op2" -21376.2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 1400 -1400 0 0
merge "alt_alu_slice_less_4/cout" "alt_alu_slice_less_5/m2_158_51#" -201.6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 -12 0 0
merge "alt_alu_slice_less_6/op6" "alt_alu_slice_less_0/mux4_dp_1x_0/d0" -276 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 0 0
merge "alt_alu_slice_less_2/A" "a4" -182.4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16
merge "alt_alu_slice_less_6/op5" "alt_alu_slice_less_0/mux4_dp_1x_0/d1" -276 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 0 0
merge "alt_alu_slice_less_1/op1b" "alt_alu_slice_less_2/mux4_dp_1x_1/s1b" -201.6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 -12 0 0
merge "yzdetect_8_0/nand2_1x_1/Vdd!" "alt_alu_slice_less_6/mux4_dp_1x_1/Vdd!" 3.63798e-12 0 0 0 0 0 -108 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "alt_alu_slice_less_2/B" "b4" -224.4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -20
merge "alt_alu_slice_less_6/op4" "alt_alu_slice_less_0/mux4_dp_1x_0/d2" -265.2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 -16 0 0
merge "alt_alu_slice_less_6/op3" "alt_alu_slice_less_0/mux4_dp_1x_0/d3" -276 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 0 0
merge "alt_alu_slice_less_6/A" "a1" -182.4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16
merge "alt_alu_slice_0/op1" "alt_alu_slice_less_6/mux4_dp_1x_1/s1" -127.2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0
merge "alt_alu_slice_less_1/A" "a3" -182.4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16
merge "alt_alu_slice_0/op1b" "alt_alu_slice_less_6/mux4_dp_1x_1/s1b" -127.2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0
merge "alt_alu_slice_less_6/B" "b1" -207 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -20 -18
merge "alt_alu_slice_0/op3" "alt_alu_slice_less_6/mux4_dp_1x_0/d3" -127.2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0
merge "alt_alu_slice_0/op4" "alt_alu_slice_less_6/mux4_dp_1x_0/d2" -127.2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0
merge "alt_alu_slice_less_3/op6" "alt_alu_slice_less_4/mux4_dp_1x_0/d0" -201.6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 -12 0 0
merge "alt_alu_slice_0/op5" "alt_alu_slice_less_6/mux4_dp_1x_0/d1" -127.2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0
merge "alt_alu_slice_less_3/op3" "alt_alu_slice_less_4/mux4_dp_1x_0/d3" -201.6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 -12 0 0
merge "alt_alu_slice_less_3/op5" "alt_alu_slice_less_4/mux4_dp_1x_0/d1" -201.6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 -12 0 0
merge "alt_alu_slice_0/op6" "alt_alu_slice_less_6/mux4_dp_1x_0/d0" -127.2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0
merge "alt_alu_slice_less_5/A" "a7" -182.4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16
merge "alt_alu_slice_less_1/B" "b3" -160.8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 8 -16
merge "alt_alu_slice_less_0/op1" "alt_alu_slice_less_1/mux4_dp_1x_1/s1" -201.6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 -12 0 0
merge "alt_alu_slice_less_3/mux4_dp_1x_1/Gnd!" "a_350_552#" -792 0 0 -16 -16 0 0 0 0 0 0 0 0 0 0 0 0 -64 -32 0 0 0 0
merge "alt_alu_slice_less_6/op1b" "alt_alu_slice_less_0/mux4_dp_1x_1/s1b" -276 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 0 0
merge "alt_alu_slice_less_1/mux4_dp_1x_1/Gnd!" "a_350_332#" -792 0 0 -16 -16 0 0 0 0 0 0 0 0 0 0 0 0 -64 -32 0 0 0 0
