// Seed: 136844461
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  logic id_6;
  ;
endmodule
module module_1 (
    input supply1 id_0,
    output tri0 id_1,
    output wor id_2
    , id_75,
    input supply0 id_3,
    input wire id_4,
    input wire id_5,
    input uwire id_6,
    output supply0 id_7,
    input supply0 id_8,
    output tri id_9,
    output tri id_10,
    input tri0 id_11,
    input uwire id_12,
    input tri1 id_13,
    output tri1 id_14,
    input supply1 id_15,
    output wor id_16,
    output uwire id_17
    , id_76,
    input wand id_18,
    input tri0 id_19,
    input wor id_20,
    output logic id_21,
    output wire id_22,
    input supply0 id_23,
    output tri1 id_24,
    input uwire id_25,
    output logic id_26
    , id_77,
    output tri1 sample,
    input wire id_28,
    output tri0 id_29,
    input uwire id_30,
    input tri id_31,
    input supply1 id_32,
    output supply1 id_33,
    input wand id_34,
    input uwire id_35,
    input uwire id_36,
    input wire id_37,
    input wand id_38,
    input tri id_39,
    input tri1 id_40,
    input tri id_41,
    input wor id_42,
    output tri1 id_43
    , id_78,
    input uwire id_44,
    output tri id_45,
    input tri id_46,
    output wor id_47,
    input tri0 id_48,
    input tri id_49,
    input tri1 id_50,
    input tri1 id_51,
    input wire id_52,
    output wor id_53,
    output wor id_54,
    input supply0 id_55,
    input wand id_56,
    input wor id_57,
    input tri1 id_58,
    output tri1 id_59,
    input wand id_60,
    input tri0 id_61,
    output tri0 id_62,
    input wand id_63,
    input wand id_64,
    input supply0 id_65,
    output wor id_66,
    output wor id_67,
    output tri0 id_68,
    output supply0 module_1,
    input tri id_70,
    input tri0 id_71,
    input supply0 id_72,
    output supply1 id_73
);
  always @(posedge 1) begin : LABEL_0
    if (1) begin : LABEL_1
      if (1)
        if (1'h0) begin : LABEL_2
          id_26 <= -1;
          id_21 <= -1;
        end
    end
  end
  module_0 modCall_1 (
      id_78,
      id_77,
      id_78,
      id_78,
      id_78
  );
endmodule
