125
PMAXSB — Maximum of Packed Signed Byte Integers

Opcode/ Op/ 64/32 bit CPUID Description
Instruction En Mode Feature 
               Support Flag 

66 0F 38 3C /r 
PMAXSB xmm1, xmm2/m128 
RM V/V SSE4_1 
Compare packed signed byte integers in
 xmm1 and xmm2/m128 and store packed
 maximum values in xmm1.

VEX.NDS.128.66.0F38.WIG 3C /r 
VPMAXSB xmm1, xmm2, xmm3/m128 
RVM V/V AVX 
Compare packed signed byte integers in
 xmm2 and xmm3/m128 and store packed
 maximum values in xmm1.

VEX.NDS.256.66.0F38.WIG 3C /r 
VPMAXSB ymm1, ymm2, ymm3/m256 
RVM V/V AVX2 
Compare packed signed byte integers in
 ymm2 and ymm3/m128 and store packed
 maximum values in ymm1.

Instruction Operand Encoding
Op/En Operand 1 Operand 2 Operand 3 Operand 4
RM ModRM:reg (r, w) ModRM:r/m (r) NA NA
RVM ModRM:reg (w) VEX.vvvv (r) ModRM:r/m (r) NA

Description
Compares packed signed byte integers in the destination operand (first operand) and the source operand (second
operand), and returns the maximum for each packed value in the destination operand.
128-bit Legacy SSE version: The first source and destination operands are XMM registers. The second source
operand is an XMM register or a 128-bit memory location. Bits (VLMAX-1:128) of the corresponding YMM destina-
tion register remain unchanged.
VEX.128 encoded version: The first source and destination operands are XMM registers. The second source
operand is an XMM register or a 128-bit memory location. Bits (VLMAX-1:128) of the destination YMM register are
zeroed.
VEX.256 encoded version: The second source operand can be an YMM register or a 256-bit memory location. The
first source and destination operands are YMM registers.
Note: VEX.L must be 0, otherwise the instruction will #UD.
---------------------------------------------------------------------

128
PMAXSD — Maximum of Packed Signed Dword Integers

Opcode/ Op/ 64/32 bit CPUID Description
Instruction En Mode Feature 
               Support Flag 

66 0F 38 3D /r 
PMAXSD xmm1, xmm2/m128 
RM V/V SSE4_1 
Compare packed signed dword integers in
 xmm1 and xmm2/m128 and store packed
 maximum values in xmm1.

VEX.NDS.128.66.0F38.WIG 3D /r 
VPMAXSD xmm1, xmm2, xmm3/m128 
RVM V/V AVX 
Compare packed signed dword integers in
 xmm2 and xmm3/m128 and store packed
 maximum values in xmm1.

VEX.NDS.256.66.0F38.WIG 3D /r 
VPMAXSD ymm1, ymm2, ymm3/m256 
RVM V/V AVX2 
Compare packed signed dword integers in
 ymm2 and ymm3/m128 and store packed
 maximum values in ymm1.

Instruction Operand Encoding
Op/En Operand 1 Operand 2 Operand 3 Operand 4
RM ModRM:reg (r, w) ModRM:r/m (r) NA NA
RVM ModRM:reg (w) VEX.vvvv (r) ModRM:r/m (r) NA

Description
Compares packed signed dword integers in the destination operand (first operand) and the source operand (second
operand), and returns the maximum for each packed value in the destination operand.
128-bit Legacy SSE version: The first source and destination operands are XMM registers. The second source
operand is an XMM register or a 128-bit memory location. Bits (VLMAX-1:128) of the corresponding YMM destina-
tion register remain unchanged.
VEX.128 encoded version: The first source and destination operands are XMM registers. The second source
operand is an XMM register or a 128-bit memory location. Bits (VLMAX-1:128) of the destination YMM register are
zeroed.
VEX.256 encoded version: The second source operand can be an YMM register or a 256-bit memory location. The
first source and destination operands are YMM registers.
Note: VEX.L must be 0, otherwise the instruction will #UD.
---------------------------------------------------------------------

130
PMAXSW—Maximum of Packed Signed Word Integers

Opcode/ Op/ 64/32 bit CPUID Description
Instruction En Mode Feature 
               Support Flag 

0F EE /r
PMAXSW mm1, mm2/m64
RM V/V SSE 
Compare signed word integers in mm2/m64
 and mm1 and return maximum values.

66 0F EE /r
PMAXSW xmm1, xmm2/m128
RM V/V SSE2 
Compare signed word integers in xmm2/m128
 and xmm1 and return maximum values.

VEX.NDS.128.66.0F.WIG EE /r
VPMAXSW xmm1, xmm2, xmm3/m128
RVM V/V AVX 
Compare packed signed word integers in
 xmm3/m128 and xmm2 and store packed
 maximum values in xmm1.

VEX.NDS.256.66.0F.WIG EE /r
VPMAXSW ymm1, ymm2, ymm3/m256
RVM V/V AVX2 
Compare packed signed word integers in
 ymm3/m128 and ymm2 and store packed
 maximum values in ymm1.

NOTES:
1. See note in Section 2.4, “Instruction Exception Specification” in the Intel® 64 and IA-32 Architectures Software Developer’s Manual,
Volume 2A and Section 22.25.3, “Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers” in the Intel® 64 and
IA-32 Architectures Software Developer’s Manual, Volume 3A.

Instruction Operand Encoding
Op/En Operand 1 Operand 2 Operand 3 Operand 4
RM ModRM:reg (r, w) ModRM:r/m (r) NA NA
RVM ModRM:reg (w) VEX.vvvv (r) ModRM:r/m (r) NA

Description
Performs a SIMD compare of the packed signed word integers in the destination operand (first operand) and the
source operand (second operand), and returns the maximum value for each pair of word integers to the destination
operand.
In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers
(XMM8-XMM15).
Legacy SSE version: The source operand can be an MMX technology register or a 64-bit memory location. The
destination operand can be an MMX technology register.
128-bit Legacy SSE version: The first source and destination operands are XMM registers. The second source
operand is an XMM register or a 128-bit memory location. Bits (VLMAX-1:128) of the corresponding YMM destina-
tion register remain unchanged.
VEX.128 encoded version: The first source and destination operands are XMM registers. The second source
operand is an XMM register or a 128-bit memory location. Bits (VLMAX-1:128) of the destination YMM register are
zeroed.
VEX.256 encoded version: The second source operand can be an YMM register or a 256-bit memory location. The
first source and destination operands are YMM registers.
Note: VEX.L must be 0, otherwise the instruction will #UD.
---------------------------------------------------------------------

133
PMAXUB—Maximum of Packed Unsigned Byte Integers

Opcode/ Op/ 64/32 bit CPUID Description
Instruction En Mode Feature 
               Support Flag 

0F DE /r 
PMAXUB mm1, mm2/m64
RM V/V SSE 
Compare unsigned byte integers in mm2/m64
 and mm1 and returns maximum values.

66 0F DE /r
PMAXUB xmm1, xmm2/m128
RM V/V SSE2 
Compare unsigned byte integers in
 xmm2/m128 and xmm1 and returns
 maximum values.

VEX.NDS.128.66.0F.WIG DE /r
VPMAXUB xmm1, xmm2, xmm3/m128
RVM V/V AVX 
Compare packed unsigned byte integers in
 xmm2 and xmm3/m128 and store packed
 maximum values in xmm1.

VEX.NDS.256.66.0F.WIG DE /r
VPMAXUB ymm1, ymm2, ymm3/m256
RVM V/V AVX2 
Compare packed unsigned byte integers in
 ymm2 and ymm3/m256 and store packed
 maximum values in ymm1.

NOTES:
1. See note in Section 2.4, “Instruction Exception Specification” in the Intel® 64 and IA-32 Architectures Software Developer’s Manual,
Volume 2A and Section 22.25.3, “Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers” in the Intel® 64 and
IA-32 Architectures Software Developer’s Manual, Volume 3A.

Instruction Operand Encoding
Op/En Operand 1 Operand 2 Operand 3 Operand 4
RM ModRM:reg (r, w) ModRM:r/m (r) NA NA
RVM ModRM:reg (w) VEX.vvvv (r) ModRM:r/m (r) NA

Description
Performs a SIMD compare of the packed unsigned byte integers in the destination operand (first operand) and the
source operand (second operand), and returns the maximum value for each pair of byte integers to the destination
operand.
In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers
(XMM8-XMM15).
Legacy SSE version: The source operand can be an MMX technology register or a 64-bit memory location. The
destination operand can be an MMX technology register.
128-bit Legacy SSE version: The first source and destination operands are XMM registers. The second source
operand is an XMM register or a 128-bit memory location. Bits (VLMAX-1:128) of the corresponding YMM destina-
tion register remain unchanged.
VEX.128 encoded version: The first source and destination operands are XMM registers. The second source
operand is an XMM register or a 128-bit memory location. Bits (VLMAX-1:128) of the destination YMM register are
zeroed.
VEX.256 encoded version: The second source operand can be an YMM register or a 256-bit memory location. The
first source and destination operands are YMM registers.
Note: VEX.L must be 0, otherwise the instruction will #UD.
---------------------------------------------------------------------

136
PMAXUD — Maximum of Packed Unsigned Dword Integers

Opcode/ Op/ 64/32 bit CPUID Description
Instruction En Mode Feature 
               Support Flag 

66 0F 38 3F /r 
PMAXUD xmm1, xmm2/m128 
RM V/V SSE4_1 
Compare packed unsigned dword integers in
 xmm1 and xmm2/m128 and store packed
 maximum values in xmm1.

VEX.NDS.128.66.0F38.WIG 3F /r 
VPMAXUD xmm1, xmm2, xmm3/m128 
RVM V/V AVX 
Compare packed unsigned dword integers in
 xmm2 and xmm3/m128 and store packed
 maximum values in xmm1.

VEX.NDS.256.66.0F38.WIG 3F /r 
VPMAXUD ymm1, ymm2, ymm3/m256 
RVM V/V AVX2 
Compare packed unsigned dword integers in
 ymm2 and ymm3/m256 and store packed
 maximum values in ymm1.

Instruction Operand Encoding
Op/En Operand 1 Operand 2 Operand 3 Operand 4
RM ModRM:reg (r, w) ModRM:r/m (r) NA NA
RVM ModRM:reg (w) VEX.vvvv (r) ModRM:r/m (r) NA

Description
Compares packed unsigned dword integers in the destination operand (first operand) and the source operand
(second operand), and returns the maximum for each packed value in the destination operand.
128-bit Legacy SSE version: The first source and destination operands are XMM registers. The second source
operand is an XMM register or a 128-bit memory location. Bits (VLMAX-1:128) of the corresponding YMM destina-
tion register remain unchanged.
VEX.128 encoded version: The first source and destination operands are XMM registers. The second source
operand is an XMM register or a 128-bit memory location. Bits (VLMAX-1:128) of the destination YMM register are
zeroed.
VEX.256 encoded version: The second source operand can be an YMM register or a 256-bit memory location. The
first source and destination operands are YMM registers.
Note: VEX.L must be 0, otherwise the instruction will #UD.
---------------------------------------------------------------------

138
PMAXUW — Maximum of Packed Word Integers

Opcode/ Op/ 64/32 bit CPUID Description
Instruction En Mode Feature 
               Support Flag 

66 0F 38 3E /r 
PMAXUW xmm1, xmm2/m128 
RM V/V SSE4_1 
Compare packed unsigned word integers in
 xmm1 and xmm2/m128 and store packed
 maximum values in xmm1.

VEX.NDS.128.66.0F38.WIG 3E/r 
VPMAXUW xmm1, xmm2, xmm3/m128 
RVM V/V AVX 
Compare packed unsigned word integers in
 xmm3/m128 and xmm2 and store maximum
 packed values in xmm1.

VEX.NDS.256.66.0F38.WIG 3E /r 
VPMAXUW ymm1, ymm2, ymm3/m256 
RVM V/V AVX2 
Compare packed unsigned word integers in
 ymm3/m256 and ymm2 and store maximum
 packed values in ymm1.

Instruction Operand Encoding
Op/En Operand 1 Operand 2 Operand 3 Operand 4
RM ModRM:reg (r, w) ModRM:r/m (r) NA NA
RVM ModRM:reg (w) VEX.vvvv (r) ModRM:r/m (r) NA

Description
Compares packed unsigned word integers in the destination operand (first operand) and the source operand
(second operand), and returns the maximum for each packed value in the destination operand.
128-bit Legacy SSE version: The first source and destination operands are XMM registers. The second source
operand is an XMM register or a 128-bit memory location. Bits (VLMAX-1:128) of the corresponding YMM destina-
tion register remain unchanged.
VEX.128 encoded version: The first source and destination operands are XMM registers. The second source
operand is an XMM register or a 128-bit memory location. Bits (VLMAX-1:128) of the destination YMM register are
zeroed.
VEX.256 encoded version: The second source operand can be an YMM register or a 256-bit memory location. The
first source and destination operands are YMM registers.
Note: VEX.L must be 0, otherwise the instruction will #UD.
---------------------------------------------------------------------

140
PMINSB — Minimum of Packed Signed Byte Integers

Opcode/ Op/ 64/32 bit CPUID Description
Instruction En Mode Feature 
               Support Flag 

66 0F 38 38 /r 
PMINSB xmm1, xmm2/m128 
RM V/V SSE4_1 
Compare packed signed byte integers in
 xmm1 and xmm2/m128 and store packed
 minimum values in xmm1.

VEX.NDS.128.66.0F38.WIG 38 /r 
VPMINSB xmm1, xmm2, xmm3/m128 
RVM V/V AVX 
Compare packed signed byte integers in
 xmm2 and xmm3/m128 and store packed
 minimum values in xmm1.

VEX.NDS.256.66.0F38.WIG 38 /r 
VPMINSB ymm1, ymm2, ymm3/m256 
RVM V/V AVX2 
Compare packed signed byte integers in
 ymm2 and ymm3/m256 and store packed
 minimum values in ymm1.

Instruction Operand Encoding
Op/En Operand 1 Operand 2 Operand 3 Operand 4
RM ModRM:reg (r, w) ModRM:r/m (r) NA NA
RVM ModRM:reg (w) VEX.vvvv (r) ModRM:r/m (r) NA

Description
Compares packed signed byte integers in the destination operand (first operand) and the source operand (second
operand), and returns the minimum for each packed value in the destination operand.
128-bit Legacy SSE version: The first source and destination operands are XMM registers. The second source
operand is an XMM register or a 128-bit memory location. Bits (VLMAX-1:128) of the corresponding YMM destina-
tion register remain unchanged.
VEX.128 encoded version: The first source and destination operands are XMM registers. The second source
operand is an XMM register or a 128-bit memory location. Bits (VLMAX-1:128) of the destination YMM register are
zeroed.
VEX.256 encoded version: The second source operand can be an YMM register or a 256-bit memory location. The
first source and destination operands are YMM registers.
Note: VEX.L must be 0, otherwise the instruction will #UD.
---------------------------------------------------------------------

143
PMINSD — Minimum of Packed Dword Integers

Opcode/ Op/ 64/32 bit CPUID Description
Instruction En Mode Feature 
               Support Flag 

66 0F 38 39 /r 
PMINSD xmm1, xmm2/m128 
RM V/V SSE4_1 
Compare packed signed dword integers in
 xmm1 and xmm2/m128 and store packed
 minimum values in xmm1.

VEX.NDS.128.66.0F38.WIG 39 /r 
VPMINSD xmm1, xmm2, xmm3/m128 
RVM V/V AVX 
Compare packed signed dword integers in
 xmm2 and xmm3/m128 and store packed
 minimum values in xmm1.

VEX.NDS.256.66.0F38.WIG 39 /r 
VPMINSD ymm1, ymm2, ymm3/m256 
RVM V/V AVX2 
Compare packed signed dword integers in
 ymm2 and ymm3/m128 and store packed
 minimum values in ymm1.

Instruction Operand Encoding
Op/En Operand 1 Operand 2 Operand 3 Operand 4
RM ModRM:reg (r, w) ModRM:r/m (r) NA NA
RVM ModRM:reg (w) VEX.vvvv (r) ModRM:r/m (r) NA

Description
Compares packed signed dword integers in the destination operand (first operand) and the source operand (second
operand), and returns the minimum for each packed value in the destination operand.
128-bit Legacy SSE version: The first source and destination operands are XMM registers. The second source
operand is an XMM register or a 128-bit memory location. Bits (VLMAX-1:128) of the corresponding YMM destina-
tion register remain unchanged.
VEX.128 encoded version: The first source and destination operands are XMM registers. The second source
operand is an XMM register or a 128-bit memory location. Bits (VLMAX-1:128) of the destination YMM register are
zeroed.
VEX.256 encoded version: The second source operand can be an YMM register or a 256-bit memory location. The
first source and destination operands are YMM registers.
Note: VEX.L must be 0, otherwise the instruction will #UD.
---------------------------------------------------------------------

145
PMINSW—Minimum of Packed Signed Word Integers

Opcode/ Op/ 64/32 bit CPUID Description
Instruction En Mode Feature 
               Support Flag 

0F EA /r 
PMINSW mm1, mm2/m64
RM V/V SSE 
Compare signed word integers in mm2/m64
 and mm1 and return minimum values.

66 0F EA /r
PMINSW xmm1, xmm2/m128
RM V/V SSE2 
Compare signed word integers in xmm2/m128
 and xmm1 and return minimum values.

VEX.NDS.128.66.0F.WIG EA /r
VPMINSW xmm1, xmm2, xmm3/m128
RVM V/V AVX 
Compare packed signed word integers in
 xmm3/m128 and xmm2 and return packed
 minimum values in xmm1.

VEX.NDS.256.66.0F.WIG EA /r
VPMINSW ymm1, ymm2, ymm3/m256
RVM V/V AVX2 
Compare packed signed word integers in
 ymm3/m256 and ymm2 and return packed
 minimum values in ymm1.

NOTES:
1. See note in Section 2.4, “Instruction Exception Specification” in the Intel® 64 and IA-32 Architectures Software Developer’s Manual,
Volume 2A and Section 22.25.3, “Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers” in the Intel® 64 and
IA-32 Architectures Software Developer’s Manual, Volume 3A.

Instruction Operand Encoding
Op/En Operand 1 Operand 2 Operand 3 Operand 4
RM ModRM:reg (r, w) ModRM:r/m (r) NA NA
RVM ModRM:reg (w) VEX.vvvv (r) ModRM:r/m (r) NA

Description
Performs a SIMD compare of the packed signed word integers in the destination operand (first operand) and the
source operand (second operand), and returns the minimum value for each pair of word integers to the destination
operand.
In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers
(XMM8-XMM15).
Legacy SSE version: The source operand can be an MMX technology register or a 64-bit memory location. The
destination operand can be an MMX technology register.
128-bit Legacy SSE version: The first source and destination operands are XMM registers. The second source
operand is an XMM register or a 128-bit memory location. Bits (VLMAX-1:128) of the corresponding YMM destina-
tion register remain unchanged.
VEX.128 encoded version: The first source and destination operands are XMM registers. The second source
operand is an XMM register or a 128-bit memory location. Bits (VLMAX-1:128) of the destination YMM register are
zeroed.
VEX.256 encoded version: The second source operand can be an YMM register or a 256-bit memory location. The
first source and destination operands are YMM registers.
Note: VEX.L must be 0, otherwise the instruction will #UD.
---------------------------------------------------------------------

148
PMINUB—Minimum of Packed Unsigned Byte Integers

Opcode/ Op/ 64/32 bit CPUID Description
Instruction En Mode Feature 
               Support Flag 

0F DA /r 
PMINUB mm1, mm2/m64
RM V/V SSE 
Compare unsigned byte integers in mm2/m64
 and mm1 and returns minimum values.

66 0F DA /r
PMINUB xmm1, xmm2/m128
RM V/V SSE2 
Compare unsigned byte integers in
 xmm2/m128 and xmm1 and returns minimum
 values.

VEX.NDS.128.66.0F.WIG DA /r
VPMINUB xmm1, xmm2, xmm3/m128
RVM V/V AVX 
Compare packed unsigned byte integers in
 xmm2 and xmm3/m128 and store packed
 minimum values in xmm1.

VEX.NDS.256.66.0F.WIG DA /r
VPMINUB ymm1, ymm2, ymm3/m256
RVM V/V AVX2 
Compare packed unsigned byte integers in
 ymm2 and ymm3/m256 and store packed
 minimum values in ymm1.

NOTES:
1. See note in Section 2.4, “Instruction Exception Specification” in the Intel® 64 and IA-32 Architectures Software Developer’s Manual,
Volume 2A and Section 22.25.3, “Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers” in the Intel® 64 and
IA-32 Architectures Software Developer’s Manual, Volume 3A.

Instruction Operand Encoding
Op/En Operand 1 Operand 2 Operand 3 Operand 4
RM ModRM:reg (r, w) ModRM:r/m (r) NA NA
RVM ModRM:reg (w) VEX.vvvv (r) ModRM:r/m (r) NA

Description
Performs a SIMD compare of the packed unsigned byte integers in the destination operand (first operand) and the
source operand (second operand), and returns the minimum value for each pair of byte integers to the destination
operand.
In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers
(XMM8-XMM15).
Legacy SSE version: The source operand can be an MMX technology register or a 64-bit memory location. The
destination operand can be an MMX technology register.
128-bit Legacy SSE version: The first source and destination operands are XMM registers. The second source
operand is an XMM register or a 128-bit memory location. Bits (VLMAX-1:128) of the corresponding YMM destina-
tion register remain unchanged.
VEX.128 encoded version: The first source and destination operands are XMM registers. The second source
operand is an XMM register or a 128-bit memory location. Bits (VLMAX-1:128) of the destination YMM register are
zeroed.
VEX.256 encoded version: The second source operand can be an YMM register or a 256-bit memory location. The
first source and destination operands are YMM registers.
Note: VEX.L must be 0, otherwise the instruction will #UD.
---------------------------------------------------------------------

151
PMINUD — Minimum of Packed Dword Integers

Opcode/ Op/ 64/32 bit CPUID Description
Instruction En Mode Feature 
               Support Flag 

66 0F 38 3B /r 
PMINUD xmm1, xmm2/m128 
RM V/V SSE4_1 
Compare packed unsigned dword integers in
 xmm1 and xmm2/m128 and store packed
 minimum values in xmm1.

VEX.NDS.128.66.0F38.WIG 3B /r 
VPMINUD xmm1, xmm2, xmm3/m128 
RVM V/V AVX 
Compare packed unsigned dword integers in
 xmm2 and xmm3/m128 and store packed
 minimum values in xmm1.

VEX.NDS.256.66.0F38.WIG 3B /r 
VPMINUD ymm1, ymm2, ymm3/m256 
RVM V/V AVX2 
Compare packed unsigned dword integers in
 ymm2 and ymm3/m256 and store packed
 minimum values in ymm1.

Instruction Operand Encoding
Op/En Operand 1 Operand 2 Operand 3 Operand 4
RM ModRM:reg (r, w) ModRM:r/m (r) NA NA
RVM ModRM:reg (w) VEX.vvvv (r) ModRM:r/m (r) NA

Description
Compares packed unsigned dword integers in the destination operand (first operand) and the source operand
(second operand), and returns the minimum for each packed value in the destination operand.
128-bit Legacy SSE version: The first source and destination operands are XMM registers. The second source
operand is an XMM register or a 128-bit memory location. Bits (VLMAX-1:128) of the corresponding YMM destina-
tion register remain unchanged.
VEX.128 encoded version: The first source and destination operands are XMM registers. The second source
operand is an XMM register or a 128-bit memory location. Bits (VLMAX-1:128) of the destination YMM register are
zeroed.
VEX.256 encoded version: The second source operand can be an YMM register or a 256-bit memory location. The
first source and destination operands are YMM registers.
Note: VEX.L must be 0, otherwise the instruction will #UD.
---------------------------------------------------------------------

153
PMINUW — Minimum of Packed Word Integers

Opcode/ Op/ 64/32 bit CPUID Description
Instruction En Mode Feature 
               Support Flag 

66 0F 38 3A /r 
PMINUW xmm1, xmm2/m128 
RM V/V SSE4_1 
Compare packed unsigned word integers in
 xmm1 and xmm2/m128 and store packed
 minimum values in xmm1.

VEX.NDS.128.66.0F38.WIG 3A/r 
VPMINUW xmm1, xmm2, xmm3/m128 
RVM V/V AVX 
Compare packed unsigned word integers in
 xmm3/m128 and xmm2 and return packed
 minimum values in xmm1.

VEX.NDS.256.66.0F38.WIG 3A /r 
VPMINUW ymm1, ymm2, ymm3/m256 
RVM V/V AVX2 
Compare packed unsigned word integers in
 ymm3/m256 and ymm2 and return packed
 minimum values in ymm1.

Instruction Operand Encoding
Op/En Operand 1 Operand 2 Operand 3 Operand 4
RM ModRM:reg (r, w) ModRM:r/m (r) NA NA
RVM ModRM:reg (w) VEX.vvvv (r) ModRM:r/m (r) NA

Description
Compares packed unsigned word integers in the destination operand (first operand) and the source operand
(second operand), and returns the minimum for each packed value in the destination operand.
128-bit Legacy SSE version: The first source and destination operands are XMM registers. The second source
operand is an XMM register or a 128-bit memory location. Bits (VLMAX-1:128) of the corresponding YMM destina-
tion register remain unchanged.
VEX.128 encoded version: The first source and destination operands are XMM registers. The second source
operand is an XMM register or a 128-bit memory location. Bits (VLMAX-1:128) of the destination YMM register are
zeroed.
VEX.256 encoded version: The second source operand can be an YMM register or a 256-bit memory location. The
first source and destination operands are YMM registers.
Note: VEX.L must be 0, otherwise the instruction will #UD.
---------------------------------------------------------------------


