{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1507836826993 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1507836826998 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 12 14:33:46 2017 " "Processing started: Thu Oct 12 14:33:46 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1507836826998 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507836826998 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FIR_10 -c FIR_10 " "Command: quartus_map --read_settings_files=on --write_settings_files=off FIR_10 -c FIR_10" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507836826999 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1507836827426 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1507836827426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FIR_tb-arq " "Found design unit 1: FIR_tb-arq" {  } { { "FIR_tb.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FIR_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507836844330 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIR_tb " "Found entity 1: FIR_tb" {  } { { "FIR_tb.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FIR_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507836844330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507836844330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div-arq " "Found design unit 1: clk_div-arq" {  } { { "clk_div.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/clk_div.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507836844332 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "clk_div.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/clk_div.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507836844332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507836844332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Data_Gen-arq " "Found design unit 1: Data_Gen-arq" {  } { { "Data_Gen.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/Data_Gen.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507836844334 ""} { "Info" "ISGN_ENTITY_NAME" "1 Data_Gen " "Found entity 1: Data_Gen" {  } { { "Data_Gen.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/Data_Gen.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507836844334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507836844334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file fir_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FIR_package " "Found design unit 1: FIR_package" {  } { { "FIR_package.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FIR_package.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507836844336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507836844336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir_10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FIR_10-arq " "Found design unit 1: FIR_10-arq" {  } { { "FIR_10.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FIR_10.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507836844337 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIR_10 " "Found entity 1: FIR_10" {  } { { "FIR_10.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FIR_10.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507836844337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507836844337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG-arq " "Found design unit 1: REG-arq" {  } { { "REG.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/REG.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507836844339 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG " "Found entity 1: REG" {  } { { "REG.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/REG.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507836844339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507836844339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mac.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MAC-arq " "Found design unit 1: MAC-arq" {  } { { "MAC.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/MAC.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507836844341 ""} { "Info" "ISGN_ENTITY_NAME" "1 MAC " "Found entity 1: MAC" {  } { { "MAC.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/MAC.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507836844341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507836844341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM-arq " "Found design unit 1: FSM-arq" {  } { { "FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507836844343 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507836844343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507836844343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM_tb-arq " "Found design unit 1: FSM_tb-arq" {  } { { "FSM_tb.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507836844345 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM_tb " "Found entity 1: FSM_tb" {  } { { "FSM_tb.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507836844345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507836844345 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FIR_10 " "Elaborating entity \"FIR_10\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1507836844395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_div:CLK_D " "Elaborating entity \"clk_div\" for hierarchy \"clk_div:CLK_D\"" {  } { { "FIR_10.vhd" "CLK_D" { Text "C:/Users/Daniela/Desktop/FIR_10/FIR_10.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507836844397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG REG:REG0 " "Elaborating entity \"REG\" for hierarchy \"REG:REG0\"" {  } { { "FIR_10.vhd" "REG0" { Text "C:/Users/Daniela/Desktop/FIR_10/FIR_10.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507836844398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAC MAC:MAC_PROCESS " "Elaborating entity \"MAC\" for hierarchy \"MAC:MAC_PROCESS\"" {  } { { "FIR_10.vhd" "MAC_PROCESS" { Text "C:/Users/Daniela/Desktop/FIR_10/FIR_10.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507836844429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM:FSM_PROCESS " "Elaborating entity \"FSM\" for hierarchy \"FSM:FSM_PROCESS\"" {  } { { "FIR_10.vhd" "FSM_PROCESS" { Text "C:/Users/Daniela/Desktop/FIR_10/FIR_10.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507836844431 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_out FSM.vhd(34) " "VHDL Process Statement warning at FSM.vhd(34): inferring latch(es) for signal or variable \"data_out\", which holds its previous value in one or more paths through the process" {  } { { "FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1507836844434 "|FIR_10|FSM:FSM_PROCESS"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dir FSM.vhd(34) " "VHDL Process Statement warning at FSM.vhd(34): inferring latch(es) for signal or variable \"dir\", which holds its previous value in one or more paths through the process" {  } { { "FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1507836844434 "|FIR_10|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dir\[0\] FSM.vhd(34) " "Inferred latch for \"dir\[0\]\" at FSM.vhd(34)" {  } { { "FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507836844437 "|FIR_10|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dir\[1\] FSM.vhd(34) " "Inferred latch for \"dir\[1\]\" at FSM.vhd(34)" {  } { { "FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507836844437 "|FIR_10|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dir\[2\] FSM.vhd(34) " "Inferred latch for \"dir\[2\]\" at FSM.vhd(34)" {  } { { "FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507836844437 "|FIR_10|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dir\[3\] FSM.vhd(34) " "Inferred latch for \"dir\[3\]\" at FSM.vhd(34)" {  } { { "FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507836844437 "|FIR_10|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[0\] FSM.vhd(34) " "Inferred latch for \"data_out\[0\]\" at FSM.vhd(34)" {  } { { "FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507836844437 "|FIR_10|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[1\] FSM.vhd(34) " "Inferred latch for \"data_out\[1\]\" at FSM.vhd(34)" {  } { { "FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507836844437 "|FIR_10|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[2\] FSM.vhd(34) " "Inferred latch for \"data_out\[2\]\" at FSM.vhd(34)" {  } { { "FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507836844438 "|FIR_10|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[3\] FSM.vhd(34) " "Inferred latch for \"data_out\[3\]\" at FSM.vhd(34)" {  } { { "FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507836844438 "|FIR_10|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[4\] FSM.vhd(34) " "Inferred latch for \"data_out\[4\]\" at FSM.vhd(34)" {  } { { "FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507836844438 "|FIR_10|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[5\] FSM.vhd(34) " "Inferred latch for \"data_out\[5\]\" at FSM.vhd(34)" {  } { { "FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507836844438 "|FIR_10|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[6\] FSM.vhd(34) " "Inferred latch for \"data_out\[6\]\" at FSM.vhd(34)" {  } { { "FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507836844438 "|FIR_10|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[7\] FSM.vhd(34) " "Inferred latch for \"data_out\[7\]\" at FSM.vhd(34)" {  } { { "FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507836844438 "|FIR_10|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[8\] FSM.vhd(34) " "Inferred latch for \"data_out\[8\]\" at FSM.vhd(34)" {  } { { "FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507836844438 "|FIR_10|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[9\] FSM.vhd(34) " "Inferred latch for \"data_out\[9\]\" at FSM.vhd(34)" {  } { { "FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507836844438 "|FIR_10|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[10\] FSM.vhd(34) " "Inferred latch for \"data_out\[10\]\" at FSM.vhd(34)" {  } { { "FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507836844438 "|FIR_10|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[11\] FSM.vhd(34) " "Inferred latch for \"data_out\[11\]\" at FSM.vhd(34)" {  } { { "FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507836844439 "|FIR_10|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[12\] FSM.vhd(34) " "Inferred latch for \"data_out\[12\]\" at FSM.vhd(34)" {  } { { "FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507836844439 "|FIR_10|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[13\] FSM.vhd(34) " "Inferred latch for \"data_out\[13\]\" at FSM.vhd(34)" {  } { { "FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507836844439 "|FIR_10|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[14\] FSM.vhd(34) " "Inferred latch for \"data_out\[14\]\" at FSM.vhd(34)" {  } { { "FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507836844439 "|FIR_10|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[15\] FSM.vhd(34) " "Inferred latch for \"data_out\[15\]\" at FSM.vhd(34)" {  } { { "FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507836844439 "|FIR_10|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[16\] FSM.vhd(34) " "Inferred latch for \"data_out\[16\]\" at FSM.vhd(34)" {  } { { "FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507836844439 "|FIR_10|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[17\] FSM.vhd(34) " "Inferred latch for \"data_out\[17\]\" at FSM.vhd(34)" {  } { { "FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507836844439 "|FIR_10|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[18\] FSM.vhd(34) " "Inferred latch for \"data_out\[18\]\" at FSM.vhd(34)" {  } { { "FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507836844439 "|FIR_10|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[19\] FSM.vhd(34) " "Inferred latch for \"data_out\[19\]\" at FSM.vhd(34)" {  } { { "FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507836844439 "|FIR_10|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[20\] FSM.vhd(34) " "Inferred latch for \"data_out\[20\]\" at FSM.vhd(34)" {  } { { "FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507836844439 "|FIR_10|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[21\] FSM.vhd(34) " "Inferred latch for \"data_out\[21\]\" at FSM.vhd(34)" {  } { { "FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507836844439 "|FIR_10|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[22\] FSM.vhd(34) " "Inferred latch for \"data_out\[22\]\" at FSM.vhd(34)" {  } { { "FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507836844440 "|FIR_10|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[23\] FSM.vhd(34) " "Inferred latch for \"data_out\[23\]\" at FSM.vhd(34)" {  } { { "FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507836844440 "|FIR_10|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[24\] FSM.vhd(34) " "Inferred latch for \"data_out\[24\]\" at FSM.vhd(34)" {  } { { "FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507836844440 "|FIR_10|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[25\] FSM.vhd(34) " "Inferred latch for \"data_out\[25\]\" at FSM.vhd(34)" {  } { { "FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507836844440 "|FIR_10|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[26\] FSM.vhd(34) " "Inferred latch for \"data_out\[26\]\" at FSM.vhd(34)" {  } { { "FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507836844440 "|FIR_10|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[27\] FSM.vhd(34) " "Inferred latch for \"data_out\[27\]\" at FSM.vhd(34)" {  } { { "FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507836844440 "|FIR_10|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[28\] FSM.vhd(34) " "Inferred latch for \"data_out\[28\]\" at FSM.vhd(34)" {  } { { "FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507836844440 "|FIR_10|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[29\] FSM.vhd(34) " "Inferred latch for \"data_out\[29\]\" at FSM.vhd(34)" {  } { { "FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507836844440 "|FIR_10|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[30\] FSM.vhd(34) " "Inferred latch for \"data_out\[30\]\" at FSM.vhd(34)" {  } { { "FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507836844440 "|FIR_10|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[31\] FSM.vhd(34) " "Inferred latch for \"data_out\[31\]\" at FSM.vhd(34)" {  } { { "FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507836844440 "|FIR_10|FSM:FSM_PROCESS"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "MAC:MAC_PROCESS\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MAC:MAC_PROCESS\|Mult0\"" {  } { { "MAC.vhd" "Mult0" { Text "C:/Users/Daniela/Desktop/FIR_10/MAC.vhd" 26 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1507836845134 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1507836845134 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MAC:MAC_PROCESS\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"MAC:MAC_PROCESS\|lpm_mult:Mult0\"" {  } { { "MAC.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/MAC.vhd" 26 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507836845188 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MAC:MAC_PROCESS\|lpm_mult:Mult0 " "Instantiated megafunction \"MAC:MAC_PROCESS\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507836845188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 14 " "Parameter \"LPM_WIDTHB\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507836845188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 30 " "Parameter \"LPM_WIDTHP\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507836845188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 30 " "Parameter \"LPM_WIDTHR\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507836845188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507836845188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507836845188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507836845188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507836845188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507836845188 ""}  } { { "MAC.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/MAC.vhd" 26 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1507836845188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_v5t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_v5t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_v5t " "Found entity 1: mult_v5t" {  } { { "db/mult_v5t.tdf" "" { Text "C:/Users/Daniela/Desktop/FIR_10/db/mult_v5t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507836845250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507836845250 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FSM:FSM_PROCESS\|data_out\[0\] " "Latch FSM:FSM_PROCESS\|data_out\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:FSM_PROCESS\|state.M " "Ports D and ENA on the latch are fed by the same signal FSM:FSM_PROCESS\|state.M" {  } { { "FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1507836845527 ""}  } { { "FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1507836845527 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FSM:FSM_PROCESS\|data_out\[1\] " "Latch FSM:FSM_PROCESS\|data_out\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:FSM_PROCESS\|state.M " "Ports D and ENA on the latch are fed by the same signal FSM:FSM_PROCESS\|state.M" {  } { { "FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1507836845527 ""}  } { { "FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1507836845527 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FSM:FSM_PROCESS\|data_out\[2\] " "Latch FSM:FSM_PROCESS\|data_out\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:FSM_PROCESS\|state.M " "Ports D and ENA on the latch are fed by the same signal FSM:FSM_PROCESS\|state.M" {  } { { "FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1507836845527 ""}  } { { "FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1507836845527 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FSM:FSM_PROCESS\|data_out\[3\] " "Latch FSM:FSM_PROCESS\|data_out\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:FSM_PROCESS\|state.M " "Ports D and ENA on the latch are fed by the same signal FSM:FSM_PROCESS\|state.M" {  } { { "FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1507836845527 ""}  } { { "FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1507836845527 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FSM:FSM_PROCESS\|data_out\[4\] " "Latch FSM:FSM_PROCESS\|data_out\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:FSM_PROCESS\|state.M " "Ports D and ENA on the latch are fed by the same signal FSM:FSM_PROCESS\|state.M" {  } { { "FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1507836845528 ""}  } { { "FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1507836845528 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FSM:FSM_PROCESS\|data_out\[5\] " "Latch FSM:FSM_PROCESS\|data_out\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:FSM_PROCESS\|state.M " "Ports D and ENA on the latch are fed by the same signal FSM:FSM_PROCESS\|state.M" {  } { { "FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1507836845528 ""}  } { { "FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1507836845528 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FSM:FSM_PROCESS\|data_out\[6\] " "Latch FSM:FSM_PROCESS\|data_out\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:FSM_PROCESS\|state.M " "Ports D and ENA on the latch are fed by the same signal FSM:FSM_PROCESS\|state.M" {  } { { "FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1507836845528 ""}  } { { "FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1507836845528 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FSM:FSM_PROCESS\|data_out\[7\] " "Latch FSM:FSM_PROCESS\|data_out\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:FSM_PROCESS\|state.M " "Ports D and ENA on the latch are fed by the same signal FSM:FSM_PROCESS\|state.M" {  } { { "FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1507836845528 ""}  } { { "FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1507836845528 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FSM:FSM_PROCESS\|data_out\[8\] " "Latch FSM:FSM_PROCESS\|data_out\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:FSM_PROCESS\|state.M " "Ports D and ENA on the latch are fed by the same signal FSM:FSM_PROCESS\|state.M" {  } { { "FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1507836845528 ""}  } { { "FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1507836845528 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FSM:FSM_PROCESS\|data_out\[9\] " "Latch FSM:FSM_PROCESS\|data_out\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:FSM_PROCESS\|state.M " "Ports D and ENA on the latch are fed by the same signal FSM:FSM_PROCESS\|state.M" {  } { { "FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1507836845529 ""}  } { { "FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1507836845529 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FSM:FSM_PROCESS\|data_out\[10\] " "Latch FSM:FSM_PROCESS\|data_out\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:FSM_PROCESS\|state.M " "Ports D and ENA on the latch are fed by the same signal FSM:FSM_PROCESS\|state.M" {  } { { "FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1507836845529 ""}  } { { "FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1507836845529 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FSM:FSM_PROCESS\|data_out\[11\] " "Latch FSM:FSM_PROCESS\|data_out\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:FSM_PROCESS\|state.M " "Ports D and ENA on the latch are fed by the same signal FSM:FSM_PROCESS\|state.M" {  } { { "FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1507836845529 ""}  } { { "FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1507836845529 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FSM:FSM_PROCESS\|data_out\[12\] " "Latch FSM:FSM_PROCESS\|data_out\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:FSM_PROCESS\|state.M " "Ports D and ENA on the latch are fed by the same signal FSM:FSM_PROCESS\|state.M" {  } { { "FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1507836845530 ""}  } { { "FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1507836845530 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FSM:FSM_PROCESS\|data_out\[13\] " "Latch FSM:FSM_PROCESS\|data_out\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:FSM_PROCESS\|state.M " "Ports D and ENA on the latch are fed by the same signal FSM:FSM_PROCESS\|state.M" {  } { { "FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1507836845530 ""}  } { { "FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1507836845530 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FSM:FSM_PROCESS\|data_out\[14\] " "Latch FSM:FSM_PROCESS\|data_out\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:FSM_PROCESS\|state.M " "Ports D and ENA on the latch are fed by the same signal FSM:FSM_PROCESS\|state.M" {  } { { "FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1507836845530 ""}  } { { "FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1507836845530 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FSM:FSM_PROCESS\|data_out\[15\] " "Latch FSM:FSM_PROCESS\|data_out\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:FSM_PROCESS\|state.M " "Ports D and ENA on the latch are fed by the same signal FSM:FSM_PROCESS\|state.M" {  } { { "FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1507836845530 ""}  } { { "FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1507836845530 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FSM:FSM_PROCESS\|data_out\[16\] " "Latch FSM:FSM_PROCESS\|data_out\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:FSM_PROCESS\|state.M " "Ports D and ENA on the latch are fed by the same signal FSM:FSM_PROCESS\|state.M" {  } { { "FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1507836845530 ""}  } { { "FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1507836845530 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FSM:FSM_PROCESS\|data_out\[17\] " "Latch FSM:FSM_PROCESS\|data_out\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:FSM_PROCESS\|state.M " "Ports D and ENA on the latch are fed by the same signal FSM:FSM_PROCESS\|state.M" {  } { { "FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1507836845530 ""}  } { { "FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1507836845530 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FSM:FSM_PROCESS\|data_out\[18\] " "Latch FSM:FSM_PROCESS\|data_out\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:FSM_PROCESS\|state.M " "Ports D and ENA on the latch are fed by the same signal FSM:FSM_PROCESS\|state.M" {  } { { "FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1507836845530 ""}  } { { "FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1507836845530 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FSM:FSM_PROCESS\|data_out\[19\] " "Latch FSM:FSM_PROCESS\|data_out\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:FSM_PROCESS\|state.M " "Ports D and ENA on the latch are fed by the same signal FSM:FSM_PROCESS\|state.M" {  } { { "FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1507836845531 ""}  } { { "FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1507836845531 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FSM:FSM_PROCESS\|data_out\[20\] " "Latch FSM:FSM_PROCESS\|data_out\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:FSM_PROCESS\|state.M " "Ports D and ENA on the latch are fed by the same signal FSM:FSM_PROCESS\|state.M" {  } { { "FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1507836845531 ""}  } { { "FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1507836845531 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FSM:FSM_PROCESS\|data_out\[21\] " "Latch FSM:FSM_PROCESS\|data_out\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:FSM_PROCESS\|state.M " "Ports D and ENA on the latch are fed by the same signal FSM:FSM_PROCESS\|state.M" {  } { { "FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1507836845531 ""}  } { { "FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1507836845531 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FSM:FSM_PROCESS\|data_out\[22\] " "Latch FSM:FSM_PROCESS\|data_out\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:FSM_PROCESS\|state.M " "Ports D and ENA on the latch are fed by the same signal FSM:FSM_PROCESS\|state.M" {  } { { "FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1507836845531 ""}  } { { "FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1507836845531 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FSM:FSM_PROCESS\|data_out\[23\] " "Latch FSM:FSM_PROCESS\|data_out\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:FSM_PROCESS\|state.M " "Ports D and ENA on the latch are fed by the same signal FSM:FSM_PROCESS\|state.M" {  } { { "FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1507836845531 ""}  } { { "FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1507836845531 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FSM:FSM_PROCESS\|data_out\[24\] " "Latch FSM:FSM_PROCESS\|data_out\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:FSM_PROCESS\|state.M " "Ports D and ENA on the latch are fed by the same signal FSM:FSM_PROCESS\|state.M" {  } { { "FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1507836845531 ""}  } { { "FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1507836845531 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FSM:FSM_PROCESS\|data_out\[25\] " "Latch FSM:FSM_PROCESS\|data_out\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:FSM_PROCESS\|state.M " "Ports D and ENA on the latch are fed by the same signal FSM:FSM_PROCESS\|state.M" {  } { { "FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1507836845531 ""}  } { { "FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1507836845531 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FSM:FSM_PROCESS\|data_out\[26\] " "Latch FSM:FSM_PROCESS\|data_out\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:FSM_PROCESS\|state.M " "Ports D and ENA on the latch are fed by the same signal FSM:FSM_PROCESS\|state.M" {  } { { "FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1507836845531 ""}  } { { "FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1507836845531 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FSM:FSM_PROCESS\|data_out\[27\] " "Latch FSM:FSM_PROCESS\|data_out\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:FSM_PROCESS\|state.M " "Ports D and ENA on the latch are fed by the same signal FSM:FSM_PROCESS\|state.M" {  } { { "FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1507836845532 ""}  } { { "FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1507836845532 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FSM:FSM_PROCESS\|data_out\[28\] " "Latch FSM:FSM_PROCESS\|data_out\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:FSM_PROCESS\|state.M " "Ports D and ENA on the latch are fed by the same signal FSM:FSM_PROCESS\|state.M" {  } { { "FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1507836845532 ""}  } { { "FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1507836845532 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FSM:FSM_PROCESS\|data_out\[29\] " "Latch FSM:FSM_PROCESS\|data_out\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:FSM_PROCESS\|state.M " "Ports D and ENA on the latch are fed by the same signal FSM:FSM_PROCESS\|state.M" {  } { { "FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1507836845532 ""}  } { { "FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1507836845532 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FSM:FSM_PROCESS\|data_out\[30\] " "Latch FSM:FSM_PROCESS\|data_out\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:FSM_PROCESS\|state.M " "Ports D and ENA on the latch are fed by the same signal FSM:FSM_PROCESS\|state.M" {  } { { "FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1507836845532 ""}  } { { "FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1507836845532 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FSM:FSM_PROCESS\|data_out\[31\] " "Latch FSM:FSM_PROCESS\|data_out\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:FSM_PROCESS\|state.M " "Ports D and ENA on the latch are fed by the same signal FSM:FSM_PROCESS\|state.M" {  } { { "FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1507836845532 ""}  } { { "FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1507836845532 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "clk_div.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/clk_div.vhd" 9 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1507836845534 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1507836845534 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1507836845820 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1507836846617 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507836846617 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "483 " "Implemented 483 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1507836846702 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1507836846702 ""} { "Info" "ICUT_CUT_TM_LCELLS" "428 " "Implemented 428 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1507836846702 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1507836846702 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1507836846702 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 67 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 67 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "663 " "Peak virtual memory: 663 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1507836846727 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 12 14:34:06 2017 " "Processing ended: Thu Oct 12 14:34:06 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1507836846727 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1507836846727 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1507836846727 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1507836846727 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1507836848864 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1507836848870 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 12 14:34:08 2017 " "Processing started: Thu Oct 12 14:34:08 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1507836848870 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1507836848870 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off FIR_10 -c FIR_10 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off FIR_10 -c FIR_10" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1507836848870 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1507836849017 ""}
{ "Info" "0" "" "Project  = FIR_10" {  } {  } 0 0 "Project  = FIR_10" 0 0 "Fitter" 0 0 1507836849018 ""}
{ "Info" "0" "" "Revision = FIR_10" {  } {  } 0 0 "Revision = FIR_10" 0 0 "Fitter" 0 0 1507836849018 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1507836849121 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1507836849122 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "FIR_10 EP4CE6E22C6 " "Automatically selected device EP4CE6E22C6 for design FIR_10" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1507836849327 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1507836849407 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1507836849408 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1507836849608 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1507836849615 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C6 " "Device EP4CE10E22C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1507836849741 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C6 " "Device EP4CE15E22C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1507836849741 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C6 " "Device EP4CE22E22C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1507836849741 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1507836849741 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Daniela/Desktop/FIR_10/" { { 0 { 0 ""} 0 754 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1507836849746 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Daniela/Desktop/FIR_10/" { { 0 { 0 ""} 0 756 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1507836849746 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Daniela/Desktop/FIR_10/" { { 0 { 0 ""} 0 758 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1507836849746 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Daniela/Desktop/FIR_10/" { { 0 { 0 ""} 0 760 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1507836849746 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Daniela/Desktop/FIR_10/" { { 0 { 0 ""} 0 762 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1507836849746 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1507836849746 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1507836849749 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "53 53 " "No exact pin location assignment(s) for 53 pins of 53 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1507836850193 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "36 " "TimeQuest Timing Analyzer is analyzing 36 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1507836850715 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FIR_10.sdc " "Synopsys Design Constraints File file not found: 'FIR_10.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1507836850716 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1507836850716 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1507836850725 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1507836850726 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1507836850727 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1507836850817 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FSM:FSM_PROCESS\|state.M " "Destination node FSM:FSM_PROCESS\|state.M" {  } { { "FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniela/Desktop/FIR_10/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1507836850817 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FSM:FSM_PROCESS\|state.N " "Destination node FSM:FSM_PROCESS\|state.N" {  } { { "FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniela/Desktop/FIR_10/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1507836850817 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1507836850817 ""}  } { { "FIR_10.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FIR_10.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniela/Desktop/FIR_10/" { { 0 { 0 ""} 0 732 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1507836850817 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FSM:FSM_PROCESS\|data_out\[31\]~1  " "Automatically promoted node FSM:FSM_PROCESS\|data_out\[31\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1507836850818 ""}  } { { "FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 34 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniela/Desktop/FIR_10/" { { 0 { 0 ""} 0 451 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1507836850818 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FSM:FSM_PROCESS\|WideOr0~0  " "Automatically promoted node FSM:FSM_PROCESS\|WideOr0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1507836850818 ""}  } { { "FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 39 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniela/Desktop/FIR_10/" { { 0 { 0 ""} 0 683 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1507836850818 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RESET~input (placed in PIN 24 (CLK2, DIFFCLK_1p)) " "Automatically promoted node RESET~input (placed in PIN 24 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1507836850818 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FSM:FSM_PROCESS\|data_out\[31\]~1 " "Destination node FSM:FSM_PROCESS\|data_out\[31\]~1" {  } { { "FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 34 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniela/Desktop/FIR_10/" { { 0 { 0 ""} 0 451 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1507836850818 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FSM:FSM_PROCESS\|state~16 " "Destination node FSM:FSM_PROCESS\|state~16" {  } { { "FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniela/Desktop/FIR_10/" { { 0 { 0 ""} 0 483 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1507836850818 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FSM:FSM_PROCESS\|state~17 " "Destination node FSM:FSM_PROCESS\|state~17" {  } { { "FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniela/Desktop/FIR_10/" { { 0 { 0 ""} 0 484 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1507836850818 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FSM:FSM_PROCESS\|state~18 " "Destination node FSM:FSM_PROCESS\|state~18" {  } { { "FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniela/Desktop/FIR_10/" { { 0 { 0 ""} 0 550 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1507836850818 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FSM:FSM_PROCESS\|state~19 " "Destination node FSM:FSM_PROCESS\|state~19" {  } { { "FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniela/Desktop/FIR_10/" { { 0 { 0 ""} 0 555 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1507836850818 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FSM:FSM_PROCESS\|state~20 " "Destination node FSM:FSM_PROCESS\|state~20" {  } { { "FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniela/Desktop/FIR_10/" { { 0 { 0 ""} 0 681 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1507836850818 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FSM:FSM_PROCESS\|state~21 " "Destination node FSM:FSM_PROCESS\|state~21" {  } { { "FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniela/Desktop/FIR_10/" { { 0 { 0 ""} 0 686 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1507836850818 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FSM:FSM_PROCESS\|state~22 " "Destination node FSM:FSM_PROCESS\|state~22" {  } { { "FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniela/Desktop/FIR_10/" { { 0 { 0 ""} 0 687 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1507836850818 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FSM:FSM_PROCESS\|state~23 " "Destination node FSM:FSM_PROCESS\|state~23" {  } { { "FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniela/Desktop/FIR_10/" { { 0 { 0 ""} 0 688 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1507836850818 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FSM:FSM_PROCESS\|state~24 " "Destination node FSM:FSM_PROCESS\|state~24" {  } { { "FSM.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FSM.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniela/Desktop/FIR_10/" { { 0 { 0 ""} 0 689 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1507836850818 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1507836850818 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1507836850818 ""}  } { { "FIR_10.vhd" "" { Text "C:/Users/Daniela/Desktop/FIR_10/FIR_10.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniela/Desktop/FIR_10/" { { 0 { 0 ""} 0 731 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1507836850818 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1507836851200 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1507836851201 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1507836851201 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1507836851203 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1507836851205 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1507836851207 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1507836851258 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1507836851259 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1507836851259 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "51 unused 2.5V 17 34 0 " "Number of I/O pins in group: 51 (unused VREF, 2.5V VCCIO, 17 input, 34 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1507836851263 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1507836851263 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1507836851263 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 6 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1507836851264 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 7 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1507836851264 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 11 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1507836851264 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1507836851264 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 13 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1507836851264 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 9 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1507836851264 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 13 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1507836851264 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1507836851264 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1507836851264 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1507836851264 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1507836851322 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1507836851327 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1507836852095 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1507836852239 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1507836852257 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1507836854407 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1507836854407 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1507836854799 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "C:/Users/Daniela/Desktop/FIR_10/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 12 { 0 ""} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1507836855888 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1507836855888 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1507836858901 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1507836858901 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1507836858905 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.73 " "Total time spent on timing analysis during the Fitter is 0.73 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1507836859096 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1507836859106 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1507836859392 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1507836859392 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1507836859615 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1507836860278 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Daniela/Desktop/FIR_10/output_files/FIR_10.fit.smsg " "Generated suppressed messages file C:/Users/Daniela/Desktop/FIR_10/output_files/FIR_10.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1507836860759 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1027 " "Peak virtual memory: 1027 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1507836861165 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 12 14:34:21 2017 " "Processing ended: Thu Oct 12 14:34:21 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1507836861165 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1507836861165 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1507836861165 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1507836861165 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1507836862878 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1507836862883 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 12 14:34:22 2017 " "Processing started: Thu Oct 12 14:34:22 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1507836862883 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1507836862883 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off FIR_10 -c FIR_10 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off FIR_10 -c FIR_10" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1507836862883 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1507836863262 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1507836863740 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1507836863762 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "548 " "Peak virtual memory: 548 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1507836863979 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 12 14:34:23 2017 " "Processing ended: Thu Oct 12 14:34:23 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1507836863979 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1507836863979 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1507836863979 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1507836863979 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1507836864632 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1507836865790 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1507836865795 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 12 14:34:25 2017 " "Processing started: Thu Oct 12 14:34:25 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1507836865795 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507836865795 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FIR_10 -c FIR_10 " "Command: quartus_sta FIR_10 -c FIR_10" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507836865796 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1507836865934 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1507836866117 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507836866117 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "TimeQuest Timing Analyzer" 0 -1 1507836866201 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "TimeQuest Timing Analyzer" 0 -1 1507836866201 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "36 " "TimeQuest Timing Analyzer is analyzing 36 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1507836866443 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FIR_10.sdc " "Synopsys Design Constraints File file not found: 'FIR_10.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1507836866470 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507836866471 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1507836866473 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FSM:FSM_PROCESS\|state.A FSM:FSM_PROCESS\|state.A " "create_clock -period 1.000 -name FSM:FSM_PROCESS\|state.A FSM:FSM_PROCESS\|state.A" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1507836866473 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name RESET RESET " "create_clock -period 1.000 -name RESET RESET" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1507836866473 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507836866473 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507836866477 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507836866478 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1507836866479 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1507836866489 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1507836866554 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507836866554 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.534 " "Worst-case setup slack is -10.534" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507836866558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507836866558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.534            -450.883 clk  " "  -10.534            -450.883 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507836866558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.399              -6.329 FSM:FSM_PROCESS\|state.A  " "   -2.399              -6.329 FSM:FSM_PROCESS\|state.A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507836866558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.327             -39.605 RESET  " "   -2.327             -39.605 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507836866558 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507836866558 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.027 " "Worst-case hold slack is -0.027" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507836866566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507836866566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.027              -0.051 FSM:FSM_PROCESS\|state.A  " "   -0.027              -0.051 FSM:FSM_PROCESS\|state.A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507836866566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.356               0.000 clk  " "    0.356               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507836866566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.544               0.000 RESET  " "    0.544               0.000 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507836866566 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507836866566 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.063 " "Worst-case recovery slack is 0.063" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507836866572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507836866572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.063               0.000 clk  " "    0.063               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507836866572 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507836866572 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.114 " "Worst-case removal slack is -0.114" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507836866578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507836866578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.114             -24.048 clk  " "   -0.114             -24.048 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507836866578 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507836866578 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507836866582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507836866582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -230.000 clk  " "   -3.000            -230.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507836866582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 RESET  " "   -3.000              -3.000 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507836866582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.424               0.000 FSM:FSM_PROCESS\|state.A  " "    0.424               0.000 FSM:FSM_PROCESS\|state.A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507836866582 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507836866582 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1507836866826 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507836866863 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507836867507 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507836867587 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1507836867603 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507836867603 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.345 " "Worst-case setup slack is -9.345" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507836867608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507836867608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.345            -388.840 clk  " "   -9.345            -388.840 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507836867608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.096              -5.421 FSM:FSM_PROCESS\|state.A  " "   -2.096              -5.421 FSM:FSM_PROCESS\|state.A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507836867608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.076             -35.000 RESET  " "   -2.076             -35.000 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507836867608 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507836867608 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.017 " "Worst-case hold slack is 0.017" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507836867621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507836867621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.017               0.000 FSM:FSM_PROCESS\|state.A  " "    0.017               0.000 FSM:FSM_PROCESS\|state.A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507836867621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.310               0.000 clk  " "    0.310               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507836867621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.569               0.000 RESET  " "    0.569               0.000 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507836867621 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507836867621 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.117 " "Worst-case recovery slack is 0.117" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507836867628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507836867628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.117               0.000 clk  " "    0.117               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507836867628 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507836867628 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.118 " "Worst-case removal slack is -0.118" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507836867636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507836867636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.118             -24.904 clk  " "   -0.118             -24.904 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507836867636 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507836867636 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507836867643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507836867643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -230.000 clk  " "   -3.000            -230.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507836867643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 RESET  " "   -3.000              -3.000 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507836867643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.433               0.000 FSM:FSM_PROCESS\|state.A  " "    0.433               0.000 FSM:FSM_PROCESS\|state.A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507836867643 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507836867643 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1507836868020 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507836868139 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1507836868143 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507836868143 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.791 " "Worst-case setup slack is -5.791" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507836868149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507836868149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.791            -238.200 clk  " "   -5.791            -238.200 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507836868149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.218              -2.852 FSM:FSM_PROCESS\|state.A  " "   -1.218              -2.852 FSM:FSM_PROCESS\|state.A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507836868149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.896              -7.715 RESET  " "   -0.896              -7.715 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507836868149 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507836868149 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.168 " "Worst-case hold slack is 0.168" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507836868159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507836868159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.168               0.000 RESET  " "    0.168               0.000 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507836868159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 clk  " "    0.186               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507836868159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.189               0.000 FSM:FSM_PROCESS\|state.A  " "    0.189               0.000 FSM:FSM_PROCESS\|state.A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507836868159 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507836868159 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.059 " "Worst-case recovery slack is -0.059" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507836868166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507836868166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.059             -12.350 clk  " "   -0.059             -12.350 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507836868166 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507836868166 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.076 " "Worst-case removal slack is -0.076" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507836868174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507836868174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.076             -15.979 clk  " "   -0.076             -15.979 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507836868174 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507836868174 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507836868180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507836868180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -244.615 clk  " "   -3.000            -244.615 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507836868180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 RESET  " "   -3.000              -3.000 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507836868180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.393               0.000 FSM:FSM_PROCESS\|state.A  " "    0.393               0.000 FSM:FSM_PROCESS\|state.A " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507836868180 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507836868180 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507836869025 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507836869026 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "607 " "Peak virtual memory: 607 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1507836869134 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 12 14:34:29 2017 " "Processing ended: Thu Oct 12 14:34:29 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1507836869134 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1507836869134 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1507836869134 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507836869134 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 80 s " "Quartus Prime Full Compilation was successful. 0 errors, 80 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507836869905 ""}
