

================================================================
== Vitis HLS Report for 'relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config10_s'
================================================================
* Date:           Tue Jun 13 19:53:28 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        AlexNet_Cifar10_Keras_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.051 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      259|      259|  1.295 us|  1.295 us|  259|  259|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReLUActLoop  |      257|      257|         3|          1|          1|   256|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     145|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      63|    -|
|Register         |        -|     -|      75|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      75|     208|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+----+---+----+------------+------------+
    |        Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+----+---+----+------------+------------+
    |i_16_fu_95_p2               |         +|   0|  0|  16|           9|           1|
    |ap_condition_118            |       and|   0|  0|   2|           1|           1|
    |icmp_ln1695_71_fu_188_p2    |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln1695_72_fu_202_p2    |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln1695_73_fu_216_p2    |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln1695_fu_174_p2       |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln41_fu_89_p2          |      icmp|   0|  0|  11|           9|          10|
    |ap_block_pp0_stage0_01001   |        or|   0|  0|   2|           1|           1|
    |out_data_data_14_fu_194_p3  |    select|   0|  0|  15|           1|          15|
    |out_data_data_16_fu_208_p3  |    select|   0|  0|  15|           1|          15|
    |out_data_data_18_fu_222_p3  |    select|   0|  0|  15|           1|          15|
    |out_data_data_fu_180_p3     |    select|   0|  0|  15|           1|          15|
    |ap_enable_pp0               |       xor|   0|  0|   2|           1|           2|
    +----------------------------+----------+----+---+----+------------+------------+
    |Total                       |          |   0|  0| 145|          89|          79|
    +----------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_15    |   9|          2|    9|         18|
    |i_fu_64                  |   9|          2|    9|         18|
    |layer10_out_blk_n        |   9|          2|    1|          2|
    |layer7_out_blk_n         |   9|          2|    1|          2|
    |real_start               |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  63|         14|   23|         46|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_fu_64                           |   9|   0|    9|          0|
    |out_data_data_14_reg_271          |  15|   0|   15|          0|
    |out_data_data_16_reg_276          |  15|   0|   15|          0|
    |out_data_data_18_reg_281          |  15|   0|   15|          0|
    |out_data_data_reg_266             |  15|   0|   15|          0|
    |start_once_reg                    |   1|   0|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  75|   0|   75|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |                             Source Object                             |    C Type    |
+----------------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config10>|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config10>|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config10>|  return value|
|start_full_n                |   in|    1|  ap_ctrl_hs|  relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config10>|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config10>|  return value|
|ap_continue                 |   in|    1|  ap_ctrl_hs|  relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config10>|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config10>|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config10>|  return value|
|start_out                   |  out|    1|  ap_ctrl_hs|  relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config10>|  return value|
|start_write                 |  out|    1|  ap_ctrl_hs|  relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config10>|  return value|
|layer7_out_dout             |   in|   64|     ap_fifo|                                                             layer7_out|       pointer|
|layer7_out_num_data_valid   |   in|    9|     ap_fifo|                                                             layer7_out|       pointer|
|layer7_out_fifo_cap         |   in|    9|     ap_fifo|                                                             layer7_out|       pointer|
|layer7_out_empty_n          |   in|    1|     ap_fifo|                                                             layer7_out|       pointer|
|layer7_out_read             |  out|    1|     ap_fifo|                                                             layer7_out|       pointer|
|layer10_out_din             |  out|   64|     ap_fifo|                                                            layer10_out|       pointer|
|layer10_out_num_data_valid  |   in|    9|     ap_fifo|                                                            layer10_out|       pointer|
|layer10_out_fifo_cap        |   in|    9|     ap_fifo|                                                            layer10_out|       pointer|
|layer10_out_full_n          |   in|    1|     ap_fifo|                                                            layer10_out|       pointer|
|layer10_out_write           |  out|    1|     ap_fifo|                                                            layer10_out|       pointer|
+----------------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+

