GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.11_x64\IDE\bin\Documents\RiscVduino\src\ALU.v'
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.11_x64\IDE\bin\Documents\RiscVduino\src\Control_Unit.v'
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.11_x64\IDE\bin\Documents\RiscVduino\src\DataMemory.v'
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.11_x64\IDE\bin\Documents\RiscVduino\src\InstructionMemory.v'
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.11_x64\IDE\bin\Documents\RiscVduino\src\ProgramCounter.v'
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.11_x64\IDE\bin\Documents\RiscVduino\src\RegisterFile.v'
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.11_x64\IDE\bin\Documents\RiscVduino\src\riscv_top.v'
Compiling module 'riscv_top'("C:\Gowin\Gowin_V1.9.11_x64\IDE\bin\Documents\RiscVduino\src\riscv_top.v":1)
Compiling module 'program_counter'("C:\Gowin\Gowin_V1.9.11_x64\IDE\bin\Documents\RiscVduino\src\ProgramCounter.v":1)
Compiling module 'instruction_memory'("C:\Gowin\Gowin_V1.9.11_x64\IDE\bin\Documents\RiscVduino\src\InstructionMemory.v":1)
Extracting RAM for identifier 'memory'("C:\Gowin\Gowin_V1.9.11_x64\IDE\bin\Documents\RiscVduino\src\InstructionMemory.v":7)
WARN  (EX3988) : Cannot open file 'program.mem'("C:\Gowin\Gowin_V1.9.11_x64\IDE\bin\Documents\RiscVduino\src\InstructionMemory.v":11)
Compiling module 'control_unit'("C:\Gowin\Gowin_V1.9.11_x64\IDE\bin\Documents\RiscVduino\src\Control_Unit.v":1)
Compiling module 'RegisterFile'("C:\Gowin\Gowin_V1.9.11_x64\IDE\bin\Documents\RiscVduino\src\RegisterFile.v":1)
Extracting RAM for identifier 'registers'("C:\Gowin\Gowin_V1.9.11_x64\IDE\bin\Documents\RiscVduino\src\RegisterFile.v":10)
Compiling module 'ALU'("C:\Gowin\Gowin_V1.9.11_x64\IDE\bin\Documents\RiscVduino\src\ALU.v":1)
Compiling module 'data_memory'("C:\Gowin\Gowin_V1.9.11_x64\IDE\bin\Documents\RiscVduino\src\DataMemory.v":1)
Extracting RAM for identifier 'memory'("C:\Gowin\Gowin_V1.9.11_x64\IDE\bin\Documents\RiscVduino\src\DataMemory.v":11)
NOTE  (EX0101) : Current top module is "riscv_top"
[5%] Running netlist conversion ...
WARN  (CV0016) : Input clk is unused("C:\Gowin\Gowin_V1.9.11_x64\IDE\bin\Documents\RiscVduino\src\riscv_top.v":2)
WARN  (CV0016) : Input reset is unused("C:\Gowin\Gowin_V1.9.11_x64\IDE\bin\Documents\RiscVduino\src\riscv_top.v":3)
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
WARN  (NL0002) : The module "ALU" instantiated to "ALU" is swept in optimizing("C:\Gowin\Gowin_V1.9.11_x64\IDE\bin\Documents\RiscVduino\src\riscv_top.v":69)
WARN  (NL0002) : The module "control_unit" instantiated to "CU" is swept in optimizing("C:\Gowin\Gowin_V1.9.11_x64\IDE\bin\Documents\RiscVduino\src\riscv_top.v":43)
WARN  (NL0002) : The module "data_memory" instantiated to "DMEM" is swept in optimizing("C:\Gowin\Gowin_V1.9.11_x64\IDE\bin\Documents\RiscVduino\src\riscv_top.v":80)
WARN  (NL0002) : The module "instruction_memory" instantiated to "IMEM" is swept in optimizing("C:\Gowin\Gowin_V1.9.11_x64\IDE\bin\Documents\RiscVduino\src\riscv_top.v":30)
WARN  (NL0002) : The module "program_counter" instantiated to "PC" is swept in optimizing("C:\Gowin\Gowin_V1.9.11_x64\IDE\bin\Documents\RiscVduino\src\riscv_top.v":24)
WARN  (NL0002) : The module "RegisterFile" instantiated to "REGFILE" is swept in optimizing("C:\Gowin\Gowin_V1.9.11_x64\IDE\bin\Documents\RiscVduino\src\riscv_top.v":56)
[95%] Generate netlist file "C:\Gowin\Gowin_V1.9.11_x64\IDE\bin\Documents\RiscVduino\impl\gwsynthesis\RiscVduino.vg" completed
[100%] Generate report file "C:\Gowin\Gowin_V1.9.11_x64\IDE\bin\Documents\RiscVduino\impl\gwsynthesis\RiscVduino_syn.rpt.html" completed
GowinSynthesis finish
