// Seed: 1639249249
`timescale 1ps / 1ps
module module_0 (
    output id_0,
    output id_1,
    output id_2
);
  assign id_3 = 1;
  assign id_1 = 1;
  logic id_4;
  assign id_3 = 1 ? id_3 - id_4 : 1;
endmodule
