# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../../InputProcessor.v"
verilog xil_defaultlib  "../../../../test_bentch/input_tb.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
