$date
	Fri Jun  6 03:08:43 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module highpriority_encoder_tb $end
$var wire 2 ! tb_out [1:0] $end
$var reg 4 " input_vec [3:0] $end
$var reg 1 # tb_a $end
$var reg 1 $ tb_b $end
$var reg 1 % tb_c $end
$var reg 1 & tb_d $end
$var reg 1 ' done_flag $end
$var reg 1 ( fatal_on_error $end
$scope module encoder $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % c $end
$var wire 1 & d $end
$var reg 2 ) out [1:0] $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var reg 32 * i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 *
b0 )
0(
0'
0&
0%
0$
0#
b0 "
b0 !
$end
#1000
1#
b1 "
b1 *
#2000
b1 !
b1 )
1$
0#
b10 "
b10 *
#3000
1#
b11 "
b11 *
#4000
b10 !
b10 )
1%
0$
0#
b100 "
b100 *
#5000
1#
b101 "
b101 *
#6000
1$
0#
b110 "
b110 *
#7000
1#
b111 "
b111 *
#8000
b11 !
b11 )
1&
0%
0$
0#
b1000 "
b1000 *
#9000
1#
b1001 "
b1001 *
#10000
1$
0#
b1010 "
b1010 *
#11000
1#
b1011 "
b1011 *
#12000
1%
0$
0#
b1100 "
b1100 *
#13000
1#
b1101 "
b1101 *
#14000
1$
0#
b1110 "
b1110 *
#15000
1#
b1111 "
b1111 *
#16000
1'
b10000 *
