// Seed: 809450503
module module_0 (
    id_1
);
  output wire id_1;
  wor id_2 = id_2;
  initial @(1 < 1) id_2 = 1;
  assign module_1.id_1 = 0;
  wire id_4;
endmodule
module module_1 (
    input wand id_0,
    input tri0 id_1,
    output wire id_2,
    output tri0 id_3,
    output wand id_4,
    output tri0 id_5,
    input tri id_6,
    input wire id_7,
    input tri1 id_8,
    input wand id_9,
    input wire id_10,
    input logic id_11,
    input tri0 id_12,
    output tri0 id_13,
    output supply0 id_14,
    input uwire id_15,
    input wire id_16,
    output wor id_17,
    output logic id_18
);
  wire id_20;
  always_latch id_18 <= id_11;
  module_0 modCall_1 (id_20);
endmodule
