# Generated by Yosys 0.55+46 (git sha1 aa1daa702, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)
autoidx 1
attribute \top 1
attribute \dynports 1
attribute \src "dut.sv:6.1-8.10"
module \ALU
  parameter \MODE 1'x
  attribute \src "dut.sv:6.24-6.25"
  wire width 8 input 1 \A
  attribute \src "dut.sv:6.27-6.28"
  wire width 8 input 2 \B
  attribute \src "dut.sv:6.43-6.44"
  wire width 8 output 3 \Y
end
