// Seed: 2302632162
`define pp_1 0
`timescale 1 ps / 1ps `default_nettype `pp_1 `timescale 1 ps / 1ps
module module_0 #(
    parameter id_2 = 32'd2,
    parameter id_3 = 32'd17
) ();
  assign id_1 = id_1[1 : 1];
  logic _id_2;
  always @(posedge 1) begin
    id_2 = 1 ? 1 : 1;
  end
  type_6 id_4 (.id_0(1));
  assign id_2[1'b0] = id_2[id_2];
  assign id_1 = id_3[id_3];
endmodule
