// Seed: 3665597680
module module_0 (
    input  uwire id_0,
    input  uwire id_1,
    input  wire  id_2,
    output tri   id_3
);
  wire id_5;
  always id_3 = 1;
  wire id_6;
endmodule
module module_1 (
    output uwire id_0,
    input uwire id_1,
    input wor void id_2,
    input wor id_3,
    input uwire id_4,
    output uwire id_5,
    input uwire id_6,
    output supply0 id_7,
    output tri id_8,
    output wand id_9,
    output wire id_10,
    output wor id_11,
    output supply0 id_12,
    input supply1 id_13,
    input wand id_14
);
  final id_7 = id_4 - 1;
  assign id_8 = id_14;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_4,
      id_11
  );
  assign modCall_1.id_1 = 0;
endmodule
