// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "03/30/2015 21:11:53"

// 
// Device: Altera EP2C20F484C7 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module lg_highlevel (
	CLOCK_27,
	CLOCK_50,
	KEY,
	SW,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	LEDG,
	LEDR,
	VGA_HS,
	VGA_VS,
	VGA_R,
	VGA_G,
	VGA_B,
	SRAM_DQ,
	SRAM_ADDR,
	SRAM_UB_N,
	SRAM_LB_N,
	SRAM_WE_N,
	SRAM_CE_N,
	SRAM_OE_N);
input 	[1:0] CLOCK_27;
input 	CLOCK_50;
input 	[3:0] KEY;
input 	[9:0] SW;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[7:0] LEDG;
output 	[9:0] LEDR;
output 	VGA_HS;
output 	VGA_VS;
output 	[3:0] VGA_R;
output 	[3:0] VGA_G;
output 	[3:0] VGA_B;
inout 	[15:0] SRAM_DQ;
output 	[17:0] SRAM_ADDR;
output 	SRAM_UB_N;
output 	SRAM_LB_N;
output 	SRAM_WE_N;
output 	SRAM_CE_N;
output 	SRAM_OE_N;

// Design Ports Information
// SRAM_DQ[0]	=>  Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DQ[1]	=>  Location: PIN_AB6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DQ[2]	=>  Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DQ[3]	=>  Location: PIN_AB7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DQ[4]	=>  Location: PIN_AA8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DQ[5]	=>  Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DQ[6]	=>  Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DQ[7]	=>  Location: PIN_AB9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DQ[8]	=>  Location: PIN_Y9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DQ[9]	=>  Location: PIN_W9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DQ[10]	=>  Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DQ[11]	=>  Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DQ[12]	=>  Location: PIN_R9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DQ[13]	=>  Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DQ[14]	=>  Location: PIN_V8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DQ[15]	=>  Location: PIN_U8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// CLOCK_27[1]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_R21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_T21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[0]	=>  Location: PIN_L22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_V12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_W12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_U12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_U11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[8]	=>  Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[9]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[1]	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[2]	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[3]	=>  Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[4]	=>  Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[5]	=>  Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[6]	=>  Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[0]	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[1]	=>  Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[2]	=>  Location: PIN_H5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[3]	=>  Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[4]	=>  Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[5]	=>  Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[6]	=>  Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[0]	=>  Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[1]	=>  Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[2]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[3]	=>  Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[4]	=>  Location: PIN_E3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[5]	=>  Location: PIN_E4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[6]	=>  Location: PIN_D3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[0]	=>  Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[1]	=>  Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[2]	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[3]	=>  Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[4]	=>  Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[5]	=>  Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[6]	=>  Location: PIN_D4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[0]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[1]	=>  Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[2]	=>  Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[3]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[4]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[5]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[6]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[7]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[0]	=>  Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[1]	=>  Location: PIN_R19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[2]	=>  Location: PIN_U19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[3]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[4]	=>  Location: PIN_T18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[5]	=>  Location: PIN_V19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[6]	=>  Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[7]	=>  Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[8]	=>  Location: PIN_R18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[9]	=>  Location: PIN_R17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_HS	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_VS	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_R[0]	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_R[1]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_R[2]	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_R[3]	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_G[0]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_G[1]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_G[2]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_G[3]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_B[0]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_B[1]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_B[2]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_B[3]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDR[0]	=>  Location: PIN_AA3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDR[1]	=>  Location: PIN_AB3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDR[2]	=>  Location: PIN_AA4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDR[3]	=>  Location: PIN_AB4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDR[4]	=>  Location: PIN_AA5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDR[5]	=>  Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDR[6]	=>  Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDR[7]	=>  Location: PIN_AB11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDR[8]	=>  Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDR[9]	=>  Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDR[10]	=>  Location: PIN_R11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDR[11]	=>  Location: PIN_T11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDR[12]	=>  Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDR[13]	=>  Location: PIN_U10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDR[14]	=>  Location: PIN_R10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDR[15]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDR[16]	=>  Location: PIN_Y6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDR[17]	=>  Location: PIN_Y5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_UB_N	=>  Location: PIN_W7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_LB_N	=>  Location: PIN_Y7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_WE_N	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_CE_N	=>  Location: PIN_AB5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_OE_N	=>  Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// KEY[0]	=>  Location: PIN_R22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLOCK_27[0]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("lg_highlevel_v.sdo");
// synopsys translate_on

wire \pll0|altpll_component|pll~CLK1 ;
wire \pll0|altpll_component|pll~CLK2 ;
wire \VgaController0|V_Counter[8]~26_combout ;
wire \VgaController0|H_Counter[1]~12_combout ;
wire \PixelGen0|Add5~0_combout ;
wire \PixelGen0|Add5~2_combout ;
wire \PixelGen0|Add4~2_combout ;
wire \PixelGen0|Add5~6_combout ;
wire \PixelGen0|Add4~4_combout ;
wire \Gpu0|Add1~4_combout ;
wire \PixelGen0|Add6~24_combout ;
wire \Gpu0|Add1~6_combout ;
wire \PixelGen0|Add3~6_combout ;
wire \Gpu0|Add1~8_combout ;
wire \PixelGen0|Add3~8_combout ;
wire \PixelGen0|Add6~28_combout ;
wire \PixelGen0|Add5~16_combout ;
wire \PixelGen0|Add6~30_combout ;
wire \PixelGen0|Add3~13 ;
wire \Gpu0|Add1~14_combout ;
wire \PixelGen0|Add3~14_combout ;
wire \VgaController0|O_COORD_X[6]~15_combout ;
wire \VgaController0|O_COORD_X[8]~20 ;
wire \VgaController0|O_COORD_X[9]~21_combout ;
wire \Gpu0|rowInd[2]~18_combout ;
wire \Gpu0|rowInd[6]~26_combout ;
wire \Gpu0|count[2]~25_combout ;
wire \Gpu0|count[4]~29_combout ;
wire \Gpu0|count[6]~33_combout ;
wire \Gpu0|count[8]~37_combout ;
wire \Gpu0|count[15]~51_combout ;
wire \Gpu0|count[17]~55_combout ;
wire \Gpu0|count[18]~57_combout ;
wire \Gpu0|count[20]~61_combout ;
wire \Gpu0|count[22]~65_combout ;
wire \VgaController0|Equal0~0_combout ;
wire \VgaController0|LessThan2~1_combout ;
wire \VgaController0|LessThan2~2_combout ;
wire \PixelGen0|O_VIDEO_ON~1_combout ;
wire \PixelGen0|O_GREEN[0]~1_combout ;
wire \Gpu0|LessThan1~0_combout ;
wire \Gpu0|LessThan1~1_combout ;
wire \Gpu0|count[0]~69_combout ;
wire \VgaController0|O_COORD_X[1]~feeder_combout ;
wire \SRAM_DQ[0]~0 ;
wire \SRAM_DQ[1]~1 ;
wire \SRAM_DQ[2]~2 ;
wire \SRAM_DQ[3]~3 ;
wire \SRAM_DQ[4]~4 ;
wire \SRAM_DQ[5]~5 ;
wire \SRAM_DQ[6]~6 ;
wire \SRAM_DQ[7]~7 ;
wire \SRAM_DQ[8]~8 ;
wire \SRAM_DQ[9]~9 ;
wire \SRAM_DQ[10]~10 ;
wire \SRAM_DQ[11]~11 ;
wire \pll0|altpll_component|_clk0 ;
wire \pll0|altpll_component|_clk0~clkctrl_outclk ;
wire \VgaController0|H_Counter[0]~10_combout ;
wire \VgaController0|H_Counter[2]~15 ;
wire \VgaController0|H_Counter[3]~17 ;
wire \VgaController0|H_Counter[4]~19 ;
wire \VgaController0|H_Counter[5]~20_combout ;
wire \VgaController0|H_Counter[5]~21 ;
wire \VgaController0|H_Counter[6]~23 ;
wire \VgaController0|H_Counter[7]~24_combout ;
wire \VgaController0|H_Counter[7]~25 ;
wire \VgaController0|H_Counter[8]~26_combout ;
wire \VgaController0|H_Counter[8]~27 ;
wire \VgaController0|H_Counter[9]~28_combout ;
wire \VgaController0|LessThan4~4_combout ;
wire \VgaController0|LessThan4~5_combout ;
wire \VgaController0|H_Counter[0]~11 ;
wire \VgaController0|H_Counter[1]~13 ;
wire \VgaController0|H_Counter[2]~14_combout ;
wire \VgaController0|O_COORD_X[2]~23_combout ;
wire \VgaController0|H_Counter[3]~16_combout ;
wire \VgaController0|LessThan0~0_combout ;
wire \VgaController0|LessThan0~1_combout ;
wire \VgaController0|LessThan0~2_combout ;
wire \VgaController0|always0~0_combout ;
wire \VgaController0|V_Counter[0]~11 ;
wire \VgaController0|V_Counter[1]~12_combout ;
wire \VgaController0|V_Counter[4]~19 ;
wire \VgaController0|V_Counter[5]~20_combout ;
wire \VgaController0|H_Counter[4]~18_combout ;
wire \VgaController0|Equal0~2_combout ;
wire \VgaController0|Equal0~1_combout ;
wire \VgaController0|Equal0~3_combout ;
wire \VgaController0|V_Counter[0]~10_combout ;
wire \VgaController0|V_Counter[2]~14_combout ;
wire \VgaController0|LessThan6~1_combout ;
wire \VgaController0|LessThan6~2_combout ;
wire \VgaController0|V_Counter[1]~13 ;
wire \VgaController0|V_Counter[2]~15 ;
wire \VgaController0|V_Counter[3]~17 ;
wire \VgaController0|V_Counter[4]~18_combout ;
wire \VgaController0|V_Counter[5]~21 ;
wire \VgaController0|V_Counter[6]~22_combout ;
wire \VgaController0|V_Counter[6]~23 ;
wire \VgaController0|V_Counter[7]~24_combout ;
wire \VgaController0|LessThan6~0_combout ;
wire \VgaController0|LessThan2~0_combout ;
wire \VgaController0|LessThan3~0_combout ;
wire \VgaController0|always0~1_combout ;
wire \VgaController0|O_COORD_X[3]~8_cout ;
wire \VgaController0|O_COORD_X[3]~9_combout ;
wire \PixelGen0|Equal0~0_combout ;
wire \VgaController0|O_COORD_X[3]~10 ;
wire \VgaController0|O_COORD_X[4]~12 ;
wire \VgaController0|O_COORD_X[5]~14 ;
wire \VgaController0|O_COORD_X[6]~16 ;
wire \VgaController0|O_COORD_X[7]~18 ;
wire \VgaController0|O_COORD_X[8]~19_combout ;
wire \VgaController0|O_COORD_X[7]~17_combout ;
wire \VgaController0|O_COORD_X[5]~13_combout ;
wire \VgaController0|O_COORD_X[4]~11_combout ;
wire \PixelGen0|Equal0~1_combout ;
wire \PixelGen0|Equal0~2_combout ;
wire \VgaController0|V_Counter[7]~25 ;
wire \VgaController0|V_Counter[8]~27 ;
wire \VgaController0|V_Counter[9]~28_combout ;
wire \VgaController0|V_Counter[3]~16_combout ;
wire \VgaController0|O_COORD_Y[2]~9_cout ;
wire \VgaController0|O_COORD_Y[2]~11 ;
wire \VgaController0|O_COORD_Y[3]~13 ;
wire \VgaController0|O_COORD_Y[4]~15 ;
wire \VgaController0|O_COORD_Y[5]~17 ;
wire \VgaController0|O_COORD_Y[6]~19 ;
wire \VgaController0|O_COORD_Y[7]~21 ;
wire \VgaController0|O_COORD_Y[8]~23 ;
wire \VgaController0|O_COORD_Y[9]~24_combout ;
wire \VgaController0|O_COORD_Y[4]~14_combout ;
wire \VgaController0|O_COORD_Y[3]~12_combout ;
wire \VgaController0|O_COORD_Y[7]~20_combout ;
wire \PixelGen0|Equal1~1_combout ;
wire \VgaController0|O_COORD_Y[8]~22_combout ;
wire \PixelGen0|Equal1~2_combout ;
wire \PixelGen0|O_VIDEO_ON~0_combout ;
wire \PixelGen0|O_VIDEO_ON~regout ;
wire \Gpu0|count[1]~23_combout ;
wire \Gpu0|count[1]~24 ;
wire \Gpu0|count[2]~26 ;
wire \Gpu0|count[3]~27_combout ;
wire \Gpu0|count[3]~28 ;
wire \Gpu0|count[4]~30 ;
wire \Gpu0|count[5]~31_combout ;
wire \Gpu0|count[5]~32 ;
wire \Gpu0|count[6]~34 ;
wire \Gpu0|count[7]~35_combout ;
wire \Gpu0|count[7]~36 ;
wire \Gpu0|count[8]~38 ;
wire \Gpu0|count[9]~39_combout ;
wire \Gpu0|count[9]~40 ;
wire \Gpu0|count[10]~41_combout ;
wire \Gpu0|count[10]~42 ;
wire \Gpu0|count[11]~43_combout ;
wire \Gpu0|count[11]~44 ;
wire \Gpu0|count[12]~45_combout ;
wire \Gpu0|count[12]~46 ;
wire \Gpu0|count[13]~47_combout ;
wire \Gpu0|count[13]~48 ;
wire \Gpu0|count[14]~49_combout ;
wire \Gpu0|count[14]~50 ;
wire \Gpu0|count[15]~52 ;
wire \Gpu0|count[16]~53_combout ;
wire \Gpu0|count[16]~54 ;
wire \Gpu0|count[17]~56 ;
wire \Gpu0|count[18]~58 ;
wire \Gpu0|count[19]~59_combout ;
wire \Gpu0|count[19]~60 ;
wire \Gpu0|count[20]~62 ;
wire \Gpu0|count[21]~63_combout ;
wire \Gpu0|count[21]~64 ;
wire \Gpu0|count[22]~66 ;
wire \Gpu0|count[23]~67_combout ;
wire \Gpu0|O_GPU_DATA[4]~0_combout ;
wire \Gpu0|O_GPU_DATA[5]~1_combout ;
wire \Gpu0|O_GPU_DATA[6]~2_combout ;
wire \Gpu0|O_GPU_DATA[7]~3_combout ;
wire \Gpu0|O_GPU_DATA[8]~feeder_combout ;
wire \Gpu0|O_GPU_DATA[9]~feeder_combout ;
wire \Gpu0|O_GPU_DATA[10]~feeder_combout ;
wire \Gpu0|O_GPU_DATA[11]~feeder_combout ;
wire \VgaController0|H_Counter[6]~22_combout ;
wire \VgaController0|LessThan5~0_combout ;
wire \VgaController0|O_VGA_H_SYNC~regout ;
wire \VgaController0|O_VGA_V_SYNC~0_combout ;
wire \VgaController0|O_VGA_V_SYNC~1_combout ;
wire \VgaController0|O_VGA_V_SYNC~regout ;
wire \VgaController0|O_COORD_Y[6]~18_combout ;
wire \PixelGen0|O_GREEN[0]~2_combout ;
wire \VgaController0|O_COORD_Y[1]~26_combout ;
wire \VgaController0|O_COORD_Y[2]~10_combout ;
wire \PixelGen0|Equal1~0_combout ;
wire \PixelGen0|O_GREEN[0]~0_combout ;
wire \VgaController0|O_COORD_Y[5]~16_combout ;
wire \PixelGen0|LessThan0~0_combout ;
wire \PixelGen0|LessThan0~1_combout ;
wire \PixelGen0|O_GREEN[0]~3_combout ;
wire \PixelGen0|O_RED~0_combout ;
wire \VgaController0|O_VGA_R[0]~0_combout ;
wire \PixelGen0|O_RED~1_combout ;
wire \VgaController0|O_VGA_R[1]~1_combout ;
wire \PixelGen0|O_RED~2_combout ;
wire \VgaController0|O_VGA_R[2]~2_combout ;
wire \PixelGen0|O_RED~3_combout ;
wire \VgaController0|O_VGA_R[3]~3_combout ;
wire \PixelGen0|O_GREEN~4_combout ;
wire \VgaController0|O_VGA_G[0]~0_combout ;
wire \PixelGen0|O_GREEN~5_combout ;
wire \VgaController0|O_VGA_G[1]~1_combout ;
wire \PixelGen0|O_GREEN~6_combout ;
wire \VgaController0|O_VGA_G[2]~2_combout ;
wire \PixelGen0|O_GREEN~7_combout ;
wire \VgaController0|O_VGA_G[3]~3_combout ;
wire \PixelGen0|O_BLUE~0_combout ;
wire \VgaController0|O_VGA_B[0]~0_combout ;
wire \PixelGen0|O_BLUE~1_combout ;
wire \VgaController0|O_VGA_B[1]~1_combout ;
wire \PixelGen0|O_BLUE~2_combout ;
wire \VgaController0|O_VGA_B[2]~2_combout ;
wire \PixelGen0|O_BLUE~3_combout ;
wire \VgaController0|O_VGA_B[3]~3_combout ;
wire \PixelGen0|Add6~0_combout ;
wire \Gpu0|colInd[0]~10_combout ;
wire \Gpu0|colInd[0]~11 ;
wire \Gpu0|colInd[1]~12_combout ;
wire \Gpu0|colInd[1]~13 ;
wire \Gpu0|colInd[2]~14_combout ;
wire \Gpu0|LessThan0~0_combout ;
wire \Gpu0|colInd[2]~15 ;
wire \Gpu0|colInd[3]~17 ;
wire \Gpu0|colInd[4]~19 ;
wire \Gpu0|colInd[5]~21 ;
wire \Gpu0|colInd[6]~22_combout ;
wire \Gpu0|colInd[5]~20_combout ;
wire \Gpu0|LessThan0~1_combout ;
wire \Gpu0|colInd[6]~23 ;
wire \Gpu0|colInd[7]~24_combout ;
wire \Gpu0|colInd[7]~25 ;
wire \Gpu0|colInd[8]~27 ;
wire \Gpu0|colInd[9]~28_combout ;
wire \Gpu0|LessThan0~2_combout ;
wire \MultiSram0|O_SRAM_ADDR[0]~0_combout ;
wire \PixelGen0|Add6~1 ;
wire \PixelGen0|Add6~2_combout ;
wire \MultiSram0|O_SRAM_ADDR[1]~1_combout ;
wire \PixelGen0|Add6~3 ;
wire \PixelGen0|Add6~4_combout ;
wire \MultiSram0|O_SRAM_ADDR[2]~2_combout ;
wire \PixelGen0|Add6~5 ;
wire \PixelGen0|Add6~6_combout ;
wire \Gpu0|colInd[3]~16_combout ;
wire \MultiSram0|O_SRAM_ADDR[3]~3_combout ;
wire \PixelGen0|Add6~7 ;
wire \PixelGen0|Add6~8_combout ;
wire \Gpu0|colInd[4]~18_combout ;
wire \MultiSram0|O_SRAM_ADDR[4]~4_combout ;
wire \PixelGen0|Add6~9 ;
wire \PixelGen0|Add6~10_combout ;
wire \MultiSram0|O_SRAM_ADDR[5]~5_combout ;
wire \PixelGen0|Add6~11 ;
wire \PixelGen0|Add6~12_combout ;
wire \MultiSram0|O_SRAM_ADDR[6]~6_combout ;
wire \PixelGen0|Add6~13 ;
wire \PixelGen0|Add6~14_combout ;
wire \PixelGen0|O_NEXT_ADDR~18_combout ;
wire \Gpu0|O_GPU_ADDR[7]~11_combout ;
wire \MultiSram0|O_SRAM_ADDR[7]~7_combout ;
wire \PixelGen0|Add6~15 ;
wire \PixelGen0|Add6~16_combout ;
wire \PixelGen0|O_NEXT_ADDR~19_combout ;
wire \Gpu0|colInd[8]~26_combout ;
wire \Gpu0|O_GPU_ADDR[7]~12 ;
wire \Gpu0|O_GPU_ADDR[8]~13_combout ;
wire \MultiSram0|O_SRAM_ADDR[8]~8_combout ;
wire \Gpu0|rowInd[0]~10_combout ;
wire \Gpu0|rowInd[0]~11 ;
wire \Gpu0|rowInd[1]~17 ;
wire \Gpu0|rowInd[2]~19 ;
wire \Gpu0|rowInd[3]~20_combout ;
wire \Gpu0|rowInd[0]~13_combout ;
wire \Gpu0|rowInd[0]~12_combout ;
wire \Gpu0|rowInd[0]~14_combout ;
wire \Gpu0|rowInd[0]~15_combout ;
wire \Gpu0|rowInd[3]~21 ;
wire \Gpu0|rowInd[4]~23 ;
wire \Gpu0|rowInd[5]~24_combout ;
wire \Gpu0|rowInd[5]~25 ;
wire \Gpu0|rowInd[6]~27 ;
wire \Gpu0|rowInd[7]~28_combout ;
wire \Gpu0|rowInd[7]~29 ;
wire \Gpu0|rowInd[8]~30_combout ;
wire \Gpu0|rowInd[8]~31 ;
wire \Gpu0|rowInd[9]~32_combout ;
wire \Gpu0|LessThan1~2_combout ;
wire \Gpu0|Add1~0_combout ;
wire \Gpu0|O_GPU_ADDR[8]~14 ;
wire \Gpu0|O_GPU_ADDR[9]~15_combout ;
wire \PixelGen0|Add4~0_combout ;
wire \PixelGen0|Add5~1 ;
wire \PixelGen0|Add5~3 ;
wire \PixelGen0|Add5~4_combout ;
wire \PixelGen0|Add6~17 ;
wire \PixelGen0|Add6~18_combout ;
wire \PixelGen0|O_NEXT_ADDR~20_combout ;
wire \MultiSram0|O_SRAM_ADDR[9]~9_combout ;
wire \PixelGen0|Add6~19 ;
wire \PixelGen0|Add6~20_combout ;
wire \PixelGen0|O_NEXT_ADDR~21_combout ;
wire \Gpu0|rowInd[1]~16_combout ;
wire \Gpu0|Add1~1 ;
wire \Gpu0|Add1~2_combout ;
wire \Gpu0|O_GPU_ADDR[9]~16 ;
wire \Gpu0|O_GPU_ADDR[10]~17_combout ;
wire \MultiSram0|O_SRAM_ADDR[10]~10_combout ;
wire \PixelGen0|Add5~5 ;
wire \PixelGen0|Add5~7 ;
wire \PixelGen0|Add5~8_combout ;
wire \PixelGen0|Add6~21 ;
wire \PixelGen0|Add6~22_combout ;
wire \PixelGen0|O_NEXT_ADDR~22_combout ;
wire \Gpu0|O_GPU_ADDR[10]~18 ;
wire \Gpu0|O_GPU_ADDR[11]~19_combout ;
wire \MultiSram0|O_SRAM_ADDR[11]~11_combout ;
wire \Gpu0|O_GPU_ADDR[11]~20 ;
wire \Gpu0|O_GPU_ADDR[12]~21_combout ;
wire \PixelGen0|O_NEXT_ADDR~23_combout ;
wire \MultiSram0|O_SRAM_ADDR[12]~12_combout ;
wire \Gpu0|O_GPU_ADDR[12]~22 ;
wire \Gpu0|O_GPU_ADDR[13]~23_combout ;
wire \PixelGen0|Add3~1 ;
wire \PixelGen0|Add3~2_combout ;
wire \PixelGen0|Add3~0_combout ;
wire \PixelGen0|Add4~1 ;
wire \PixelGen0|Add4~3 ;
wire \PixelGen0|Add4~5 ;
wire \PixelGen0|Add4~7 ;
wire \PixelGen0|Add4~8_combout ;
wire \PixelGen0|Add4~6_combout ;
wire \PixelGen0|Add5~9 ;
wire \PixelGen0|Add5~11 ;
wire \PixelGen0|Add5~12_combout ;
wire \PixelGen0|Add5~10_combout ;
wire \PixelGen0|Add6~23 ;
wire \PixelGen0|Add6~25 ;
wire \PixelGen0|Add6~26_combout ;
wire \PixelGen0|O_NEXT_ADDR~24_combout ;
wire \MultiSram0|O_SRAM_ADDR[13]~13_combout ;
wire \Gpu0|rowInd[4]~22_combout ;
wire \Gpu0|Add1~3 ;
wire \Gpu0|Add1~5 ;
wire \Gpu0|Add1~7 ;
wire \Gpu0|Add1~9 ;
wire \Gpu0|Add1~10_combout ;
wire \Gpu0|O_GPU_ADDR[13]~24 ;
wire \Gpu0|O_GPU_ADDR[14]~25_combout ;
wire \PixelGen0|O_NEXT_ADDR~25_combout ;
wire \MultiSram0|O_SRAM_ADDR[14]~14_combout ;
wire \Gpu0|Add1~11 ;
wire \Gpu0|Add1~12_combout ;
wire \Gpu0|O_GPU_ADDR[14]~26 ;
wire \Gpu0|O_GPU_ADDR[15]~27_combout ;
wire \PixelGen0|O_NEXT_ADDR~26_combout ;
wire \MultiSram0|O_SRAM_ADDR[15]~15_combout ;
wire \PixelGen0|Add3~3 ;
wire \PixelGen0|Add3~5 ;
wire \PixelGen0|Add3~7 ;
wire \PixelGen0|Add3~9 ;
wire \PixelGen0|Add3~11 ;
wire \PixelGen0|Add3~12_combout ;
wire \PixelGen0|Add3~10_combout ;
wire \PixelGen0|Add3~4_combout ;
wire \PixelGen0|Add4~9 ;
wire \PixelGen0|Add4~11 ;
wire \PixelGen0|Add4~13 ;
wire \PixelGen0|Add4~14_combout ;
wire \PixelGen0|Add4~12_combout ;
wire \PixelGen0|Add4~10_combout ;
wire \PixelGen0|Add5~13 ;
wire \PixelGen0|Add5~15 ;
wire \PixelGen0|Add5~17 ;
wire \PixelGen0|Add5~18_combout ;
wire \PixelGen0|Add5~14_combout ;
wire \PixelGen0|Add6~27 ;
wire \PixelGen0|Add6~29 ;
wire \PixelGen0|Add6~31 ;
wire \PixelGen0|Add6~32_combout ;
wire \PixelGen0|O_NEXT_ADDR~27_combout ;
wire \Gpu0|O_GPU_ADDR[15]~28 ;
wire \Gpu0|O_GPU_ADDR[16]~29_combout ;
wire \MultiSram0|O_SRAM_ADDR[16]~16_combout ;
wire \Gpu0|Add1~13 ;
wire \Gpu0|Add1~15 ;
wire \Gpu0|Add1~16_combout ;
wire \Gpu0|O_GPU_ADDR[16]~30 ;
wire \Gpu0|O_GPU_ADDR[17]~31_combout ;
wire \PixelGen0|Add4~15 ;
wire \PixelGen0|Add4~16_combout ;
wire \PixelGen0|Add5~19 ;
wire \PixelGen0|Add5~20_combout ;
wire \PixelGen0|Add6~33 ;
wire \PixelGen0|Add6~34_combout ;
wire \PixelGen0|O_NEXT_ADDR~28_combout ;
wire \MultiSram0|O_SRAM_ADDR[17]~17_combout ;
wire [3:0] \KEY~combout ;
wire [1:0] \CLOCK_27~combout ;
wire [9:0] \VgaController0|O_COORD_Y ;
wire [3:0] \VgaController0|CursorColor_G ;
wire [15:0] \Gpu0|O_GPU_DATA ;
wire [9:0] \VgaController0|O_COORD_X ;
wire [3:0] \VgaController0|CursorColor_B ;
wire [9:0] \VgaController0|V_Counter ;
wire [3:0] \PixelGen0|O_BLUE ;
wire [17:0] \Gpu0|O_GPU_ADDR ;
wire [9:0] \Gpu0|rowInd ;
wire [3:0] \PixelGen0|O_RED ;
wire [3:0] \VgaController0|CursorColor_R ;
wire [9:0] \Gpu0|colInd ;
wire [23:0] \Gpu0|count ;
wire [17:0] \PixelGen0|O_NEXT_ADDR ;
wire [9:0] \VgaController0|H_Counter ;
wire [3:0] \PixelGen0|O_GREEN ;

wire [2:0] \pll0|altpll_component|pll_CLK_bus ;

assign \pll0|altpll_component|_clk0  = \pll0|altpll_component|pll_CLK_bus [0];
assign \pll0|altpll_component|pll~CLK1  = \pll0|altpll_component|pll_CLK_bus [1];
assign \pll0|altpll_component|pll~CLK2  = \pll0|altpll_component|pll_CLK_bus [2];

// Location: LCFF_X23_Y6_N23
cycloneii_lcell_ff \VgaController0|V_Counter[8] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VgaController0|V_Counter[8]~26_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(\VgaController0|LessThan6~2_combout ),
	.sload(gnd),
	.ena(\VgaController0|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VgaController0|V_Counter [8]));

// Location: LCFF_X21_Y4_N7
cycloneii_lcell_ff \VgaController0|H_Counter[1] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VgaController0|H_Counter[1]~12_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(\VgaController0|LessThan4~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VgaController0|H_Counter [1]));

// Location: LCCOMB_X23_Y6_N22
cycloneii_lcell_comb \VgaController0|V_Counter[8]~26 (
// Equation(s):
// \VgaController0|V_Counter[8]~26_combout  = (\VgaController0|V_Counter [8] & (\VgaController0|V_Counter[7]~25  $ (GND))) # (!\VgaController0|V_Counter [8] & (!\VgaController0|V_Counter[7]~25  & VCC))
// \VgaController0|V_Counter[8]~27  = CARRY((\VgaController0|V_Counter [8] & !\VgaController0|V_Counter[7]~25 ))

	.dataa(\VgaController0|V_Counter [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VgaController0|V_Counter[7]~25 ),
	.combout(\VgaController0|V_Counter[8]~26_combout ),
	.cout(\VgaController0|V_Counter[8]~27 ));
// synopsys translate_off
defparam \VgaController0|V_Counter[8]~26 .lut_mask = 16'hA50A;
defparam \VgaController0|V_Counter[8]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N6
cycloneii_lcell_comb \VgaController0|H_Counter[1]~12 (
// Equation(s):
// \VgaController0|H_Counter[1]~12_combout  = (\VgaController0|H_Counter [1] & (!\VgaController0|H_Counter[0]~11 )) # (!\VgaController0|H_Counter [1] & ((\VgaController0|H_Counter[0]~11 ) # (GND)))
// \VgaController0|H_Counter[1]~13  = CARRY((!\VgaController0|H_Counter[0]~11 ) # (!\VgaController0|H_Counter [1]))

	.dataa(\VgaController0|H_Counter [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VgaController0|H_Counter[0]~11 ),
	.combout(\VgaController0|H_Counter[1]~12_combout ),
	.cout(\VgaController0|H_Counter[1]~13 ));
// synopsys translate_off
defparam \VgaController0|H_Counter[1]~12 .lut_mask = 16'h5A5F;
defparam \VgaController0|H_Counter[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X20_Y4_N17
cycloneii_lcell_ff \VgaController0|O_COORD_X[6] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VgaController0|O_COORD_X[6]~15_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VgaController0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VgaController0|O_COORD_X [6]));

// Location: LCFF_X20_Y4_N23
cycloneii_lcell_ff \VgaController0|O_COORD_X[9] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VgaController0|O_COORD_X[9]~21_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VgaController0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VgaController0|O_COORD_X [9]));

// Location: LCCOMB_X20_Y3_N10
cycloneii_lcell_comb \PixelGen0|Add5~0 (
// Equation(s):
// \PixelGen0|Add5~0_combout  = (\VgaController0|O_COORD_X [7] & (\VgaController0|O_COORD_Y [0] $ (VCC))) # (!\VgaController0|O_COORD_X [7] & (\VgaController0|O_COORD_Y [0] & VCC))
// \PixelGen0|Add5~1  = CARRY((\VgaController0|O_COORD_X [7] & \VgaController0|O_COORD_Y [0]))

	.dataa(\VgaController0|O_COORD_X [7]),
	.datab(\VgaController0|O_COORD_Y [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\PixelGen0|Add5~0_combout ),
	.cout(\PixelGen0|Add5~1 ));
// synopsys translate_off
defparam \PixelGen0|Add5~0 .lut_mask = 16'h6688;
defparam \PixelGen0|Add5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y3_N12
cycloneii_lcell_comb \PixelGen0|Add5~2 (
// Equation(s):
// \PixelGen0|Add5~2_combout  = (\VgaController0|O_COORD_X [8] & ((\VgaController0|O_COORD_Y [1] & (\PixelGen0|Add5~1  & VCC)) # (!\VgaController0|O_COORD_Y [1] & (!\PixelGen0|Add5~1 )))) # (!\VgaController0|O_COORD_X [8] & ((\VgaController0|O_COORD_Y [1] & 
// (!\PixelGen0|Add5~1 )) # (!\VgaController0|O_COORD_Y [1] & ((\PixelGen0|Add5~1 ) # (GND)))))
// \PixelGen0|Add5~3  = CARRY((\VgaController0|O_COORD_X [8] & (!\VgaController0|O_COORD_Y [1] & !\PixelGen0|Add5~1 )) # (!\VgaController0|O_COORD_X [8] & ((!\PixelGen0|Add5~1 ) # (!\VgaController0|O_COORD_Y [1]))))

	.dataa(\VgaController0|O_COORD_X [8]),
	.datab(\VgaController0|O_COORD_Y [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\PixelGen0|Add5~1 ),
	.combout(\PixelGen0|Add5~2_combout ),
	.cout(\PixelGen0|Add5~3 ));
// synopsys translate_off
defparam \PixelGen0|Add5~2 .lut_mask = 16'h9617;
defparam \PixelGen0|Add5~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X18_Y2_N13
cycloneii_lcell_ff \Gpu0|rowInd[2] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\Gpu0|rowInd[2]~18_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(\Gpu0|LessThan1~2_combout ),
	.sload(gnd),
	.ena(\Gpu0|rowInd[0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Gpu0|rowInd [2]));

// Location: LCCOMB_X20_Y6_N10
cycloneii_lcell_comb \PixelGen0|Add4~2 (
// Equation(s):
// \PixelGen0|Add4~2_combout  = (\VgaController0|O_COORD_Y [1] & ((\PixelGen0|Add3~0_combout  & (\PixelGen0|Add4~1  & VCC)) # (!\PixelGen0|Add3~0_combout  & (!\PixelGen0|Add4~1 )))) # (!\VgaController0|O_COORD_Y [1] & ((\PixelGen0|Add3~0_combout  & 
// (!\PixelGen0|Add4~1 )) # (!\PixelGen0|Add3~0_combout  & ((\PixelGen0|Add4~1 ) # (GND)))))
// \PixelGen0|Add4~3  = CARRY((\VgaController0|O_COORD_Y [1] & (!\PixelGen0|Add3~0_combout  & !\PixelGen0|Add4~1 )) # (!\VgaController0|O_COORD_Y [1] & ((!\PixelGen0|Add4~1 ) # (!\PixelGen0|Add3~0_combout ))))

	.dataa(\VgaController0|O_COORD_Y [1]),
	.datab(\PixelGen0|Add3~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\PixelGen0|Add4~1 ),
	.combout(\PixelGen0|Add4~2_combout ),
	.cout(\PixelGen0|Add4~3 ));
// synopsys translate_off
defparam \PixelGen0|Add4~2 .lut_mask = 16'h9617;
defparam \PixelGen0|Add4~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y3_N16
cycloneii_lcell_comb \PixelGen0|Add5~6 (
// Equation(s):
// \PixelGen0|Add5~6_combout  = (\PixelGen0|Add4~2_combout  & (!\PixelGen0|Add5~5 )) # (!\PixelGen0|Add4~2_combout  & ((\PixelGen0|Add5~5 ) # (GND)))
// \PixelGen0|Add5~7  = CARRY((!\PixelGen0|Add5~5 ) # (!\PixelGen0|Add4~2_combout ))

	.dataa(\PixelGen0|Add4~2_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\PixelGen0|Add5~5 ),
	.combout(\PixelGen0|Add5~6_combout ),
	.cout(\PixelGen0|Add5~7 ));
// synopsys translate_off
defparam \PixelGen0|Add5~6 .lut_mask = 16'h5A5F;
defparam \PixelGen0|Add5~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N12
cycloneii_lcell_comb \PixelGen0|Add4~4 (
// Equation(s):
// \PixelGen0|Add4~4_combout  = ((\VgaController0|O_COORD_Y [2] $ (\PixelGen0|Add3~2_combout  $ (!\PixelGen0|Add4~3 )))) # (GND)
// \PixelGen0|Add4~5  = CARRY((\VgaController0|O_COORD_Y [2] & ((\PixelGen0|Add3~2_combout ) # (!\PixelGen0|Add4~3 ))) # (!\VgaController0|O_COORD_Y [2] & (\PixelGen0|Add3~2_combout  & !\PixelGen0|Add4~3 )))

	.dataa(\VgaController0|O_COORD_Y [2]),
	.datab(\PixelGen0|Add3~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\PixelGen0|Add4~3 ),
	.combout(\PixelGen0|Add4~4_combout ),
	.cout(\PixelGen0|Add4~5 ));
// synopsys translate_off
defparam \PixelGen0|Add4~4 .lut_mask = 16'h698E;
defparam \PixelGen0|Add4~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y2_N10
cycloneii_lcell_comb \Gpu0|Add1~4 (
// Equation(s):
// \Gpu0|Add1~4_combout  = ((\Gpu0|rowInd [2] $ (\Gpu0|rowInd [4] $ (!\Gpu0|Add1~3 )))) # (GND)
// \Gpu0|Add1~5  = CARRY((\Gpu0|rowInd [2] & ((\Gpu0|rowInd [4]) # (!\Gpu0|Add1~3 ))) # (!\Gpu0|rowInd [2] & (\Gpu0|rowInd [4] & !\Gpu0|Add1~3 )))

	.dataa(\Gpu0|rowInd [2]),
	.datab(\Gpu0|rowInd [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Gpu0|Add1~3 ),
	.combout(\Gpu0|Add1~4_combout ),
	.cout(\Gpu0|Add1~5 ));
// synopsys translate_off
defparam \Gpu0|Add1~4 .lut_mask = 16'h698E;
defparam \Gpu0|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y3_N6
cycloneii_lcell_comb \PixelGen0|Add6~24 (
// Equation(s):
// \PixelGen0|Add6~24_combout  = (\PixelGen0|Add5~10_combout  & (\PixelGen0|Add6~23  $ (GND))) # (!\PixelGen0|Add5~10_combout  & (!\PixelGen0|Add6~23  & VCC))
// \PixelGen0|Add6~25  = CARRY((\PixelGen0|Add5~10_combout  & !\PixelGen0|Add6~23 ))

	.dataa(vcc),
	.datab(\PixelGen0|Add5~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\PixelGen0|Add6~23 ),
	.combout(\PixelGen0|Add6~24_combout ),
	.cout(\PixelGen0|Add6~25 ));
// synopsys translate_off
defparam \PixelGen0|Add6~24 .lut_mask = 16'hC30C;
defparam \PixelGen0|Add6~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y2_N12
cycloneii_lcell_comb \Gpu0|Add1~6 (
// Equation(s):
// \Gpu0|Add1~6_combout  = (\Gpu0|rowInd [3] & ((\Gpu0|rowInd [5] & (\Gpu0|Add1~5  & VCC)) # (!\Gpu0|rowInd [5] & (!\Gpu0|Add1~5 )))) # (!\Gpu0|rowInd [3] & ((\Gpu0|rowInd [5] & (!\Gpu0|Add1~5 )) # (!\Gpu0|rowInd [5] & ((\Gpu0|Add1~5 ) # (GND)))))
// \Gpu0|Add1~7  = CARRY((\Gpu0|rowInd [3] & (!\Gpu0|rowInd [5] & !\Gpu0|Add1~5 )) # (!\Gpu0|rowInd [3] & ((!\Gpu0|Add1~5 ) # (!\Gpu0|rowInd [5]))))

	.dataa(\Gpu0|rowInd [3]),
	.datab(\Gpu0|rowInd [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Gpu0|Add1~5 ),
	.combout(\Gpu0|Add1~6_combout ),
	.cout(\Gpu0|Add1~7 ));
// synopsys translate_off
defparam \Gpu0|Add1~6 .lut_mask = 16'h9617;
defparam \Gpu0|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N14
cycloneii_lcell_comb \PixelGen0|Add3~6 (
// Equation(s):
// \PixelGen0|Add3~6_combout  = (\VgaController0|O_COORD_Y [6] & (\PixelGen0|Add3~5  & VCC)) # (!\VgaController0|O_COORD_Y [6] & (!\PixelGen0|Add3~5 ))
// \PixelGen0|Add3~7  = CARRY((!\VgaController0|O_COORD_Y [6] & !\PixelGen0|Add3~5 ))

	.dataa(\VgaController0|O_COORD_Y [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\PixelGen0|Add3~5 ),
	.combout(\PixelGen0|Add3~6_combout ),
	.cout(\PixelGen0|Add3~7 ));
// synopsys translate_off
defparam \PixelGen0|Add3~6 .lut_mask = 16'hA505;
defparam \PixelGen0|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X18_Y2_N21
cycloneii_lcell_ff \Gpu0|rowInd[6] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\Gpu0|rowInd[6]~26_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(\Gpu0|LessThan1~2_combout ),
	.sload(gnd),
	.ena(\Gpu0|rowInd[0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Gpu0|rowInd [6]));

// Location: LCCOMB_X19_Y2_N14
cycloneii_lcell_comb \Gpu0|Add1~8 (
// Equation(s):
// \Gpu0|Add1~8_combout  = ((\Gpu0|rowInd [6] $ (\Gpu0|rowInd [4] $ (!\Gpu0|Add1~7 )))) # (GND)
// \Gpu0|Add1~9  = CARRY((\Gpu0|rowInd [6] & ((\Gpu0|rowInd [4]) # (!\Gpu0|Add1~7 ))) # (!\Gpu0|rowInd [6] & (\Gpu0|rowInd [4] & !\Gpu0|Add1~7 )))

	.dataa(\Gpu0|rowInd [6]),
	.datab(\Gpu0|rowInd [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Gpu0|Add1~7 ),
	.combout(\Gpu0|Add1~8_combout ),
	.cout(\Gpu0|Add1~9 ));
// synopsys translate_off
defparam \Gpu0|Add1~8 .lut_mask = 16'h698E;
defparam \Gpu0|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N16
cycloneii_lcell_comb \PixelGen0|Add3~8 (
// Equation(s):
// \PixelGen0|Add3~8_combout  = (\VgaController0|O_COORD_Y [7] & ((GND) # (!\PixelGen0|Add3~7 ))) # (!\VgaController0|O_COORD_Y [7] & (\PixelGen0|Add3~7  $ (GND)))
// \PixelGen0|Add3~9  = CARRY((\VgaController0|O_COORD_Y [7]) # (!\PixelGen0|Add3~7 ))

	.dataa(vcc),
	.datab(\VgaController0|O_COORD_Y [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\PixelGen0|Add3~7 ),
	.combout(\PixelGen0|Add3~8_combout ),
	.cout(\PixelGen0|Add3~9 ));
// synopsys translate_off
defparam \PixelGen0|Add3~8 .lut_mask = 16'h3CCF;
defparam \PixelGen0|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y3_N10
cycloneii_lcell_comb \PixelGen0|Add6~28 (
// Equation(s):
// \PixelGen0|Add6~28_combout  = (\PixelGen0|Add5~14_combout  & (\PixelGen0|Add6~27  $ (GND))) # (!\PixelGen0|Add5~14_combout  & (!\PixelGen0|Add6~27  & VCC))
// \PixelGen0|Add6~29  = CARRY((\PixelGen0|Add5~14_combout  & !\PixelGen0|Add6~27 ))

	.dataa(vcc),
	.datab(\PixelGen0|Add5~14_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\PixelGen0|Add6~27 ),
	.combout(\PixelGen0|Add6~28_combout ),
	.cout(\PixelGen0|Add6~29 ));
// synopsys translate_off
defparam \PixelGen0|Add6~28 .lut_mask = 16'hC30C;
defparam \PixelGen0|Add6~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y3_N26
cycloneii_lcell_comb \PixelGen0|Add5~16 (
// Equation(s):
// \PixelGen0|Add5~16_combout  = (\PixelGen0|Add4~12_combout  & (\PixelGen0|Add5~15  $ (GND))) # (!\PixelGen0|Add4~12_combout  & (!\PixelGen0|Add5~15  & VCC))
// \PixelGen0|Add5~17  = CARRY((\PixelGen0|Add4~12_combout  & !\PixelGen0|Add5~15 ))

	.dataa(vcc),
	.datab(\PixelGen0|Add4~12_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\PixelGen0|Add5~15 ),
	.combout(\PixelGen0|Add5~16_combout ),
	.cout(\PixelGen0|Add5~17 ));
// synopsys translate_off
defparam \PixelGen0|Add5~16 .lut_mask = 16'hC30C;
defparam \PixelGen0|Add5~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y3_N12
cycloneii_lcell_comb \PixelGen0|Add6~30 (
// Equation(s):
// \PixelGen0|Add6~30_combout  = (\PixelGen0|Add5~16_combout  & (!\PixelGen0|Add6~29 )) # (!\PixelGen0|Add5~16_combout  & ((\PixelGen0|Add6~29 ) # (GND)))
// \PixelGen0|Add6~31  = CARRY((!\PixelGen0|Add6~29 ) # (!\PixelGen0|Add5~16_combout ))

	.dataa(\PixelGen0|Add5~16_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\PixelGen0|Add6~29 ),
	.combout(\PixelGen0|Add6~30_combout ),
	.cout(\PixelGen0|Add6~31 ));
// synopsys translate_off
defparam \PixelGen0|Add6~30 .lut_mask = 16'h5A5F;
defparam \PixelGen0|Add6~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N20
cycloneii_lcell_comb \PixelGen0|Add3~12 (
// Equation(s):
// \PixelGen0|Add3~12_combout  = (\VgaController0|O_COORD_Y [9] & ((GND) # (!\PixelGen0|Add3~11 ))) # (!\VgaController0|O_COORD_Y [9] & (\PixelGen0|Add3~11  $ (GND)))
// \PixelGen0|Add3~13  = CARRY((\VgaController0|O_COORD_Y [9]) # (!\PixelGen0|Add3~11 ))

	.dataa(vcc),
	.datab(\VgaController0|O_COORD_Y [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\PixelGen0|Add3~11 ),
	.combout(\PixelGen0|Add3~12_combout ),
	.cout(\PixelGen0|Add3~13 ));
// synopsys translate_off
defparam \PixelGen0|Add3~12 .lut_mask = 16'h3CCF;
defparam \PixelGen0|Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y2_N20
cycloneii_lcell_comb \Gpu0|Add1~14 (
// Equation(s):
// \Gpu0|Add1~14_combout  = (\Gpu0|rowInd [7] & ((\Gpu0|rowInd [9] & (\Gpu0|Add1~13  & VCC)) # (!\Gpu0|rowInd [9] & (!\Gpu0|Add1~13 )))) # (!\Gpu0|rowInd [7] & ((\Gpu0|rowInd [9] & (!\Gpu0|Add1~13 )) # (!\Gpu0|rowInd [9] & ((\Gpu0|Add1~13 ) # (GND)))))
// \Gpu0|Add1~15  = CARRY((\Gpu0|rowInd [7] & (!\Gpu0|rowInd [9] & !\Gpu0|Add1~13 )) # (!\Gpu0|rowInd [7] & ((!\Gpu0|Add1~13 ) # (!\Gpu0|rowInd [9]))))

	.dataa(\Gpu0|rowInd [7]),
	.datab(\Gpu0|rowInd [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Gpu0|Add1~13 ),
	.combout(\Gpu0|Add1~14_combout ),
	.cout(\Gpu0|Add1~15 ));
// synopsys translate_off
defparam \Gpu0|Add1~14 .lut_mask = 16'h9617;
defparam \Gpu0|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N22
cycloneii_lcell_comb \PixelGen0|Add3~14 (
// Equation(s):
// \PixelGen0|Add3~14_combout  = !\PixelGen0|Add3~13 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\PixelGen0|Add3~13 ),
	.combout(\PixelGen0|Add3~14_combout ),
	.cout());
// synopsys translate_off
defparam \PixelGen0|Add3~14 .lut_mask = 16'h0F0F;
defparam \PixelGen0|Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N16
cycloneii_lcell_comb \VgaController0|O_COORD_X[6]~15 (
// Equation(s):
// \VgaController0|O_COORD_X[6]~15_combout  = (\VgaController0|H_Counter [6] & ((GND) # (!\VgaController0|O_COORD_X[5]~14 ))) # (!\VgaController0|H_Counter [6] & (\VgaController0|O_COORD_X[5]~14  $ (GND)))
// \VgaController0|O_COORD_X[6]~16  = CARRY((\VgaController0|H_Counter [6]) # (!\VgaController0|O_COORD_X[5]~14 ))

	.dataa(\VgaController0|H_Counter [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VgaController0|O_COORD_X[5]~14 ),
	.combout(\VgaController0|O_COORD_X[6]~15_combout ),
	.cout(\VgaController0|O_COORD_X[6]~16 ));
// synopsys translate_off
defparam \VgaController0|O_COORD_X[6]~15 .lut_mask = 16'h5AAF;
defparam \VgaController0|O_COORD_X[6]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N20
cycloneii_lcell_comb \VgaController0|O_COORD_X[8]~19 (
// Equation(s):
// \VgaController0|O_COORD_X[8]~19_combout  = (\VgaController0|H_Counter [8] & ((GND) # (!\VgaController0|O_COORD_X[7]~18 ))) # (!\VgaController0|H_Counter [8] & (\VgaController0|O_COORD_X[7]~18  $ (GND)))
// \VgaController0|O_COORD_X[8]~20  = CARRY((\VgaController0|H_Counter [8]) # (!\VgaController0|O_COORD_X[7]~18 ))

	.dataa(vcc),
	.datab(\VgaController0|H_Counter [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VgaController0|O_COORD_X[7]~18 ),
	.combout(\VgaController0|O_COORD_X[8]~19_combout ),
	.cout(\VgaController0|O_COORD_X[8]~20 ));
// synopsys translate_off
defparam \VgaController0|O_COORD_X[8]~19 .lut_mask = 16'h3CCF;
defparam \VgaController0|O_COORD_X[8]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N22
cycloneii_lcell_comb \VgaController0|O_COORD_X[9]~21 (
// Equation(s):
// \VgaController0|O_COORD_X[9]~21_combout  = \VgaController0|H_Counter [9] $ (!\VgaController0|O_COORD_X[8]~20 )

	.dataa(\VgaController0|H_Counter [9]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VgaController0|O_COORD_X[8]~20 ),
	.combout(\VgaController0|O_COORD_X[9]~21_combout ),
	.cout());
// synopsys translate_off
defparam \VgaController0|O_COORD_X[9]~21 .lut_mask = 16'hA5A5;
defparam \VgaController0|O_COORD_X[9]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y2_N12
cycloneii_lcell_comb \Gpu0|rowInd[2]~18 (
// Equation(s):
// \Gpu0|rowInd[2]~18_combout  = (\Gpu0|rowInd [2] & (\Gpu0|rowInd[1]~17  $ (GND))) # (!\Gpu0|rowInd [2] & (!\Gpu0|rowInd[1]~17  & VCC))
// \Gpu0|rowInd[2]~19  = CARRY((\Gpu0|rowInd [2] & !\Gpu0|rowInd[1]~17 ))

	.dataa(\Gpu0|rowInd [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Gpu0|rowInd[1]~17 ),
	.combout(\Gpu0|rowInd[2]~18_combout ),
	.cout(\Gpu0|rowInd[2]~19 ));
// synopsys translate_off
defparam \Gpu0|rowInd[2]~18 .lut_mask = 16'hA50A;
defparam \Gpu0|rowInd[2]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y2_N20
cycloneii_lcell_comb \Gpu0|rowInd[6]~26 (
// Equation(s):
// \Gpu0|rowInd[6]~26_combout  = (\Gpu0|rowInd [6] & (\Gpu0|rowInd[5]~25  $ (GND))) # (!\Gpu0|rowInd [6] & (!\Gpu0|rowInd[5]~25  & VCC))
// \Gpu0|rowInd[6]~27  = CARRY((\Gpu0|rowInd [6] & !\Gpu0|rowInd[5]~25 ))

	.dataa(\Gpu0|rowInd [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Gpu0|rowInd[5]~25 ),
	.combout(\Gpu0|rowInd[6]~26_combout ),
	.cout(\Gpu0|rowInd[6]~27 ));
// synopsys translate_off
defparam \Gpu0|rowInd[6]~26 .lut_mask = 16'hA50A;
defparam \Gpu0|rowInd[6]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X16_Y3_N21
cycloneii_lcell_ff \Gpu0|count[22] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\Gpu0|count[22]~65_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\PixelGen0|O_VIDEO_ON~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Gpu0|count [22]));

// Location: LCFF_X16_Y3_N17
cycloneii_lcell_ff \Gpu0|count[20] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\Gpu0|count[20]~61_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\PixelGen0|O_VIDEO_ON~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Gpu0|count [20]));

// Location: LCFF_X16_Y3_N13
cycloneii_lcell_ff \Gpu0|count[18] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\Gpu0|count[18]~57_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\PixelGen0|O_VIDEO_ON~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Gpu0|count [18]));

// Location: LCFF_X16_Y3_N11
cycloneii_lcell_ff \Gpu0|count[17] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\Gpu0|count[17]~55_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\PixelGen0|O_VIDEO_ON~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Gpu0|count [17]));

// Location: LCFF_X16_Y3_N7
cycloneii_lcell_ff \Gpu0|count[15] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\Gpu0|count[15]~51_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\PixelGen0|O_VIDEO_ON~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Gpu0|count [15]));

// Location: LCFF_X16_Y4_N25
cycloneii_lcell_ff \Gpu0|count[8] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\Gpu0|count[8]~37_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\PixelGen0|O_VIDEO_ON~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Gpu0|count [8]));

// Location: LCFF_X16_Y4_N21
cycloneii_lcell_ff \Gpu0|count[6] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\Gpu0|count[6]~33_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\PixelGen0|O_VIDEO_ON~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Gpu0|count [6]));

// Location: LCFF_X16_Y4_N17
cycloneii_lcell_ff \Gpu0|count[4] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\Gpu0|count[4]~29_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\PixelGen0|O_VIDEO_ON~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Gpu0|count [4]));

// Location: LCFF_X16_Y4_N13
cycloneii_lcell_ff \Gpu0|count[2] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\Gpu0|count[2]~25_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\PixelGen0|O_VIDEO_ON~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Gpu0|count [2]));

// Location: LCCOMB_X16_Y4_N12
cycloneii_lcell_comb \Gpu0|count[2]~25 (
// Equation(s):
// \Gpu0|count[2]~25_combout  = (\Gpu0|count [2] & (!\Gpu0|count[1]~24 )) # (!\Gpu0|count [2] & ((\Gpu0|count[1]~24 ) # (GND)))
// \Gpu0|count[2]~26  = CARRY((!\Gpu0|count[1]~24 ) # (!\Gpu0|count [2]))

	.dataa(\Gpu0|count [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Gpu0|count[1]~24 ),
	.combout(\Gpu0|count[2]~25_combout ),
	.cout(\Gpu0|count[2]~26 ));
// synopsys translate_off
defparam \Gpu0|count[2]~25 .lut_mask = 16'h5A5F;
defparam \Gpu0|count[2]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N16
cycloneii_lcell_comb \Gpu0|count[4]~29 (
// Equation(s):
// \Gpu0|count[4]~29_combout  = (\Gpu0|count [4] & (!\Gpu0|count[3]~28 )) # (!\Gpu0|count [4] & ((\Gpu0|count[3]~28 ) # (GND)))
// \Gpu0|count[4]~30  = CARRY((!\Gpu0|count[3]~28 ) # (!\Gpu0|count [4]))

	.dataa(\Gpu0|count [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Gpu0|count[3]~28 ),
	.combout(\Gpu0|count[4]~29_combout ),
	.cout(\Gpu0|count[4]~30 ));
// synopsys translate_off
defparam \Gpu0|count[4]~29 .lut_mask = 16'h5A5F;
defparam \Gpu0|count[4]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N20
cycloneii_lcell_comb \Gpu0|count[6]~33 (
// Equation(s):
// \Gpu0|count[6]~33_combout  = (\Gpu0|count [6] & (!\Gpu0|count[5]~32 )) # (!\Gpu0|count [6] & ((\Gpu0|count[5]~32 ) # (GND)))
// \Gpu0|count[6]~34  = CARRY((!\Gpu0|count[5]~32 ) # (!\Gpu0|count [6]))

	.dataa(\Gpu0|count [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Gpu0|count[5]~32 ),
	.combout(\Gpu0|count[6]~33_combout ),
	.cout(\Gpu0|count[6]~34 ));
// synopsys translate_off
defparam \Gpu0|count[6]~33 .lut_mask = 16'h5A5F;
defparam \Gpu0|count[6]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N24
cycloneii_lcell_comb \Gpu0|count[8]~37 (
// Equation(s):
// \Gpu0|count[8]~37_combout  = (\Gpu0|count [8] & (!\Gpu0|count[7]~36 )) # (!\Gpu0|count [8] & ((\Gpu0|count[7]~36 ) # (GND)))
// \Gpu0|count[8]~38  = CARRY((!\Gpu0|count[7]~36 ) # (!\Gpu0|count [8]))

	.dataa(\Gpu0|count [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Gpu0|count[7]~36 ),
	.combout(\Gpu0|count[8]~37_combout ),
	.cout(\Gpu0|count[8]~38 ));
// synopsys translate_off
defparam \Gpu0|count[8]~37 .lut_mask = 16'h5A5F;
defparam \Gpu0|count[8]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N6
cycloneii_lcell_comb \Gpu0|count[15]~51 (
// Equation(s):
// \Gpu0|count[15]~51_combout  = (\Gpu0|count [15] & (\Gpu0|count[14]~50  $ (GND))) # (!\Gpu0|count [15] & (!\Gpu0|count[14]~50  & VCC))
// \Gpu0|count[15]~52  = CARRY((\Gpu0|count [15] & !\Gpu0|count[14]~50 ))

	.dataa(\Gpu0|count [15]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Gpu0|count[14]~50 ),
	.combout(\Gpu0|count[15]~51_combout ),
	.cout(\Gpu0|count[15]~52 ));
// synopsys translate_off
defparam \Gpu0|count[15]~51 .lut_mask = 16'hA50A;
defparam \Gpu0|count[15]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N10
cycloneii_lcell_comb \Gpu0|count[17]~55 (
// Equation(s):
// \Gpu0|count[17]~55_combout  = (\Gpu0|count [17] & (\Gpu0|count[16]~54  $ (GND))) # (!\Gpu0|count [17] & (!\Gpu0|count[16]~54  & VCC))
// \Gpu0|count[17]~56  = CARRY((\Gpu0|count [17] & !\Gpu0|count[16]~54 ))

	.dataa(\Gpu0|count [17]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Gpu0|count[16]~54 ),
	.combout(\Gpu0|count[17]~55_combout ),
	.cout(\Gpu0|count[17]~56 ));
// synopsys translate_off
defparam \Gpu0|count[17]~55 .lut_mask = 16'hA50A;
defparam \Gpu0|count[17]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N12
cycloneii_lcell_comb \Gpu0|count[18]~57 (
// Equation(s):
// \Gpu0|count[18]~57_combout  = (\Gpu0|count [18] & (!\Gpu0|count[17]~56 )) # (!\Gpu0|count [18] & ((\Gpu0|count[17]~56 ) # (GND)))
// \Gpu0|count[18]~58  = CARRY((!\Gpu0|count[17]~56 ) # (!\Gpu0|count [18]))

	.dataa(\Gpu0|count [18]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Gpu0|count[17]~56 ),
	.combout(\Gpu0|count[18]~57_combout ),
	.cout(\Gpu0|count[18]~58 ));
// synopsys translate_off
defparam \Gpu0|count[18]~57 .lut_mask = 16'h5A5F;
defparam \Gpu0|count[18]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N16
cycloneii_lcell_comb \Gpu0|count[20]~61 (
// Equation(s):
// \Gpu0|count[20]~61_combout  = (\Gpu0|count [20] & (!\Gpu0|count[19]~60 )) # (!\Gpu0|count [20] & ((\Gpu0|count[19]~60 ) # (GND)))
// \Gpu0|count[20]~62  = CARRY((!\Gpu0|count[19]~60 ) # (!\Gpu0|count [20]))

	.dataa(\Gpu0|count [20]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Gpu0|count[19]~60 ),
	.combout(\Gpu0|count[20]~61_combout ),
	.cout(\Gpu0|count[20]~62 ));
// synopsys translate_off
defparam \Gpu0|count[20]~61 .lut_mask = 16'h5A5F;
defparam \Gpu0|count[20]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N20
cycloneii_lcell_comb \Gpu0|count[22]~65 (
// Equation(s):
// \Gpu0|count[22]~65_combout  = (\Gpu0|count [22] & (!\Gpu0|count[21]~64 )) # (!\Gpu0|count [22] & ((\Gpu0|count[21]~64 ) # (GND)))
// \Gpu0|count[22]~66  = CARRY((!\Gpu0|count[21]~64 ) # (!\Gpu0|count [22]))

	.dataa(\Gpu0|count [22]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Gpu0|count[21]~64 ),
	.combout(\Gpu0|count[22]~65_combout ),
	.cout(\Gpu0|count[22]~66 ));
// synopsys translate_off
defparam \Gpu0|count[22]~65 .lut_mask = 16'h5A5F;
defparam \Gpu0|count[22]~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N6
cycloneii_lcell_comb \VgaController0|Equal0~0 (
// Equation(s):
// \VgaController0|Equal0~0_combout  = (!\VgaController0|H_Counter [9] & !\VgaController0|H_Counter [8])

	.dataa(vcc),
	.datab(vcc),
	.datac(\VgaController0|H_Counter [9]),
	.datad(\VgaController0|H_Counter [8]),
	.cin(gnd),
	.combout(\VgaController0|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \VgaController0|Equal0~0 .lut_mask = 16'h000F;
defparam \VgaController0|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N0
cycloneii_lcell_comb \VgaController0|LessThan2~1 (
// Equation(s):
// \VgaController0|LessThan2~1_combout  = (!\VgaController0|V_Counter [9] & (!\VgaController0|V_Counter [7] & (!\VgaController0|V_Counter [8] & !\VgaController0|V_Counter [6])))

	.dataa(\VgaController0|V_Counter [9]),
	.datab(\VgaController0|V_Counter [7]),
	.datac(\VgaController0|V_Counter [8]),
	.datad(\VgaController0|V_Counter [6]),
	.cin(gnd),
	.combout(\VgaController0|LessThan2~1_combout ),
	.cout());
// synopsys translate_off
defparam \VgaController0|LessThan2~1 .lut_mask = 16'h0001;
defparam \VgaController0|LessThan2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N2
cycloneii_lcell_comb \VgaController0|LessThan2~2 (
// Equation(s):
// \VgaController0|LessThan2~2_combout  = (\VgaController0|LessThan2~1_combout  & (((!\VgaController0|V_Counter [4] & \VgaController0|LessThan2~0_combout )) # (!\VgaController0|V_Counter [5])))

	.dataa(\VgaController0|V_Counter [5]),
	.datab(\VgaController0|LessThan2~1_combout ),
	.datac(\VgaController0|V_Counter [4]),
	.datad(\VgaController0|LessThan2~0_combout ),
	.cin(gnd),
	.combout(\VgaController0|LessThan2~2_combout ),
	.cout());
// synopsys translate_off
defparam \VgaController0|LessThan2~2 .lut_mask = 16'h4C44;
defparam \VgaController0|LessThan2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y4_N11
cycloneii_lcell_ff \VgaController0|O_COORD_X[1] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VgaController0|O_COORD_X[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VgaController0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VgaController0|O_COORD_X [1]));

// Location: LCCOMB_X21_Y3_N10
cycloneii_lcell_comb \PixelGen0|O_VIDEO_ON~1 (
// Equation(s):
// \PixelGen0|O_VIDEO_ON~1_combout  = (\PixelGen0|Equal0~2_combout  & \PixelGen0|Equal1~2_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\PixelGen0|Equal0~2_combout ),
	.datad(\PixelGen0|Equal1~2_combout ),
	.cin(gnd),
	.combout(\PixelGen0|O_VIDEO_ON~1_combout ),
	.cout());
// synopsys translate_off
defparam \PixelGen0|O_VIDEO_ON~1 .lut_mask = 16'hF000;
defparam \PixelGen0|O_VIDEO_ON~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N2
cycloneii_lcell_comb \PixelGen0|O_GREEN[0]~1 (
// Equation(s):
// \PixelGen0|O_GREEN[0]~1_combout  = (\VgaController0|O_COORD_Y [5] & ((\VgaController0|O_COORD_Y [3]) # ((\VgaController0|O_COORD_Y [4] & !\VgaController0|O_COORD_Y [8]))))

	.dataa(\VgaController0|O_COORD_Y [5]),
	.datab(\VgaController0|O_COORD_Y [4]),
	.datac(\VgaController0|O_COORD_Y [3]),
	.datad(\VgaController0|O_COORD_Y [8]),
	.cin(gnd),
	.combout(\PixelGen0|O_GREEN[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \PixelGen0|O_GREEN[0]~1 .lut_mask = 16'hA0A8;
defparam \PixelGen0|O_GREEN[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y2_N0
cycloneii_lcell_comb \Gpu0|LessThan1~0 (
// Equation(s):
// \Gpu0|LessThan1~0_combout  = (((!\Gpu0|rowInd [1]) # (!\Gpu0|rowInd [0])) # (!\Gpu0|rowInd [3])) # (!\Gpu0|rowInd [2])

	.dataa(\Gpu0|rowInd [2]),
	.datab(\Gpu0|rowInd [3]),
	.datac(\Gpu0|rowInd [0]),
	.datad(\Gpu0|rowInd [1]),
	.cin(gnd),
	.combout(\Gpu0|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Gpu0|LessThan1~0 .lut_mask = 16'h7FFF;
defparam \Gpu0|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y2_N2
cycloneii_lcell_comb \Gpu0|LessThan1~1 (
// Equation(s):
// \Gpu0|LessThan1~1_combout  = (!\Gpu0|rowInd [6] & (\Gpu0|LessThan1~0_combout  & (!\Gpu0|rowInd [4] & !\Gpu0|rowInd [5])))

	.dataa(\Gpu0|rowInd [6]),
	.datab(\Gpu0|LessThan1~0_combout ),
	.datac(\Gpu0|rowInd [4]),
	.datad(\Gpu0|rowInd [5]),
	.cin(gnd),
	.combout(\Gpu0|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Gpu0|LessThan1~1 .lut_mask = 16'h0004;
defparam \Gpu0|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y4_N7
cycloneii_lcell_ff \Gpu0|count[0] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\Gpu0|count[0]~69_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\PixelGen0|O_VIDEO_ON~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Gpu0|count [0]));

// Location: LCCOMB_X16_Y4_N6
cycloneii_lcell_comb \Gpu0|count[0]~69 (
// Equation(s):
// \Gpu0|count[0]~69_combout  = !\Gpu0|count [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(\Gpu0|count [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Gpu0|count[0]~69_combout ),
	.cout());
// synopsys translate_off
defparam \Gpu0|count[0]~69 .lut_mask = 16'h0F0F;
defparam \Gpu0|count[0]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N10
cycloneii_lcell_comb \VgaController0|O_COORD_X[1]~feeder (
// Equation(s):
// \VgaController0|O_COORD_X[1]~feeder_combout  = \VgaController0|H_Counter [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\VgaController0|H_Counter [1]),
	.cin(gnd),
	.combout(\VgaController0|O_COORD_X[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VgaController0|O_COORD_X[1]~feeder .lut_mask = 16'hFF00;
defparam \VgaController0|O_COORD_X[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DQ[0]~I (
	.datain(\PixelGen0|O_VIDEO_ON~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SRAM_DQ[0]~0 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[0]));
// synopsys translate_off
defparam \SRAM_DQ[0]~I .input_async_reset = "none";
defparam \SRAM_DQ[0]~I .input_power_up = "low";
defparam \SRAM_DQ[0]~I .input_register_mode = "none";
defparam \SRAM_DQ[0]~I .input_sync_reset = "none";
defparam \SRAM_DQ[0]~I .oe_async_reset = "none";
defparam \SRAM_DQ[0]~I .oe_power_up = "low";
defparam \SRAM_DQ[0]~I .oe_register_mode = "none";
defparam \SRAM_DQ[0]~I .oe_sync_reset = "none";
defparam \SRAM_DQ[0]~I .open_drain_output = "true";
defparam \SRAM_DQ[0]~I .operation_mode = "bidir";
defparam \SRAM_DQ[0]~I .output_async_reset = "none";
defparam \SRAM_DQ[0]~I .output_power_up = "low";
defparam \SRAM_DQ[0]~I .output_register_mode = "none";
defparam \SRAM_DQ[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DQ[1]~I (
	.datain(\PixelGen0|O_VIDEO_ON~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SRAM_DQ[1]~1 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[1]));
// synopsys translate_off
defparam \SRAM_DQ[1]~I .input_async_reset = "none";
defparam \SRAM_DQ[1]~I .input_power_up = "low";
defparam \SRAM_DQ[1]~I .input_register_mode = "none";
defparam \SRAM_DQ[1]~I .input_sync_reset = "none";
defparam \SRAM_DQ[1]~I .oe_async_reset = "none";
defparam \SRAM_DQ[1]~I .oe_power_up = "low";
defparam \SRAM_DQ[1]~I .oe_register_mode = "none";
defparam \SRAM_DQ[1]~I .oe_sync_reset = "none";
defparam \SRAM_DQ[1]~I .open_drain_output = "true";
defparam \SRAM_DQ[1]~I .operation_mode = "bidir";
defparam \SRAM_DQ[1]~I .output_async_reset = "none";
defparam \SRAM_DQ[1]~I .output_power_up = "low";
defparam \SRAM_DQ[1]~I .output_register_mode = "none";
defparam \SRAM_DQ[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DQ[2]~I (
	.datain(\PixelGen0|O_VIDEO_ON~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SRAM_DQ[2]~2 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[2]));
// synopsys translate_off
defparam \SRAM_DQ[2]~I .input_async_reset = "none";
defparam \SRAM_DQ[2]~I .input_power_up = "low";
defparam \SRAM_DQ[2]~I .input_register_mode = "none";
defparam \SRAM_DQ[2]~I .input_sync_reset = "none";
defparam \SRAM_DQ[2]~I .oe_async_reset = "none";
defparam \SRAM_DQ[2]~I .oe_power_up = "low";
defparam \SRAM_DQ[2]~I .oe_register_mode = "none";
defparam \SRAM_DQ[2]~I .oe_sync_reset = "none";
defparam \SRAM_DQ[2]~I .open_drain_output = "true";
defparam \SRAM_DQ[2]~I .operation_mode = "bidir";
defparam \SRAM_DQ[2]~I .output_async_reset = "none";
defparam \SRAM_DQ[2]~I .output_power_up = "low";
defparam \SRAM_DQ[2]~I .output_register_mode = "none";
defparam \SRAM_DQ[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DQ[3]~I (
	.datain(\PixelGen0|O_VIDEO_ON~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SRAM_DQ[3]~3 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[3]));
// synopsys translate_off
defparam \SRAM_DQ[3]~I .input_async_reset = "none";
defparam \SRAM_DQ[3]~I .input_power_up = "low";
defparam \SRAM_DQ[3]~I .input_register_mode = "none";
defparam \SRAM_DQ[3]~I .input_sync_reset = "none";
defparam \SRAM_DQ[3]~I .oe_async_reset = "none";
defparam \SRAM_DQ[3]~I .oe_power_up = "low";
defparam \SRAM_DQ[3]~I .oe_register_mode = "none";
defparam \SRAM_DQ[3]~I .oe_sync_reset = "none";
defparam \SRAM_DQ[3]~I .open_drain_output = "true";
defparam \SRAM_DQ[3]~I .operation_mode = "bidir";
defparam \SRAM_DQ[3]~I .output_async_reset = "none";
defparam \SRAM_DQ[3]~I .output_power_up = "low";
defparam \SRAM_DQ[3]~I .output_register_mode = "none";
defparam \SRAM_DQ[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DQ[4]~I (
	.datain(\Gpu0|O_GPU_DATA [4]),
	.oe(!\PixelGen0|O_VIDEO_ON~regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SRAM_DQ[4]~4 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[4]));
// synopsys translate_off
defparam \SRAM_DQ[4]~I .input_async_reset = "none";
defparam \SRAM_DQ[4]~I .input_power_up = "low";
defparam \SRAM_DQ[4]~I .input_register_mode = "none";
defparam \SRAM_DQ[4]~I .input_sync_reset = "none";
defparam \SRAM_DQ[4]~I .oe_async_reset = "none";
defparam \SRAM_DQ[4]~I .oe_power_up = "low";
defparam \SRAM_DQ[4]~I .oe_register_mode = "none";
defparam \SRAM_DQ[4]~I .oe_sync_reset = "none";
defparam \SRAM_DQ[4]~I .operation_mode = "bidir";
defparam \SRAM_DQ[4]~I .output_async_reset = "none";
defparam \SRAM_DQ[4]~I .output_power_up = "low";
defparam \SRAM_DQ[4]~I .output_register_mode = "none";
defparam \SRAM_DQ[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DQ[5]~I (
	.datain(\Gpu0|O_GPU_DATA [5]),
	.oe(!\PixelGen0|O_VIDEO_ON~regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SRAM_DQ[5]~5 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[5]));
// synopsys translate_off
defparam \SRAM_DQ[5]~I .input_async_reset = "none";
defparam \SRAM_DQ[5]~I .input_power_up = "low";
defparam \SRAM_DQ[5]~I .input_register_mode = "none";
defparam \SRAM_DQ[5]~I .input_sync_reset = "none";
defparam \SRAM_DQ[5]~I .oe_async_reset = "none";
defparam \SRAM_DQ[5]~I .oe_power_up = "low";
defparam \SRAM_DQ[5]~I .oe_register_mode = "none";
defparam \SRAM_DQ[5]~I .oe_sync_reset = "none";
defparam \SRAM_DQ[5]~I .operation_mode = "bidir";
defparam \SRAM_DQ[5]~I .output_async_reset = "none";
defparam \SRAM_DQ[5]~I .output_power_up = "low";
defparam \SRAM_DQ[5]~I .output_register_mode = "none";
defparam \SRAM_DQ[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DQ[6]~I (
	.datain(\Gpu0|O_GPU_DATA [6]),
	.oe(!\PixelGen0|O_VIDEO_ON~regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SRAM_DQ[6]~6 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[6]));
// synopsys translate_off
defparam \SRAM_DQ[6]~I .input_async_reset = "none";
defparam \SRAM_DQ[6]~I .input_power_up = "low";
defparam \SRAM_DQ[6]~I .input_register_mode = "none";
defparam \SRAM_DQ[6]~I .input_sync_reset = "none";
defparam \SRAM_DQ[6]~I .oe_async_reset = "none";
defparam \SRAM_DQ[6]~I .oe_power_up = "low";
defparam \SRAM_DQ[6]~I .oe_register_mode = "none";
defparam \SRAM_DQ[6]~I .oe_sync_reset = "none";
defparam \SRAM_DQ[6]~I .operation_mode = "bidir";
defparam \SRAM_DQ[6]~I .output_async_reset = "none";
defparam \SRAM_DQ[6]~I .output_power_up = "low";
defparam \SRAM_DQ[6]~I .output_register_mode = "none";
defparam \SRAM_DQ[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DQ[7]~I (
	.datain(\Gpu0|O_GPU_DATA [7]),
	.oe(!\PixelGen0|O_VIDEO_ON~regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SRAM_DQ[7]~7 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[7]));
// synopsys translate_off
defparam \SRAM_DQ[7]~I .input_async_reset = "none";
defparam \SRAM_DQ[7]~I .input_power_up = "low";
defparam \SRAM_DQ[7]~I .input_register_mode = "none";
defparam \SRAM_DQ[7]~I .input_sync_reset = "none";
defparam \SRAM_DQ[7]~I .oe_async_reset = "none";
defparam \SRAM_DQ[7]~I .oe_power_up = "low";
defparam \SRAM_DQ[7]~I .oe_register_mode = "none";
defparam \SRAM_DQ[7]~I .oe_sync_reset = "none";
defparam \SRAM_DQ[7]~I .operation_mode = "bidir";
defparam \SRAM_DQ[7]~I .output_async_reset = "none";
defparam \SRAM_DQ[7]~I .output_power_up = "low";
defparam \SRAM_DQ[7]~I .output_register_mode = "none";
defparam \SRAM_DQ[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DQ[8]~I (
	.datain(!\Gpu0|O_GPU_DATA [8]),
	.oe(!\PixelGen0|O_VIDEO_ON~regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SRAM_DQ[8]~8 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[8]));
// synopsys translate_off
defparam \SRAM_DQ[8]~I .input_async_reset = "none";
defparam \SRAM_DQ[8]~I .input_power_up = "low";
defparam \SRAM_DQ[8]~I .input_register_mode = "none";
defparam \SRAM_DQ[8]~I .input_sync_reset = "none";
defparam \SRAM_DQ[8]~I .oe_async_reset = "none";
defparam \SRAM_DQ[8]~I .oe_power_up = "low";
defparam \SRAM_DQ[8]~I .oe_register_mode = "none";
defparam \SRAM_DQ[8]~I .oe_sync_reset = "none";
defparam \SRAM_DQ[8]~I .operation_mode = "bidir";
defparam \SRAM_DQ[8]~I .output_async_reset = "none";
defparam \SRAM_DQ[8]~I .output_power_up = "low";
defparam \SRAM_DQ[8]~I .output_register_mode = "none";
defparam \SRAM_DQ[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DQ[9]~I (
	.datain(!\Gpu0|O_GPU_DATA [9]),
	.oe(!\PixelGen0|O_VIDEO_ON~regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SRAM_DQ[9]~9 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[9]));
// synopsys translate_off
defparam \SRAM_DQ[9]~I .input_async_reset = "none";
defparam \SRAM_DQ[9]~I .input_power_up = "low";
defparam \SRAM_DQ[9]~I .input_register_mode = "none";
defparam \SRAM_DQ[9]~I .input_sync_reset = "none";
defparam \SRAM_DQ[9]~I .oe_async_reset = "none";
defparam \SRAM_DQ[9]~I .oe_power_up = "low";
defparam \SRAM_DQ[9]~I .oe_register_mode = "none";
defparam \SRAM_DQ[9]~I .oe_sync_reset = "none";
defparam \SRAM_DQ[9]~I .operation_mode = "bidir";
defparam \SRAM_DQ[9]~I .output_async_reset = "none";
defparam \SRAM_DQ[9]~I .output_power_up = "low";
defparam \SRAM_DQ[9]~I .output_register_mode = "none";
defparam \SRAM_DQ[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DQ[10]~I (
	.datain(!\Gpu0|O_GPU_DATA [10]),
	.oe(!\PixelGen0|O_VIDEO_ON~regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SRAM_DQ[10]~10 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[10]));
// synopsys translate_off
defparam \SRAM_DQ[10]~I .input_async_reset = "none";
defparam \SRAM_DQ[10]~I .input_power_up = "low";
defparam \SRAM_DQ[10]~I .input_register_mode = "none";
defparam \SRAM_DQ[10]~I .input_sync_reset = "none";
defparam \SRAM_DQ[10]~I .oe_async_reset = "none";
defparam \SRAM_DQ[10]~I .oe_power_up = "low";
defparam \SRAM_DQ[10]~I .oe_register_mode = "none";
defparam \SRAM_DQ[10]~I .oe_sync_reset = "none";
defparam \SRAM_DQ[10]~I .operation_mode = "bidir";
defparam \SRAM_DQ[10]~I .output_async_reset = "none";
defparam \SRAM_DQ[10]~I .output_power_up = "low";
defparam \SRAM_DQ[10]~I .output_register_mode = "none";
defparam \SRAM_DQ[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DQ[11]~I (
	.datain(!\Gpu0|O_GPU_DATA [11]),
	.oe(!\PixelGen0|O_VIDEO_ON~regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SRAM_DQ[11]~11 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[11]));
// synopsys translate_off
defparam \SRAM_DQ[11]~I .input_async_reset = "none";
defparam \SRAM_DQ[11]~I .input_power_up = "low";
defparam \SRAM_DQ[11]~I .input_register_mode = "none";
defparam \SRAM_DQ[11]~I .input_sync_reset = "none";
defparam \SRAM_DQ[11]~I .oe_async_reset = "none";
defparam \SRAM_DQ[11]~I .oe_power_up = "low";
defparam \SRAM_DQ[11]~I .oe_register_mode = "none";
defparam \SRAM_DQ[11]~I .oe_sync_reset = "none";
defparam \SRAM_DQ[11]~I .operation_mode = "bidir";
defparam \SRAM_DQ[11]~I .output_async_reset = "none";
defparam \SRAM_DQ[11]~I .output_power_up = "low";
defparam \SRAM_DQ[11]~I .output_register_mode = "none";
defparam \SRAM_DQ[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \CLOCK_27[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\CLOCK_27~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CLOCK_27[0]));
// synopsys translate_off
defparam \CLOCK_27[0]~I .input_async_reset = "none";
defparam \CLOCK_27[0]~I .input_power_up = "low";
defparam \CLOCK_27[0]~I .input_register_mode = "none";
defparam \CLOCK_27[0]~I .input_sync_reset = "none";
defparam \CLOCK_27[0]~I .oe_async_reset = "none";
defparam \CLOCK_27[0]~I .oe_power_up = "low";
defparam \CLOCK_27[0]~I .oe_register_mode = "none";
defparam \CLOCK_27[0]~I .oe_sync_reset = "none";
defparam \CLOCK_27[0]~I .operation_mode = "input";
defparam \CLOCK_27[0]~I .output_async_reset = "none";
defparam \CLOCK_27[0]~I .output_power_up = "low";
defparam \CLOCK_27[0]~I .output_register_mode = "none";
defparam \CLOCK_27[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PLL_3
cycloneii_pll \pll0|altpll_component|pll (
	.ena(vcc),
	.clkswitch(gnd),
	.areset(gnd),
	.pfdena(vcc),
	.testclearlock(gnd),
	.sbdin(gnd),
	.inclk({gnd,\CLOCK_27~combout [0]}),
	.locked(),
	.testupout(),
	.testdownout(),
	.sbdout(),
	.clk(\pll0|altpll_component|pll_CLK_bus ));
// synopsys translate_off
defparam \pll0|altpll_component|pll .bandwidth = 0;
defparam \pll0|altpll_component|pll .bandwidth_type = "low";
defparam \pll0|altpll_component|pll .c0_high = 15;
defparam \pll0|altpll_component|pll .c0_initial = 1;
defparam \pll0|altpll_component|pll .c0_low = 15;
defparam \pll0|altpll_component|pll .c0_mode = "even";
defparam \pll0|altpll_component|pll .c0_ph = 0;
defparam \pll0|altpll_component|pll .c1_mode = "bypass";
defparam \pll0|altpll_component|pll .c1_ph = 0;
defparam \pll0|altpll_component|pll .c2_mode = "bypass";
defparam \pll0|altpll_component|pll .c2_ph = 0;
defparam \pll0|altpll_component|pll .charge_pump_current = 80;
defparam \pll0|altpll_component|pll .clk0_counter = "c0";
defparam \pll0|altpll_component|pll .clk0_divide_by = 15;
defparam \pll0|altpll_component|pll .clk0_duty_cycle = 50;
defparam \pll0|altpll_component|pll .clk0_multiply_by = 14;
defparam \pll0|altpll_component|pll .clk0_phase_shift = "0";
defparam \pll0|altpll_component|pll .clk1_duty_cycle = 50;
defparam \pll0|altpll_component|pll .clk1_phase_shift = "0";
defparam \pll0|altpll_component|pll .clk2_duty_cycle = 50;
defparam \pll0|altpll_component|pll .clk2_phase_shift = "0";
defparam \pll0|altpll_component|pll .compensate_clock = "clk0";
defparam \pll0|altpll_component|pll .gate_lock_counter = 0;
defparam \pll0|altpll_component|pll .gate_lock_signal = "no";
defparam \pll0|altpll_component|pll .inclk0_input_frequency = 37037;
defparam \pll0|altpll_component|pll .inclk1_input_frequency = 37037;
defparam \pll0|altpll_component|pll .invalid_lock_multiplier = 5;
defparam \pll0|altpll_component|pll .loop_filter_c = 3;
defparam \pll0|altpll_component|pll .loop_filter_r = " 2.500000";
defparam \pll0|altpll_component|pll .m = 28;
defparam \pll0|altpll_component|pll .m_initial = 1;
defparam \pll0|altpll_component|pll .m_ph = 0;
defparam \pll0|altpll_component|pll .n = 1;
defparam \pll0|altpll_component|pll .operation_mode = "normal";
defparam \pll0|altpll_component|pll .pfd_max = 100000;
defparam \pll0|altpll_component|pll .pfd_min = 2484;
defparam \pll0|altpll_component|pll .pll_compensation_delay = 5937;
defparam \pll0|altpll_component|pll .self_reset_on_gated_loss_lock = "off";
defparam \pll0|altpll_component|pll .sim_gate_lock_device_behavior = "off";
defparam \pll0|altpll_component|pll .simulation_type = "timing";
defparam \pll0|altpll_component|pll .valid_lock_multiplier = 1;
defparam \pll0|altpll_component|pll .vco_center = 1333;
defparam \pll0|altpll_component|pll .vco_max = 2000;
defparam \pll0|altpll_component|pll .vco_min = 1000;
// synopsys translate_on

// Location: CLKCTRL_G11
cycloneii_clkctrl \pll0|altpll_component|_clk0~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\pll0|altpll_component|_clk0 }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\pll0|altpll_component|_clk0~clkctrl_outclk ));
// synopsys translate_off
defparam \pll0|altpll_component|_clk0~clkctrl .clock_type = "global clock";
defparam \pll0|altpll_component|_clk0~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N4
cycloneii_lcell_comb \VgaController0|H_Counter[0]~10 (
// Equation(s):
// \VgaController0|H_Counter[0]~10_combout  = \VgaController0|H_Counter [0] $ (VCC)
// \VgaController0|H_Counter[0]~11  = CARRY(\VgaController0|H_Counter [0])

	.dataa(vcc),
	.datab(\VgaController0|H_Counter [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\VgaController0|H_Counter[0]~10_combout ),
	.cout(\VgaController0|H_Counter[0]~11 ));
// synopsys translate_off
defparam \VgaController0|H_Counter[0]~10 .lut_mask = 16'h33CC;
defparam \VgaController0|H_Counter[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_R22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\KEY~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[0]));
// synopsys translate_off
defparam \KEY[0]~I .input_async_reset = "none";
defparam \KEY[0]~I .input_power_up = "low";
defparam \KEY[0]~I .input_register_mode = "none";
defparam \KEY[0]~I .input_sync_reset = "none";
defparam \KEY[0]~I .oe_async_reset = "none";
defparam \KEY[0]~I .oe_power_up = "low";
defparam \KEY[0]~I .oe_register_mode = "none";
defparam \KEY[0]~I .oe_sync_reset = "none";
defparam \KEY[0]~I .operation_mode = "input";
defparam \KEY[0]~I .output_async_reset = "none";
defparam \KEY[0]~I .output_power_up = "low";
defparam \KEY[0]~I .output_register_mode = "none";
defparam \KEY[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N8
cycloneii_lcell_comb \VgaController0|H_Counter[2]~14 (
// Equation(s):
// \VgaController0|H_Counter[2]~14_combout  = (\VgaController0|H_Counter [2] & (\VgaController0|H_Counter[1]~13  $ (GND))) # (!\VgaController0|H_Counter [2] & (!\VgaController0|H_Counter[1]~13  & VCC))
// \VgaController0|H_Counter[2]~15  = CARRY((\VgaController0|H_Counter [2] & !\VgaController0|H_Counter[1]~13 ))

	.dataa(vcc),
	.datab(\VgaController0|H_Counter [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VgaController0|H_Counter[1]~13 ),
	.combout(\VgaController0|H_Counter[2]~14_combout ),
	.cout(\VgaController0|H_Counter[2]~15 ));
// synopsys translate_off
defparam \VgaController0|H_Counter[2]~14 .lut_mask = 16'hC30C;
defparam \VgaController0|H_Counter[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N10
cycloneii_lcell_comb \VgaController0|H_Counter[3]~16 (
// Equation(s):
// \VgaController0|H_Counter[3]~16_combout  = (\VgaController0|H_Counter [3] & (!\VgaController0|H_Counter[2]~15 )) # (!\VgaController0|H_Counter [3] & ((\VgaController0|H_Counter[2]~15 ) # (GND)))
// \VgaController0|H_Counter[3]~17  = CARRY((!\VgaController0|H_Counter[2]~15 ) # (!\VgaController0|H_Counter [3]))

	.dataa(\VgaController0|H_Counter [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VgaController0|H_Counter[2]~15 ),
	.combout(\VgaController0|H_Counter[3]~16_combout ),
	.cout(\VgaController0|H_Counter[3]~17 ));
// synopsys translate_off
defparam \VgaController0|H_Counter[3]~16 .lut_mask = 16'h5A5F;
defparam \VgaController0|H_Counter[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N12
cycloneii_lcell_comb \VgaController0|H_Counter[4]~18 (
// Equation(s):
// \VgaController0|H_Counter[4]~18_combout  = (\VgaController0|H_Counter [4] & (\VgaController0|H_Counter[3]~17  $ (GND))) # (!\VgaController0|H_Counter [4] & (!\VgaController0|H_Counter[3]~17  & VCC))
// \VgaController0|H_Counter[4]~19  = CARRY((\VgaController0|H_Counter [4] & !\VgaController0|H_Counter[3]~17 ))

	.dataa(\VgaController0|H_Counter [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VgaController0|H_Counter[3]~17 ),
	.combout(\VgaController0|H_Counter[4]~18_combout ),
	.cout(\VgaController0|H_Counter[4]~19 ));
// synopsys translate_off
defparam \VgaController0|H_Counter[4]~18 .lut_mask = 16'hA50A;
defparam \VgaController0|H_Counter[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N14
cycloneii_lcell_comb \VgaController0|H_Counter[5]~20 (
// Equation(s):
// \VgaController0|H_Counter[5]~20_combout  = (\VgaController0|H_Counter [5] & (!\VgaController0|H_Counter[4]~19 )) # (!\VgaController0|H_Counter [5] & ((\VgaController0|H_Counter[4]~19 ) # (GND)))
// \VgaController0|H_Counter[5]~21  = CARRY((!\VgaController0|H_Counter[4]~19 ) # (!\VgaController0|H_Counter [5]))

	.dataa(vcc),
	.datab(\VgaController0|H_Counter [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VgaController0|H_Counter[4]~19 ),
	.combout(\VgaController0|H_Counter[5]~20_combout ),
	.cout(\VgaController0|H_Counter[5]~21 ));
// synopsys translate_off
defparam \VgaController0|H_Counter[5]~20 .lut_mask = 16'h3C3F;
defparam \VgaController0|H_Counter[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X21_Y4_N15
cycloneii_lcell_ff \VgaController0|H_Counter[5] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VgaController0|H_Counter[5]~20_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(\VgaController0|LessThan4~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VgaController0|H_Counter [5]));

// Location: LCCOMB_X21_Y4_N16
cycloneii_lcell_comb \VgaController0|H_Counter[6]~22 (
// Equation(s):
// \VgaController0|H_Counter[6]~22_combout  = (\VgaController0|H_Counter [6] & (\VgaController0|H_Counter[5]~21  $ (GND))) # (!\VgaController0|H_Counter [6] & (!\VgaController0|H_Counter[5]~21  & VCC))
// \VgaController0|H_Counter[6]~23  = CARRY((\VgaController0|H_Counter [6] & !\VgaController0|H_Counter[5]~21 ))

	.dataa(\VgaController0|H_Counter [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VgaController0|H_Counter[5]~21 ),
	.combout(\VgaController0|H_Counter[6]~22_combout ),
	.cout(\VgaController0|H_Counter[6]~23 ));
// synopsys translate_off
defparam \VgaController0|H_Counter[6]~22 .lut_mask = 16'hA50A;
defparam \VgaController0|H_Counter[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N18
cycloneii_lcell_comb \VgaController0|H_Counter[7]~24 (
// Equation(s):
// \VgaController0|H_Counter[7]~24_combout  = (\VgaController0|H_Counter [7] & (!\VgaController0|H_Counter[6]~23 )) # (!\VgaController0|H_Counter [7] & ((\VgaController0|H_Counter[6]~23 ) # (GND)))
// \VgaController0|H_Counter[7]~25  = CARRY((!\VgaController0|H_Counter[6]~23 ) # (!\VgaController0|H_Counter [7]))

	.dataa(vcc),
	.datab(\VgaController0|H_Counter [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VgaController0|H_Counter[6]~23 ),
	.combout(\VgaController0|H_Counter[7]~24_combout ),
	.cout(\VgaController0|H_Counter[7]~25 ));
// synopsys translate_off
defparam \VgaController0|H_Counter[7]~24 .lut_mask = 16'h3C3F;
defparam \VgaController0|H_Counter[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X21_Y4_N19
cycloneii_lcell_ff \VgaController0|H_Counter[7] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VgaController0|H_Counter[7]~24_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(\VgaController0|LessThan4~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VgaController0|H_Counter [7]));

// Location: LCCOMB_X21_Y4_N20
cycloneii_lcell_comb \VgaController0|H_Counter[8]~26 (
// Equation(s):
// \VgaController0|H_Counter[8]~26_combout  = (\VgaController0|H_Counter [8] & (\VgaController0|H_Counter[7]~25  $ (GND))) # (!\VgaController0|H_Counter [8] & (!\VgaController0|H_Counter[7]~25  & VCC))
// \VgaController0|H_Counter[8]~27  = CARRY((\VgaController0|H_Counter [8] & !\VgaController0|H_Counter[7]~25 ))

	.dataa(\VgaController0|H_Counter [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VgaController0|H_Counter[7]~25 ),
	.combout(\VgaController0|H_Counter[8]~26_combout ),
	.cout(\VgaController0|H_Counter[8]~27 ));
// synopsys translate_off
defparam \VgaController0|H_Counter[8]~26 .lut_mask = 16'hA50A;
defparam \VgaController0|H_Counter[8]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X21_Y4_N21
cycloneii_lcell_ff \VgaController0|H_Counter[8] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VgaController0|H_Counter[8]~26_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(\VgaController0|LessThan4~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VgaController0|H_Counter [8]));

// Location: LCCOMB_X21_Y4_N22
cycloneii_lcell_comb \VgaController0|H_Counter[9]~28 (
// Equation(s):
// \VgaController0|H_Counter[9]~28_combout  = \VgaController0|H_Counter[8]~27  $ (\VgaController0|H_Counter [9])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\VgaController0|H_Counter [9]),
	.cin(\VgaController0|H_Counter[8]~27 ),
	.combout(\VgaController0|H_Counter[9]~28_combout ),
	.cout());
// synopsys translate_off
defparam \VgaController0|H_Counter[9]~28 .lut_mask = 16'h0FF0;
defparam \VgaController0|H_Counter[9]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X21_Y4_N23
cycloneii_lcell_ff \VgaController0|H_Counter[9] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VgaController0|H_Counter[9]~28_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(\VgaController0|LessThan4~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VgaController0|H_Counter [9]));

// Location: LCCOMB_X21_Y4_N26
cycloneii_lcell_comb \VgaController0|LessThan4~4 (
// Equation(s):
// \VgaController0|LessThan4~4_combout  = (\VgaController0|H_Counter [8] & \VgaController0|H_Counter [9])

	.dataa(vcc),
	.datab(vcc),
	.datac(\VgaController0|H_Counter [8]),
	.datad(\VgaController0|H_Counter [9]),
	.cin(gnd),
	.combout(\VgaController0|LessThan4~4_combout ),
	.cout());
// synopsys translate_off
defparam \VgaController0|LessThan4~4 .lut_mask = 16'hF000;
defparam \VgaController0|LessThan4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N30
cycloneii_lcell_comb \VgaController0|LessThan4~5 (
// Equation(s):
// \VgaController0|LessThan4~5_combout  = (\VgaController0|LessThan4~4_combout  & ((\VgaController0|H_Counter [6]) # ((\VgaController0|H_Counter [5]) # (\VgaController0|H_Counter [7]))))

	.dataa(\VgaController0|H_Counter [6]),
	.datab(\VgaController0|LessThan4~4_combout ),
	.datac(\VgaController0|H_Counter [5]),
	.datad(\VgaController0|H_Counter [7]),
	.cin(gnd),
	.combout(\VgaController0|LessThan4~5_combout ),
	.cout());
// synopsys translate_off
defparam \VgaController0|LessThan4~5 .lut_mask = 16'hCCC8;
defparam \VgaController0|LessThan4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y4_N5
cycloneii_lcell_ff \VgaController0|H_Counter[0] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VgaController0|H_Counter[0]~10_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(\VgaController0|LessThan4~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VgaController0|H_Counter [0]));

// Location: LCFF_X21_Y4_N9
cycloneii_lcell_ff \VgaController0|H_Counter[2] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VgaController0|H_Counter[2]~14_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(\VgaController0|LessThan4~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VgaController0|H_Counter [2]));

// Location: LCCOMB_X19_Y4_N8
cycloneii_lcell_comb \VgaController0|O_COORD_X[2]~23 (
// Equation(s):
// \VgaController0|O_COORD_X[2]~23_combout  = !\VgaController0|H_Counter [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\VgaController0|H_Counter [2]),
	.cin(gnd),
	.combout(\VgaController0|O_COORD_X[2]~23_combout ),
	.cout());
// synopsys translate_off
defparam \VgaController0|O_COORD_X[2]~23 .lut_mask = 16'h00FF;
defparam \VgaController0|O_COORD_X[2]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y4_N11
cycloneii_lcell_ff \VgaController0|H_Counter[3] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VgaController0|H_Counter[3]~16_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(\VgaController0|LessThan4~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VgaController0|H_Counter [3]));

// Location: LCCOMB_X21_Y4_N24
cycloneii_lcell_comb \VgaController0|LessThan0~0 (
// Equation(s):
// \VgaController0|LessThan0~0_combout  = ((!\VgaController0|H_Counter [2] & !\VgaController0|H_Counter [3])) # (!\VgaController0|H_Counter [4])

	.dataa(\VgaController0|H_Counter [4]),
	.datab(vcc),
	.datac(\VgaController0|H_Counter [2]),
	.datad(\VgaController0|H_Counter [3]),
	.cin(gnd),
	.combout(\VgaController0|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \VgaController0|LessThan0~0 .lut_mask = 16'h555F;
defparam \VgaController0|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N2
cycloneii_lcell_comb \VgaController0|LessThan0~1 (
// Equation(s):
// \VgaController0|LessThan0~1_combout  = (!\VgaController0|H_Counter [6] & !\VgaController0|H_Counter [5])

	.dataa(\VgaController0|H_Counter [6]),
	.datab(vcc),
	.datac(\VgaController0|H_Counter [5]),
	.datad(vcc),
	.cin(gnd),
	.combout(\VgaController0|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \VgaController0|LessThan0~1 .lut_mask = 16'h0505;
defparam \VgaController0|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N0
cycloneii_lcell_comb \VgaController0|LessThan0~2 (
// Equation(s):
// \VgaController0|LessThan0~2_combout  = (\VgaController0|Equal0~0_combout  & (((\VgaController0|LessThan0~0_combout  & \VgaController0|LessThan0~1_combout )) # (!\VgaController0|H_Counter [7])))

	.dataa(\VgaController0|Equal0~0_combout ),
	.datab(\VgaController0|LessThan0~0_combout ),
	.datac(\VgaController0|LessThan0~1_combout ),
	.datad(\VgaController0|H_Counter [7]),
	.cin(gnd),
	.combout(\VgaController0|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \VgaController0|LessThan0~2 .lut_mask = 16'h80AA;
defparam \VgaController0|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N4
cycloneii_lcell_comb \VgaController0|always0~0 (
// Equation(s):
// \VgaController0|always0~0_combout  = ((\VgaController0|LessThan0~1_combout  & (\VgaController0|LessThan0~0_combout  & !\VgaController0|H_Counter [7]))) # (!\VgaController0|LessThan4~4_combout )

	.dataa(\VgaController0|LessThan0~1_combout ),
	.datab(\VgaController0|LessThan0~0_combout ),
	.datac(\VgaController0|LessThan4~4_combout ),
	.datad(\VgaController0|H_Counter [7]),
	.cin(gnd),
	.combout(\VgaController0|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \VgaController0|always0~0 .lut_mask = 16'h0F8F;
defparam \VgaController0|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N6
cycloneii_lcell_comb \VgaController0|V_Counter[0]~10 (
// Equation(s):
// \VgaController0|V_Counter[0]~10_combout  = \VgaController0|V_Counter [0] $ (VCC)
// \VgaController0|V_Counter[0]~11  = CARRY(\VgaController0|V_Counter [0])

	.dataa(\VgaController0|V_Counter [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\VgaController0|V_Counter[0]~10_combout ),
	.cout(\VgaController0|V_Counter[0]~11 ));
// synopsys translate_off
defparam \VgaController0|V_Counter[0]~10 .lut_mask = 16'h55AA;
defparam \VgaController0|V_Counter[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N8
cycloneii_lcell_comb \VgaController0|V_Counter[1]~12 (
// Equation(s):
// \VgaController0|V_Counter[1]~12_combout  = (\VgaController0|V_Counter [1] & (!\VgaController0|V_Counter[0]~11 )) # (!\VgaController0|V_Counter [1] & ((\VgaController0|V_Counter[0]~11 ) # (GND)))
// \VgaController0|V_Counter[1]~13  = CARRY((!\VgaController0|V_Counter[0]~11 ) # (!\VgaController0|V_Counter [1]))

	.dataa(vcc),
	.datab(\VgaController0|V_Counter [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VgaController0|V_Counter[0]~11 ),
	.combout(\VgaController0|V_Counter[1]~12_combout ),
	.cout(\VgaController0|V_Counter[1]~13 ));
// synopsys translate_off
defparam \VgaController0|V_Counter[1]~12 .lut_mask = 16'h3C3F;
defparam \VgaController0|V_Counter[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N14
cycloneii_lcell_comb \VgaController0|V_Counter[4]~18 (
// Equation(s):
// \VgaController0|V_Counter[4]~18_combout  = (\VgaController0|V_Counter [4] & (\VgaController0|V_Counter[3]~17  $ (GND))) # (!\VgaController0|V_Counter [4] & (!\VgaController0|V_Counter[3]~17  & VCC))
// \VgaController0|V_Counter[4]~19  = CARRY((\VgaController0|V_Counter [4] & !\VgaController0|V_Counter[3]~17 ))

	.dataa(vcc),
	.datab(\VgaController0|V_Counter [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VgaController0|V_Counter[3]~17 ),
	.combout(\VgaController0|V_Counter[4]~18_combout ),
	.cout(\VgaController0|V_Counter[4]~19 ));
// synopsys translate_off
defparam \VgaController0|V_Counter[4]~18 .lut_mask = 16'hC30C;
defparam \VgaController0|V_Counter[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N16
cycloneii_lcell_comb \VgaController0|V_Counter[5]~20 (
// Equation(s):
// \VgaController0|V_Counter[5]~20_combout  = (\VgaController0|V_Counter [5] & (!\VgaController0|V_Counter[4]~19 )) # (!\VgaController0|V_Counter [5] & ((\VgaController0|V_Counter[4]~19 ) # (GND)))
// \VgaController0|V_Counter[5]~21  = CARRY((!\VgaController0|V_Counter[4]~19 ) # (!\VgaController0|V_Counter [5]))

	.dataa(\VgaController0|V_Counter [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VgaController0|V_Counter[4]~19 ),
	.combout(\VgaController0|V_Counter[5]~20_combout ),
	.cout(\VgaController0|V_Counter[5]~21 ));
// synopsys translate_off
defparam \VgaController0|V_Counter[5]~20 .lut_mask = 16'h5A5F;
defparam \VgaController0|V_Counter[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X21_Y4_N13
cycloneii_lcell_ff \VgaController0|H_Counter[4] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VgaController0|H_Counter[4]~18_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(\VgaController0|LessThan4~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VgaController0|H_Counter [4]));

// Location: LCCOMB_X21_Y4_N2
cycloneii_lcell_comb \VgaController0|Equal0~2 (
// Equation(s):
// \VgaController0|Equal0~2_combout  = (!\VgaController0|H_Counter [6] & (!\VgaController0|H_Counter [7] & (!\VgaController0|H_Counter [5] & !\VgaController0|H_Counter [4])))

	.dataa(\VgaController0|H_Counter [6]),
	.datab(\VgaController0|H_Counter [7]),
	.datac(\VgaController0|H_Counter [5]),
	.datad(\VgaController0|H_Counter [4]),
	.cin(gnd),
	.combout(\VgaController0|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \VgaController0|Equal0~2 .lut_mask = 16'h0001;
defparam \VgaController0|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N0
cycloneii_lcell_comb \VgaController0|Equal0~1 (
// Equation(s):
// \VgaController0|Equal0~1_combout  = (!\VgaController0|H_Counter [8] & (!\VgaController0|H_Counter [9] & (!\VgaController0|H_Counter [2] & !\VgaController0|H_Counter [3])))

	.dataa(\VgaController0|H_Counter [8]),
	.datab(\VgaController0|H_Counter [9]),
	.datac(\VgaController0|H_Counter [2]),
	.datad(\VgaController0|H_Counter [3]),
	.cin(gnd),
	.combout(\VgaController0|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \VgaController0|Equal0~1 .lut_mask = 16'h0001;
defparam \VgaController0|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N28
cycloneii_lcell_comb \VgaController0|Equal0~3 (
// Equation(s):
// \VgaController0|Equal0~3_combout  = (!\VgaController0|H_Counter [1] & (\VgaController0|Equal0~2_combout  & (!\VgaController0|H_Counter [0] & \VgaController0|Equal0~1_combout )))

	.dataa(\VgaController0|H_Counter [1]),
	.datab(\VgaController0|Equal0~2_combout ),
	.datac(\VgaController0|H_Counter [0]),
	.datad(\VgaController0|Equal0~1_combout ),
	.cin(gnd),
	.combout(\VgaController0|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \VgaController0|Equal0~3 .lut_mask = 16'h0400;
defparam \VgaController0|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y6_N17
cycloneii_lcell_ff \VgaController0|V_Counter[5] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VgaController0|V_Counter[5]~20_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(\VgaController0|LessThan6~2_combout ),
	.sload(gnd),
	.ena(\VgaController0|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VgaController0|V_Counter [5]));

// Location: LCFF_X23_Y6_N7
cycloneii_lcell_ff \VgaController0|V_Counter[0] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VgaController0|V_Counter[0]~10_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(\VgaController0|LessThan6~2_combout ),
	.sload(gnd),
	.ena(\VgaController0|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VgaController0|V_Counter [0]));

// Location: LCCOMB_X23_Y6_N10
cycloneii_lcell_comb \VgaController0|V_Counter[2]~14 (
// Equation(s):
// \VgaController0|V_Counter[2]~14_combout  = (\VgaController0|V_Counter [2] & (\VgaController0|V_Counter[1]~13  $ (GND))) # (!\VgaController0|V_Counter [2] & (!\VgaController0|V_Counter[1]~13  & VCC))
// \VgaController0|V_Counter[2]~15  = CARRY((\VgaController0|V_Counter [2] & !\VgaController0|V_Counter[1]~13 ))

	.dataa(\VgaController0|V_Counter [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VgaController0|V_Counter[1]~13 ),
	.combout(\VgaController0|V_Counter[2]~14_combout ),
	.cout(\VgaController0|V_Counter[2]~15 ));
// synopsys translate_off
defparam \VgaController0|V_Counter[2]~14 .lut_mask = 16'hA50A;
defparam \VgaController0|V_Counter[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X23_Y6_N11
cycloneii_lcell_ff \VgaController0|V_Counter[2] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VgaController0|V_Counter[2]~14_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(\VgaController0|LessThan6~2_combout ),
	.sload(gnd),
	.ena(\VgaController0|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VgaController0|V_Counter [2]));

// Location: LCCOMB_X23_Y6_N28
cycloneii_lcell_comb \VgaController0|LessThan6~1 (
// Equation(s):
// \VgaController0|LessThan6~1_combout  = (((!\VgaController0|V_Counter [0] & !\VgaController0|V_Counter [1])) # (!\VgaController0|V_Counter [2])) # (!\VgaController0|V_Counter [3])

	.dataa(\VgaController0|V_Counter [3]),
	.datab(\VgaController0|V_Counter [0]),
	.datac(\VgaController0|V_Counter [1]),
	.datad(\VgaController0|V_Counter [2]),
	.cin(gnd),
	.combout(\VgaController0|LessThan6~1_combout ),
	.cout());
// synopsys translate_off
defparam \VgaController0|LessThan6~1 .lut_mask = 16'h57FF;
defparam \VgaController0|LessThan6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N30
cycloneii_lcell_comb \VgaController0|LessThan6~2 (
// Equation(s):
// \VgaController0|LessThan6~2_combout  = (\VgaController0|V_Counter [9] & (((\VgaController0|V_Counter [5]) # (!\VgaController0|LessThan6~1_combout )) # (!\VgaController0|LessThan6~0_combout )))

	.dataa(\VgaController0|V_Counter [9]),
	.datab(\VgaController0|LessThan6~0_combout ),
	.datac(\VgaController0|V_Counter [5]),
	.datad(\VgaController0|LessThan6~1_combout ),
	.cin(gnd),
	.combout(\VgaController0|LessThan6~2_combout ),
	.cout());
// synopsys translate_off
defparam \VgaController0|LessThan6~2 .lut_mask = 16'hA2AA;
defparam \VgaController0|LessThan6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y6_N9
cycloneii_lcell_ff \VgaController0|V_Counter[1] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VgaController0|V_Counter[1]~12_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(\VgaController0|LessThan6~2_combout ),
	.sload(gnd),
	.ena(\VgaController0|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VgaController0|V_Counter [1]));

// Location: LCCOMB_X23_Y6_N12
cycloneii_lcell_comb \VgaController0|V_Counter[3]~16 (
// Equation(s):
// \VgaController0|V_Counter[3]~16_combout  = (\VgaController0|V_Counter [3] & (!\VgaController0|V_Counter[2]~15 )) # (!\VgaController0|V_Counter [3] & ((\VgaController0|V_Counter[2]~15 ) # (GND)))
// \VgaController0|V_Counter[3]~17  = CARRY((!\VgaController0|V_Counter[2]~15 ) # (!\VgaController0|V_Counter [3]))

	.dataa(\VgaController0|V_Counter [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VgaController0|V_Counter[2]~15 ),
	.combout(\VgaController0|V_Counter[3]~16_combout ),
	.cout(\VgaController0|V_Counter[3]~17 ));
// synopsys translate_off
defparam \VgaController0|V_Counter[3]~16 .lut_mask = 16'h5A5F;
defparam \VgaController0|V_Counter[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X23_Y6_N15
cycloneii_lcell_ff \VgaController0|V_Counter[4] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VgaController0|V_Counter[4]~18_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(\VgaController0|LessThan6~2_combout ),
	.sload(gnd),
	.ena(\VgaController0|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VgaController0|V_Counter [4]));

// Location: LCCOMB_X23_Y6_N18
cycloneii_lcell_comb \VgaController0|V_Counter[6]~22 (
// Equation(s):
// \VgaController0|V_Counter[6]~22_combout  = (\VgaController0|V_Counter [6] & (\VgaController0|V_Counter[5]~21  $ (GND))) # (!\VgaController0|V_Counter [6] & (!\VgaController0|V_Counter[5]~21  & VCC))
// \VgaController0|V_Counter[6]~23  = CARRY((\VgaController0|V_Counter [6] & !\VgaController0|V_Counter[5]~21 ))

	.dataa(vcc),
	.datab(\VgaController0|V_Counter [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VgaController0|V_Counter[5]~21 ),
	.combout(\VgaController0|V_Counter[6]~22_combout ),
	.cout(\VgaController0|V_Counter[6]~23 ));
// synopsys translate_off
defparam \VgaController0|V_Counter[6]~22 .lut_mask = 16'hC30C;
defparam \VgaController0|V_Counter[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X23_Y6_N19
cycloneii_lcell_ff \VgaController0|V_Counter[6] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VgaController0|V_Counter[6]~22_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(\VgaController0|LessThan6~2_combout ),
	.sload(gnd),
	.ena(\VgaController0|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VgaController0|V_Counter [6]));

// Location: LCCOMB_X23_Y6_N20
cycloneii_lcell_comb \VgaController0|V_Counter[7]~24 (
// Equation(s):
// \VgaController0|V_Counter[7]~24_combout  = (\VgaController0|V_Counter [7] & (!\VgaController0|V_Counter[6]~23 )) # (!\VgaController0|V_Counter [7] & ((\VgaController0|V_Counter[6]~23 ) # (GND)))
// \VgaController0|V_Counter[7]~25  = CARRY((!\VgaController0|V_Counter[6]~23 ) # (!\VgaController0|V_Counter [7]))

	.dataa(\VgaController0|V_Counter [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VgaController0|V_Counter[6]~23 ),
	.combout(\VgaController0|V_Counter[7]~24_combout ),
	.cout(\VgaController0|V_Counter[7]~25 ));
// synopsys translate_off
defparam \VgaController0|V_Counter[7]~24 .lut_mask = 16'h5A5F;
defparam \VgaController0|V_Counter[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X23_Y6_N21
cycloneii_lcell_ff \VgaController0|V_Counter[7] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VgaController0|V_Counter[7]~24_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(\VgaController0|LessThan6~2_combout ),
	.sload(gnd),
	.ena(\VgaController0|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VgaController0|V_Counter [7]));

// Location: LCCOMB_X23_Y6_N0
cycloneii_lcell_comb \VgaController0|LessThan6~0 (
// Equation(s):
// \VgaController0|LessThan6~0_combout  = (!\VgaController0|V_Counter [8] & (!\VgaController0|V_Counter [4] & (!\VgaController0|V_Counter [7] & !\VgaController0|V_Counter [6])))

	.dataa(\VgaController0|V_Counter [8]),
	.datab(\VgaController0|V_Counter [4]),
	.datac(\VgaController0|V_Counter [7]),
	.datad(\VgaController0|V_Counter [6]),
	.cin(gnd),
	.combout(\VgaController0|LessThan6~0_combout ),
	.cout());
// synopsys translate_off
defparam \VgaController0|LessThan6~0 .lut_mask = 16'h0001;
defparam \VgaController0|LessThan6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N2
cycloneii_lcell_comb \VgaController0|LessThan2~0 (
// Equation(s):
// \VgaController0|LessThan2~0_combout  = (!\VgaController0|V_Counter [3] & (!\VgaController0|V_Counter [1] & !\VgaController0|V_Counter [2]))

	.dataa(\VgaController0|V_Counter [3]),
	.datab(vcc),
	.datac(\VgaController0|V_Counter [1]),
	.datad(\VgaController0|V_Counter [2]),
	.cin(gnd),
	.combout(\VgaController0|LessThan2~0_combout ),
	.cout());
// synopsys translate_off
defparam \VgaController0|LessThan2~0 .lut_mask = 16'h0005;
defparam \VgaController0|LessThan2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N4
cycloneii_lcell_comb \VgaController0|LessThan3~0 (
// Equation(s):
// \VgaController0|LessThan3~0_combout  = ((\VgaController0|LessThan6~0_combout  & (!\VgaController0|V_Counter [5] & \VgaController0|LessThan2~0_combout ))) # (!\VgaController0|V_Counter [9])

	.dataa(\VgaController0|V_Counter [9]),
	.datab(\VgaController0|LessThan6~0_combout ),
	.datac(\VgaController0|V_Counter [5]),
	.datad(\VgaController0|LessThan2~0_combout ),
	.cin(gnd),
	.combout(\VgaController0|LessThan3~0_combout ),
	.cout());
// synopsys translate_off
defparam \VgaController0|LessThan3~0 .lut_mask = 16'h5D55;
defparam \VgaController0|LessThan3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N26
cycloneii_lcell_comb \VgaController0|always0~1 (
// Equation(s):
// \VgaController0|always0~1_combout  = (!\VgaController0|LessThan2~2_combout  & (!\VgaController0|LessThan0~2_combout  & (\VgaController0|always0~0_combout  & \VgaController0|LessThan3~0_combout )))

	.dataa(\VgaController0|LessThan2~2_combout ),
	.datab(\VgaController0|LessThan0~2_combout ),
	.datac(\VgaController0|always0~0_combout ),
	.datad(\VgaController0|LessThan3~0_combout ),
	.cin(gnd),
	.combout(\VgaController0|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \VgaController0|always0~1 .lut_mask = 16'h1000;
defparam \VgaController0|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y4_N9
cycloneii_lcell_ff \VgaController0|O_COORD_X[2] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VgaController0|O_COORD_X[2]~23_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VgaController0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VgaController0|O_COORD_X [2]));

// Location: LCFF_X19_Y4_N7
cycloneii_lcell_ff \VgaController0|O_COORD_X[0] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\VgaController0|H_Counter [0]),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VgaController0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VgaController0|O_COORD_X [0]));

// Location: LCCOMB_X20_Y4_N8
cycloneii_lcell_comb \VgaController0|O_COORD_X[3]~8 (
// Equation(s):
// \VgaController0|O_COORD_X[3]~8_cout  = CARRY(\VgaController0|H_Counter [2])

	.dataa(\VgaController0|H_Counter [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\VgaController0|O_COORD_X[3]~8_cout ));
// synopsys translate_off
defparam \VgaController0|O_COORD_X[3]~8 .lut_mask = 16'h00AA;
defparam \VgaController0|O_COORD_X[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N10
cycloneii_lcell_comb \VgaController0|O_COORD_X[3]~9 (
// Equation(s):
// \VgaController0|O_COORD_X[3]~9_combout  = (\VgaController0|H_Counter [3] & (\VgaController0|O_COORD_X[3]~8_cout  & VCC)) # (!\VgaController0|H_Counter [3] & (!\VgaController0|O_COORD_X[3]~8_cout ))
// \VgaController0|O_COORD_X[3]~10  = CARRY((!\VgaController0|H_Counter [3] & !\VgaController0|O_COORD_X[3]~8_cout ))

	.dataa(vcc),
	.datab(\VgaController0|H_Counter [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VgaController0|O_COORD_X[3]~8_cout ),
	.combout(\VgaController0|O_COORD_X[3]~9_combout ),
	.cout(\VgaController0|O_COORD_X[3]~10 ));
// synopsys translate_off
defparam \VgaController0|O_COORD_X[3]~9 .lut_mask = 16'hC303;
defparam \VgaController0|O_COORD_X[3]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X20_Y4_N11
cycloneii_lcell_ff \VgaController0|O_COORD_X[3] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VgaController0|O_COORD_X[3]~9_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VgaController0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VgaController0|O_COORD_X [3]));

// Location: LCCOMB_X19_Y4_N6
cycloneii_lcell_comb \PixelGen0|Equal0~0 (
// Equation(s):
// \PixelGen0|Equal0~0_combout  = (\VgaController0|O_COORD_X [1] & (\VgaController0|O_COORD_X [2] & (\VgaController0|O_COORD_X [0] & \VgaController0|O_COORD_X [3])))

	.dataa(\VgaController0|O_COORD_X [1]),
	.datab(\VgaController0|O_COORD_X [2]),
	.datac(\VgaController0|O_COORD_X [0]),
	.datad(\VgaController0|O_COORD_X [3]),
	.cin(gnd),
	.combout(\PixelGen0|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \PixelGen0|Equal0~0 .lut_mask = 16'h8000;
defparam \PixelGen0|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N12
cycloneii_lcell_comb \VgaController0|O_COORD_X[4]~11 (
// Equation(s):
// \VgaController0|O_COORD_X[4]~11_combout  = (\VgaController0|H_Counter [4] & (\VgaController0|O_COORD_X[3]~10  $ (GND))) # (!\VgaController0|H_Counter [4] & (!\VgaController0|O_COORD_X[3]~10  & VCC))
// \VgaController0|O_COORD_X[4]~12  = CARRY((\VgaController0|H_Counter [4] & !\VgaController0|O_COORD_X[3]~10 ))

	.dataa(vcc),
	.datab(\VgaController0|H_Counter [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VgaController0|O_COORD_X[3]~10 ),
	.combout(\VgaController0|O_COORD_X[4]~11_combout ),
	.cout(\VgaController0|O_COORD_X[4]~12 ));
// synopsys translate_off
defparam \VgaController0|O_COORD_X[4]~11 .lut_mask = 16'hC30C;
defparam \VgaController0|O_COORD_X[4]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N14
cycloneii_lcell_comb \VgaController0|O_COORD_X[5]~13 (
// Equation(s):
// \VgaController0|O_COORD_X[5]~13_combout  = (\VgaController0|H_Counter [5] & (\VgaController0|O_COORD_X[4]~12  & VCC)) # (!\VgaController0|H_Counter [5] & (!\VgaController0|O_COORD_X[4]~12 ))
// \VgaController0|O_COORD_X[5]~14  = CARRY((!\VgaController0|H_Counter [5] & !\VgaController0|O_COORD_X[4]~12 ))

	.dataa(vcc),
	.datab(\VgaController0|H_Counter [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VgaController0|O_COORD_X[4]~12 ),
	.combout(\VgaController0|O_COORD_X[5]~13_combout ),
	.cout(\VgaController0|O_COORD_X[5]~14 ));
// synopsys translate_off
defparam \VgaController0|O_COORD_X[5]~13 .lut_mask = 16'hC303;
defparam \VgaController0|O_COORD_X[5]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N18
cycloneii_lcell_comb \VgaController0|O_COORD_X[7]~17 (
// Equation(s):
// \VgaController0|O_COORD_X[7]~17_combout  = (\VgaController0|H_Counter [7] & (!\VgaController0|O_COORD_X[6]~16 )) # (!\VgaController0|H_Counter [7] & ((\VgaController0|O_COORD_X[6]~16 ) # (GND)))
// \VgaController0|O_COORD_X[7]~18  = CARRY((!\VgaController0|O_COORD_X[6]~16 ) # (!\VgaController0|H_Counter [7]))

	.dataa(vcc),
	.datab(\VgaController0|H_Counter [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VgaController0|O_COORD_X[6]~16 ),
	.combout(\VgaController0|O_COORD_X[7]~17_combout ),
	.cout(\VgaController0|O_COORD_X[7]~18 ));
// synopsys translate_off
defparam \VgaController0|O_COORD_X[7]~17 .lut_mask = 16'h3C3F;
defparam \VgaController0|O_COORD_X[7]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X20_Y4_N21
cycloneii_lcell_ff \VgaController0|O_COORD_X[8] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VgaController0|O_COORD_X[8]~19_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VgaController0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VgaController0|O_COORD_X [8]));

// Location: LCFF_X20_Y4_N19
cycloneii_lcell_ff \VgaController0|O_COORD_X[7] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VgaController0|O_COORD_X[7]~17_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VgaController0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VgaController0|O_COORD_X [7]));

// Location: LCFF_X20_Y4_N15
cycloneii_lcell_ff \VgaController0|O_COORD_X[5] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VgaController0|O_COORD_X[5]~13_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VgaController0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VgaController0|O_COORD_X [5]));

// Location: LCFF_X20_Y4_N13
cycloneii_lcell_ff \VgaController0|O_COORD_X[4] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VgaController0|O_COORD_X[4]~11_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VgaController0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VgaController0|O_COORD_X [4]));

// Location: LCCOMB_X20_Y4_N28
cycloneii_lcell_comb \PixelGen0|Equal0~1 (
// Equation(s):
// \PixelGen0|Equal0~1_combout  = (\VgaController0|O_COORD_X [6] & (!\VgaController0|O_COORD_X [7] & (\VgaController0|O_COORD_X [5] & \VgaController0|O_COORD_X [4])))

	.dataa(\VgaController0|O_COORD_X [6]),
	.datab(\VgaController0|O_COORD_X [7]),
	.datac(\VgaController0|O_COORD_X [5]),
	.datad(\VgaController0|O_COORD_X [4]),
	.cin(gnd),
	.combout(\PixelGen0|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \PixelGen0|Equal0~1 .lut_mask = 16'h2000;
defparam \PixelGen0|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N30
cycloneii_lcell_comb \PixelGen0|Equal0~2 (
// Equation(s):
// \PixelGen0|Equal0~2_combout  = (\VgaController0|O_COORD_X [9] & (\PixelGen0|Equal0~0_combout  & (!\VgaController0|O_COORD_X [8] & \PixelGen0|Equal0~1_combout )))

	.dataa(\VgaController0|O_COORD_X [9]),
	.datab(\PixelGen0|Equal0~0_combout ),
	.datac(\VgaController0|O_COORD_X [8]),
	.datad(\PixelGen0|Equal0~1_combout ),
	.cin(gnd),
	.combout(\PixelGen0|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \PixelGen0|Equal0~2 .lut_mask = 16'h0800;
defparam \PixelGen0|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N24
cycloneii_lcell_comb \VgaController0|V_Counter[9]~28 (
// Equation(s):
// \VgaController0|V_Counter[9]~28_combout  = \VgaController0|V_Counter [9] $ (\VgaController0|V_Counter[8]~27 )

	.dataa(\VgaController0|V_Counter [9]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VgaController0|V_Counter[8]~27 ),
	.combout(\VgaController0|V_Counter[9]~28_combout ),
	.cout());
// synopsys translate_off
defparam \VgaController0|V_Counter[9]~28 .lut_mask = 16'h5A5A;
defparam \VgaController0|V_Counter[9]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X23_Y6_N25
cycloneii_lcell_ff \VgaController0|V_Counter[9] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VgaController0|V_Counter[9]~28_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(\VgaController0|LessThan6~2_combout ),
	.sload(gnd),
	.ena(\VgaController0|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VgaController0|V_Counter [9]));

// Location: LCFF_X23_Y6_N13
cycloneii_lcell_ff \VgaController0|V_Counter[3] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VgaController0|V_Counter[3]~16_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(\VgaController0|LessThan6~2_combout ),
	.sload(gnd),
	.ena(\VgaController0|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VgaController0|V_Counter [3]));

// Location: LCCOMB_X22_Y6_N6
cycloneii_lcell_comb \VgaController0|O_COORD_Y[2]~9 (
// Equation(s):
// \VgaController0|O_COORD_Y[2]~9_cout  = CARRY(\VgaController0|V_Counter [1])

	.dataa(vcc),
	.datab(\VgaController0|V_Counter [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\VgaController0|O_COORD_Y[2]~9_cout ));
// synopsys translate_off
defparam \VgaController0|O_COORD_Y[2]~9 .lut_mask = 16'h00CC;
defparam \VgaController0|O_COORD_Y[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N8
cycloneii_lcell_comb \VgaController0|O_COORD_Y[2]~10 (
// Equation(s):
// \VgaController0|O_COORD_Y[2]~10_combout  = (\VgaController0|V_Counter [2] & (\VgaController0|O_COORD_Y[2]~9_cout  & VCC)) # (!\VgaController0|V_Counter [2] & (!\VgaController0|O_COORD_Y[2]~9_cout ))
// \VgaController0|O_COORD_Y[2]~11  = CARRY((!\VgaController0|V_Counter [2] & !\VgaController0|O_COORD_Y[2]~9_cout ))

	.dataa(vcc),
	.datab(\VgaController0|V_Counter [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VgaController0|O_COORD_Y[2]~9_cout ),
	.combout(\VgaController0|O_COORD_Y[2]~10_combout ),
	.cout(\VgaController0|O_COORD_Y[2]~11 ));
// synopsys translate_off
defparam \VgaController0|O_COORD_Y[2]~10 .lut_mask = 16'hC303;
defparam \VgaController0|O_COORD_Y[2]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N10
cycloneii_lcell_comb \VgaController0|O_COORD_Y[3]~12 (
// Equation(s):
// \VgaController0|O_COORD_Y[3]~12_combout  = (\VgaController0|V_Counter [3] & ((GND) # (!\VgaController0|O_COORD_Y[2]~11 ))) # (!\VgaController0|V_Counter [3] & (\VgaController0|O_COORD_Y[2]~11  $ (GND)))
// \VgaController0|O_COORD_Y[3]~13  = CARRY((\VgaController0|V_Counter [3]) # (!\VgaController0|O_COORD_Y[2]~11 ))

	.dataa(vcc),
	.datab(\VgaController0|V_Counter [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VgaController0|O_COORD_Y[2]~11 ),
	.combout(\VgaController0|O_COORD_Y[3]~12_combout ),
	.cout(\VgaController0|O_COORD_Y[3]~13 ));
// synopsys translate_off
defparam \VgaController0|O_COORD_Y[3]~12 .lut_mask = 16'h3CCF;
defparam \VgaController0|O_COORD_Y[3]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N12
cycloneii_lcell_comb \VgaController0|O_COORD_Y[4]~14 (
// Equation(s):
// \VgaController0|O_COORD_Y[4]~14_combout  = (\VgaController0|V_Counter [4] & (\VgaController0|O_COORD_Y[3]~13  & VCC)) # (!\VgaController0|V_Counter [4] & (!\VgaController0|O_COORD_Y[3]~13 ))
// \VgaController0|O_COORD_Y[4]~15  = CARRY((!\VgaController0|V_Counter [4] & !\VgaController0|O_COORD_Y[3]~13 ))

	.dataa(vcc),
	.datab(\VgaController0|V_Counter [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VgaController0|O_COORD_Y[3]~13 ),
	.combout(\VgaController0|O_COORD_Y[4]~14_combout ),
	.cout(\VgaController0|O_COORD_Y[4]~15 ));
// synopsys translate_off
defparam \VgaController0|O_COORD_Y[4]~14 .lut_mask = 16'hC303;
defparam \VgaController0|O_COORD_Y[4]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N14
cycloneii_lcell_comb \VgaController0|O_COORD_Y[5]~16 (
// Equation(s):
// \VgaController0|O_COORD_Y[5]~16_combout  = (\VgaController0|V_Counter [5] & (\VgaController0|O_COORD_Y[4]~15  $ (GND))) # (!\VgaController0|V_Counter [5] & (!\VgaController0|O_COORD_Y[4]~15  & VCC))
// \VgaController0|O_COORD_Y[5]~17  = CARRY((\VgaController0|V_Counter [5] & !\VgaController0|O_COORD_Y[4]~15 ))

	.dataa(\VgaController0|V_Counter [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VgaController0|O_COORD_Y[4]~15 ),
	.combout(\VgaController0|O_COORD_Y[5]~16_combout ),
	.cout(\VgaController0|O_COORD_Y[5]~17 ));
// synopsys translate_off
defparam \VgaController0|O_COORD_Y[5]~16 .lut_mask = 16'hA50A;
defparam \VgaController0|O_COORD_Y[5]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N16
cycloneii_lcell_comb \VgaController0|O_COORD_Y[6]~18 (
// Equation(s):
// \VgaController0|O_COORD_Y[6]~18_combout  = (\VgaController0|V_Counter [6] & (\VgaController0|O_COORD_Y[5]~17  & VCC)) # (!\VgaController0|V_Counter [6] & (!\VgaController0|O_COORD_Y[5]~17 ))
// \VgaController0|O_COORD_Y[6]~19  = CARRY((!\VgaController0|V_Counter [6] & !\VgaController0|O_COORD_Y[5]~17 ))

	.dataa(vcc),
	.datab(\VgaController0|V_Counter [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VgaController0|O_COORD_Y[5]~17 ),
	.combout(\VgaController0|O_COORD_Y[6]~18_combout ),
	.cout(\VgaController0|O_COORD_Y[6]~19 ));
// synopsys translate_off
defparam \VgaController0|O_COORD_Y[6]~18 .lut_mask = 16'hC303;
defparam \VgaController0|O_COORD_Y[6]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N18
cycloneii_lcell_comb \VgaController0|O_COORD_Y[7]~20 (
// Equation(s):
// \VgaController0|O_COORD_Y[7]~20_combout  = (\VgaController0|V_Counter [7] & ((GND) # (!\VgaController0|O_COORD_Y[6]~19 ))) # (!\VgaController0|V_Counter [7] & (\VgaController0|O_COORD_Y[6]~19  $ (GND)))
// \VgaController0|O_COORD_Y[7]~21  = CARRY((\VgaController0|V_Counter [7]) # (!\VgaController0|O_COORD_Y[6]~19 ))

	.dataa(vcc),
	.datab(\VgaController0|V_Counter [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VgaController0|O_COORD_Y[6]~19 ),
	.combout(\VgaController0|O_COORD_Y[7]~20_combout ),
	.cout(\VgaController0|O_COORD_Y[7]~21 ));
// synopsys translate_off
defparam \VgaController0|O_COORD_Y[7]~20 .lut_mask = 16'h3CCF;
defparam \VgaController0|O_COORD_Y[7]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N20
cycloneii_lcell_comb \VgaController0|O_COORD_Y[8]~22 (
// Equation(s):
// \VgaController0|O_COORD_Y[8]~22_combout  = (\VgaController0|V_Counter [8] & (\VgaController0|O_COORD_Y[7]~21  & VCC)) # (!\VgaController0|V_Counter [8] & (!\VgaController0|O_COORD_Y[7]~21 ))
// \VgaController0|O_COORD_Y[8]~23  = CARRY((!\VgaController0|V_Counter [8] & !\VgaController0|O_COORD_Y[7]~21 ))

	.dataa(\VgaController0|V_Counter [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VgaController0|O_COORD_Y[7]~21 ),
	.combout(\VgaController0|O_COORD_Y[8]~22_combout ),
	.cout(\VgaController0|O_COORD_Y[8]~23 ));
// synopsys translate_off
defparam \VgaController0|O_COORD_Y[8]~22 .lut_mask = 16'hA505;
defparam \VgaController0|O_COORD_Y[8]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N22
cycloneii_lcell_comb \VgaController0|O_COORD_Y[9]~24 (
// Equation(s):
// \VgaController0|O_COORD_Y[9]~24_combout  = \VgaController0|O_COORD_Y[8]~23  $ (\VgaController0|V_Counter [9])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\VgaController0|V_Counter [9]),
	.cin(\VgaController0|O_COORD_Y[8]~23 ),
	.combout(\VgaController0|O_COORD_Y[9]~24_combout ),
	.cout());
// synopsys translate_off
defparam \VgaController0|O_COORD_Y[9]~24 .lut_mask = 16'h0FF0;
defparam \VgaController0|O_COORD_Y[9]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X22_Y6_N23
cycloneii_lcell_ff \VgaController0|O_COORD_Y[9] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VgaController0|O_COORD_Y[9]~24_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VgaController0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VgaController0|O_COORD_Y [9]));

// Location: LCFF_X22_Y6_N13
cycloneii_lcell_ff \VgaController0|O_COORD_Y[4] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VgaController0|O_COORD_Y[4]~14_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VgaController0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VgaController0|O_COORD_Y [4]));

// Location: LCFF_X22_Y6_N11
cycloneii_lcell_ff \VgaController0|O_COORD_Y[3] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VgaController0|O_COORD_Y[3]~12_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VgaController0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VgaController0|O_COORD_Y [3]));

// Location: LCFF_X22_Y6_N19
cycloneii_lcell_ff \VgaController0|O_COORD_Y[7] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VgaController0|O_COORD_Y[7]~20_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VgaController0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VgaController0|O_COORD_Y [7]));

// Location: LCCOMB_X21_Y6_N0
cycloneii_lcell_comb \PixelGen0|Equal1~1 (
// Equation(s):
// \PixelGen0|Equal1~1_combout  = (!\VgaController0|O_COORD_Y [6] & (!\VgaController0|O_COORD_Y [4] & (!\VgaController0|O_COORD_Y [3] & !\VgaController0|O_COORD_Y [7])))

	.dataa(\VgaController0|O_COORD_Y [6]),
	.datab(\VgaController0|O_COORD_Y [4]),
	.datac(\VgaController0|O_COORD_Y [3]),
	.datad(\VgaController0|O_COORD_Y [7]),
	.cin(gnd),
	.combout(\PixelGen0|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \PixelGen0|Equal1~1 .lut_mask = 16'h0001;
defparam \PixelGen0|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y6_N21
cycloneii_lcell_ff \VgaController0|O_COORD_Y[8] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VgaController0|O_COORD_Y[8]~22_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VgaController0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VgaController0|O_COORD_Y [8]));

// Location: LCCOMB_X21_Y6_N26
cycloneii_lcell_comb \PixelGen0|Equal1~2 (
// Equation(s):
// \PixelGen0|Equal1~2_combout  = (\PixelGen0|Equal1~0_combout  & (!\VgaController0|O_COORD_Y [9] & (\PixelGen0|Equal1~1_combout  & !\VgaController0|O_COORD_Y [8])))

	.dataa(\PixelGen0|Equal1~0_combout ),
	.datab(\VgaController0|O_COORD_Y [9]),
	.datac(\PixelGen0|Equal1~1_combout ),
	.datad(\VgaController0|O_COORD_Y [8]),
	.cin(gnd),
	.combout(\PixelGen0|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \PixelGen0|Equal1~2 .lut_mask = 16'h0020;
defparam \PixelGen0|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N24
cycloneii_lcell_comb \PixelGen0|O_VIDEO_ON~0 (
// Equation(s):
// \PixelGen0|O_VIDEO_ON~0_combout  = (\PixelGen0|Equal0~2_combout  & ((\PixelGen0|Equal1~2_combout ) # ((\PixelGen0|LessThan0~1_combout  & \PixelGen0|O_VIDEO_ON~regout )))) # (!\PixelGen0|Equal0~2_combout  & (((\PixelGen0|O_VIDEO_ON~regout ))))

	.dataa(\PixelGen0|LessThan0~1_combout ),
	.datab(\PixelGen0|Equal0~2_combout ),
	.datac(\PixelGen0|O_VIDEO_ON~regout ),
	.datad(\PixelGen0|Equal1~2_combout ),
	.cin(gnd),
	.combout(\PixelGen0|O_VIDEO_ON~0_combout ),
	.cout());
// synopsys translate_off
defparam \PixelGen0|O_VIDEO_ON~0 .lut_mask = 16'hFCB0;
defparam \PixelGen0|O_VIDEO_ON~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y3_N25
cycloneii_lcell_ff \PixelGen0|O_VIDEO_ON (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\PixelGen0|O_VIDEO_ON~0_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PixelGen0|O_VIDEO_ON~regout ));

// Location: LCCOMB_X16_Y4_N10
cycloneii_lcell_comb \Gpu0|count[1]~23 (
// Equation(s):
// \Gpu0|count[1]~23_combout  = (\Gpu0|count [0] & (\Gpu0|count [1] $ (VCC))) # (!\Gpu0|count [0] & (\Gpu0|count [1] & VCC))
// \Gpu0|count[1]~24  = CARRY((\Gpu0|count [0] & \Gpu0|count [1]))

	.dataa(\Gpu0|count [0]),
	.datab(\Gpu0|count [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Gpu0|count[1]~23_combout ),
	.cout(\Gpu0|count[1]~24 ));
// synopsys translate_off
defparam \Gpu0|count[1]~23 .lut_mask = 16'h6688;
defparam \Gpu0|count[1]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y4_N11
cycloneii_lcell_ff \Gpu0|count[1] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\Gpu0|count[1]~23_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\PixelGen0|O_VIDEO_ON~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Gpu0|count [1]));

// Location: LCCOMB_X16_Y4_N14
cycloneii_lcell_comb \Gpu0|count[3]~27 (
// Equation(s):
// \Gpu0|count[3]~27_combout  = (\Gpu0|count [3] & (\Gpu0|count[2]~26  $ (GND))) # (!\Gpu0|count [3] & (!\Gpu0|count[2]~26  & VCC))
// \Gpu0|count[3]~28  = CARRY((\Gpu0|count [3] & !\Gpu0|count[2]~26 ))

	.dataa(vcc),
	.datab(\Gpu0|count [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Gpu0|count[2]~26 ),
	.combout(\Gpu0|count[3]~27_combout ),
	.cout(\Gpu0|count[3]~28 ));
// synopsys translate_off
defparam \Gpu0|count[3]~27 .lut_mask = 16'hC30C;
defparam \Gpu0|count[3]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X16_Y4_N15
cycloneii_lcell_ff \Gpu0|count[3] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\Gpu0|count[3]~27_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\PixelGen0|O_VIDEO_ON~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Gpu0|count [3]));

// Location: LCCOMB_X16_Y4_N18
cycloneii_lcell_comb \Gpu0|count[5]~31 (
// Equation(s):
// \Gpu0|count[5]~31_combout  = (\Gpu0|count [5] & (\Gpu0|count[4]~30  $ (GND))) # (!\Gpu0|count [5] & (!\Gpu0|count[4]~30  & VCC))
// \Gpu0|count[5]~32  = CARRY((\Gpu0|count [5] & !\Gpu0|count[4]~30 ))

	.dataa(vcc),
	.datab(\Gpu0|count [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Gpu0|count[4]~30 ),
	.combout(\Gpu0|count[5]~31_combout ),
	.cout(\Gpu0|count[5]~32 ));
// synopsys translate_off
defparam \Gpu0|count[5]~31 .lut_mask = 16'hC30C;
defparam \Gpu0|count[5]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X16_Y4_N19
cycloneii_lcell_ff \Gpu0|count[5] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\Gpu0|count[5]~31_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\PixelGen0|O_VIDEO_ON~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Gpu0|count [5]));

// Location: LCCOMB_X16_Y4_N22
cycloneii_lcell_comb \Gpu0|count[7]~35 (
// Equation(s):
// \Gpu0|count[7]~35_combout  = (\Gpu0|count [7] & (\Gpu0|count[6]~34  $ (GND))) # (!\Gpu0|count [7] & (!\Gpu0|count[6]~34  & VCC))
// \Gpu0|count[7]~36  = CARRY((\Gpu0|count [7] & !\Gpu0|count[6]~34 ))

	.dataa(vcc),
	.datab(\Gpu0|count [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Gpu0|count[6]~34 ),
	.combout(\Gpu0|count[7]~35_combout ),
	.cout(\Gpu0|count[7]~36 ));
// synopsys translate_off
defparam \Gpu0|count[7]~35 .lut_mask = 16'hC30C;
defparam \Gpu0|count[7]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X16_Y4_N23
cycloneii_lcell_ff \Gpu0|count[7] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\Gpu0|count[7]~35_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\PixelGen0|O_VIDEO_ON~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Gpu0|count [7]));

// Location: LCCOMB_X16_Y4_N26
cycloneii_lcell_comb \Gpu0|count[9]~39 (
// Equation(s):
// \Gpu0|count[9]~39_combout  = (\Gpu0|count [9] & (\Gpu0|count[8]~38  $ (GND))) # (!\Gpu0|count [9] & (!\Gpu0|count[8]~38  & VCC))
// \Gpu0|count[9]~40  = CARRY((\Gpu0|count [9] & !\Gpu0|count[8]~38 ))

	.dataa(vcc),
	.datab(\Gpu0|count [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Gpu0|count[8]~38 ),
	.combout(\Gpu0|count[9]~39_combout ),
	.cout(\Gpu0|count[9]~40 ));
// synopsys translate_off
defparam \Gpu0|count[9]~39 .lut_mask = 16'hC30C;
defparam \Gpu0|count[9]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X16_Y4_N27
cycloneii_lcell_ff \Gpu0|count[9] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\Gpu0|count[9]~39_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\PixelGen0|O_VIDEO_ON~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Gpu0|count [9]));

// Location: LCCOMB_X16_Y4_N28
cycloneii_lcell_comb \Gpu0|count[10]~41 (
// Equation(s):
// \Gpu0|count[10]~41_combout  = (\Gpu0|count [10] & (!\Gpu0|count[9]~40 )) # (!\Gpu0|count [10] & ((\Gpu0|count[9]~40 ) # (GND)))
// \Gpu0|count[10]~42  = CARRY((!\Gpu0|count[9]~40 ) # (!\Gpu0|count [10]))

	.dataa(vcc),
	.datab(\Gpu0|count [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Gpu0|count[9]~40 ),
	.combout(\Gpu0|count[10]~41_combout ),
	.cout(\Gpu0|count[10]~42 ));
// synopsys translate_off
defparam \Gpu0|count[10]~41 .lut_mask = 16'h3C3F;
defparam \Gpu0|count[10]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X16_Y4_N29
cycloneii_lcell_ff \Gpu0|count[10] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\Gpu0|count[10]~41_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\PixelGen0|O_VIDEO_ON~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Gpu0|count [10]));

// Location: LCCOMB_X16_Y4_N30
cycloneii_lcell_comb \Gpu0|count[11]~43 (
// Equation(s):
// \Gpu0|count[11]~43_combout  = (\Gpu0|count [11] & (\Gpu0|count[10]~42  $ (GND))) # (!\Gpu0|count [11] & (!\Gpu0|count[10]~42  & VCC))
// \Gpu0|count[11]~44  = CARRY((\Gpu0|count [11] & !\Gpu0|count[10]~42 ))

	.dataa(vcc),
	.datab(\Gpu0|count [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Gpu0|count[10]~42 ),
	.combout(\Gpu0|count[11]~43_combout ),
	.cout(\Gpu0|count[11]~44 ));
// synopsys translate_off
defparam \Gpu0|count[11]~43 .lut_mask = 16'hC30C;
defparam \Gpu0|count[11]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X16_Y4_N31
cycloneii_lcell_ff \Gpu0|count[11] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\Gpu0|count[11]~43_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\PixelGen0|O_VIDEO_ON~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Gpu0|count [11]));

// Location: LCCOMB_X16_Y3_N0
cycloneii_lcell_comb \Gpu0|count[12]~45 (
// Equation(s):
// \Gpu0|count[12]~45_combout  = (\Gpu0|count [12] & (!\Gpu0|count[11]~44 )) # (!\Gpu0|count [12] & ((\Gpu0|count[11]~44 ) # (GND)))
// \Gpu0|count[12]~46  = CARRY((!\Gpu0|count[11]~44 ) # (!\Gpu0|count [12]))

	.dataa(vcc),
	.datab(\Gpu0|count [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Gpu0|count[11]~44 ),
	.combout(\Gpu0|count[12]~45_combout ),
	.cout(\Gpu0|count[12]~46 ));
// synopsys translate_off
defparam \Gpu0|count[12]~45 .lut_mask = 16'h3C3F;
defparam \Gpu0|count[12]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X16_Y3_N1
cycloneii_lcell_ff \Gpu0|count[12] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\Gpu0|count[12]~45_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\PixelGen0|O_VIDEO_ON~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Gpu0|count [12]));

// Location: LCCOMB_X16_Y3_N2
cycloneii_lcell_comb \Gpu0|count[13]~47 (
// Equation(s):
// \Gpu0|count[13]~47_combout  = (\Gpu0|count [13] & (\Gpu0|count[12]~46  $ (GND))) # (!\Gpu0|count [13] & (!\Gpu0|count[12]~46  & VCC))
// \Gpu0|count[13]~48  = CARRY((\Gpu0|count [13] & !\Gpu0|count[12]~46 ))

	.dataa(vcc),
	.datab(\Gpu0|count [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Gpu0|count[12]~46 ),
	.combout(\Gpu0|count[13]~47_combout ),
	.cout(\Gpu0|count[13]~48 ));
// synopsys translate_off
defparam \Gpu0|count[13]~47 .lut_mask = 16'hC30C;
defparam \Gpu0|count[13]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X16_Y3_N3
cycloneii_lcell_ff \Gpu0|count[13] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\Gpu0|count[13]~47_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\PixelGen0|O_VIDEO_ON~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Gpu0|count [13]));

// Location: LCCOMB_X16_Y3_N4
cycloneii_lcell_comb \Gpu0|count[14]~49 (
// Equation(s):
// \Gpu0|count[14]~49_combout  = (\Gpu0|count [14] & (!\Gpu0|count[13]~48 )) # (!\Gpu0|count [14] & ((\Gpu0|count[13]~48 ) # (GND)))
// \Gpu0|count[14]~50  = CARRY((!\Gpu0|count[13]~48 ) # (!\Gpu0|count [14]))

	.dataa(vcc),
	.datab(\Gpu0|count [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Gpu0|count[13]~48 ),
	.combout(\Gpu0|count[14]~49_combout ),
	.cout(\Gpu0|count[14]~50 ));
// synopsys translate_off
defparam \Gpu0|count[14]~49 .lut_mask = 16'h3C3F;
defparam \Gpu0|count[14]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X16_Y3_N5
cycloneii_lcell_ff \Gpu0|count[14] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\Gpu0|count[14]~49_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\PixelGen0|O_VIDEO_ON~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Gpu0|count [14]));

// Location: LCCOMB_X16_Y3_N8
cycloneii_lcell_comb \Gpu0|count[16]~53 (
// Equation(s):
// \Gpu0|count[16]~53_combout  = (\Gpu0|count [16] & (!\Gpu0|count[15]~52 )) # (!\Gpu0|count [16] & ((\Gpu0|count[15]~52 ) # (GND)))
// \Gpu0|count[16]~54  = CARRY((!\Gpu0|count[15]~52 ) # (!\Gpu0|count [16]))

	.dataa(vcc),
	.datab(\Gpu0|count [16]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Gpu0|count[15]~52 ),
	.combout(\Gpu0|count[16]~53_combout ),
	.cout(\Gpu0|count[16]~54 ));
// synopsys translate_off
defparam \Gpu0|count[16]~53 .lut_mask = 16'h3C3F;
defparam \Gpu0|count[16]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X16_Y3_N9
cycloneii_lcell_ff \Gpu0|count[16] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\Gpu0|count[16]~53_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\PixelGen0|O_VIDEO_ON~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Gpu0|count [16]));

// Location: LCCOMB_X16_Y3_N14
cycloneii_lcell_comb \Gpu0|count[19]~59 (
// Equation(s):
// \Gpu0|count[19]~59_combout  = (\Gpu0|count [19] & (\Gpu0|count[18]~58  $ (GND))) # (!\Gpu0|count [19] & (!\Gpu0|count[18]~58  & VCC))
// \Gpu0|count[19]~60  = CARRY((\Gpu0|count [19] & !\Gpu0|count[18]~58 ))

	.dataa(vcc),
	.datab(\Gpu0|count [19]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Gpu0|count[18]~58 ),
	.combout(\Gpu0|count[19]~59_combout ),
	.cout(\Gpu0|count[19]~60 ));
// synopsys translate_off
defparam \Gpu0|count[19]~59 .lut_mask = 16'hC30C;
defparam \Gpu0|count[19]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X16_Y3_N15
cycloneii_lcell_ff \Gpu0|count[19] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\Gpu0|count[19]~59_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\PixelGen0|O_VIDEO_ON~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Gpu0|count [19]));

// Location: LCCOMB_X16_Y3_N18
cycloneii_lcell_comb \Gpu0|count[21]~63 (
// Equation(s):
// \Gpu0|count[21]~63_combout  = (\Gpu0|count [21] & (\Gpu0|count[20]~62  $ (GND))) # (!\Gpu0|count [21] & (!\Gpu0|count[20]~62  & VCC))
// \Gpu0|count[21]~64  = CARRY((\Gpu0|count [21] & !\Gpu0|count[20]~62 ))

	.dataa(vcc),
	.datab(\Gpu0|count [21]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Gpu0|count[20]~62 ),
	.combout(\Gpu0|count[21]~63_combout ),
	.cout(\Gpu0|count[21]~64 ));
// synopsys translate_off
defparam \Gpu0|count[21]~63 .lut_mask = 16'hC30C;
defparam \Gpu0|count[21]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X16_Y3_N19
cycloneii_lcell_ff \Gpu0|count[21] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\Gpu0|count[21]~63_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\PixelGen0|O_VIDEO_ON~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Gpu0|count [21]));

// Location: LCCOMB_X16_Y3_N22
cycloneii_lcell_comb \Gpu0|count[23]~67 (
// Equation(s):
// \Gpu0|count[23]~67_combout  = \Gpu0|count[22]~66  $ (!\Gpu0|count [23])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Gpu0|count [23]),
	.cin(\Gpu0|count[22]~66 ),
	.combout(\Gpu0|count[23]~67_combout ),
	.cout());
// synopsys translate_off
defparam \Gpu0|count[23]~67 .lut_mask = 16'hF00F;
defparam \Gpu0|count[23]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X16_Y3_N23
cycloneii_lcell_ff \Gpu0|count[23] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\Gpu0|count[23]~67_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\PixelGen0|O_VIDEO_ON~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Gpu0|count [23]));

// Location: LCCOMB_X21_Y3_N20
cycloneii_lcell_comb \Gpu0|O_GPU_DATA[4]~0 (
// Equation(s):
// \Gpu0|O_GPU_DATA[4]~0_combout  = !\Gpu0|count [23]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Gpu0|count [23]),
	.cin(gnd),
	.combout(\Gpu0|O_GPU_DATA[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Gpu0|O_GPU_DATA[4]~0 .lut_mask = 16'h00FF;
defparam \Gpu0|O_GPU_DATA[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y3_N21
cycloneii_lcell_ff \Gpu0|O_GPU_DATA[4] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\Gpu0|O_GPU_DATA[4]~0_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\PixelGen0|O_VIDEO_ON~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Gpu0|O_GPU_DATA [4]));

// Location: LCCOMB_X21_Y3_N6
cycloneii_lcell_comb \Gpu0|O_GPU_DATA[5]~1 (
// Equation(s):
// \Gpu0|O_GPU_DATA[5]~1_combout  = !\Gpu0|count [23]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Gpu0|count [23]),
	.cin(gnd),
	.combout(\Gpu0|O_GPU_DATA[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Gpu0|O_GPU_DATA[5]~1 .lut_mask = 16'h00FF;
defparam \Gpu0|O_GPU_DATA[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y3_N7
cycloneii_lcell_ff \Gpu0|O_GPU_DATA[5] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\Gpu0|O_GPU_DATA[5]~1_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\PixelGen0|O_VIDEO_ON~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Gpu0|O_GPU_DATA [5]));

// Location: LCCOMB_X21_Y3_N8
cycloneii_lcell_comb \Gpu0|O_GPU_DATA[6]~2 (
// Equation(s):
// \Gpu0|O_GPU_DATA[6]~2_combout  = !\Gpu0|count [23]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Gpu0|count [23]),
	.cin(gnd),
	.combout(\Gpu0|O_GPU_DATA[6]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Gpu0|O_GPU_DATA[6]~2 .lut_mask = 16'h00FF;
defparam \Gpu0|O_GPU_DATA[6]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y3_N9
cycloneii_lcell_ff \Gpu0|O_GPU_DATA[6] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\Gpu0|O_GPU_DATA[6]~2_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\PixelGen0|O_VIDEO_ON~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Gpu0|O_GPU_DATA [6]));

// Location: LCCOMB_X21_Y3_N18
cycloneii_lcell_comb \Gpu0|O_GPU_DATA[7]~3 (
// Equation(s):
// \Gpu0|O_GPU_DATA[7]~3_combout  = !\Gpu0|count [23]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Gpu0|count [23]),
	.cin(gnd),
	.combout(\Gpu0|O_GPU_DATA[7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Gpu0|O_GPU_DATA[7]~3 .lut_mask = 16'h00FF;
defparam \Gpu0|O_GPU_DATA[7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y3_N19
cycloneii_lcell_ff \Gpu0|O_GPU_DATA[7] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\Gpu0|O_GPU_DATA[7]~3_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\PixelGen0|O_VIDEO_ON~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Gpu0|O_GPU_DATA [7]));

// Location: LCCOMB_X21_Y3_N12
cycloneii_lcell_comb \Gpu0|O_GPU_DATA[8]~feeder (
// Equation(s):
// \Gpu0|O_GPU_DATA[8]~feeder_combout  = \Gpu0|count [23]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Gpu0|count [23]),
	.cin(gnd),
	.combout(\Gpu0|O_GPU_DATA[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Gpu0|O_GPU_DATA[8]~feeder .lut_mask = 16'hFF00;
defparam \Gpu0|O_GPU_DATA[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y3_N13
cycloneii_lcell_ff \Gpu0|O_GPU_DATA[8] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\Gpu0|O_GPU_DATA[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\PixelGen0|O_VIDEO_ON~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Gpu0|O_GPU_DATA [8]));

// Location: LCCOMB_X21_Y3_N14
cycloneii_lcell_comb \Gpu0|O_GPU_DATA[9]~feeder (
// Equation(s):
// \Gpu0|O_GPU_DATA[9]~feeder_combout  = \Gpu0|count [23]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Gpu0|count [23]),
	.cin(gnd),
	.combout(\Gpu0|O_GPU_DATA[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Gpu0|O_GPU_DATA[9]~feeder .lut_mask = 16'hFF00;
defparam \Gpu0|O_GPU_DATA[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y3_N15
cycloneii_lcell_ff \Gpu0|O_GPU_DATA[9] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\Gpu0|O_GPU_DATA[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\PixelGen0|O_VIDEO_ON~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Gpu0|O_GPU_DATA [9]));

// Location: LCCOMB_X21_Y3_N0
cycloneii_lcell_comb \Gpu0|O_GPU_DATA[10]~feeder (
// Equation(s):
// \Gpu0|O_GPU_DATA[10]~feeder_combout  = \Gpu0|count [23]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Gpu0|count [23]),
	.cin(gnd),
	.combout(\Gpu0|O_GPU_DATA[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Gpu0|O_GPU_DATA[10]~feeder .lut_mask = 16'hFF00;
defparam \Gpu0|O_GPU_DATA[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y3_N1
cycloneii_lcell_ff \Gpu0|O_GPU_DATA[10] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\Gpu0|O_GPU_DATA[10]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\PixelGen0|O_VIDEO_ON~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Gpu0|O_GPU_DATA [10]));

// Location: LCCOMB_X21_Y3_N2
cycloneii_lcell_comb \Gpu0|O_GPU_DATA[11]~feeder (
// Equation(s):
// \Gpu0|O_GPU_DATA[11]~feeder_combout  = \Gpu0|count [23]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Gpu0|count [23]),
	.cin(gnd),
	.combout(\Gpu0|O_GPU_DATA[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Gpu0|O_GPU_DATA[11]~feeder .lut_mask = 16'hFF00;
defparam \Gpu0|O_GPU_DATA[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y3_N3
cycloneii_lcell_ff \Gpu0|O_GPU_DATA[11] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\Gpu0|O_GPU_DATA[11]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\PixelGen0|O_VIDEO_ON~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Gpu0|O_GPU_DATA [11]));

// Location: LCFF_X21_Y4_N17
cycloneii_lcell_ff \VgaController0|H_Counter[6] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VgaController0|H_Counter[6]~22_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(\VgaController0|LessThan4~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VgaController0|H_Counter [6]));

// Location: LCCOMB_X20_Y4_N24
cycloneii_lcell_comb \VgaController0|LessThan5~0 (
// Equation(s):
// \VgaController0|LessThan5~0_combout  = ((\VgaController0|H_Counter [7]) # ((\VgaController0|H_Counter [5] & \VgaController0|H_Counter [6]))) # (!\VgaController0|Equal0~0_combout )

	.dataa(\VgaController0|Equal0~0_combout ),
	.datab(\VgaController0|H_Counter [5]),
	.datac(\VgaController0|H_Counter [6]),
	.datad(\VgaController0|H_Counter [7]),
	.cin(gnd),
	.combout(\VgaController0|LessThan5~0_combout ),
	.cout());
// synopsys translate_off
defparam \VgaController0|LessThan5~0 .lut_mask = 16'hFFD5;
defparam \VgaController0|LessThan5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y4_N25
cycloneii_lcell_ff \VgaController0|O_VGA_H_SYNC (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VgaController0|LessThan5~0_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VgaController0|O_VGA_H_SYNC~regout ));

// Location: LCCOMB_X23_Y6_N26
cycloneii_lcell_comb \VgaController0|O_VGA_V_SYNC~0 (
// Equation(s):
// \VgaController0|O_VGA_V_SYNC~0_combout  = (\VgaController0|V_Counter [9]) # (((\VgaController0|V_Counter [5]) # (!\VgaController0|LessThan2~0_combout )) # (!\VgaController0|LessThan6~0_combout ))

	.dataa(\VgaController0|V_Counter [9]),
	.datab(\VgaController0|LessThan6~0_combout ),
	.datac(\VgaController0|V_Counter [5]),
	.datad(\VgaController0|LessThan2~0_combout ),
	.cin(gnd),
	.combout(\VgaController0|O_VGA_V_SYNC~0_combout ),
	.cout());
// synopsys translate_off
defparam \VgaController0|O_VGA_V_SYNC~0 .lut_mask = 16'hFBFF;
defparam \VgaController0|O_VGA_V_SYNC~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N0
cycloneii_lcell_comb \VgaController0|O_VGA_V_SYNC~1 (
// Equation(s):
// \VgaController0|O_VGA_V_SYNC~1_combout  = (\VgaController0|Equal0~3_combout  & ((\VgaController0|O_VGA_V_SYNC~0_combout ))) # (!\VgaController0|Equal0~3_combout  & (\VgaController0|O_VGA_V_SYNC~regout ))

	.dataa(vcc),
	.datab(\VgaController0|Equal0~3_combout ),
	.datac(\VgaController0|O_VGA_V_SYNC~regout ),
	.datad(\VgaController0|O_VGA_V_SYNC~0_combout ),
	.cin(gnd),
	.combout(\VgaController0|O_VGA_V_SYNC~1_combout ),
	.cout());
// synopsys translate_off
defparam \VgaController0|O_VGA_V_SYNC~1 .lut_mask = 16'hFC30;
defparam \VgaController0|O_VGA_V_SYNC~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y6_N1
cycloneii_lcell_ff \VgaController0|O_VGA_V_SYNC (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VgaController0|O_VGA_V_SYNC~1_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VgaController0|O_VGA_V_SYNC~regout ));

// Location: LCFF_X22_Y6_N17
cycloneii_lcell_ff \VgaController0|O_COORD_Y[6] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VgaController0|O_COORD_Y[6]~18_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VgaController0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VgaController0|O_COORD_Y [6]));

// Location: LCCOMB_X21_Y6_N28
cycloneii_lcell_comb \PixelGen0|O_GREEN[0]~2 (
// Equation(s):
// \PixelGen0|O_GREEN[0]~2_combout  = (\PixelGen0|O_GREEN[0]~1_combout ) # ((\VgaController0|O_COORD_Y [6]) # ((\VgaController0|O_COORD_Y [8] & !\VgaController0|O_COORD_Y [7])))

	.dataa(\PixelGen0|O_GREEN[0]~1_combout ),
	.datab(\VgaController0|O_COORD_Y [8]),
	.datac(\VgaController0|O_COORD_Y [6]),
	.datad(\VgaController0|O_COORD_Y [7]),
	.cin(gnd),
	.combout(\PixelGen0|O_GREEN[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \PixelGen0|O_GREEN[0]~2 .lut_mask = 16'hFAFE;
defparam \PixelGen0|O_GREEN[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N26
cycloneii_lcell_comb \VgaController0|O_COORD_Y[1]~26 (
// Equation(s):
// \VgaController0|O_COORD_Y[1]~26_combout  = !\VgaController0|V_Counter [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(\VgaController0|V_Counter [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\VgaController0|O_COORD_Y[1]~26_combout ),
	.cout());
// synopsys translate_off
defparam \VgaController0|O_COORD_Y[1]~26 .lut_mask = 16'h0F0F;
defparam \VgaController0|O_COORD_Y[1]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y6_N27
cycloneii_lcell_ff \VgaController0|O_COORD_Y[1] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VgaController0|O_COORD_Y[1]~26_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VgaController0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VgaController0|O_COORD_Y [1]));

// Location: LCFF_X20_Y6_N9
cycloneii_lcell_ff \VgaController0|O_COORD_Y[0] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\VgaController0|V_Counter [0]),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VgaController0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VgaController0|O_COORD_Y [0]));

// Location: LCFF_X22_Y6_N9
cycloneii_lcell_ff \VgaController0|O_COORD_Y[2] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VgaController0|O_COORD_Y[2]~10_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VgaController0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VgaController0|O_COORD_Y [2]));

// Location: LCCOMB_X20_Y6_N28
cycloneii_lcell_comb \PixelGen0|Equal1~0 (
// Equation(s):
// \PixelGen0|Equal1~0_combout  = (\VgaController0|O_COORD_Y [5] & (\VgaController0|O_COORD_Y [1] & (\VgaController0|O_COORD_Y [0] & \VgaController0|O_COORD_Y [2])))

	.dataa(\VgaController0|O_COORD_Y [5]),
	.datab(\VgaController0|O_COORD_Y [1]),
	.datac(\VgaController0|O_COORD_Y [0]),
	.datad(\VgaController0|O_COORD_Y [2]),
	.cin(gnd),
	.combout(\PixelGen0|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \PixelGen0|Equal1~0 .lut_mask = 16'h8000;
defparam \PixelGen0|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N24
cycloneii_lcell_comb \PixelGen0|O_GREEN[0]~0 (
// Equation(s):
// \PixelGen0|O_GREEN[0]~0_combout  = (\VgaController0|O_COORD_Y [7] & (((!\VgaController0|O_COORD_Y [4]) # (!\PixelGen0|Equal1~0_combout )) # (!\PixelGen0|Equal0~2_combout )))

	.dataa(\PixelGen0|Equal0~2_combout ),
	.datab(\PixelGen0|Equal1~0_combout ),
	.datac(\VgaController0|O_COORD_Y [4]),
	.datad(\VgaController0|O_COORD_Y [7]),
	.cin(gnd),
	.combout(\PixelGen0|O_GREEN[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \PixelGen0|O_GREEN[0]~0 .lut_mask = 16'h7F00;
defparam \PixelGen0|O_GREEN[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y6_N15
cycloneii_lcell_ff \VgaController0|O_COORD_Y[5] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VgaController0|O_COORD_Y[5]~16_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VgaController0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VgaController0|O_COORD_Y [5]));

// Location: LCCOMB_X21_Y6_N4
cycloneii_lcell_comb \PixelGen0|LessThan0~0 (
// Equation(s):
// \PixelGen0|LessThan0~0_combout  = (!\VgaController0|O_COORD_Y [6] & (((!\VgaController0|O_COORD_Y [5]) # (!\VgaController0|O_COORD_Y [3])) # (!\VgaController0|O_COORD_Y [4])))

	.dataa(\VgaController0|O_COORD_Y [6]),
	.datab(\VgaController0|O_COORD_Y [4]),
	.datac(\VgaController0|O_COORD_Y [3]),
	.datad(\VgaController0|O_COORD_Y [5]),
	.cin(gnd),
	.combout(\PixelGen0|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \PixelGen0|LessThan0~0 .lut_mask = 16'h1555;
defparam \PixelGen0|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N6
cycloneii_lcell_comb \PixelGen0|LessThan0~1 (
// Equation(s):
// \PixelGen0|LessThan0~1_combout  = (!\VgaController0|O_COORD_Y [9] & (((\PixelGen0|LessThan0~0_combout ) # (!\VgaController0|O_COORD_Y [8])) # (!\VgaController0|O_COORD_Y [7])))

	.dataa(\VgaController0|O_COORD_Y [7]),
	.datab(\VgaController0|O_COORD_Y [8]),
	.datac(\PixelGen0|LessThan0~0_combout ),
	.datad(\VgaController0|O_COORD_Y [9]),
	.cin(gnd),
	.combout(\PixelGen0|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \PixelGen0|LessThan0~1 .lut_mask = 16'h00F7;
defparam \PixelGen0|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N30
cycloneii_lcell_comb \PixelGen0|O_GREEN[0]~3 (
// Equation(s):
// \PixelGen0|O_GREEN[0]~3_combout  = (\PixelGen0|O_VIDEO_ON~1_combout ) # ((\PixelGen0|LessThan0~1_combout  & ((\PixelGen0|O_GREEN[0]~2_combout ) # (\PixelGen0|O_GREEN[0]~0_combout ))))

	.dataa(\PixelGen0|O_VIDEO_ON~1_combout ),
	.datab(\PixelGen0|O_GREEN[0]~2_combout ),
	.datac(\PixelGen0|O_GREEN[0]~0_combout ),
	.datad(\PixelGen0|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\PixelGen0|O_GREEN[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \PixelGen0|O_GREEN[0]~3 .lut_mask = 16'hFEAA;
defparam \PixelGen0|O_GREEN[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N26
cycloneii_lcell_comb \PixelGen0|O_RED~0 (
// Equation(s):
// \PixelGen0|O_RED~0_combout  = (\SRAM_DQ[8]~8  & (\PixelGen0|O_GREEN[0]~3_combout  & \PixelGen0|O_VIDEO_ON~regout ))

	.dataa(\SRAM_DQ[8]~8 ),
	.datab(vcc),
	.datac(\PixelGen0|O_GREEN[0]~3_combout ),
	.datad(\PixelGen0|O_VIDEO_ON~regout ),
	.cin(gnd),
	.combout(\PixelGen0|O_RED~0_combout ),
	.cout());
// synopsys translate_off
defparam \PixelGen0|O_RED~0 .lut_mask = 16'hA000;
defparam \PixelGen0|O_RED~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y4_N27
cycloneii_lcell_ff \PixelGen0|O_RED[0] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\PixelGen0|O_RED~0_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PixelGen0|O_RED [0]));

// Location: LCFF_X13_Y4_N9
cycloneii_lcell_ff \VgaController0|CursorColor_R[0] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\PixelGen0|O_RED [0]),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VgaController0|CursorColor_R [0]));

// Location: LCCOMB_X13_Y4_N8
cycloneii_lcell_comb \VgaController0|O_VGA_R[0]~0 (
// Equation(s):
// \VgaController0|O_VGA_R[0]~0_combout  = (\VgaController0|always0~1_combout  & \VgaController0|CursorColor_R [0])

	.dataa(\VgaController0|always0~1_combout ),
	.datab(vcc),
	.datac(\VgaController0|CursorColor_R [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\VgaController0|O_VGA_R[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VgaController0|O_VGA_R[0]~0 .lut_mask = 16'hA0A0;
defparam \VgaController0|O_VGA_R[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N4
cycloneii_lcell_comb \PixelGen0|O_RED~1 (
// Equation(s):
// \PixelGen0|O_RED~1_combout  = (\SRAM_DQ[9]~9  & (\PixelGen0|O_GREEN[0]~3_combout  & \PixelGen0|O_VIDEO_ON~regout ))

	.dataa(\SRAM_DQ[9]~9 ),
	.datab(vcc),
	.datac(\PixelGen0|O_GREEN[0]~3_combout ),
	.datad(\PixelGen0|O_VIDEO_ON~regout ),
	.cin(gnd),
	.combout(\PixelGen0|O_RED~1_combout ),
	.cout());
// synopsys translate_off
defparam \PixelGen0|O_RED~1 .lut_mask = 16'hA000;
defparam \PixelGen0|O_RED~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y4_N5
cycloneii_lcell_ff \PixelGen0|O_RED[1] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\PixelGen0|O_RED~1_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PixelGen0|O_RED [1]));

// Location: LCFF_X13_Y4_N3
cycloneii_lcell_ff \VgaController0|CursorColor_R[1] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\PixelGen0|O_RED [1]),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VgaController0|CursorColor_R [1]));

// Location: LCCOMB_X13_Y4_N2
cycloneii_lcell_comb \VgaController0|O_VGA_R[1]~1 (
// Equation(s):
// \VgaController0|O_VGA_R[1]~1_combout  = (\VgaController0|always0~1_combout  & \VgaController0|CursorColor_R [1])

	.dataa(\VgaController0|always0~1_combout ),
	.datab(vcc),
	.datac(\VgaController0|CursorColor_R [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\VgaController0|O_VGA_R[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \VgaController0|O_VGA_R[1]~1 .lut_mask = 16'hA0A0;
defparam \VgaController0|O_VGA_R[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N14
cycloneii_lcell_comb \PixelGen0|O_RED~2 (
// Equation(s):
// \PixelGen0|O_RED~2_combout  = (\SRAM_DQ[10]~10  & (\PixelGen0|O_GREEN[0]~3_combout  & \PixelGen0|O_VIDEO_ON~regout ))

	.dataa(\SRAM_DQ[10]~10 ),
	.datab(vcc),
	.datac(\PixelGen0|O_GREEN[0]~3_combout ),
	.datad(\PixelGen0|O_VIDEO_ON~regout ),
	.cin(gnd),
	.combout(\PixelGen0|O_RED~2_combout ),
	.cout());
// synopsys translate_off
defparam \PixelGen0|O_RED~2 .lut_mask = 16'hA000;
defparam \PixelGen0|O_RED~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y4_N15
cycloneii_lcell_ff \PixelGen0|O_RED[2] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\PixelGen0|O_RED~2_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PixelGen0|O_RED [2]));

// Location: LCFF_X13_Y4_N1
cycloneii_lcell_ff \VgaController0|CursorColor_R[2] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\PixelGen0|O_RED [2]),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VgaController0|CursorColor_R [2]));

// Location: LCCOMB_X13_Y4_N0
cycloneii_lcell_comb \VgaController0|O_VGA_R[2]~2 (
// Equation(s):
// \VgaController0|O_VGA_R[2]~2_combout  = (\VgaController0|always0~1_combout  & \VgaController0|CursorColor_R [2])

	.dataa(\VgaController0|always0~1_combout ),
	.datab(vcc),
	.datac(\VgaController0|CursorColor_R [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\VgaController0|O_VGA_R[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \VgaController0|O_VGA_R[2]~2 .lut_mask = 16'hA0A0;
defparam \VgaController0|O_VGA_R[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N24
cycloneii_lcell_comb \PixelGen0|O_RED~3 (
// Equation(s):
// \PixelGen0|O_RED~3_combout  = (\SRAM_DQ[11]~11  & (\PixelGen0|O_GREEN[0]~3_combout  & \PixelGen0|O_VIDEO_ON~regout ))

	.dataa(\SRAM_DQ[11]~11 ),
	.datab(vcc),
	.datac(\PixelGen0|O_GREEN[0]~3_combout ),
	.datad(\PixelGen0|O_VIDEO_ON~regout ),
	.cin(gnd),
	.combout(\PixelGen0|O_RED~3_combout ),
	.cout());
// synopsys translate_off
defparam \PixelGen0|O_RED~3 .lut_mask = 16'hA000;
defparam \PixelGen0|O_RED~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y4_N25
cycloneii_lcell_ff \PixelGen0|O_RED[3] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\PixelGen0|O_RED~3_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PixelGen0|O_RED [3]));

// Location: LCFF_X13_Y4_N13
cycloneii_lcell_ff \VgaController0|CursorColor_R[3] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\PixelGen0|O_RED [3]),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VgaController0|CursorColor_R [3]));

// Location: LCCOMB_X13_Y4_N12
cycloneii_lcell_comb \VgaController0|O_VGA_R[3]~3 (
// Equation(s):
// \VgaController0|O_VGA_R[3]~3_combout  = (\VgaController0|always0~1_combout  & \VgaController0|CursorColor_R [3])

	.dataa(\VgaController0|always0~1_combout ),
	.datab(vcc),
	.datac(\VgaController0|CursorColor_R [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\VgaController0|O_VGA_R[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \VgaController0|O_VGA_R[3]~3 .lut_mask = 16'hA0A0;
defparam \VgaController0|O_VGA_R[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N24
cycloneii_lcell_comb \PixelGen0|O_GREEN~4 (
// Equation(s):
// \PixelGen0|O_GREEN~4_combout  = (\PixelGen0|O_VIDEO_ON~regout  & (\SRAM_DQ[4]~4  & \PixelGen0|O_GREEN[0]~3_combout ))

	.dataa(vcc),
	.datab(\PixelGen0|O_VIDEO_ON~regout ),
	.datac(\SRAM_DQ[4]~4 ),
	.datad(\PixelGen0|O_GREEN[0]~3_combout ),
	.cin(gnd),
	.combout(\PixelGen0|O_GREEN~4_combout ),
	.cout());
// synopsys translate_off
defparam \PixelGen0|O_GREEN~4 .lut_mask = 16'hC000;
defparam \PixelGen0|O_GREEN~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y4_N25
cycloneii_lcell_ff \PixelGen0|O_GREEN[0] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\PixelGen0|O_GREEN~4_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PixelGen0|O_GREEN [0]));

// Location: LCFF_X15_Y4_N1
cycloneii_lcell_ff \VgaController0|CursorColor_G[0] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\PixelGen0|O_GREEN [0]),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VgaController0|CursorColor_G [0]));

// Location: LCCOMB_X15_Y4_N0
cycloneii_lcell_comb \VgaController0|O_VGA_G[0]~0 (
// Equation(s):
// \VgaController0|O_VGA_G[0]~0_combout  = (\VgaController0|CursorColor_G [0] & \VgaController0|always0~1_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\VgaController0|CursorColor_G [0]),
	.datad(\VgaController0|always0~1_combout ),
	.cin(gnd),
	.combout(\VgaController0|O_VGA_G[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VgaController0|O_VGA_G[0]~0 .lut_mask = 16'hF000;
defparam \VgaController0|O_VGA_G[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N2
cycloneii_lcell_comb \PixelGen0|O_GREEN~5 (
// Equation(s):
// \PixelGen0|O_GREEN~5_combout  = (\SRAM_DQ[5]~5  & (\PixelGen0|O_VIDEO_ON~regout  & \PixelGen0|O_GREEN[0]~3_combout ))

	.dataa(\SRAM_DQ[5]~5 ),
	.datab(vcc),
	.datac(\PixelGen0|O_VIDEO_ON~regout ),
	.datad(\PixelGen0|O_GREEN[0]~3_combout ),
	.cin(gnd),
	.combout(\PixelGen0|O_GREEN~5_combout ),
	.cout());
// synopsys translate_off
defparam \PixelGen0|O_GREEN~5 .lut_mask = 16'hA000;
defparam \PixelGen0|O_GREEN~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y4_N3
cycloneii_lcell_ff \PixelGen0|O_GREEN[1] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\PixelGen0|O_GREEN~5_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PixelGen0|O_GREEN [1]));

// Location: LCFF_X15_Y4_N11
cycloneii_lcell_ff \VgaController0|CursorColor_G[1] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\PixelGen0|O_GREEN [1]),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VgaController0|CursorColor_G [1]));

// Location: LCCOMB_X15_Y4_N10
cycloneii_lcell_comb \VgaController0|O_VGA_G[1]~1 (
// Equation(s):
// \VgaController0|O_VGA_G[1]~1_combout  = (\VgaController0|CursorColor_G [1] & \VgaController0|always0~1_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\VgaController0|CursorColor_G [1]),
	.datad(\VgaController0|always0~1_combout ),
	.cin(gnd),
	.combout(\VgaController0|O_VGA_G[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \VgaController0|O_VGA_G[1]~1 .lut_mask = 16'hF000;
defparam \VgaController0|O_VGA_G[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N20
cycloneii_lcell_comb \PixelGen0|O_GREEN~6 (
// Equation(s):
// \PixelGen0|O_GREEN~6_combout  = (\SRAM_DQ[6]~6  & (\PixelGen0|O_VIDEO_ON~regout  & \PixelGen0|O_GREEN[0]~3_combout ))

	.dataa(vcc),
	.datab(\SRAM_DQ[6]~6 ),
	.datac(\PixelGen0|O_VIDEO_ON~regout ),
	.datad(\PixelGen0|O_GREEN[0]~3_combout ),
	.cin(gnd),
	.combout(\PixelGen0|O_GREEN~6_combout ),
	.cout());
// synopsys translate_off
defparam \PixelGen0|O_GREEN~6 .lut_mask = 16'hC000;
defparam \PixelGen0|O_GREEN~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y4_N21
cycloneii_lcell_ff \PixelGen0|O_GREEN[2] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\PixelGen0|O_GREEN~6_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PixelGen0|O_GREEN [2]));

// Location: LCFF_X15_Y4_N29
cycloneii_lcell_ff \VgaController0|CursorColor_G[2] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\PixelGen0|O_GREEN [2]),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VgaController0|CursorColor_G [2]));

// Location: LCCOMB_X15_Y4_N28
cycloneii_lcell_comb \VgaController0|O_VGA_G[2]~2 (
// Equation(s):
// \VgaController0|O_VGA_G[2]~2_combout  = (\VgaController0|CursorColor_G [2] & \VgaController0|always0~1_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\VgaController0|CursorColor_G [2]),
	.datad(\VgaController0|always0~1_combout ),
	.cin(gnd),
	.combout(\VgaController0|O_VGA_G[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \VgaController0|O_VGA_G[2]~2 .lut_mask = 16'hF000;
defparam \VgaController0|O_VGA_G[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N14
cycloneii_lcell_comb \PixelGen0|O_GREEN~7 (
// Equation(s):
// \PixelGen0|O_GREEN~7_combout  = (\SRAM_DQ[7]~7  & (\PixelGen0|O_VIDEO_ON~regout  & \PixelGen0|O_GREEN[0]~3_combout ))

	.dataa(\SRAM_DQ[7]~7 ),
	.datab(vcc),
	.datac(\PixelGen0|O_VIDEO_ON~regout ),
	.datad(\PixelGen0|O_GREEN[0]~3_combout ),
	.cin(gnd),
	.combout(\PixelGen0|O_GREEN~7_combout ),
	.cout());
// synopsys translate_off
defparam \PixelGen0|O_GREEN~7 .lut_mask = 16'hA000;
defparam \PixelGen0|O_GREEN~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y4_N15
cycloneii_lcell_ff \PixelGen0|O_GREEN[3] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\PixelGen0|O_GREEN~7_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PixelGen0|O_GREEN [3]));

// Location: LCFF_X15_Y4_N23
cycloneii_lcell_ff \VgaController0|CursorColor_G[3] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\PixelGen0|O_GREEN [3]),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VgaController0|CursorColor_G [3]));

// Location: LCCOMB_X15_Y4_N22
cycloneii_lcell_comb \VgaController0|O_VGA_G[3]~3 (
// Equation(s):
// \VgaController0|O_VGA_G[3]~3_combout  = (\VgaController0|CursorColor_G [3] & \VgaController0|always0~1_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\VgaController0|CursorColor_G [3]),
	.datad(\VgaController0|always0~1_combout ),
	.cin(gnd),
	.combout(\VgaController0|O_VGA_G[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \VgaController0|O_VGA_G[3]~3 .lut_mask = 16'hF000;
defparam \VgaController0|O_VGA_G[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N16
cycloneii_lcell_comb \PixelGen0|O_BLUE~0 (
// Equation(s):
// \PixelGen0|O_BLUE~0_combout  = (\PixelGen0|O_VIDEO_ON~regout  & (\SRAM_DQ[0]~0  & \PixelGen0|O_GREEN[0]~3_combout ))

	.dataa(\PixelGen0|O_VIDEO_ON~regout ),
	.datab(\SRAM_DQ[0]~0 ),
	.datac(\PixelGen0|O_GREEN[0]~3_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\PixelGen0|O_BLUE~0_combout ),
	.cout());
// synopsys translate_off
defparam \PixelGen0|O_BLUE~0 .lut_mask = 16'h8080;
defparam \PixelGen0|O_BLUE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y4_N17
cycloneii_lcell_ff \PixelGen0|O_BLUE[0] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\PixelGen0|O_BLUE~0_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PixelGen0|O_BLUE [0]));

// Location: LCFF_X13_Y4_N29
cycloneii_lcell_ff \VgaController0|CursorColor_B[0] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\PixelGen0|O_BLUE [0]),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VgaController0|CursorColor_B [0]));

// Location: LCCOMB_X13_Y4_N28
cycloneii_lcell_comb \VgaController0|O_VGA_B[0]~0 (
// Equation(s):
// \VgaController0|O_VGA_B[0]~0_combout  = (\VgaController0|always0~1_combout  & \VgaController0|CursorColor_B [0])

	.dataa(\VgaController0|always0~1_combout ),
	.datab(vcc),
	.datac(\VgaController0|CursorColor_B [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\VgaController0|O_VGA_B[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VgaController0|O_VGA_B[0]~0 .lut_mask = 16'hA0A0;
defparam \VgaController0|O_VGA_B[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N10
cycloneii_lcell_comb \PixelGen0|O_BLUE~1 (
// Equation(s):
// \PixelGen0|O_BLUE~1_combout  = (\PixelGen0|O_VIDEO_ON~regout  & (\SRAM_DQ[1]~1  & \PixelGen0|O_GREEN[0]~3_combout ))

	.dataa(\PixelGen0|O_VIDEO_ON~regout ),
	.datab(\SRAM_DQ[1]~1 ),
	.datac(\PixelGen0|O_GREEN[0]~3_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\PixelGen0|O_BLUE~1_combout ),
	.cout());
// synopsys translate_off
defparam \PixelGen0|O_BLUE~1 .lut_mask = 16'h8080;
defparam \PixelGen0|O_BLUE~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y4_N11
cycloneii_lcell_ff \PixelGen0|O_BLUE[1] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\PixelGen0|O_BLUE~1_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PixelGen0|O_BLUE [1]));

// Location: LCFF_X13_Y4_N19
cycloneii_lcell_ff \VgaController0|CursorColor_B[1] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\PixelGen0|O_BLUE [1]),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VgaController0|CursorColor_B [1]));

// Location: LCCOMB_X13_Y4_N18
cycloneii_lcell_comb \VgaController0|O_VGA_B[1]~1 (
// Equation(s):
// \VgaController0|O_VGA_B[1]~1_combout  = (\VgaController0|always0~1_combout  & \VgaController0|CursorColor_B [1])

	.dataa(\VgaController0|always0~1_combout ),
	.datab(vcc),
	.datac(\VgaController0|CursorColor_B [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\VgaController0|O_VGA_B[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \VgaController0|O_VGA_B[1]~1 .lut_mask = 16'hA0A0;
defparam \VgaController0|O_VGA_B[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N30
cycloneii_lcell_comb \PixelGen0|O_BLUE~2 (
// Equation(s):
// \PixelGen0|O_BLUE~2_combout  = (\PixelGen0|O_VIDEO_ON~regout  & (\SRAM_DQ[2]~2  & \PixelGen0|O_GREEN[0]~3_combout ))

	.dataa(\PixelGen0|O_VIDEO_ON~regout ),
	.datab(\SRAM_DQ[2]~2 ),
	.datac(\PixelGen0|O_GREEN[0]~3_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\PixelGen0|O_BLUE~2_combout ),
	.cout());
// synopsys translate_off
defparam \PixelGen0|O_BLUE~2 .lut_mask = 16'h8080;
defparam \PixelGen0|O_BLUE~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y4_N31
cycloneii_lcell_ff \PixelGen0|O_BLUE[2] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\PixelGen0|O_BLUE~2_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PixelGen0|O_BLUE [2]));

// Location: LCFF_X13_Y4_N7
cycloneii_lcell_ff \VgaController0|CursorColor_B[2] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\PixelGen0|O_BLUE [2]),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VgaController0|CursorColor_B [2]));

// Location: LCCOMB_X13_Y4_N6
cycloneii_lcell_comb \VgaController0|O_VGA_B[2]~2 (
// Equation(s):
// \VgaController0|O_VGA_B[2]~2_combout  = (\VgaController0|always0~1_combout  & \VgaController0|CursorColor_B [2])

	.dataa(\VgaController0|always0~1_combout ),
	.datab(vcc),
	.datac(\VgaController0|CursorColor_B [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\VgaController0|O_VGA_B[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \VgaController0|O_VGA_B[2]~2 .lut_mask = 16'hA0A0;
defparam \VgaController0|O_VGA_B[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N20
cycloneii_lcell_comb \PixelGen0|O_BLUE~3 (
// Equation(s):
// \PixelGen0|O_BLUE~3_combout  = (\PixelGen0|O_VIDEO_ON~regout  & (\SRAM_DQ[3]~3  & \PixelGen0|O_GREEN[0]~3_combout ))

	.dataa(\PixelGen0|O_VIDEO_ON~regout ),
	.datab(\SRAM_DQ[3]~3 ),
	.datac(\PixelGen0|O_GREEN[0]~3_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\PixelGen0|O_BLUE~3_combout ),
	.cout());
// synopsys translate_off
defparam \PixelGen0|O_BLUE~3 .lut_mask = 16'h8080;
defparam \PixelGen0|O_BLUE~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y4_N21
cycloneii_lcell_ff \PixelGen0|O_BLUE[3] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\PixelGen0|O_BLUE~3_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PixelGen0|O_BLUE [3]));

// Location: LCFF_X13_Y4_N23
cycloneii_lcell_ff \VgaController0|CursorColor_B[3] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\PixelGen0|O_BLUE [3]),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VgaController0|CursorColor_B [3]));

// Location: LCCOMB_X13_Y4_N22
cycloneii_lcell_comb \VgaController0|O_VGA_B[3]~3 (
// Equation(s):
// \VgaController0|O_VGA_B[3]~3_combout  = (\VgaController0|always0~1_combout  & \VgaController0|CursorColor_B [3])

	.dataa(\VgaController0|always0~1_combout ),
	.datab(vcc),
	.datac(\VgaController0|CursorColor_B [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\VgaController0|O_VGA_B[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \VgaController0|O_VGA_B[3]~3 .lut_mask = 16'hA0A0;
defparam \VgaController0|O_VGA_B[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N14
cycloneii_lcell_comb \PixelGen0|Add6~0 (
// Equation(s):
// \PixelGen0|Add6~0_combout  = \VgaController0|O_COORD_X [0] $ (VCC)
// \PixelGen0|Add6~1  = CARRY(\VgaController0|O_COORD_X [0])

	.dataa(\VgaController0|O_COORD_X [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\PixelGen0|Add6~0_combout ),
	.cout(\PixelGen0|Add6~1 ));
// synopsys translate_off
defparam \PixelGen0|Add6~0 .lut_mask = 16'h55AA;
defparam \PixelGen0|Add6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y4_N15
cycloneii_lcell_ff \PixelGen0|O_NEXT_ADDR[0] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\PixelGen0|Add6~0_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PixelGen0|O_NEXT_ADDR [0]));

// Location: LCCOMB_X16_Y2_N0
cycloneii_lcell_comb \Gpu0|colInd[0]~10 (
// Equation(s):
// \Gpu0|colInd[0]~10_combout  = \Gpu0|colInd [0] $ (VCC)
// \Gpu0|colInd[0]~11  = CARRY(\Gpu0|colInd [0])

	.dataa(vcc),
	.datab(\Gpu0|colInd [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Gpu0|colInd[0]~10_combout ),
	.cout(\Gpu0|colInd[0]~11 ));
// synopsys translate_off
defparam \Gpu0|colInd[0]~10 .lut_mask = 16'h33CC;
defparam \Gpu0|colInd[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y2_N2
cycloneii_lcell_comb \Gpu0|colInd[1]~12 (
// Equation(s):
// \Gpu0|colInd[1]~12_combout  = (\Gpu0|colInd [1] & (!\Gpu0|colInd[0]~11 )) # (!\Gpu0|colInd [1] & ((\Gpu0|colInd[0]~11 ) # (GND)))
// \Gpu0|colInd[1]~13  = CARRY((!\Gpu0|colInd[0]~11 ) # (!\Gpu0|colInd [1]))

	.dataa(vcc),
	.datab(\Gpu0|colInd [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Gpu0|colInd[0]~11 ),
	.combout(\Gpu0|colInd[1]~12_combout ),
	.cout(\Gpu0|colInd[1]~13 ));
// synopsys translate_off
defparam \Gpu0|colInd[1]~12 .lut_mask = 16'h3C3F;
defparam \Gpu0|colInd[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X16_Y2_N3
cycloneii_lcell_ff \Gpu0|colInd[1] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\Gpu0|colInd[1]~12_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(\Gpu0|LessThan0~2_combout ),
	.sload(gnd),
	.ena(!\PixelGen0|O_VIDEO_ON~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Gpu0|colInd [1]));

// Location: LCCOMB_X16_Y2_N4
cycloneii_lcell_comb \Gpu0|colInd[2]~14 (
// Equation(s):
// \Gpu0|colInd[2]~14_combout  = (\Gpu0|colInd [2] & (\Gpu0|colInd[1]~13  $ (GND))) # (!\Gpu0|colInd [2] & (!\Gpu0|colInd[1]~13  & VCC))
// \Gpu0|colInd[2]~15  = CARRY((\Gpu0|colInd [2] & !\Gpu0|colInd[1]~13 ))

	.dataa(vcc),
	.datab(\Gpu0|colInd [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Gpu0|colInd[1]~13 ),
	.combout(\Gpu0|colInd[2]~14_combout ),
	.cout(\Gpu0|colInd[2]~15 ));
// synopsys translate_off
defparam \Gpu0|colInd[2]~14 .lut_mask = 16'hC30C;
defparam \Gpu0|colInd[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X16_Y2_N5
cycloneii_lcell_ff \Gpu0|colInd[2] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\Gpu0|colInd[2]~14_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(\Gpu0|LessThan0~2_combout ),
	.sload(gnd),
	.ena(!\PixelGen0|O_VIDEO_ON~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Gpu0|colInd [2]));

// Location: LCCOMB_X16_Y2_N28
cycloneii_lcell_comb \Gpu0|LessThan0~0 (
// Equation(s):
// \Gpu0|LessThan0~0_combout  = (((!\Gpu0|colInd [0]) # (!\Gpu0|colInd [2])) # (!\Gpu0|colInd [1])) # (!\Gpu0|colInd [3])

	.dataa(\Gpu0|colInd [3]),
	.datab(\Gpu0|colInd [1]),
	.datac(\Gpu0|colInd [2]),
	.datad(\Gpu0|colInd [0]),
	.cin(gnd),
	.combout(\Gpu0|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Gpu0|LessThan0~0 .lut_mask = 16'h7FFF;
defparam \Gpu0|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y2_N6
cycloneii_lcell_comb \Gpu0|colInd[3]~16 (
// Equation(s):
// \Gpu0|colInd[3]~16_combout  = (\Gpu0|colInd [3] & (!\Gpu0|colInd[2]~15 )) # (!\Gpu0|colInd [3] & ((\Gpu0|colInd[2]~15 ) # (GND)))
// \Gpu0|colInd[3]~17  = CARRY((!\Gpu0|colInd[2]~15 ) # (!\Gpu0|colInd [3]))

	.dataa(\Gpu0|colInd [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Gpu0|colInd[2]~15 ),
	.combout(\Gpu0|colInd[3]~16_combout ),
	.cout(\Gpu0|colInd[3]~17 ));
// synopsys translate_off
defparam \Gpu0|colInd[3]~16 .lut_mask = 16'h5A5F;
defparam \Gpu0|colInd[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y2_N8
cycloneii_lcell_comb \Gpu0|colInd[4]~18 (
// Equation(s):
// \Gpu0|colInd[4]~18_combout  = (\Gpu0|colInd [4] & (\Gpu0|colInd[3]~17  $ (GND))) # (!\Gpu0|colInd [4] & (!\Gpu0|colInd[3]~17  & VCC))
// \Gpu0|colInd[4]~19  = CARRY((\Gpu0|colInd [4] & !\Gpu0|colInd[3]~17 ))

	.dataa(\Gpu0|colInd [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Gpu0|colInd[3]~17 ),
	.combout(\Gpu0|colInd[4]~18_combout ),
	.cout(\Gpu0|colInd[4]~19 ));
// synopsys translate_off
defparam \Gpu0|colInd[4]~18 .lut_mask = 16'hA50A;
defparam \Gpu0|colInd[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y2_N10
cycloneii_lcell_comb \Gpu0|colInd[5]~20 (
// Equation(s):
// \Gpu0|colInd[5]~20_combout  = (\Gpu0|colInd [5] & (!\Gpu0|colInd[4]~19 )) # (!\Gpu0|colInd [5] & ((\Gpu0|colInd[4]~19 ) # (GND)))
// \Gpu0|colInd[5]~21  = CARRY((!\Gpu0|colInd[4]~19 ) # (!\Gpu0|colInd [5]))

	.dataa(\Gpu0|colInd [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Gpu0|colInd[4]~19 ),
	.combout(\Gpu0|colInd[5]~20_combout ),
	.cout(\Gpu0|colInd[5]~21 ));
// synopsys translate_off
defparam \Gpu0|colInd[5]~20 .lut_mask = 16'h5A5F;
defparam \Gpu0|colInd[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y2_N12
cycloneii_lcell_comb \Gpu0|colInd[6]~22 (
// Equation(s):
// \Gpu0|colInd[6]~22_combout  = (\Gpu0|colInd [6] & (\Gpu0|colInd[5]~21  $ (GND))) # (!\Gpu0|colInd [6] & (!\Gpu0|colInd[5]~21  & VCC))
// \Gpu0|colInd[6]~23  = CARRY((\Gpu0|colInd [6] & !\Gpu0|colInd[5]~21 ))

	.dataa(vcc),
	.datab(\Gpu0|colInd [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Gpu0|colInd[5]~21 ),
	.combout(\Gpu0|colInd[6]~22_combout ),
	.cout(\Gpu0|colInd[6]~23 ));
// synopsys translate_off
defparam \Gpu0|colInd[6]~22 .lut_mask = 16'hC30C;
defparam \Gpu0|colInd[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X16_Y2_N13
cycloneii_lcell_ff \Gpu0|colInd[6] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\Gpu0|colInd[6]~22_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(\Gpu0|LessThan0~2_combout ),
	.sload(gnd),
	.ena(!\PixelGen0|O_VIDEO_ON~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Gpu0|colInd [6]));

// Location: LCFF_X16_Y2_N11
cycloneii_lcell_ff \Gpu0|colInd[5] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\Gpu0|colInd[5]~20_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(\Gpu0|LessThan0~2_combout ),
	.sload(gnd),
	.ena(!\PixelGen0|O_VIDEO_ON~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Gpu0|colInd [5]));

// Location: LCCOMB_X16_Y2_N22
cycloneii_lcell_comb \Gpu0|LessThan0~1 (
// Equation(s):
// \Gpu0|LessThan0~1_combout  = ((\Gpu0|LessThan0~0_combout ) # ((!\Gpu0|colInd [5]) # (!\Gpu0|colInd [6]))) # (!\Gpu0|colInd [4])

	.dataa(\Gpu0|colInd [4]),
	.datab(\Gpu0|LessThan0~0_combout ),
	.datac(\Gpu0|colInd [6]),
	.datad(\Gpu0|colInd [5]),
	.cin(gnd),
	.combout(\Gpu0|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Gpu0|LessThan0~1 .lut_mask = 16'hDFFF;
defparam \Gpu0|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y2_N14
cycloneii_lcell_comb \Gpu0|colInd[7]~24 (
// Equation(s):
// \Gpu0|colInd[7]~24_combout  = (\Gpu0|colInd [7] & (!\Gpu0|colInd[6]~23 )) # (!\Gpu0|colInd [7] & ((\Gpu0|colInd[6]~23 ) # (GND)))
// \Gpu0|colInd[7]~25  = CARRY((!\Gpu0|colInd[6]~23 ) # (!\Gpu0|colInd [7]))

	.dataa(vcc),
	.datab(\Gpu0|colInd [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Gpu0|colInd[6]~23 ),
	.combout(\Gpu0|colInd[7]~24_combout ),
	.cout(\Gpu0|colInd[7]~25 ));
// synopsys translate_off
defparam \Gpu0|colInd[7]~24 .lut_mask = 16'h3C3F;
defparam \Gpu0|colInd[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X16_Y2_N15
cycloneii_lcell_ff \Gpu0|colInd[7] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\Gpu0|colInd[7]~24_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(\Gpu0|LessThan0~2_combout ),
	.sload(gnd),
	.ena(!\PixelGen0|O_VIDEO_ON~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Gpu0|colInd [7]));

// Location: LCCOMB_X16_Y2_N16
cycloneii_lcell_comb \Gpu0|colInd[8]~26 (
// Equation(s):
// \Gpu0|colInd[8]~26_combout  = (\Gpu0|colInd [8] & (\Gpu0|colInd[7]~25  $ (GND))) # (!\Gpu0|colInd [8] & (!\Gpu0|colInd[7]~25  & VCC))
// \Gpu0|colInd[8]~27  = CARRY((\Gpu0|colInd [8] & !\Gpu0|colInd[7]~25 ))

	.dataa(\Gpu0|colInd [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Gpu0|colInd[7]~25 ),
	.combout(\Gpu0|colInd[8]~26_combout ),
	.cout(\Gpu0|colInd[8]~27 ));
// synopsys translate_off
defparam \Gpu0|colInd[8]~26 .lut_mask = 16'hA50A;
defparam \Gpu0|colInd[8]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y2_N18
cycloneii_lcell_comb \Gpu0|colInd[9]~28 (
// Equation(s):
// \Gpu0|colInd[9]~28_combout  = \Gpu0|colInd[8]~27  $ (\Gpu0|colInd [9])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Gpu0|colInd [9]),
	.cin(\Gpu0|colInd[8]~27 ),
	.combout(\Gpu0|colInd[9]~28_combout ),
	.cout());
// synopsys translate_off
defparam \Gpu0|colInd[9]~28 .lut_mask = 16'h0FF0;
defparam \Gpu0|colInd[9]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X16_Y2_N19
cycloneii_lcell_ff \Gpu0|colInd[9] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\Gpu0|colInd[9]~28_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(\Gpu0|LessThan0~2_combout ),
	.sload(gnd),
	.ena(!\PixelGen0|O_VIDEO_ON~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Gpu0|colInd [9]));

// Location: LCCOMB_X16_Y2_N24
cycloneii_lcell_comb \Gpu0|LessThan0~2 (
// Equation(s):
// \Gpu0|LessThan0~2_combout  = (\Gpu0|colInd [9] & ((\Gpu0|colInd [8]) # ((\Gpu0|colInd [7]) # (!\Gpu0|LessThan0~1_combout ))))

	.dataa(\Gpu0|colInd [8]),
	.datab(\Gpu0|LessThan0~1_combout ),
	.datac(\Gpu0|colInd [7]),
	.datad(\Gpu0|colInd [9]),
	.cin(gnd),
	.combout(\Gpu0|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Gpu0|LessThan0~2 .lut_mask = 16'hFB00;
defparam \Gpu0|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y2_N1
cycloneii_lcell_ff \Gpu0|colInd[0] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\Gpu0|colInd[0]~10_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(\Gpu0|LessThan0~2_combout ),
	.sload(gnd),
	.ena(!\PixelGen0|O_VIDEO_ON~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Gpu0|colInd [0]));

// Location: LCFF_X16_Y3_N25
cycloneii_lcell_ff \Gpu0|O_GPU_ADDR[0] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Gpu0|colInd [0]),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\PixelGen0|O_VIDEO_ON~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Gpu0|O_GPU_ADDR [0]));

// Location: LCCOMB_X16_Y3_N24
cycloneii_lcell_comb \MultiSram0|O_SRAM_ADDR[0]~0 (
// Equation(s):
// \MultiSram0|O_SRAM_ADDR[0]~0_combout  = (\PixelGen0|O_VIDEO_ON~regout  & (\PixelGen0|O_NEXT_ADDR [0])) # (!\PixelGen0|O_VIDEO_ON~regout  & ((\Gpu0|O_GPU_ADDR [0])))

	.dataa(vcc),
	.datab(\PixelGen0|O_NEXT_ADDR [0]),
	.datac(\Gpu0|O_GPU_ADDR [0]),
	.datad(\PixelGen0|O_VIDEO_ON~regout ),
	.cin(gnd),
	.combout(\MultiSram0|O_SRAM_ADDR[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MultiSram0|O_SRAM_ADDR[0]~0 .lut_mask = 16'hCCF0;
defparam \MultiSram0|O_SRAM_ADDR[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N16
cycloneii_lcell_comb \PixelGen0|Add6~2 (
// Equation(s):
// \PixelGen0|Add6~2_combout  = (\VgaController0|O_COORD_X [1] & (!\PixelGen0|Add6~1 )) # (!\VgaController0|O_COORD_X [1] & ((\PixelGen0|Add6~1 ) # (GND)))
// \PixelGen0|Add6~3  = CARRY((!\PixelGen0|Add6~1 ) # (!\VgaController0|O_COORD_X [1]))

	.dataa(\VgaController0|O_COORD_X [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\PixelGen0|Add6~1 ),
	.combout(\PixelGen0|Add6~2_combout ),
	.cout(\PixelGen0|Add6~3 ));
// synopsys translate_off
defparam \PixelGen0|Add6~2 .lut_mask = 16'h5A5F;
defparam \PixelGen0|Add6~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X19_Y4_N17
cycloneii_lcell_ff \PixelGen0|O_NEXT_ADDR[1] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\PixelGen0|Add6~2_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PixelGen0|O_NEXT_ADDR [1]));

// Location: LCFF_X16_Y3_N27
cycloneii_lcell_ff \Gpu0|O_GPU_ADDR[1] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Gpu0|colInd [1]),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\PixelGen0|O_VIDEO_ON~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Gpu0|O_GPU_ADDR [1]));

// Location: LCCOMB_X16_Y3_N26
cycloneii_lcell_comb \MultiSram0|O_SRAM_ADDR[1]~1 (
// Equation(s):
// \MultiSram0|O_SRAM_ADDR[1]~1_combout  = (\PixelGen0|O_VIDEO_ON~regout  & (\PixelGen0|O_NEXT_ADDR [1])) # (!\PixelGen0|O_VIDEO_ON~regout  & ((\Gpu0|O_GPU_ADDR [1])))

	.dataa(\PixelGen0|O_NEXT_ADDR [1]),
	.datab(vcc),
	.datac(\Gpu0|O_GPU_ADDR [1]),
	.datad(\PixelGen0|O_VIDEO_ON~regout ),
	.cin(gnd),
	.combout(\MultiSram0|O_SRAM_ADDR[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \MultiSram0|O_SRAM_ADDR[1]~1 .lut_mask = 16'hAAF0;
defparam \MultiSram0|O_SRAM_ADDR[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N18
cycloneii_lcell_comb \PixelGen0|Add6~4 (
// Equation(s):
// \PixelGen0|Add6~4_combout  = (\VgaController0|O_COORD_X [2] & (\PixelGen0|Add6~3  $ (GND))) # (!\VgaController0|O_COORD_X [2] & (!\PixelGen0|Add6~3  & VCC))
// \PixelGen0|Add6~5  = CARRY((\VgaController0|O_COORD_X [2] & !\PixelGen0|Add6~3 ))

	.dataa(vcc),
	.datab(\VgaController0|O_COORD_X [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\PixelGen0|Add6~3 ),
	.combout(\PixelGen0|Add6~4_combout ),
	.cout(\PixelGen0|Add6~5 ));
// synopsys translate_off
defparam \PixelGen0|Add6~4 .lut_mask = 16'hC30C;
defparam \PixelGen0|Add6~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X19_Y4_N19
cycloneii_lcell_ff \PixelGen0|O_NEXT_ADDR[2] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\PixelGen0|Add6~4_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PixelGen0|O_NEXT_ADDR [2]));

// Location: LCFF_X16_Y3_N29
cycloneii_lcell_ff \Gpu0|O_GPU_ADDR[2] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Gpu0|colInd [2]),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\PixelGen0|O_VIDEO_ON~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Gpu0|O_GPU_ADDR [2]));

// Location: LCCOMB_X16_Y3_N28
cycloneii_lcell_comb \MultiSram0|O_SRAM_ADDR[2]~2 (
// Equation(s):
// \MultiSram0|O_SRAM_ADDR[2]~2_combout  = (\PixelGen0|O_VIDEO_ON~regout  & (\PixelGen0|O_NEXT_ADDR [2])) # (!\PixelGen0|O_VIDEO_ON~regout  & ((\Gpu0|O_GPU_ADDR [2])))

	.dataa(vcc),
	.datab(\PixelGen0|O_NEXT_ADDR [2]),
	.datac(\Gpu0|O_GPU_ADDR [2]),
	.datad(\PixelGen0|O_VIDEO_ON~regout ),
	.cin(gnd),
	.combout(\MultiSram0|O_SRAM_ADDR[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \MultiSram0|O_SRAM_ADDR[2]~2 .lut_mask = 16'hCCF0;
defparam \MultiSram0|O_SRAM_ADDR[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N20
cycloneii_lcell_comb \PixelGen0|Add6~6 (
// Equation(s):
// \PixelGen0|Add6~6_combout  = (\VgaController0|O_COORD_X [3] & (!\PixelGen0|Add6~5 )) # (!\VgaController0|O_COORD_X [3] & ((\PixelGen0|Add6~5 ) # (GND)))
// \PixelGen0|Add6~7  = CARRY((!\PixelGen0|Add6~5 ) # (!\VgaController0|O_COORD_X [3]))

	.dataa(\VgaController0|O_COORD_X [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\PixelGen0|Add6~5 ),
	.combout(\PixelGen0|Add6~6_combout ),
	.cout(\PixelGen0|Add6~7 ));
// synopsys translate_off
defparam \PixelGen0|Add6~6 .lut_mask = 16'h5A5F;
defparam \PixelGen0|Add6~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X19_Y4_N21
cycloneii_lcell_ff \PixelGen0|O_NEXT_ADDR[3] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\PixelGen0|Add6~6_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PixelGen0|O_NEXT_ADDR [3]));

// Location: LCFF_X16_Y2_N7
cycloneii_lcell_ff \Gpu0|colInd[3] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\Gpu0|colInd[3]~16_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(\Gpu0|LessThan0~2_combout ),
	.sload(gnd),
	.ena(!\PixelGen0|O_VIDEO_ON~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Gpu0|colInd [3]));

// Location: LCFF_X16_Y3_N31
cycloneii_lcell_ff \Gpu0|O_GPU_ADDR[3] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Gpu0|colInd [3]),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\PixelGen0|O_VIDEO_ON~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Gpu0|O_GPU_ADDR [3]));

// Location: LCCOMB_X16_Y3_N30
cycloneii_lcell_comb \MultiSram0|O_SRAM_ADDR[3]~3 (
// Equation(s):
// \MultiSram0|O_SRAM_ADDR[3]~3_combout  = (\PixelGen0|O_VIDEO_ON~regout  & (\PixelGen0|O_NEXT_ADDR [3])) # (!\PixelGen0|O_VIDEO_ON~regout  & ((\Gpu0|O_GPU_ADDR [3])))

	.dataa(vcc),
	.datab(\PixelGen0|O_NEXT_ADDR [3]),
	.datac(\Gpu0|O_GPU_ADDR [3]),
	.datad(\PixelGen0|O_VIDEO_ON~regout ),
	.cin(gnd),
	.combout(\MultiSram0|O_SRAM_ADDR[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \MultiSram0|O_SRAM_ADDR[3]~3 .lut_mask = 16'hCCF0;
defparam \MultiSram0|O_SRAM_ADDR[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N22
cycloneii_lcell_comb \PixelGen0|Add6~8 (
// Equation(s):
// \PixelGen0|Add6~8_combout  = (\VgaController0|O_COORD_X [4] & (\PixelGen0|Add6~7  $ (GND))) # (!\VgaController0|O_COORD_X [4] & (!\PixelGen0|Add6~7  & VCC))
// \PixelGen0|Add6~9  = CARRY((\VgaController0|O_COORD_X [4] & !\PixelGen0|Add6~7 ))

	.dataa(vcc),
	.datab(\VgaController0|O_COORD_X [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\PixelGen0|Add6~7 ),
	.combout(\PixelGen0|Add6~8_combout ),
	.cout(\PixelGen0|Add6~9 ));
// synopsys translate_off
defparam \PixelGen0|Add6~8 .lut_mask = 16'hC30C;
defparam \PixelGen0|Add6~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X19_Y4_N23
cycloneii_lcell_ff \PixelGen0|O_NEXT_ADDR[4] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\PixelGen0|Add6~8_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PixelGen0|O_NEXT_ADDR [4]));

// Location: LCFF_X16_Y2_N9
cycloneii_lcell_ff \Gpu0|colInd[4] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\Gpu0|colInd[4]~18_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(\Gpu0|LessThan0~2_combout ),
	.sload(gnd),
	.ena(!\PixelGen0|O_VIDEO_ON~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Gpu0|colInd [4]));

// Location: LCFF_X16_Y4_N1
cycloneii_lcell_ff \Gpu0|O_GPU_ADDR[4] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Gpu0|colInd [4]),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\PixelGen0|O_VIDEO_ON~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Gpu0|O_GPU_ADDR [4]));

// Location: LCCOMB_X16_Y4_N0
cycloneii_lcell_comb \MultiSram0|O_SRAM_ADDR[4]~4 (
// Equation(s):
// \MultiSram0|O_SRAM_ADDR[4]~4_combout  = (\PixelGen0|O_VIDEO_ON~regout  & (\PixelGen0|O_NEXT_ADDR [4])) # (!\PixelGen0|O_VIDEO_ON~regout  & ((\Gpu0|O_GPU_ADDR [4])))

	.dataa(\PixelGen0|O_NEXT_ADDR [4]),
	.datab(vcc),
	.datac(\Gpu0|O_GPU_ADDR [4]),
	.datad(\PixelGen0|O_VIDEO_ON~regout ),
	.cin(gnd),
	.combout(\MultiSram0|O_SRAM_ADDR[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \MultiSram0|O_SRAM_ADDR[4]~4 .lut_mask = 16'hAAF0;
defparam \MultiSram0|O_SRAM_ADDR[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N24
cycloneii_lcell_comb \PixelGen0|Add6~10 (
// Equation(s):
// \PixelGen0|Add6~10_combout  = (\VgaController0|O_COORD_X [5] & (!\PixelGen0|Add6~9 )) # (!\VgaController0|O_COORD_X [5] & ((\PixelGen0|Add6~9 ) # (GND)))
// \PixelGen0|Add6~11  = CARRY((!\PixelGen0|Add6~9 ) # (!\VgaController0|O_COORD_X [5]))

	.dataa(vcc),
	.datab(\VgaController0|O_COORD_X [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\PixelGen0|Add6~9 ),
	.combout(\PixelGen0|Add6~10_combout ),
	.cout(\PixelGen0|Add6~11 ));
// synopsys translate_off
defparam \PixelGen0|Add6~10 .lut_mask = 16'h3C3F;
defparam \PixelGen0|Add6~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X19_Y4_N25
cycloneii_lcell_ff \PixelGen0|O_NEXT_ADDR[5] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\PixelGen0|Add6~10_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PixelGen0|O_NEXT_ADDR [5]));

// Location: LCFF_X16_Y4_N3
cycloneii_lcell_ff \Gpu0|O_GPU_ADDR[5] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Gpu0|colInd [5]),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\PixelGen0|O_VIDEO_ON~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Gpu0|O_GPU_ADDR [5]));

// Location: LCCOMB_X16_Y4_N2
cycloneii_lcell_comb \MultiSram0|O_SRAM_ADDR[5]~5 (
// Equation(s):
// \MultiSram0|O_SRAM_ADDR[5]~5_combout  = (\PixelGen0|O_VIDEO_ON~regout  & (\PixelGen0|O_NEXT_ADDR [5])) # (!\PixelGen0|O_VIDEO_ON~regout  & ((\Gpu0|O_GPU_ADDR [5])))

	.dataa(vcc),
	.datab(\PixelGen0|O_NEXT_ADDR [5]),
	.datac(\Gpu0|O_GPU_ADDR [5]),
	.datad(\PixelGen0|O_VIDEO_ON~regout ),
	.cin(gnd),
	.combout(\MultiSram0|O_SRAM_ADDR[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \MultiSram0|O_SRAM_ADDR[5]~5 .lut_mask = 16'hCCF0;
defparam \MultiSram0|O_SRAM_ADDR[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N26
cycloneii_lcell_comb \PixelGen0|Add6~12 (
// Equation(s):
// \PixelGen0|Add6~12_combout  = (\VgaController0|O_COORD_X [6] & (\PixelGen0|Add6~11  $ (GND))) # (!\VgaController0|O_COORD_X [6] & (!\PixelGen0|Add6~11  & VCC))
// \PixelGen0|Add6~13  = CARRY((\VgaController0|O_COORD_X [6] & !\PixelGen0|Add6~11 ))

	.dataa(\VgaController0|O_COORD_X [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\PixelGen0|Add6~11 ),
	.combout(\PixelGen0|Add6~12_combout ),
	.cout(\PixelGen0|Add6~13 ));
// synopsys translate_off
defparam \PixelGen0|Add6~12 .lut_mask = 16'hA50A;
defparam \PixelGen0|Add6~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X19_Y4_N27
cycloneii_lcell_ff \PixelGen0|O_NEXT_ADDR[6] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\PixelGen0|Add6~12_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PixelGen0|O_NEXT_ADDR [6]));

// Location: LCFF_X16_Y4_N5
cycloneii_lcell_ff \Gpu0|O_GPU_ADDR[6] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Gpu0|colInd [6]),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\PixelGen0|O_VIDEO_ON~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Gpu0|O_GPU_ADDR [6]));

// Location: LCCOMB_X16_Y4_N4
cycloneii_lcell_comb \MultiSram0|O_SRAM_ADDR[6]~6 (
// Equation(s):
// \MultiSram0|O_SRAM_ADDR[6]~6_combout  = (\PixelGen0|O_VIDEO_ON~regout  & (\PixelGen0|O_NEXT_ADDR [6])) # (!\PixelGen0|O_VIDEO_ON~regout  & ((\Gpu0|O_GPU_ADDR [6])))

	.dataa(vcc),
	.datab(\PixelGen0|O_NEXT_ADDR [6]),
	.datac(\Gpu0|O_GPU_ADDR [6]),
	.datad(\PixelGen0|O_VIDEO_ON~regout ),
	.cin(gnd),
	.combout(\MultiSram0|O_SRAM_ADDR[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \MultiSram0|O_SRAM_ADDR[6]~6 .lut_mask = 16'hCCF0;
defparam \MultiSram0|O_SRAM_ADDR[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N28
cycloneii_lcell_comb \PixelGen0|Add6~14 (
// Equation(s):
// \PixelGen0|Add6~14_combout  = (\PixelGen0|Add5~0_combout  & (!\PixelGen0|Add6~13 )) # (!\PixelGen0|Add5~0_combout  & ((\PixelGen0|Add6~13 ) # (GND)))
// \PixelGen0|Add6~15  = CARRY((!\PixelGen0|Add6~13 ) # (!\PixelGen0|Add5~0_combout ))

	.dataa(\PixelGen0|Add5~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\PixelGen0|Add6~13 ),
	.combout(\PixelGen0|Add6~14_combout ),
	.cout(\PixelGen0|Add6~15 ));
// synopsys translate_off
defparam \PixelGen0|Add6~14 .lut_mask = 16'h5A5F;
defparam \PixelGen0|Add6~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N0
cycloneii_lcell_comb \PixelGen0|O_NEXT_ADDR~18 (
// Equation(s):
// \PixelGen0|O_NEXT_ADDR~18_combout  = (\PixelGen0|Add6~14_combout  & (((!\PixelGen0|Equal1~2_combout  & \PixelGen0|LessThan0~1_combout )) # (!\PixelGen0|Equal0~2_combout )))

	.dataa(\PixelGen0|Equal1~2_combout ),
	.datab(\PixelGen0|Add6~14_combout ),
	.datac(\PixelGen0|Equal0~2_combout ),
	.datad(\PixelGen0|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\PixelGen0|O_NEXT_ADDR~18_combout ),
	.cout());
// synopsys translate_off
defparam \PixelGen0|O_NEXT_ADDR~18 .lut_mask = 16'h4C0C;
defparam \PixelGen0|O_NEXT_ADDR~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y4_N1
cycloneii_lcell_ff \PixelGen0|O_NEXT_ADDR[7] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\PixelGen0|O_NEXT_ADDR~18_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PixelGen0|O_NEXT_ADDR [7]));

// Location: LCCOMB_X20_Y2_N0
cycloneii_lcell_comb \Gpu0|O_GPU_ADDR[7]~11 (
// Equation(s):
// \Gpu0|O_GPU_ADDR[7]~11_combout  = (\Gpu0|rowInd [0] & (\Gpu0|colInd [7] $ (VCC))) # (!\Gpu0|rowInd [0] & (\Gpu0|colInd [7] & VCC))
// \Gpu0|O_GPU_ADDR[7]~12  = CARRY((\Gpu0|rowInd [0] & \Gpu0|colInd [7]))

	.dataa(\Gpu0|rowInd [0]),
	.datab(\Gpu0|colInd [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Gpu0|O_GPU_ADDR[7]~11_combout ),
	.cout(\Gpu0|O_GPU_ADDR[7]~12 ));
// synopsys translate_off
defparam \Gpu0|O_GPU_ADDR[7]~11 .lut_mask = 16'h6688;
defparam \Gpu0|O_GPU_ADDR[7]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y2_N1
cycloneii_lcell_ff \Gpu0|O_GPU_ADDR[7] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\Gpu0|O_GPU_ADDR[7]~11_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\PixelGen0|O_VIDEO_ON~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Gpu0|O_GPU_ADDR [7]));

// Location: LCCOMB_X19_Y4_N2
cycloneii_lcell_comb \MultiSram0|O_SRAM_ADDR[7]~7 (
// Equation(s):
// \MultiSram0|O_SRAM_ADDR[7]~7_combout  = (\PixelGen0|O_VIDEO_ON~regout  & (\PixelGen0|O_NEXT_ADDR [7])) # (!\PixelGen0|O_VIDEO_ON~regout  & ((\Gpu0|O_GPU_ADDR [7])))

	.dataa(\PixelGen0|O_VIDEO_ON~regout ),
	.datab(\PixelGen0|O_NEXT_ADDR [7]),
	.datac(vcc),
	.datad(\Gpu0|O_GPU_ADDR [7]),
	.cin(gnd),
	.combout(\MultiSram0|O_SRAM_ADDR[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \MultiSram0|O_SRAM_ADDR[7]~7 .lut_mask = 16'hDD88;
defparam \MultiSram0|O_SRAM_ADDR[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N30
cycloneii_lcell_comb \PixelGen0|Add6~16 (
// Equation(s):
// \PixelGen0|Add6~16_combout  = (\PixelGen0|Add5~2_combout  & (\PixelGen0|Add6~15  $ (GND))) # (!\PixelGen0|Add5~2_combout  & (!\PixelGen0|Add6~15  & VCC))
// \PixelGen0|Add6~17  = CARRY((\PixelGen0|Add5~2_combout  & !\PixelGen0|Add6~15 ))

	.dataa(\PixelGen0|Add5~2_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\PixelGen0|Add6~15 ),
	.combout(\PixelGen0|Add6~16_combout ),
	.cout(\PixelGen0|Add6~17 ));
// synopsys translate_off
defparam \PixelGen0|Add6~16 .lut_mask = 16'hA50A;
defparam \PixelGen0|Add6~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N12
cycloneii_lcell_comb \PixelGen0|O_NEXT_ADDR~19 (
// Equation(s):
// \PixelGen0|O_NEXT_ADDR~19_combout  = (\PixelGen0|Add6~16_combout  & (((!\PixelGen0|Equal1~2_combout  & \PixelGen0|LessThan0~1_combout )) # (!\PixelGen0|Equal0~2_combout )))

	.dataa(\PixelGen0|Equal1~2_combout ),
	.datab(\PixelGen0|Add6~16_combout ),
	.datac(\PixelGen0|Equal0~2_combout ),
	.datad(\PixelGen0|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\PixelGen0|O_NEXT_ADDR~19_combout ),
	.cout());
// synopsys translate_off
defparam \PixelGen0|O_NEXT_ADDR~19 .lut_mask = 16'h4C0C;
defparam \PixelGen0|O_NEXT_ADDR~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y4_N13
cycloneii_lcell_ff \PixelGen0|O_NEXT_ADDR[8] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\PixelGen0|O_NEXT_ADDR~19_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PixelGen0|O_NEXT_ADDR [8]));

// Location: LCFF_X16_Y2_N17
cycloneii_lcell_ff \Gpu0|colInd[8] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\Gpu0|colInd[8]~26_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(\Gpu0|LessThan0~2_combout ),
	.sload(gnd),
	.ena(!\PixelGen0|O_VIDEO_ON~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Gpu0|colInd [8]));

// Location: LCCOMB_X20_Y2_N2
cycloneii_lcell_comb \Gpu0|O_GPU_ADDR[8]~13 (
// Equation(s):
// \Gpu0|O_GPU_ADDR[8]~13_combout  = (\Gpu0|rowInd [1] & ((\Gpu0|colInd [8] & (\Gpu0|O_GPU_ADDR[7]~12  & VCC)) # (!\Gpu0|colInd [8] & (!\Gpu0|O_GPU_ADDR[7]~12 )))) # (!\Gpu0|rowInd [1] & ((\Gpu0|colInd [8] & (!\Gpu0|O_GPU_ADDR[7]~12 )) # (!\Gpu0|colInd [8] & 
// ((\Gpu0|O_GPU_ADDR[7]~12 ) # (GND)))))
// \Gpu0|O_GPU_ADDR[8]~14  = CARRY((\Gpu0|rowInd [1] & (!\Gpu0|colInd [8] & !\Gpu0|O_GPU_ADDR[7]~12 )) # (!\Gpu0|rowInd [1] & ((!\Gpu0|O_GPU_ADDR[7]~12 ) # (!\Gpu0|colInd [8]))))

	.dataa(\Gpu0|rowInd [1]),
	.datab(\Gpu0|colInd [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Gpu0|O_GPU_ADDR[7]~12 ),
	.combout(\Gpu0|O_GPU_ADDR[8]~13_combout ),
	.cout(\Gpu0|O_GPU_ADDR[8]~14 ));
// synopsys translate_off
defparam \Gpu0|O_GPU_ADDR[8]~13 .lut_mask = 16'h9617;
defparam \Gpu0|O_GPU_ADDR[8]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X20_Y2_N3
cycloneii_lcell_ff \Gpu0|O_GPU_ADDR[8] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\Gpu0|O_GPU_ADDR[8]~13_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\PixelGen0|O_VIDEO_ON~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Gpu0|O_GPU_ADDR [8]));

// Location: LCCOMB_X20_Y2_N22
cycloneii_lcell_comb \MultiSram0|O_SRAM_ADDR[8]~8 (
// Equation(s):
// \MultiSram0|O_SRAM_ADDR[8]~8_combout  = (\PixelGen0|O_VIDEO_ON~regout  & (\PixelGen0|O_NEXT_ADDR [8])) # (!\PixelGen0|O_VIDEO_ON~regout  & ((\Gpu0|O_GPU_ADDR [8])))

	.dataa(vcc),
	.datab(\PixelGen0|O_NEXT_ADDR [8]),
	.datac(\PixelGen0|O_VIDEO_ON~regout ),
	.datad(\Gpu0|O_GPU_ADDR [8]),
	.cin(gnd),
	.combout(\MultiSram0|O_SRAM_ADDR[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \MultiSram0|O_SRAM_ADDR[8]~8 .lut_mask = 16'hCFC0;
defparam \MultiSram0|O_SRAM_ADDR[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y2_N8
cycloneii_lcell_comb \Gpu0|rowInd[0]~10 (
// Equation(s):
// \Gpu0|rowInd[0]~10_combout  = \Gpu0|rowInd [0] $ (VCC)
// \Gpu0|rowInd[0]~11  = CARRY(\Gpu0|rowInd [0])

	.dataa(vcc),
	.datab(\Gpu0|rowInd [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Gpu0|rowInd[0]~10_combout ),
	.cout(\Gpu0|rowInd[0]~11 ));
// synopsys translate_off
defparam \Gpu0|rowInd[0]~10 .lut_mask = 16'h33CC;
defparam \Gpu0|rowInd[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y2_N10
cycloneii_lcell_comb \Gpu0|rowInd[1]~16 (
// Equation(s):
// \Gpu0|rowInd[1]~16_combout  = (\Gpu0|rowInd [1] & (!\Gpu0|rowInd[0]~11 )) # (!\Gpu0|rowInd [1] & ((\Gpu0|rowInd[0]~11 ) # (GND)))
// \Gpu0|rowInd[1]~17  = CARRY((!\Gpu0|rowInd[0]~11 ) # (!\Gpu0|rowInd [1]))

	.dataa(\Gpu0|rowInd [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Gpu0|rowInd[0]~11 ),
	.combout(\Gpu0|rowInd[1]~16_combout ),
	.cout(\Gpu0|rowInd[1]~17 ));
// synopsys translate_off
defparam \Gpu0|rowInd[1]~16 .lut_mask = 16'h5A5F;
defparam \Gpu0|rowInd[1]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y2_N14
cycloneii_lcell_comb \Gpu0|rowInd[3]~20 (
// Equation(s):
// \Gpu0|rowInd[3]~20_combout  = (\Gpu0|rowInd [3] & (!\Gpu0|rowInd[2]~19 )) # (!\Gpu0|rowInd [3] & ((\Gpu0|rowInd[2]~19 ) # (GND)))
// \Gpu0|rowInd[3]~21  = CARRY((!\Gpu0|rowInd[2]~19 ) # (!\Gpu0|rowInd [3]))

	.dataa(vcc),
	.datab(\Gpu0|rowInd [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Gpu0|rowInd[2]~19 ),
	.combout(\Gpu0|rowInd[3]~20_combout ),
	.cout(\Gpu0|rowInd[3]~21 ));
// synopsys translate_off
defparam \Gpu0|rowInd[3]~20 .lut_mask = 16'h3C3F;
defparam \Gpu0|rowInd[3]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y2_N20
cycloneii_lcell_comb \Gpu0|rowInd[0]~13 (
// Equation(s):
// \Gpu0|rowInd[0]~13_combout  = (!\Gpu0|colInd [4] & (!\Gpu0|colInd [1] & (!\Gpu0|colInd [2] & !\Gpu0|colInd [3])))

	.dataa(\Gpu0|colInd [4]),
	.datab(\Gpu0|colInd [1]),
	.datac(\Gpu0|colInd [2]),
	.datad(\Gpu0|colInd [3]),
	.cin(gnd),
	.combout(\Gpu0|rowInd[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \Gpu0|rowInd[0]~13 .lut_mask = 16'h0001;
defparam \Gpu0|rowInd[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y2_N26
cycloneii_lcell_comb \Gpu0|rowInd[0]~12 (
// Equation(s):
// \Gpu0|rowInd[0]~12_combout  = (!\Gpu0|colInd [8] & (!\Gpu0|colInd [0] & (!\Gpu0|colInd [7] & !\PixelGen0|O_VIDEO_ON~regout )))

	.dataa(\Gpu0|colInd [8]),
	.datab(\Gpu0|colInd [0]),
	.datac(\Gpu0|colInd [7]),
	.datad(\PixelGen0|O_VIDEO_ON~regout ),
	.cin(gnd),
	.combout(\Gpu0|rowInd[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \Gpu0|rowInd[0]~12 .lut_mask = 16'h0001;
defparam \Gpu0|rowInd[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y2_N30
cycloneii_lcell_comb \Gpu0|rowInd[0]~14 (
// Equation(s):
// \Gpu0|rowInd[0]~14_combout  = (!\Gpu0|colInd [5] & (!\Gpu0|colInd [9] & !\Gpu0|colInd [6]))

	.dataa(\Gpu0|colInd [5]),
	.datab(\Gpu0|colInd [9]),
	.datac(\Gpu0|colInd [6]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Gpu0|rowInd[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \Gpu0|rowInd[0]~14 .lut_mask = 16'h0101;
defparam \Gpu0|rowInd[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y2_N6
cycloneii_lcell_comb \Gpu0|rowInd[0]~15 (
// Equation(s):
// \Gpu0|rowInd[0]~15_combout  = (\Gpu0|rowInd[0]~13_combout  & (\Gpu0|rowInd[0]~12_combout  & \Gpu0|rowInd[0]~14_combout ))

	.dataa(vcc),
	.datab(\Gpu0|rowInd[0]~13_combout ),
	.datac(\Gpu0|rowInd[0]~12_combout ),
	.datad(\Gpu0|rowInd[0]~14_combout ),
	.cin(gnd),
	.combout(\Gpu0|rowInd[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \Gpu0|rowInd[0]~15 .lut_mask = 16'hC000;
defparam \Gpu0|rowInd[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y2_N15
cycloneii_lcell_ff \Gpu0|rowInd[3] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\Gpu0|rowInd[3]~20_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(\Gpu0|LessThan1~2_combout ),
	.sload(gnd),
	.ena(\Gpu0|rowInd[0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Gpu0|rowInd [3]));

// Location: LCCOMB_X18_Y2_N16
cycloneii_lcell_comb \Gpu0|rowInd[4]~22 (
// Equation(s):
// \Gpu0|rowInd[4]~22_combout  = (\Gpu0|rowInd [4] & (\Gpu0|rowInd[3]~21  $ (GND))) # (!\Gpu0|rowInd [4] & (!\Gpu0|rowInd[3]~21  & VCC))
// \Gpu0|rowInd[4]~23  = CARRY((\Gpu0|rowInd [4] & !\Gpu0|rowInd[3]~21 ))

	.dataa(\Gpu0|rowInd [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Gpu0|rowInd[3]~21 ),
	.combout(\Gpu0|rowInd[4]~22_combout ),
	.cout(\Gpu0|rowInd[4]~23 ));
// synopsys translate_off
defparam \Gpu0|rowInd[4]~22 .lut_mask = 16'hA50A;
defparam \Gpu0|rowInd[4]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y2_N18
cycloneii_lcell_comb \Gpu0|rowInd[5]~24 (
// Equation(s):
// \Gpu0|rowInd[5]~24_combout  = (\Gpu0|rowInd [5] & (!\Gpu0|rowInd[4]~23 )) # (!\Gpu0|rowInd [5] & ((\Gpu0|rowInd[4]~23 ) # (GND)))
// \Gpu0|rowInd[5]~25  = CARRY((!\Gpu0|rowInd[4]~23 ) # (!\Gpu0|rowInd [5]))

	.dataa(vcc),
	.datab(\Gpu0|rowInd [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Gpu0|rowInd[4]~23 ),
	.combout(\Gpu0|rowInd[5]~24_combout ),
	.cout(\Gpu0|rowInd[5]~25 ));
// synopsys translate_off
defparam \Gpu0|rowInd[5]~24 .lut_mask = 16'h3C3F;
defparam \Gpu0|rowInd[5]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X18_Y2_N19
cycloneii_lcell_ff \Gpu0|rowInd[5] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\Gpu0|rowInd[5]~24_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(\Gpu0|LessThan1~2_combout ),
	.sload(gnd),
	.ena(\Gpu0|rowInd[0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Gpu0|rowInd [5]));

// Location: LCCOMB_X18_Y2_N22
cycloneii_lcell_comb \Gpu0|rowInd[7]~28 (
// Equation(s):
// \Gpu0|rowInd[7]~28_combout  = (\Gpu0|rowInd [7] & (!\Gpu0|rowInd[6]~27 )) # (!\Gpu0|rowInd [7] & ((\Gpu0|rowInd[6]~27 ) # (GND)))
// \Gpu0|rowInd[7]~29  = CARRY((!\Gpu0|rowInd[6]~27 ) # (!\Gpu0|rowInd [7]))

	.dataa(vcc),
	.datab(\Gpu0|rowInd [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Gpu0|rowInd[6]~27 ),
	.combout(\Gpu0|rowInd[7]~28_combout ),
	.cout(\Gpu0|rowInd[7]~29 ));
// synopsys translate_off
defparam \Gpu0|rowInd[7]~28 .lut_mask = 16'h3C3F;
defparam \Gpu0|rowInd[7]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X18_Y2_N23
cycloneii_lcell_ff \Gpu0|rowInd[7] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\Gpu0|rowInd[7]~28_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(\Gpu0|LessThan1~2_combout ),
	.sload(gnd),
	.ena(\Gpu0|rowInd[0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Gpu0|rowInd [7]));

// Location: LCCOMB_X18_Y2_N24
cycloneii_lcell_comb \Gpu0|rowInd[8]~30 (
// Equation(s):
// \Gpu0|rowInd[8]~30_combout  = (\Gpu0|rowInd [8] & (\Gpu0|rowInd[7]~29  $ (GND))) # (!\Gpu0|rowInd [8] & (!\Gpu0|rowInd[7]~29  & VCC))
// \Gpu0|rowInd[8]~31  = CARRY((\Gpu0|rowInd [8] & !\Gpu0|rowInd[7]~29 ))

	.dataa(\Gpu0|rowInd [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Gpu0|rowInd[7]~29 ),
	.combout(\Gpu0|rowInd[8]~30_combout ),
	.cout(\Gpu0|rowInd[8]~31 ));
// synopsys translate_off
defparam \Gpu0|rowInd[8]~30 .lut_mask = 16'hA50A;
defparam \Gpu0|rowInd[8]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X18_Y2_N25
cycloneii_lcell_ff \Gpu0|rowInd[8] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\Gpu0|rowInd[8]~30_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(\Gpu0|LessThan1~2_combout ),
	.sload(gnd),
	.ena(\Gpu0|rowInd[0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Gpu0|rowInd [8]));

// Location: LCCOMB_X18_Y2_N26
cycloneii_lcell_comb \Gpu0|rowInd[9]~32 (
// Equation(s):
// \Gpu0|rowInd[9]~32_combout  = \Gpu0|rowInd[8]~31  $ (\Gpu0|rowInd [9])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Gpu0|rowInd [9]),
	.cin(\Gpu0|rowInd[8]~31 ),
	.combout(\Gpu0|rowInd[9]~32_combout ),
	.cout());
// synopsys translate_off
defparam \Gpu0|rowInd[9]~32 .lut_mask = 16'h0FF0;
defparam \Gpu0|rowInd[9]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X18_Y2_N27
cycloneii_lcell_ff \Gpu0|rowInd[9] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\Gpu0|rowInd[9]~32_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(\Gpu0|LessThan1~2_combout ),
	.sload(gnd),
	.ena(\Gpu0|rowInd[0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Gpu0|rowInd [9]));

// Location: LCCOMB_X18_Y2_N4
cycloneii_lcell_comb \Gpu0|LessThan1~2 (
// Equation(s):
// \Gpu0|LessThan1~2_combout  = (\Gpu0|rowInd [9]) # ((!\Gpu0|LessThan1~1_combout  & (\Gpu0|rowInd [7] & \Gpu0|rowInd [8])))

	.dataa(\Gpu0|LessThan1~1_combout ),
	.datab(\Gpu0|rowInd [7]),
	.datac(\Gpu0|rowInd [8]),
	.datad(\Gpu0|rowInd [9]),
	.cin(gnd),
	.combout(\Gpu0|LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \Gpu0|LessThan1~2 .lut_mask = 16'hFF40;
defparam \Gpu0|LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y2_N9
cycloneii_lcell_ff \Gpu0|rowInd[0] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\Gpu0|rowInd[0]~10_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(\Gpu0|LessThan1~2_combout ),
	.sload(gnd),
	.ena(\Gpu0|rowInd[0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Gpu0|rowInd [0]));

// Location: LCCOMB_X19_Y2_N6
cycloneii_lcell_comb \Gpu0|Add1~0 (
// Equation(s):
// \Gpu0|Add1~0_combout  = (\Gpu0|rowInd [2] & (\Gpu0|rowInd [0] $ (VCC))) # (!\Gpu0|rowInd [2] & (\Gpu0|rowInd [0] & VCC))
// \Gpu0|Add1~1  = CARRY((\Gpu0|rowInd [2] & \Gpu0|rowInd [0]))

	.dataa(\Gpu0|rowInd [2]),
	.datab(\Gpu0|rowInd [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Gpu0|Add1~0_combout ),
	.cout(\Gpu0|Add1~1 ));
// synopsys translate_off
defparam \Gpu0|Add1~0 .lut_mask = 16'h6688;
defparam \Gpu0|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y2_N4
cycloneii_lcell_comb \Gpu0|O_GPU_ADDR[9]~15 (
// Equation(s):
// \Gpu0|O_GPU_ADDR[9]~15_combout  = ((\Gpu0|colInd [9] $ (\Gpu0|Add1~0_combout  $ (!\Gpu0|O_GPU_ADDR[8]~14 )))) # (GND)
// \Gpu0|O_GPU_ADDR[9]~16  = CARRY((\Gpu0|colInd [9] & ((\Gpu0|Add1~0_combout ) # (!\Gpu0|O_GPU_ADDR[8]~14 ))) # (!\Gpu0|colInd [9] & (\Gpu0|Add1~0_combout  & !\Gpu0|O_GPU_ADDR[8]~14 )))

	.dataa(\Gpu0|colInd [9]),
	.datab(\Gpu0|Add1~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Gpu0|O_GPU_ADDR[8]~14 ),
	.combout(\Gpu0|O_GPU_ADDR[9]~15_combout ),
	.cout(\Gpu0|O_GPU_ADDR[9]~16 ));
// synopsys translate_off
defparam \Gpu0|O_GPU_ADDR[9]~15 .lut_mask = 16'h698E;
defparam \Gpu0|O_GPU_ADDR[9]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X20_Y2_N5
cycloneii_lcell_ff \Gpu0|O_GPU_ADDR[9] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\Gpu0|O_GPU_ADDR[9]~15_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\PixelGen0|O_VIDEO_ON~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Gpu0|O_GPU_ADDR [9]));

// Location: LCCOMB_X20_Y6_N8
cycloneii_lcell_comb \PixelGen0|Add4~0 (
// Equation(s):
// \PixelGen0|Add4~0_combout  = (\VgaController0|O_COORD_Y [2] & (\VgaController0|O_COORD_Y [0] $ (VCC))) # (!\VgaController0|O_COORD_Y [2] & (\VgaController0|O_COORD_Y [0] & VCC))
// \PixelGen0|Add4~1  = CARRY((\VgaController0|O_COORD_Y [2] & \VgaController0|O_COORD_Y [0]))

	.dataa(\VgaController0|O_COORD_Y [2]),
	.datab(\VgaController0|O_COORD_Y [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\PixelGen0|Add4~0_combout ),
	.cout(\PixelGen0|Add4~1 ));
// synopsys translate_off
defparam \PixelGen0|Add4~0 .lut_mask = 16'h6688;
defparam \PixelGen0|Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y3_N14
cycloneii_lcell_comb \PixelGen0|Add5~4 (
// Equation(s):
// \PixelGen0|Add5~4_combout  = ((\VgaController0|O_COORD_X [9] $ (\PixelGen0|Add4~0_combout  $ (!\PixelGen0|Add5~3 )))) # (GND)
// \PixelGen0|Add5~5  = CARRY((\VgaController0|O_COORD_X [9] & ((\PixelGen0|Add4~0_combout ) # (!\PixelGen0|Add5~3 ))) # (!\VgaController0|O_COORD_X [9] & (\PixelGen0|Add4~0_combout  & !\PixelGen0|Add5~3 )))

	.dataa(\VgaController0|O_COORD_X [9]),
	.datab(\PixelGen0|Add4~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\PixelGen0|Add5~3 ),
	.combout(\PixelGen0|Add5~4_combout ),
	.cout(\PixelGen0|Add5~5 ));
// synopsys translate_off
defparam \PixelGen0|Add5~4 .lut_mask = 16'h698E;
defparam \PixelGen0|Add5~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y3_N0
cycloneii_lcell_comb \PixelGen0|Add6~18 (
// Equation(s):
// \PixelGen0|Add6~18_combout  = (\PixelGen0|Add5~4_combout  & (!\PixelGen0|Add6~17 )) # (!\PixelGen0|Add5~4_combout  & ((\PixelGen0|Add6~17 ) # (GND)))
// \PixelGen0|Add6~19  = CARRY((!\PixelGen0|Add6~17 ) # (!\PixelGen0|Add5~4_combout ))

	.dataa(vcc),
	.datab(\PixelGen0|Add5~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\PixelGen0|Add6~17 ),
	.combout(\PixelGen0|Add6~18_combout ),
	.cout(\PixelGen0|Add6~19 ));
// synopsys translate_off
defparam \PixelGen0|Add6~18 .lut_mask = 16'h3C3F;
defparam \PixelGen0|Add6~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N26
cycloneii_lcell_comb \PixelGen0|O_NEXT_ADDR~20 (
// Equation(s):
// \PixelGen0|O_NEXT_ADDR~20_combout  = (\PixelGen0|Add6~18_combout  & (((\PixelGen0|LessThan0~1_combout  & !\PixelGen0|Equal1~2_combout )) # (!\PixelGen0|Equal0~2_combout )))

	.dataa(\PixelGen0|LessThan0~1_combout ),
	.datab(\PixelGen0|Equal0~2_combout ),
	.datac(\PixelGen0|Add6~18_combout ),
	.datad(\PixelGen0|Equal1~2_combout ),
	.cin(gnd),
	.combout(\PixelGen0|O_NEXT_ADDR~20_combout ),
	.cout());
// synopsys translate_off
defparam \PixelGen0|O_NEXT_ADDR~20 .lut_mask = 16'h30B0;
defparam \PixelGen0|O_NEXT_ADDR~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y3_N27
cycloneii_lcell_ff \PixelGen0|O_NEXT_ADDR[9] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\PixelGen0|O_NEXT_ADDR~20_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PixelGen0|O_NEXT_ADDR [9]));

// Location: LCCOMB_X21_Y3_N28
cycloneii_lcell_comb \MultiSram0|O_SRAM_ADDR[9]~9 (
// Equation(s):
// \MultiSram0|O_SRAM_ADDR[9]~9_combout  = (\PixelGen0|O_VIDEO_ON~regout  & ((\PixelGen0|O_NEXT_ADDR [9]))) # (!\PixelGen0|O_VIDEO_ON~regout  & (\Gpu0|O_GPU_ADDR [9]))

	.dataa(\Gpu0|O_GPU_ADDR [9]),
	.datab(\PixelGen0|O_NEXT_ADDR [9]),
	.datac(\PixelGen0|O_VIDEO_ON~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\MultiSram0|O_SRAM_ADDR[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \MultiSram0|O_SRAM_ADDR[9]~9 .lut_mask = 16'hCACA;
defparam \MultiSram0|O_SRAM_ADDR[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y3_N2
cycloneii_lcell_comb \PixelGen0|Add6~20 (
// Equation(s):
// \PixelGen0|Add6~20_combout  = (\PixelGen0|Add5~6_combout  & (\PixelGen0|Add6~19  $ (GND))) # (!\PixelGen0|Add5~6_combout  & (!\PixelGen0|Add6~19  & VCC))
// \PixelGen0|Add6~21  = CARRY((\PixelGen0|Add5~6_combout  & !\PixelGen0|Add6~19 ))

	.dataa(\PixelGen0|Add5~6_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\PixelGen0|Add6~19 ),
	.combout(\PixelGen0|Add6~20_combout ),
	.cout(\PixelGen0|Add6~21 ));
// synopsys translate_off
defparam \PixelGen0|Add6~20 .lut_mask = 16'hA50A;
defparam \PixelGen0|Add6~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N30
cycloneii_lcell_comb \PixelGen0|O_NEXT_ADDR~21 (
// Equation(s):
// \PixelGen0|O_NEXT_ADDR~21_combout  = (\PixelGen0|Add6~20_combout  & (((\PixelGen0|LessThan0~1_combout  & !\PixelGen0|Equal1~2_combout )) # (!\PixelGen0|Equal0~2_combout )))

	.dataa(\PixelGen0|LessThan0~1_combout ),
	.datab(\PixelGen0|Equal0~2_combout ),
	.datac(\PixelGen0|Add6~20_combout ),
	.datad(\PixelGen0|Equal1~2_combout ),
	.cin(gnd),
	.combout(\PixelGen0|O_NEXT_ADDR~21_combout ),
	.cout());
// synopsys translate_off
defparam \PixelGen0|O_NEXT_ADDR~21 .lut_mask = 16'h30B0;
defparam \PixelGen0|O_NEXT_ADDR~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y3_N31
cycloneii_lcell_ff \PixelGen0|O_NEXT_ADDR[10] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\PixelGen0|O_NEXT_ADDR~21_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PixelGen0|O_NEXT_ADDR [10]));

// Location: LCFF_X18_Y2_N11
cycloneii_lcell_ff \Gpu0|rowInd[1] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\Gpu0|rowInd[1]~16_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(\Gpu0|LessThan1~2_combout ),
	.sload(gnd),
	.ena(\Gpu0|rowInd[0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Gpu0|rowInd [1]));

// Location: LCCOMB_X19_Y2_N8
cycloneii_lcell_comb \Gpu0|Add1~2 (
// Equation(s):
// \Gpu0|Add1~2_combout  = (\Gpu0|rowInd [3] & ((\Gpu0|rowInd [1] & (\Gpu0|Add1~1  & VCC)) # (!\Gpu0|rowInd [1] & (!\Gpu0|Add1~1 )))) # (!\Gpu0|rowInd [3] & ((\Gpu0|rowInd [1] & (!\Gpu0|Add1~1 )) # (!\Gpu0|rowInd [1] & ((\Gpu0|Add1~1 ) # (GND)))))
// \Gpu0|Add1~3  = CARRY((\Gpu0|rowInd [3] & (!\Gpu0|rowInd [1] & !\Gpu0|Add1~1 )) # (!\Gpu0|rowInd [3] & ((!\Gpu0|Add1~1 ) # (!\Gpu0|rowInd [1]))))

	.dataa(\Gpu0|rowInd [3]),
	.datab(\Gpu0|rowInd [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Gpu0|Add1~1 ),
	.combout(\Gpu0|Add1~2_combout ),
	.cout(\Gpu0|Add1~3 ));
// synopsys translate_off
defparam \Gpu0|Add1~2 .lut_mask = 16'h9617;
defparam \Gpu0|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y2_N6
cycloneii_lcell_comb \Gpu0|O_GPU_ADDR[10]~17 (
// Equation(s):
// \Gpu0|O_GPU_ADDR[10]~17_combout  = (\Gpu0|Add1~2_combout  & (!\Gpu0|O_GPU_ADDR[9]~16 )) # (!\Gpu0|Add1~2_combout  & ((\Gpu0|O_GPU_ADDR[9]~16 ) # (GND)))
// \Gpu0|O_GPU_ADDR[10]~18  = CARRY((!\Gpu0|O_GPU_ADDR[9]~16 ) # (!\Gpu0|Add1~2_combout ))

	.dataa(vcc),
	.datab(\Gpu0|Add1~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Gpu0|O_GPU_ADDR[9]~16 ),
	.combout(\Gpu0|O_GPU_ADDR[10]~17_combout ),
	.cout(\Gpu0|O_GPU_ADDR[10]~18 ));
// synopsys translate_off
defparam \Gpu0|O_GPU_ADDR[10]~17 .lut_mask = 16'h3C3F;
defparam \Gpu0|O_GPU_ADDR[10]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X20_Y2_N7
cycloneii_lcell_ff \Gpu0|O_GPU_ADDR[10] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\Gpu0|O_GPU_ADDR[10]~17_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\PixelGen0|O_VIDEO_ON~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Gpu0|O_GPU_ADDR [10]));

// Location: LCCOMB_X21_Y3_N16
cycloneii_lcell_comb \MultiSram0|O_SRAM_ADDR[10]~10 (
// Equation(s):
// \MultiSram0|O_SRAM_ADDR[10]~10_combout  = (\PixelGen0|O_VIDEO_ON~regout  & (\PixelGen0|O_NEXT_ADDR [10])) # (!\PixelGen0|O_VIDEO_ON~regout  & ((\Gpu0|O_GPU_ADDR [10])))

	.dataa(\PixelGen0|O_VIDEO_ON~regout ),
	.datab(\PixelGen0|O_NEXT_ADDR [10]),
	.datac(\Gpu0|O_GPU_ADDR [10]),
	.datad(vcc),
	.cin(gnd),
	.combout(\MultiSram0|O_SRAM_ADDR[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \MultiSram0|O_SRAM_ADDR[10]~10 .lut_mask = 16'hD8D8;
defparam \MultiSram0|O_SRAM_ADDR[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y3_N18
cycloneii_lcell_comb \PixelGen0|Add5~8 (
// Equation(s):
// \PixelGen0|Add5~8_combout  = (\PixelGen0|Add4~4_combout  & (\PixelGen0|Add5~7  $ (GND))) # (!\PixelGen0|Add4~4_combout  & (!\PixelGen0|Add5~7  & VCC))
// \PixelGen0|Add5~9  = CARRY((\PixelGen0|Add4~4_combout  & !\PixelGen0|Add5~7 ))

	.dataa(\PixelGen0|Add4~4_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\PixelGen0|Add5~7 ),
	.combout(\PixelGen0|Add5~8_combout ),
	.cout(\PixelGen0|Add5~9 ));
// synopsys translate_off
defparam \PixelGen0|Add5~8 .lut_mask = 16'hA50A;
defparam \PixelGen0|Add5~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y3_N4
cycloneii_lcell_comb \PixelGen0|Add6~22 (
// Equation(s):
// \PixelGen0|Add6~22_combout  = (\PixelGen0|Add5~8_combout  & (!\PixelGen0|Add6~21 )) # (!\PixelGen0|Add5~8_combout  & ((\PixelGen0|Add6~21 ) # (GND)))
// \PixelGen0|Add6~23  = CARRY((!\PixelGen0|Add6~21 ) # (!\PixelGen0|Add5~8_combout ))

	.dataa(vcc),
	.datab(\PixelGen0|Add5~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\PixelGen0|Add6~21 ),
	.combout(\PixelGen0|Add6~22_combout ),
	.cout(\PixelGen0|Add6~23 ));
// synopsys translate_off
defparam \PixelGen0|Add6~22 .lut_mask = 16'h3C3F;
defparam \PixelGen0|Add6~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y3_N26
cycloneii_lcell_comb \PixelGen0|O_NEXT_ADDR~22 (
// Equation(s):
// \PixelGen0|O_NEXT_ADDR~22_combout  = (\PixelGen0|Add6~22_combout  & (((!\PixelGen0|Equal1~2_combout  & \PixelGen0|LessThan0~1_combout )) # (!\PixelGen0|Equal0~2_combout )))

	.dataa(\PixelGen0|Equal1~2_combout ),
	.datab(\PixelGen0|Equal0~2_combout ),
	.datac(\PixelGen0|Add6~22_combout ),
	.datad(\PixelGen0|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\PixelGen0|O_NEXT_ADDR~22_combout ),
	.cout());
// synopsys translate_off
defparam \PixelGen0|O_NEXT_ADDR~22 .lut_mask = 16'h7030;
defparam \PixelGen0|O_NEXT_ADDR~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y3_N27
cycloneii_lcell_ff \PixelGen0|O_NEXT_ADDR[11] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\PixelGen0|O_NEXT_ADDR~22_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PixelGen0|O_NEXT_ADDR [11]));

// Location: LCCOMB_X20_Y2_N8
cycloneii_lcell_comb \Gpu0|O_GPU_ADDR[11]~19 (
// Equation(s):
// \Gpu0|O_GPU_ADDR[11]~19_combout  = (\Gpu0|Add1~4_combout  & (\Gpu0|O_GPU_ADDR[10]~18  $ (GND))) # (!\Gpu0|Add1~4_combout  & (!\Gpu0|O_GPU_ADDR[10]~18  & VCC))
// \Gpu0|O_GPU_ADDR[11]~20  = CARRY((\Gpu0|Add1~4_combout  & !\Gpu0|O_GPU_ADDR[10]~18 ))

	.dataa(\Gpu0|Add1~4_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Gpu0|O_GPU_ADDR[10]~18 ),
	.combout(\Gpu0|O_GPU_ADDR[11]~19_combout ),
	.cout(\Gpu0|O_GPU_ADDR[11]~20 ));
// synopsys translate_off
defparam \Gpu0|O_GPU_ADDR[11]~19 .lut_mask = 16'hA50A;
defparam \Gpu0|O_GPU_ADDR[11]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X20_Y2_N9
cycloneii_lcell_ff \Gpu0|O_GPU_ADDR[11] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\Gpu0|O_GPU_ADDR[11]~19_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\PixelGen0|O_VIDEO_ON~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Gpu0|O_GPU_ADDR [11]));

// Location: LCCOMB_X20_Y2_N24
cycloneii_lcell_comb \MultiSram0|O_SRAM_ADDR[11]~11 (
// Equation(s):
// \MultiSram0|O_SRAM_ADDR[11]~11_combout  = (\PixelGen0|O_VIDEO_ON~regout  & (\PixelGen0|O_NEXT_ADDR [11])) # (!\PixelGen0|O_VIDEO_ON~regout  & ((\Gpu0|O_GPU_ADDR [11])))

	.dataa(\PixelGen0|O_VIDEO_ON~regout ),
	.datab(\PixelGen0|O_NEXT_ADDR [11]),
	.datac(\Gpu0|O_GPU_ADDR [11]),
	.datad(vcc),
	.cin(gnd),
	.combout(\MultiSram0|O_SRAM_ADDR[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \MultiSram0|O_SRAM_ADDR[11]~11 .lut_mask = 16'hD8D8;
defparam \MultiSram0|O_SRAM_ADDR[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y2_N10
cycloneii_lcell_comb \Gpu0|O_GPU_ADDR[12]~21 (
// Equation(s):
// \Gpu0|O_GPU_ADDR[12]~21_combout  = (\Gpu0|Add1~6_combout  & (!\Gpu0|O_GPU_ADDR[11]~20 )) # (!\Gpu0|Add1~6_combout  & ((\Gpu0|O_GPU_ADDR[11]~20 ) # (GND)))
// \Gpu0|O_GPU_ADDR[12]~22  = CARRY((!\Gpu0|O_GPU_ADDR[11]~20 ) # (!\Gpu0|Add1~6_combout ))

	.dataa(\Gpu0|Add1~6_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Gpu0|O_GPU_ADDR[11]~20 ),
	.combout(\Gpu0|O_GPU_ADDR[12]~21_combout ),
	.cout(\Gpu0|O_GPU_ADDR[12]~22 ));
// synopsys translate_off
defparam \Gpu0|O_GPU_ADDR[12]~21 .lut_mask = 16'h5A5F;
defparam \Gpu0|O_GPU_ADDR[12]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X20_Y2_N11
cycloneii_lcell_ff \Gpu0|O_GPU_ADDR[12] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\Gpu0|O_GPU_ADDR[12]~21_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\PixelGen0|O_VIDEO_ON~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Gpu0|O_GPU_ADDR [12]));

// Location: LCCOMB_X19_Y3_N20
cycloneii_lcell_comb \PixelGen0|O_NEXT_ADDR~23 (
// Equation(s):
// \PixelGen0|O_NEXT_ADDR~23_combout  = (\PixelGen0|Add6~24_combout  & (((!\PixelGen0|Equal1~2_combout  & \PixelGen0|LessThan0~1_combout )) # (!\PixelGen0|Equal0~2_combout )))

	.dataa(\PixelGen0|Add6~24_combout ),
	.datab(\PixelGen0|Equal0~2_combout ),
	.datac(\PixelGen0|Equal1~2_combout ),
	.datad(\PixelGen0|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\PixelGen0|O_NEXT_ADDR~23_combout ),
	.cout());
// synopsys translate_off
defparam \PixelGen0|O_NEXT_ADDR~23 .lut_mask = 16'h2A22;
defparam \PixelGen0|O_NEXT_ADDR~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y3_N21
cycloneii_lcell_ff \PixelGen0|O_NEXT_ADDR[12] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\PixelGen0|O_NEXT_ADDR~23_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PixelGen0|O_NEXT_ADDR [12]));

// Location: LCCOMB_X20_Y2_N26
cycloneii_lcell_comb \MultiSram0|O_SRAM_ADDR[12]~12 (
// Equation(s):
// \MultiSram0|O_SRAM_ADDR[12]~12_combout  = (\PixelGen0|O_VIDEO_ON~regout  & ((\PixelGen0|O_NEXT_ADDR [12]))) # (!\PixelGen0|O_VIDEO_ON~regout  & (\Gpu0|O_GPU_ADDR [12]))

	.dataa(\Gpu0|O_GPU_ADDR [12]),
	.datab(vcc),
	.datac(\PixelGen0|O_VIDEO_ON~regout ),
	.datad(\PixelGen0|O_NEXT_ADDR [12]),
	.cin(gnd),
	.combout(\MultiSram0|O_SRAM_ADDR[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \MultiSram0|O_SRAM_ADDR[12]~12 .lut_mask = 16'hFA0A;
defparam \MultiSram0|O_SRAM_ADDR[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y2_N12
cycloneii_lcell_comb \Gpu0|O_GPU_ADDR[13]~23 (
// Equation(s):
// \Gpu0|O_GPU_ADDR[13]~23_combout  = (\Gpu0|Add1~8_combout  & (\Gpu0|O_GPU_ADDR[12]~22  $ (GND))) # (!\Gpu0|Add1~8_combout  & (!\Gpu0|O_GPU_ADDR[12]~22  & VCC))
// \Gpu0|O_GPU_ADDR[13]~24  = CARRY((\Gpu0|Add1~8_combout  & !\Gpu0|O_GPU_ADDR[12]~22 ))

	.dataa(\Gpu0|Add1~8_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Gpu0|O_GPU_ADDR[12]~22 ),
	.combout(\Gpu0|O_GPU_ADDR[13]~23_combout ),
	.cout(\Gpu0|O_GPU_ADDR[13]~24 ));
// synopsys translate_off
defparam \Gpu0|O_GPU_ADDR[13]~23 .lut_mask = 16'hA50A;
defparam \Gpu0|O_GPU_ADDR[13]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X20_Y2_N13
cycloneii_lcell_ff \Gpu0|O_GPU_ADDR[13] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\Gpu0|O_GPU_ADDR[13]~23_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\PixelGen0|O_VIDEO_ON~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Gpu0|O_GPU_ADDR [13]));

// Location: LCCOMB_X21_Y6_N8
cycloneii_lcell_comb \PixelGen0|Add3~0 (
// Equation(s):
// \PixelGen0|Add3~0_combout  = \VgaController0|O_COORD_Y [3] $ (VCC)
// \PixelGen0|Add3~1  = CARRY(\VgaController0|O_COORD_Y [3])

	.dataa(vcc),
	.datab(\VgaController0|O_COORD_Y [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\PixelGen0|Add3~0_combout ),
	.cout(\PixelGen0|Add3~1 ));
// synopsys translate_off
defparam \PixelGen0|Add3~0 .lut_mask = 16'h33CC;
defparam \PixelGen0|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N10
cycloneii_lcell_comb \PixelGen0|Add3~2 (
// Equation(s):
// \PixelGen0|Add3~2_combout  = (\VgaController0|O_COORD_Y [4] & (\PixelGen0|Add3~1  & VCC)) # (!\VgaController0|O_COORD_Y [4] & (!\PixelGen0|Add3~1 ))
// \PixelGen0|Add3~3  = CARRY((!\VgaController0|O_COORD_Y [4] & !\PixelGen0|Add3~1 ))

	.dataa(vcc),
	.datab(\VgaController0|O_COORD_Y [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\PixelGen0|Add3~1 ),
	.combout(\PixelGen0|Add3~2_combout ),
	.cout(\PixelGen0|Add3~3 ));
// synopsys translate_off
defparam \PixelGen0|Add3~2 .lut_mask = 16'hC303;
defparam \PixelGen0|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N14
cycloneii_lcell_comb \PixelGen0|Add4~6 (
// Equation(s):
// \PixelGen0|Add4~6_combout  = (\PixelGen0|Add3~4_combout  & ((\PixelGen0|Add3~0_combout  & (\PixelGen0|Add4~5  & VCC)) # (!\PixelGen0|Add3~0_combout  & (!\PixelGen0|Add4~5 )))) # (!\PixelGen0|Add3~4_combout  & ((\PixelGen0|Add3~0_combout  & 
// (!\PixelGen0|Add4~5 )) # (!\PixelGen0|Add3~0_combout  & ((\PixelGen0|Add4~5 ) # (GND)))))
// \PixelGen0|Add4~7  = CARRY((\PixelGen0|Add3~4_combout  & (!\PixelGen0|Add3~0_combout  & !\PixelGen0|Add4~5 )) # (!\PixelGen0|Add3~4_combout  & ((!\PixelGen0|Add4~5 ) # (!\PixelGen0|Add3~0_combout ))))

	.dataa(\PixelGen0|Add3~4_combout ),
	.datab(\PixelGen0|Add3~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\PixelGen0|Add4~5 ),
	.combout(\PixelGen0|Add4~6_combout ),
	.cout(\PixelGen0|Add4~7 ));
// synopsys translate_off
defparam \PixelGen0|Add4~6 .lut_mask = 16'h9617;
defparam \PixelGen0|Add4~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N16
cycloneii_lcell_comb \PixelGen0|Add4~8 (
// Equation(s):
// \PixelGen0|Add4~8_combout  = ((\PixelGen0|Add3~6_combout  $ (\PixelGen0|Add3~2_combout  $ (!\PixelGen0|Add4~7 )))) # (GND)
// \PixelGen0|Add4~9  = CARRY((\PixelGen0|Add3~6_combout  & ((\PixelGen0|Add3~2_combout ) # (!\PixelGen0|Add4~7 ))) # (!\PixelGen0|Add3~6_combout  & (\PixelGen0|Add3~2_combout  & !\PixelGen0|Add4~7 )))

	.dataa(\PixelGen0|Add3~6_combout ),
	.datab(\PixelGen0|Add3~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\PixelGen0|Add4~7 ),
	.combout(\PixelGen0|Add4~8_combout ),
	.cout(\PixelGen0|Add4~9 ));
// synopsys translate_off
defparam \PixelGen0|Add4~8 .lut_mask = 16'h698E;
defparam \PixelGen0|Add4~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y3_N20
cycloneii_lcell_comb \PixelGen0|Add5~10 (
// Equation(s):
// \PixelGen0|Add5~10_combout  = (\PixelGen0|Add4~6_combout  & (!\PixelGen0|Add5~9 )) # (!\PixelGen0|Add4~6_combout  & ((\PixelGen0|Add5~9 ) # (GND)))
// \PixelGen0|Add5~11  = CARRY((!\PixelGen0|Add5~9 ) # (!\PixelGen0|Add4~6_combout ))

	.dataa(vcc),
	.datab(\PixelGen0|Add4~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\PixelGen0|Add5~9 ),
	.combout(\PixelGen0|Add5~10_combout ),
	.cout(\PixelGen0|Add5~11 ));
// synopsys translate_off
defparam \PixelGen0|Add5~10 .lut_mask = 16'h3C3F;
defparam \PixelGen0|Add5~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y3_N22
cycloneii_lcell_comb \PixelGen0|Add5~12 (
// Equation(s):
// \PixelGen0|Add5~12_combout  = (\PixelGen0|Add4~8_combout  & (\PixelGen0|Add5~11  $ (GND))) # (!\PixelGen0|Add4~8_combout  & (!\PixelGen0|Add5~11  & VCC))
// \PixelGen0|Add5~13  = CARRY((\PixelGen0|Add4~8_combout  & !\PixelGen0|Add5~11 ))

	.dataa(vcc),
	.datab(\PixelGen0|Add4~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\PixelGen0|Add5~11 ),
	.combout(\PixelGen0|Add5~12_combout ),
	.cout(\PixelGen0|Add5~13 ));
// synopsys translate_off
defparam \PixelGen0|Add5~12 .lut_mask = 16'hC30C;
defparam \PixelGen0|Add5~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y3_N8
cycloneii_lcell_comb \PixelGen0|Add6~26 (
// Equation(s):
// \PixelGen0|Add6~26_combout  = (\PixelGen0|Add5~12_combout  & (!\PixelGen0|Add6~25 )) # (!\PixelGen0|Add5~12_combout  & ((\PixelGen0|Add6~25 ) # (GND)))
// \PixelGen0|Add6~27  = CARRY((!\PixelGen0|Add6~25 ) # (!\PixelGen0|Add5~12_combout ))

	.dataa(vcc),
	.datab(\PixelGen0|Add5~12_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\PixelGen0|Add6~25 ),
	.combout(\PixelGen0|Add6~26_combout ),
	.cout(\PixelGen0|Add6~27 ));
// synopsys translate_off
defparam \PixelGen0|Add6~26 .lut_mask = 16'h3C3F;
defparam \PixelGen0|Add6~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y3_N22
cycloneii_lcell_comb \PixelGen0|O_NEXT_ADDR~24 (
// Equation(s):
// \PixelGen0|O_NEXT_ADDR~24_combout  = (\PixelGen0|Add6~26_combout  & (((!\PixelGen0|Equal1~2_combout  & \PixelGen0|LessThan0~1_combout )) # (!\PixelGen0|Equal0~2_combout )))

	.dataa(\PixelGen0|Equal1~2_combout ),
	.datab(\PixelGen0|Equal0~2_combout ),
	.datac(\PixelGen0|Add6~26_combout ),
	.datad(\PixelGen0|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\PixelGen0|O_NEXT_ADDR~24_combout ),
	.cout());
// synopsys translate_off
defparam \PixelGen0|O_NEXT_ADDR~24 .lut_mask = 16'h7030;
defparam \PixelGen0|O_NEXT_ADDR~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y3_N23
cycloneii_lcell_ff \PixelGen0|O_NEXT_ADDR[13] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\PixelGen0|O_NEXT_ADDR~24_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PixelGen0|O_NEXT_ADDR [13]));

// Location: LCCOMB_X20_Y2_N28
cycloneii_lcell_comb \MultiSram0|O_SRAM_ADDR[13]~13 (
// Equation(s):
// \MultiSram0|O_SRAM_ADDR[13]~13_combout  = (\PixelGen0|O_VIDEO_ON~regout  & ((\PixelGen0|O_NEXT_ADDR [13]))) # (!\PixelGen0|O_VIDEO_ON~regout  & (\Gpu0|O_GPU_ADDR [13]))

	.dataa(\Gpu0|O_GPU_ADDR [13]),
	.datab(\PixelGen0|O_NEXT_ADDR [13]),
	.datac(\PixelGen0|O_VIDEO_ON~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\MultiSram0|O_SRAM_ADDR[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \MultiSram0|O_SRAM_ADDR[13]~13 .lut_mask = 16'hCACA;
defparam \MultiSram0|O_SRAM_ADDR[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y2_N17
cycloneii_lcell_ff \Gpu0|rowInd[4] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\Gpu0|rowInd[4]~22_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(\Gpu0|LessThan1~2_combout ),
	.sload(gnd),
	.ena(\Gpu0|rowInd[0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Gpu0|rowInd [4]));

// Location: LCCOMB_X19_Y2_N16
cycloneii_lcell_comb \Gpu0|Add1~10 (
// Equation(s):
// \Gpu0|Add1~10_combout  = (\Gpu0|rowInd [7] & ((\Gpu0|rowInd [5] & (\Gpu0|Add1~9  & VCC)) # (!\Gpu0|rowInd [5] & (!\Gpu0|Add1~9 )))) # (!\Gpu0|rowInd [7] & ((\Gpu0|rowInd [5] & (!\Gpu0|Add1~9 )) # (!\Gpu0|rowInd [5] & ((\Gpu0|Add1~9 ) # (GND)))))
// \Gpu0|Add1~11  = CARRY((\Gpu0|rowInd [7] & (!\Gpu0|rowInd [5] & !\Gpu0|Add1~9 )) # (!\Gpu0|rowInd [7] & ((!\Gpu0|Add1~9 ) # (!\Gpu0|rowInd [5]))))

	.dataa(\Gpu0|rowInd [7]),
	.datab(\Gpu0|rowInd [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Gpu0|Add1~9 ),
	.combout(\Gpu0|Add1~10_combout ),
	.cout(\Gpu0|Add1~11 ));
// synopsys translate_off
defparam \Gpu0|Add1~10 .lut_mask = 16'h9617;
defparam \Gpu0|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y2_N14
cycloneii_lcell_comb \Gpu0|O_GPU_ADDR[14]~25 (
// Equation(s):
// \Gpu0|O_GPU_ADDR[14]~25_combout  = (\Gpu0|Add1~10_combout  & (!\Gpu0|O_GPU_ADDR[13]~24 )) # (!\Gpu0|Add1~10_combout  & ((\Gpu0|O_GPU_ADDR[13]~24 ) # (GND)))
// \Gpu0|O_GPU_ADDR[14]~26  = CARRY((!\Gpu0|O_GPU_ADDR[13]~24 ) # (!\Gpu0|Add1~10_combout ))

	.dataa(vcc),
	.datab(\Gpu0|Add1~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Gpu0|O_GPU_ADDR[13]~24 ),
	.combout(\Gpu0|O_GPU_ADDR[14]~25_combout ),
	.cout(\Gpu0|O_GPU_ADDR[14]~26 ));
// synopsys translate_off
defparam \Gpu0|O_GPU_ADDR[14]~25 .lut_mask = 16'h3C3F;
defparam \Gpu0|O_GPU_ADDR[14]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X20_Y2_N15
cycloneii_lcell_ff \Gpu0|O_GPU_ADDR[14] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\Gpu0|O_GPU_ADDR[14]~25_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\PixelGen0|O_VIDEO_ON~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Gpu0|O_GPU_ADDR [14]));

// Location: LCCOMB_X19_Y3_N24
cycloneii_lcell_comb \PixelGen0|O_NEXT_ADDR~25 (
// Equation(s):
// \PixelGen0|O_NEXT_ADDR~25_combout  = (\PixelGen0|Add6~28_combout  & (((!\PixelGen0|Equal1~2_combout  & \PixelGen0|LessThan0~1_combout )) # (!\PixelGen0|Equal0~2_combout )))

	.dataa(\PixelGen0|Add6~28_combout ),
	.datab(\PixelGen0|Equal0~2_combout ),
	.datac(\PixelGen0|Equal1~2_combout ),
	.datad(\PixelGen0|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\PixelGen0|O_NEXT_ADDR~25_combout ),
	.cout());
// synopsys translate_off
defparam \PixelGen0|O_NEXT_ADDR~25 .lut_mask = 16'h2A22;
defparam \PixelGen0|O_NEXT_ADDR~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y3_N25
cycloneii_lcell_ff \PixelGen0|O_NEXT_ADDR[14] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\PixelGen0|O_NEXT_ADDR~25_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PixelGen0|O_NEXT_ADDR [14]));

// Location: LCCOMB_X20_Y2_N30
cycloneii_lcell_comb \MultiSram0|O_SRAM_ADDR[14]~14 (
// Equation(s):
// \MultiSram0|O_SRAM_ADDR[14]~14_combout  = (\PixelGen0|O_VIDEO_ON~regout  & ((\PixelGen0|O_NEXT_ADDR [14]))) # (!\PixelGen0|O_VIDEO_ON~regout  & (\Gpu0|O_GPU_ADDR [14]))

	.dataa(vcc),
	.datab(\Gpu0|O_GPU_ADDR [14]),
	.datac(\PixelGen0|O_VIDEO_ON~regout ),
	.datad(\PixelGen0|O_NEXT_ADDR [14]),
	.cin(gnd),
	.combout(\MultiSram0|O_SRAM_ADDR[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \MultiSram0|O_SRAM_ADDR[14]~14 .lut_mask = 16'hFC0C;
defparam \MultiSram0|O_SRAM_ADDR[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y2_N18
cycloneii_lcell_comb \Gpu0|Add1~12 (
// Equation(s):
// \Gpu0|Add1~12_combout  = ((\Gpu0|rowInd [6] $ (\Gpu0|rowInd [8] $ (!\Gpu0|Add1~11 )))) # (GND)
// \Gpu0|Add1~13  = CARRY((\Gpu0|rowInd [6] & ((\Gpu0|rowInd [8]) # (!\Gpu0|Add1~11 ))) # (!\Gpu0|rowInd [6] & (\Gpu0|rowInd [8] & !\Gpu0|Add1~11 )))

	.dataa(\Gpu0|rowInd [6]),
	.datab(\Gpu0|rowInd [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Gpu0|Add1~11 ),
	.combout(\Gpu0|Add1~12_combout ),
	.cout(\Gpu0|Add1~13 ));
// synopsys translate_off
defparam \Gpu0|Add1~12 .lut_mask = 16'h698E;
defparam \Gpu0|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y2_N16
cycloneii_lcell_comb \Gpu0|O_GPU_ADDR[15]~27 (
// Equation(s):
// \Gpu0|O_GPU_ADDR[15]~27_combout  = (\Gpu0|Add1~12_combout  & (\Gpu0|O_GPU_ADDR[14]~26  $ (GND))) # (!\Gpu0|Add1~12_combout  & (!\Gpu0|O_GPU_ADDR[14]~26  & VCC))
// \Gpu0|O_GPU_ADDR[15]~28  = CARRY((\Gpu0|Add1~12_combout  & !\Gpu0|O_GPU_ADDR[14]~26 ))

	.dataa(vcc),
	.datab(\Gpu0|Add1~12_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Gpu0|O_GPU_ADDR[14]~26 ),
	.combout(\Gpu0|O_GPU_ADDR[15]~27_combout ),
	.cout(\Gpu0|O_GPU_ADDR[15]~28 ));
// synopsys translate_off
defparam \Gpu0|O_GPU_ADDR[15]~27 .lut_mask = 16'hC30C;
defparam \Gpu0|O_GPU_ADDR[15]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X20_Y2_N17
cycloneii_lcell_ff \Gpu0|O_GPU_ADDR[15] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\Gpu0|O_GPU_ADDR[15]~27_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\PixelGen0|O_VIDEO_ON~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Gpu0|O_GPU_ADDR [15]));

// Location: LCCOMB_X19_Y3_N18
cycloneii_lcell_comb \PixelGen0|O_NEXT_ADDR~26 (
// Equation(s):
// \PixelGen0|O_NEXT_ADDR~26_combout  = (\PixelGen0|Add6~30_combout  & (((!\PixelGen0|Equal1~2_combout  & \PixelGen0|LessThan0~1_combout )) # (!\PixelGen0|Equal0~2_combout )))

	.dataa(\PixelGen0|Add6~30_combout ),
	.datab(\PixelGen0|Equal0~2_combout ),
	.datac(\PixelGen0|Equal1~2_combout ),
	.datad(\PixelGen0|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\PixelGen0|O_NEXT_ADDR~26_combout ),
	.cout());
// synopsys translate_off
defparam \PixelGen0|O_NEXT_ADDR~26 .lut_mask = 16'h2A22;
defparam \PixelGen0|O_NEXT_ADDR~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y3_N19
cycloneii_lcell_ff \PixelGen0|O_NEXT_ADDR[15] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\PixelGen0|O_NEXT_ADDR~26_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PixelGen0|O_NEXT_ADDR [15]));

// Location: LCCOMB_X20_Y3_N8
cycloneii_lcell_comb \MultiSram0|O_SRAM_ADDR[15]~15 (
// Equation(s):
// \MultiSram0|O_SRAM_ADDR[15]~15_combout  = (\PixelGen0|O_VIDEO_ON~regout  & ((\PixelGen0|O_NEXT_ADDR [15]))) # (!\PixelGen0|O_VIDEO_ON~regout  & (\Gpu0|O_GPU_ADDR [15]))

	.dataa(\PixelGen0|O_VIDEO_ON~regout ),
	.datab(vcc),
	.datac(\Gpu0|O_GPU_ADDR [15]),
	.datad(\PixelGen0|O_NEXT_ADDR [15]),
	.cin(gnd),
	.combout(\MultiSram0|O_SRAM_ADDR[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \MultiSram0|O_SRAM_ADDR[15]~15 .lut_mask = 16'hFA50;
defparam \MultiSram0|O_SRAM_ADDR[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N12
cycloneii_lcell_comb \PixelGen0|Add3~4 (
// Equation(s):
// \PixelGen0|Add3~4_combout  = (\VgaController0|O_COORD_Y [5] & (\PixelGen0|Add3~3  $ (GND))) # (!\VgaController0|O_COORD_Y [5] & (!\PixelGen0|Add3~3  & VCC))
// \PixelGen0|Add3~5  = CARRY((\VgaController0|O_COORD_Y [5] & !\PixelGen0|Add3~3 ))

	.dataa(vcc),
	.datab(\VgaController0|O_COORD_Y [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\PixelGen0|Add3~3 ),
	.combout(\PixelGen0|Add3~4_combout ),
	.cout(\PixelGen0|Add3~5 ));
// synopsys translate_off
defparam \PixelGen0|Add3~4 .lut_mask = 16'hC30C;
defparam \PixelGen0|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N18
cycloneii_lcell_comb \PixelGen0|Add3~10 (
// Equation(s):
// \PixelGen0|Add3~10_combout  = (\VgaController0|O_COORD_Y [8] & (\PixelGen0|Add3~9  & VCC)) # (!\VgaController0|O_COORD_Y [8] & (!\PixelGen0|Add3~9 ))
// \PixelGen0|Add3~11  = CARRY((!\VgaController0|O_COORD_Y [8] & !\PixelGen0|Add3~9 ))

	.dataa(vcc),
	.datab(\VgaController0|O_COORD_Y [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\PixelGen0|Add3~9 ),
	.combout(\PixelGen0|Add3~10_combout ),
	.cout(\PixelGen0|Add3~11 ));
// synopsys translate_off
defparam \PixelGen0|Add3~10 .lut_mask = 16'hC303;
defparam \PixelGen0|Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N18
cycloneii_lcell_comb \PixelGen0|Add4~10 (
// Equation(s):
// \PixelGen0|Add4~10_combout  = (\PixelGen0|Add3~8_combout  & ((\PixelGen0|Add3~4_combout  & (\PixelGen0|Add4~9  & VCC)) # (!\PixelGen0|Add3~4_combout  & (!\PixelGen0|Add4~9 )))) # (!\PixelGen0|Add3~8_combout  & ((\PixelGen0|Add3~4_combout  & 
// (!\PixelGen0|Add4~9 )) # (!\PixelGen0|Add3~4_combout  & ((\PixelGen0|Add4~9 ) # (GND)))))
// \PixelGen0|Add4~11  = CARRY((\PixelGen0|Add3~8_combout  & (!\PixelGen0|Add3~4_combout  & !\PixelGen0|Add4~9 )) # (!\PixelGen0|Add3~8_combout  & ((!\PixelGen0|Add4~9 ) # (!\PixelGen0|Add3~4_combout ))))

	.dataa(\PixelGen0|Add3~8_combout ),
	.datab(\PixelGen0|Add3~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\PixelGen0|Add4~9 ),
	.combout(\PixelGen0|Add4~10_combout ),
	.cout(\PixelGen0|Add4~11 ));
// synopsys translate_off
defparam \PixelGen0|Add4~10 .lut_mask = 16'h9617;
defparam \PixelGen0|Add4~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N20
cycloneii_lcell_comb \PixelGen0|Add4~12 (
// Equation(s):
// \PixelGen0|Add4~12_combout  = ((\PixelGen0|Add3~6_combout  $ (\PixelGen0|Add3~10_combout  $ (!\PixelGen0|Add4~11 )))) # (GND)
// \PixelGen0|Add4~13  = CARRY((\PixelGen0|Add3~6_combout  & ((\PixelGen0|Add3~10_combout ) # (!\PixelGen0|Add4~11 ))) # (!\PixelGen0|Add3~6_combout  & (\PixelGen0|Add3~10_combout  & !\PixelGen0|Add4~11 )))

	.dataa(\PixelGen0|Add3~6_combout ),
	.datab(\PixelGen0|Add3~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\PixelGen0|Add4~11 ),
	.combout(\PixelGen0|Add4~12_combout ),
	.cout(\PixelGen0|Add4~13 ));
// synopsys translate_off
defparam \PixelGen0|Add4~12 .lut_mask = 16'h698E;
defparam \PixelGen0|Add4~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N22
cycloneii_lcell_comb \PixelGen0|Add4~14 (
// Equation(s):
// \PixelGen0|Add4~14_combout  = (\PixelGen0|Add3~8_combout  & ((\PixelGen0|Add3~12_combout  & (\PixelGen0|Add4~13  & VCC)) # (!\PixelGen0|Add3~12_combout  & (!\PixelGen0|Add4~13 )))) # (!\PixelGen0|Add3~8_combout  & ((\PixelGen0|Add3~12_combout  & 
// (!\PixelGen0|Add4~13 )) # (!\PixelGen0|Add3~12_combout  & ((\PixelGen0|Add4~13 ) # (GND)))))
// \PixelGen0|Add4~15  = CARRY((\PixelGen0|Add3~8_combout  & (!\PixelGen0|Add3~12_combout  & !\PixelGen0|Add4~13 )) # (!\PixelGen0|Add3~8_combout  & ((!\PixelGen0|Add4~13 ) # (!\PixelGen0|Add3~12_combout ))))

	.dataa(\PixelGen0|Add3~8_combout ),
	.datab(\PixelGen0|Add3~12_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\PixelGen0|Add4~13 ),
	.combout(\PixelGen0|Add4~14_combout ),
	.cout(\PixelGen0|Add4~15 ));
// synopsys translate_off
defparam \PixelGen0|Add4~14 .lut_mask = 16'h9617;
defparam \PixelGen0|Add4~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y3_N24
cycloneii_lcell_comb \PixelGen0|Add5~14 (
// Equation(s):
// \PixelGen0|Add5~14_combout  = (\PixelGen0|Add4~10_combout  & (!\PixelGen0|Add5~13 )) # (!\PixelGen0|Add4~10_combout  & ((\PixelGen0|Add5~13 ) # (GND)))
// \PixelGen0|Add5~15  = CARRY((!\PixelGen0|Add5~13 ) # (!\PixelGen0|Add4~10_combout ))

	.dataa(vcc),
	.datab(\PixelGen0|Add4~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\PixelGen0|Add5~13 ),
	.combout(\PixelGen0|Add5~14_combout ),
	.cout(\PixelGen0|Add5~15 ));
// synopsys translate_off
defparam \PixelGen0|Add5~14 .lut_mask = 16'h3C3F;
defparam \PixelGen0|Add5~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y3_N28
cycloneii_lcell_comb \PixelGen0|Add5~18 (
// Equation(s):
// \PixelGen0|Add5~18_combout  = (\PixelGen0|Add4~14_combout  & (!\PixelGen0|Add5~17 )) # (!\PixelGen0|Add4~14_combout  & ((\PixelGen0|Add5~17 ) # (GND)))
// \PixelGen0|Add5~19  = CARRY((!\PixelGen0|Add5~17 ) # (!\PixelGen0|Add4~14_combout ))

	.dataa(vcc),
	.datab(\PixelGen0|Add4~14_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\PixelGen0|Add5~17 ),
	.combout(\PixelGen0|Add5~18_combout ),
	.cout(\PixelGen0|Add5~19 ));
// synopsys translate_off
defparam \PixelGen0|Add5~18 .lut_mask = 16'h3C3F;
defparam \PixelGen0|Add5~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y3_N14
cycloneii_lcell_comb \PixelGen0|Add6~32 (
// Equation(s):
// \PixelGen0|Add6~32_combout  = (\PixelGen0|Add5~18_combout  & (\PixelGen0|Add6~31  $ (GND))) # (!\PixelGen0|Add5~18_combout  & (!\PixelGen0|Add6~31  & VCC))
// \PixelGen0|Add6~33  = CARRY((\PixelGen0|Add5~18_combout  & !\PixelGen0|Add6~31 ))

	.dataa(vcc),
	.datab(\PixelGen0|Add5~18_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\PixelGen0|Add6~31 ),
	.combout(\PixelGen0|Add6~32_combout ),
	.cout(\PixelGen0|Add6~33 ));
// synopsys translate_off
defparam \PixelGen0|Add6~32 .lut_mask = 16'hC30C;
defparam \PixelGen0|Add6~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y3_N28
cycloneii_lcell_comb \PixelGen0|O_NEXT_ADDR~27 (
// Equation(s):
// \PixelGen0|O_NEXT_ADDR~27_combout  = (\PixelGen0|Add6~32_combout  & (((!\PixelGen0|Equal1~2_combout  & \PixelGen0|LessThan0~1_combout )) # (!\PixelGen0|Equal0~2_combout )))

	.dataa(\PixelGen0|Equal1~2_combout ),
	.datab(\PixelGen0|Equal0~2_combout ),
	.datac(\PixelGen0|Add6~32_combout ),
	.datad(\PixelGen0|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\PixelGen0|O_NEXT_ADDR~27_combout ),
	.cout());
// synopsys translate_off
defparam \PixelGen0|O_NEXT_ADDR~27 .lut_mask = 16'h7030;
defparam \PixelGen0|O_NEXT_ADDR~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y3_N29
cycloneii_lcell_ff \PixelGen0|O_NEXT_ADDR[16] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\PixelGen0|O_NEXT_ADDR~27_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PixelGen0|O_NEXT_ADDR [16]));

// Location: LCCOMB_X20_Y2_N18
cycloneii_lcell_comb \Gpu0|O_GPU_ADDR[16]~29 (
// Equation(s):
// \Gpu0|O_GPU_ADDR[16]~29_combout  = (\Gpu0|Add1~14_combout  & (!\Gpu0|O_GPU_ADDR[15]~28 )) # (!\Gpu0|Add1~14_combout  & ((\Gpu0|O_GPU_ADDR[15]~28 ) # (GND)))
// \Gpu0|O_GPU_ADDR[16]~30  = CARRY((!\Gpu0|O_GPU_ADDR[15]~28 ) # (!\Gpu0|Add1~14_combout ))

	.dataa(\Gpu0|Add1~14_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Gpu0|O_GPU_ADDR[15]~28 ),
	.combout(\Gpu0|O_GPU_ADDR[16]~29_combout ),
	.cout(\Gpu0|O_GPU_ADDR[16]~30 ));
// synopsys translate_off
defparam \Gpu0|O_GPU_ADDR[16]~29 .lut_mask = 16'h5A5F;
defparam \Gpu0|O_GPU_ADDR[16]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X20_Y2_N19
cycloneii_lcell_ff \Gpu0|O_GPU_ADDR[16] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\Gpu0|O_GPU_ADDR[16]~29_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\PixelGen0|O_VIDEO_ON~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Gpu0|O_GPU_ADDR [16]));

// Location: LCCOMB_X20_Y3_N2
cycloneii_lcell_comb \MultiSram0|O_SRAM_ADDR[16]~16 (
// Equation(s):
// \MultiSram0|O_SRAM_ADDR[16]~16_combout  = (\PixelGen0|O_VIDEO_ON~regout  & (\PixelGen0|O_NEXT_ADDR [16])) # (!\PixelGen0|O_VIDEO_ON~regout  & ((\Gpu0|O_GPU_ADDR [16])))

	.dataa(\PixelGen0|O_VIDEO_ON~regout ),
	.datab(\PixelGen0|O_NEXT_ADDR [16]),
	.datac(\Gpu0|O_GPU_ADDR [16]),
	.datad(vcc),
	.cin(gnd),
	.combout(\MultiSram0|O_SRAM_ADDR[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \MultiSram0|O_SRAM_ADDR[16]~16 .lut_mask = 16'hD8D8;
defparam \MultiSram0|O_SRAM_ADDR[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y2_N22
cycloneii_lcell_comb \Gpu0|Add1~16 (
// Equation(s):
// \Gpu0|Add1~16_combout  = \Gpu0|Add1~15  $ (!\Gpu0|rowInd [8])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Gpu0|rowInd [8]),
	.cin(\Gpu0|Add1~15 ),
	.combout(\Gpu0|Add1~16_combout ),
	.cout());
// synopsys translate_off
defparam \Gpu0|Add1~16 .lut_mask = 16'hF00F;
defparam \Gpu0|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y2_N20
cycloneii_lcell_comb \Gpu0|O_GPU_ADDR[17]~31 (
// Equation(s):
// \Gpu0|O_GPU_ADDR[17]~31_combout  = \Gpu0|O_GPU_ADDR[16]~30  $ (!\Gpu0|Add1~16_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Gpu0|Add1~16_combout ),
	.cin(\Gpu0|O_GPU_ADDR[16]~30 ),
	.combout(\Gpu0|O_GPU_ADDR[17]~31_combout ),
	.cout());
// synopsys translate_off
defparam \Gpu0|O_GPU_ADDR[17]~31 .lut_mask = 16'hF00F;
defparam \Gpu0|O_GPU_ADDR[17]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X20_Y2_N21
cycloneii_lcell_ff \Gpu0|O_GPU_ADDR[17] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\Gpu0|O_GPU_ADDR[17]~31_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\PixelGen0|O_VIDEO_ON~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Gpu0|O_GPU_ADDR [17]));

// Location: LCCOMB_X20_Y6_N24
cycloneii_lcell_comb \PixelGen0|Add4~16 (
// Equation(s):
// \PixelGen0|Add4~16_combout  = \PixelGen0|Add3~14_combout  $ (\PixelGen0|Add4~15  $ (!\PixelGen0|Add3~10_combout ))

	.dataa(\PixelGen0|Add3~14_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\PixelGen0|Add3~10_combout ),
	.cin(\PixelGen0|Add4~15 ),
	.combout(\PixelGen0|Add4~16_combout ),
	.cout());
// synopsys translate_off
defparam \PixelGen0|Add4~16 .lut_mask = 16'h5AA5;
defparam \PixelGen0|Add4~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y3_N30
cycloneii_lcell_comb \PixelGen0|Add5~20 (
// Equation(s):
// \PixelGen0|Add5~20_combout  = \PixelGen0|Add5~19  $ (!\PixelGen0|Add4~16_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\PixelGen0|Add4~16_combout ),
	.cin(\PixelGen0|Add5~19 ),
	.combout(\PixelGen0|Add5~20_combout ),
	.cout());
// synopsys translate_off
defparam \PixelGen0|Add5~20 .lut_mask = 16'hF00F;
defparam \PixelGen0|Add5~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y3_N16
cycloneii_lcell_comb \PixelGen0|Add6~34 (
// Equation(s):
// \PixelGen0|Add6~34_combout  = \PixelGen0|Add6~33  $ (\PixelGen0|Add5~20_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\PixelGen0|Add5~20_combout ),
	.cin(\PixelGen0|Add6~33 ),
	.combout(\PixelGen0|Add6~34_combout ),
	.cout());
// synopsys translate_off
defparam \PixelGen0|Add6~34 .lut_mask = 16'h0FF0;
defparam \PixelGen0|Add6~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y3_N30
cycloneii_lcell_comb \PixelGen0|O_NEXT_ADDR~28 (
// Equation(s):
// \PixelGen0|O_NEXT_ADDR~28_combout  = (\PixelGen0|Add6~34_combout  & (((!\PixelGen0|Equal1~2_combout  & \PixelGen0|LessThan0~1_combout )) # (!\PixelGen0|Equal0~2_combout )))

	.dataa(\PixelGen0|Equal1~2_combout ),
	.datab(\PixelGen0|Equal0~2_combout ),
	.datac(\PixelGen0|Add6~34_combout ),
	.datad(\PixelGen0|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\PixelGen0|O_NEXT_ADDR~28_combout ),
	.cout());
// synopsys translate_off
defparam \PixelGen0|O_NEXT_ADDR~28 .lut_mask = 16'h7030;
defparam \PixelGen0|O_NEXT_ADDR~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y3_N31
cycloneii_lcell_ff \PixelGen0|O_NEXT_ADDR[17] (
	.clk(\pll0|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\PixelGen0|O_NEXT_ADDR~28_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PixelGen0|O_NEXT_ADDR [17]));

// Location: LCCOMB_X20_Y3_N4
cycloneii_lcell_comb \MultiSram0|O_SRAM_ADDR[17]~17 (
// Equation(s):
// \MultiSram0|O_SRAM_ADDR[17]~17_combout  = (\PixelGen0|O_VIDEO_ON~regout  & ((\PixelGen0|O_NEXT_ADDR [17]))) # (!\PixelGen0|O_VIDEO_ON~regout  & (\Gpu0|O_GPU_ADDR [17]))

	.dataa(\PixelGen0|O_VIDEO_ON~regout ),
	.datab(\Gpu0|O_GPU_ADDR [17]),
	.datac(\PixelGen0|O_NEXT_ADDR [17]),
	.datad(vcc),
	.cin(gnd),
	.combout(\MultiSram0|O_SRAM_ADDR[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \MultiSram0|O_SRAM_ADDR[17]~17 .lut_mask = 16'hE4E4;
defparam \MultiSram0|O_SRAM_ADDR[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_R9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DQ[12]~I (
	.datain(\PixelGen0|O_VIDEO_ON~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[12]));
// synopsys translate_off
defparam \SRAM_DQ[12]~I .input_async_reset = "none";
defparam \SRAM_DQ[12]~I .input_power_up = "low";
defparam \SRAM_DQ[12]~I .input_register_mode = "none";
defparam \SRAM_DQ[12]~I .input_sync_reset = "none";
defparam \SRAM_DQ[12]~I .oe_async_reset = "none";
defparam \SRAM_DQ[12]~I .oe_power_up = "low";
defparam \SRAM_DQ[12]~I .oe_register_mode = "none";
defparam \SRAM_DQ[12]~I .oe_sync_reset = "none";
defparam \SRAM_DQ[12]~I .open_drain_output = "true";
defparam \SRAM_DQ[12]~I .operation_mode = "bidir";
defparam \SRAM_DQ[12]~I .output_async_reset = "none";
defparam \SRAM_DQ[12]~I .output_power_up = "low";
defparam \SRAM_DQ[12]~I .output_register_mode = "none";
defparam \SRAM_DQ[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DQ[13]~I (
	.datain(\PixelGen0|O_VIDEO_ON~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[13]));
// synopsys translate_off
defparam \SRAM_DQ[13]~I .input_async_reset = "none";
defparam \SRAM_DQ[13]~I .input_power_up = "low";
defparam \SRAM_DQ[13]~I .input_register_mode = "none";
defparam \SRAM_DQ[13]~I .input_sync_reset = "none";
defparam \SRAM_DQ[13]~I .oe_async_reset = "none";
defparam \SRAM_DQ[13]~I .oe_power_up = "low";
defparam \SRAM_DQ[13]~I .oe_register_mode = "none";
defparam \SRAM_DQ[13]~I .oe_sync_reset = "none";
defparam \SRAM_DQ[13]~I .open_drain_output = "true";
defparam \SRAM_DQ[13]~I .operation_mode = "bidir";
defparam \SRAM_DQ[13]~I .output_async_reset = "none";
defparam \SRAM_DQ[13]~I .output_power_up = "low";
defparam \SRAM_DQ[13]~I .output_register_mode = "none";
defparam \SRAM_DQ[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DQ[14]~I (
	.datain(\PixelGen0|O_VIDEO_ON~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[14]));
// synopsys translate_off
defparam \SRAM_DQ[14]~I .input_async_reset = "none";
defparam \SRAM_DQ[14]~I .input_power_up = "low";
defparam \SRAM_DQ[14]~I .input_register_mode = "none";
defparam \SRAM_DQ[14]~I .input_sync_reset = "none";
defparam \SRAM_DQ[14]~I .oe_async_reset = "none";
defparam \SRAM_DQ[14]~I .oe_power_up = "low";
defparam \SRAM_DQ[14]~I .oe_register_mode = "none";
defparam \SRAM_DQ[14]~I .oe_sync_reset = "none";
defparam \SRAM_DQ[14]~I .open_drain_output = "true";
defparam \SRAM_DQ[14]~I .operation_mode = "bidir";
defparam \SRAM_DQ[14]~I .output_async_reset = "none";
defparam \SRAM_DQ[14]~I .output_power_up = "low";
defparam \SRAM_DQ[14]~I .output_register_mode = "none";
defparam \SRAM_DQ[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DQ[15]~I (
	.datain(\PixelGen0|O_VIDEO_ON~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[15]));
// synopsys translate_off
defparam \SRAM_DQ[15]~I .input_async_reset = "none";
defparam \SRAM_DQ[15]~I .input_power_up = "low";
defparam \SRAM_DQ[15]~I .input_register_mode = "none";
defparam \SRAM_DQ[15]~I .input_sync_reset = "none";
defparam \SRAM_DQ[15]~I .oe_async_reset = "none";
defparam \SRAM_DQ[15]~I .oe_power_up = "low";
defparam \SRAM_DQ[15]~I .oe_register_mode = "none";
defparam \SRAM_DQ[15]~I .oe_sync_reset = "none";
defparam \SRAM_DQ[15]~I .open_drain_output = "true";
defparam \SRAM_DQ[15]~I .operation_mode = "bidir";
defparam \SRAM_DQ[15]~I .output_async_reset = "none";
defparam \SRAM_DQ[15]~I .output_power_up = "low";
defparam \SRAM_DQ[15]~I .output_register_mode = "none";
defparam \SRAM_DQ[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \CLOCK_27[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CLOCK_27[1]));
// synopsys translate_off
defparam \CLOCK_27[1]~I .input_async_reset = "none";
defparam \CLOCK_27[1]~I .input_power_up = "low";
defparam \CLOCK_27[1]~I .input_register_mode = "none";
defparam \CLOCK_27[1]~I .input_sync_reset = "none";
defparam \CLOCK_27[1]~I .oe_async_reset = "none";
defparam \CLOCK_27[1]~I .oe_power_up = "low";
defparam \CLOCK_27[1]~I .oe_register_mode = "none";
defparam \CLOCK_27[1]~I .oe_sync_reset = "none";
defparam \CLOCK_27[1]~I .operation_mode = "input";
defparam \CLOCK_27[1]~I .output_async_reset = "none";
defparam \CLOCK_27[1]~I .output_power_up = "low";
defparam \CLOCK_27[1]~I .output_register_mode = "none";
defparam \CLOCK_27[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \CLOCK_50~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CLOCK_50));
// synopsys translate_off
defparam \CLOCK_50~I .input_async_reset = "none";
defparam \CLOCK_50~I .input_power_up = "low";
defparam \CLOCK_50~I .input_register_mode = "none";
defparam \CLOCK_50~I .input_sync_reset = "none";
defparam \CLOCK_50~I .oe_async_reset = "none";
defparam \CLOCK_50~I .oe_power_up = "low";
defparam \CLOCK_50~I .oe_register_mode = "none";
defparam \CLOCK_50~I .oe_sync_reset = "none";
defparam \CLOCK_50~I .operation_mode = "input";
defparam \CLOCK_50~I .output_async_reset = "none";
defparam \CLOCK_50~I .output_power_up = "low";
defparam \CLOCK_50~I .output_register_mode = "none";
defparam \CLOCK_50~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[1]));
// synopsys translate_off
defparam \KEY[1]~I .input_async_reset = "none";
defparam \KEY[1]~I .input_power_up = "low";
defparam \KEY[1]~I .input_register_mode = "none";
defparam \KEY[1]~I .input_sync_reset = "none";
defparam \KEY[1]~I .oe_async_reset = "none";
defparam \KEY[1]~I .oe_power_up = "low";
defparam \KEY[1]~I .oe_register_mode = "none";
defparam \KEY[1]~I .oe_sync_reset = "none";
defparam \KEY[1]~I .operation_mode = "input";
defparam \KEY[1]~I .output_async_reset = "none";
defparam \KEY[1]~I .output_power_up = "low";
defparam \KEY[1]~I .output_register_mode = "none";
defparam \KEY[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[2]));
// synopsys translate_off
defparam \KEY[2]~I .input_async_reset = "none";
defparam \KEY[2]~I .input_power_up = "low";
defparam \KEY[2]~I .input_register_mode = "none";
defparam \KEY[2]~I .input_sync_reset = "none";
defparam \KEY[2]~I .oe_async_reset = "none";
defparam \KEY[2]~I .oe_power_up = "low";
defparam \KEY[2]~I .oe_register_mode = "none";
defparam \KEY[2]~I .oe_sync_reset = "none";
defparam \KEY[2]~I .operation_mode = "input";
defparam \KEY[2]~I .output_async_reset = "none";
defparam \KEY[2]~I .output_power_up = "low";
defparam \KEY[2]~I .output_register_mode = "none";
defparam \KEY[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[3]));
// synopsys translate_off
defparam \KEY[3]~I .input_async_reset = "none";
defparam \KEY[3]~I .input_power_up = "low";
defparam \KEY[3]~I .input_register_mode = "none";
defparam \KEY[3]~I .input_sync_reset = "none";
defparam \KEY[3]~I .oe_async_reset = "none";
defparam \KEY[3]~I .oe_power_up = "low";
defparam \KEY[3]~I .oe_register_mode = "none";
defparam \KEY[3]~I .oe_sync_reset = "none";
defparam \KEY[3]~I .operation_mode = "input";
defparam \KEY[3]~I .output_async_reset = "none";
defparam \KEY[3]~I .output_power_up = "low";
defparam \KEY[3]~I .output_register_mode = "none";
defparam \KEY[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[0]));
// synopsys translate_off
defparam \SW[0]~I .input_async_reset = "none";
defparam \SW[0]~I .input_power_up = "low";
defparam \SW[0]~I .input_register_mode = "none";
defparam \SW[0]~I .input_sync_reset = "none";
defparam \SW[0]~I .oe_async_reset = "none";
defparam \SW[0]~I .oe_power_up = "low";
defparam \SW[0]~I .oe_register_mode = "none";
defparam \SW[0]~I .oe_sync_reset = "none";
defparam \SW[0]~I .operation_mode = "input";
defparam \SW[0]~I .output_async_reset = "none";
defparam \SW[0]~I .output_power_up = "low";
defparam \SW[0]~I .output_register_mode = "none";
defparam \SW[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[1]));
// synopsys translate_off
defparam \SW[1]~I .input_async_reset = "none";
defparam \SW[1]~I .input_power_up = "low";
defparam \SW[1]~I .input_register_mode = "none";
defparam \SW[1]~I .input_sync_reset = "none";
defparam \SW[1]~I .oe_async_reset = "none";
defparam \SW[1]~I .oe_power_up = "low";
defparam \SW[1]~I .oe_register_mode = "none";
defparam \SW[1]~I .oe_sync_reset = "none";
defparam \SW[1]~I .operation_mode = "input";
defparam \SW[1]~I .output_async_reset = "none";
defparam \SW[1]~I .output_power_up = "low";
defparam \SW[1]~I .output_register_mode = "none";
defparam \SW[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[2]));
// synopsys translate_off
defparam \SW[2]~I .input_async_reset = "none";
defparam \SW[2]~I .input_power_up = "low";
defparam \SW[2]~I .input_register_mode = "none";
defparam \SW[2]~I .input_sync_reset = "none";
defparam \SW[2]~I .oe_async_reset = "none";
defparam \SW[2]~I .oe_power_up = "low";
defparam \SW[2]~I .oe_register_mode = "none";
defparam \SW[2]~I .oe_sync_reset = "none";
defparam \SW[2]~I .operation_mode = "input";
defparam \SW[2]~I .output_async_reset = "none";
defparam \SW[2]~I .output_power_up = "low";
defparam \SW[2]~I .output_register_mode = "none";
defparam \SW[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[3]));
// synopsys translate_off
defparam \SW[3]~I .input_async_reset = "none";
defparam \SW[3]~I .input_power_up = "low";
defparam \SW[3]~I .input_register_mode = "none";
defparam \SW[3]~I .input_sync_reset = "none";
defparam \SW[3]~I .oe_async_reset = "none";
defparam \SW[3]~I .oe_power_up = "low";
defparam \SW[3]~I .oe_register_mode = "none";
defparam \SW[3]~I .oe_sync_reset = "none";
defparam \SW[3]~I .operation_mode = "input";
defparam \SW[3]~I .output_async_reset = "none";
defparam \SW[3]~I .output_power_up = "low";
defparam \SW[3]~I .output_register_mode = "none";
defparam \SW[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[4]));
// synopsys translate_off
defparam \SW[4]~I .input_async_reset = "none";
defparam \SW[4]~I .input_power_up = "low";
defparam \SW[4]~I .input_register_mode = "none";
defparam \SW[4]~I .input_sync_reset = "none";
defparam \SW[4]~I .oe_async_reset = "none";
defparam \SW[4]~I .oe_power_up = "low";
defparam \SW[4]~I .oe_register_mode = "none";
defparam \SW[4]~I .oe_sync_reset = "none";
defparam \SW[4]~I .operation_mode = "input";
defparam \SW[4]~I .output_async_reset = "none";
defparam \SW[4]~I .output_power_up = "low";
defparam \SW[4]~I .output_register_mode = "none";
defparam \SW[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[5]));
// synopsys translate_off
defparam \SW[5]~I .input_async_reset = "none";
defparam \SW[5]~I .input_power_up = "low";
defparam \SW[5]~I .input_register_mode = "none";
defparam \SW[5]~I .input_sync_reset = "none";
defparam \SW[5]~I .oe_async_reset = "none";
defparam \SW[5]~I .oe_power_up = "low";
defparam \SW[5]~I .oe_register_mode = "none";
defparam \SW[5]~I .oe_sync_reset = "none";
defparam \SW[5]~I .operation_mode = "input";
defparam \SW[5]~I .output_async_reset = "none";
defparam \SW[5]~I .output_power_up = "low";
defparam \SW[5]~I .output_register_mode = "none";
defparam \SW[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[6]));
// synopsys translate_off
defparam \SW[6]~I .input_async_reset = "none";
defparam \SW[6]~I .input_power_up = "low";
defparam \SW[6]~I .input_register_mode = "none";
defparam \SW[6]~I .input_sync_reset = "none";
defparam \SW[6]~I .oe_async_reset = "none";
defparam \SW[6]~I .oe_power_up = "low";
defparam \SW[6]~I .oe_register_mode = "none";
defparam \SW[6]~I .oe_sync_reset = "none";
defparam \SW[6]~I .operation_mode = "input";
defparam \SW[6]~I .output_async_reset = "none";
defparam \SW[6]~I .output_power_up = "low";
defparam \SW[6]~I .output_register_mode = "none";
defparam \SW[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[7]));
// synopsys translate_off
defparam \SW[7]~I .input_async_reset = "none";
defparam \SW[7]~I .input_power_up = "low";
defparam \SW[7]~I .input_register_mode = "none";
defparam \SW[7]~I .input_sync_reset = "none";
defparam \SW[7]~I .oe_async_reset = "none";
defparam \SW[7]~I .oe_power_up = "low";
defparam \SW[7]~I .oe_register_mode = "none";
defparam \SW[7]~I .oe_sync_reset = "none";
defparam \SW[7]~I .operation_mode = "input";
defparam \SW[7]~I .output_async_reset = "none";
defparam \SW[7]~I .output_power_up = "low";
defparam \SW[7]~I .output_register_mode = "none";
defparam \SW[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[8]));
// synopsys translate_off
defparam \SW[8]~I .input_async_reset = "none";
defparam \SW[8]~I .input_power_up = "low";
defparam \SW[8]~I .input_register_mode = "none";
defparam \SW[8]~I .input_sync_reset = "none";
defparam \SW[8]~I .oe_async_reset = "none";
defparam \SW[8]~I .oe_power_up = "low";
defparam \SW[8]~I .oe_register_mode = "none";
defparam \SW[8]~I .oe_sync_reset = "none";
defparam \SW[8]~I .operation_mode = "input";
defparam \SW[8]~I .output_async_reset = "none";
defparam \SW[8]~I .output_power_up = "low";
defparam \SW[8]~I .output_register_mode = "none";
defparam \SW[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[9]));
// synopsys translate_off
defparam \SW[9]~I .input_async_reset = "none";
defparam \SW[9]~I .input_power_up = "low";
defparam \SW[9]~I .input_register_mode = "none";
defparam \SW[9]~I .input_sync_reset = "none";
defparam \SW[9]~I .oe_async_reset = "none";
defparam \SW[9]~I .oe_power_up = "low";
defparam \SW[9]~I .oe_register_mode = "none";
defparam \SW[9]~I .oe_sync_reset = "none";
defparam \SW[9]~I .operation_mode = "input";
defparam \SW[9]~I .output_async_reset = "none";
defparam \SW[9]~I .output_power_up = "low";
defparam \SW[9]~I .output_register_mode = "none";
defparam \SW[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[0]));
// synopsys translate_off
defparam \HEX0[0]~I .input_async_reset = "none";
defparam \HEX0[0]~I .input_power_up = "low";
defparam \HEX0[0]~I .input_register_mode = "none";
defparam \HEX0[0]~I .input_sync_reset = "none";
defparam \HEX0[0]~I .oe_async_reset = "none";
defparam \HEX0[0]~I .oe_power_up = "low";
defparam \HEX0[0]~I .oe_register_mode = "none";
defparam \HEX0[0]~I .oe_sync_reset = "none";
defparam \HEX0[0]~I .operation_mode = "output";
defparam \HEX0[0]~I .output_async_reset = "none";
defparam \HEX0[0]~I .output_power_up = "low";
defparam \HEX0[0]~I .output_register_mode = "none";
defparam \HEX0[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[1]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[1]));
// synopsys translate_off
defparam \HEX0[1]~I .input_async_reset = "none";
defparam \HEX0[1]~I .input_power_up = "low";
defparam \HEX0[1]~I .input_register_mode = "none";
defparam \HEX0[1]~I .input_sync_reset = "none";
defparam \HEX0[1]~I .oe_async_reset = "none";
defparam \HEX0[1]~I .oe_power_up = "low";
defparam \HEX0[1]~I .oe_register_mode = "none";
defparam \HEX0[1]~I .oe_sync_reset = "none";
defparam \HEX0[1]~I .operation_mode = "output";
defparam \HEX0[1]~I .output_async_reset = "none";
defparam \HEX0[1]~I .output_power_up = "low";
defparam \HEX0[1]~I .output_register_mode = "none";
defparam \HEX0[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[2]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[2]));
// synopsys translate_off
defparam \HEX0[2]~I .input_async_reset = "none";
defparam \HEX0[2]~I .input_power_up = "low";
defparam \HEX0[2]~I .input_register_mode = "none";
defparam \HEX0[2]~I .input_sync_reset = "none";
defparam \HEX0[2]~I .oe_async_reset = "none";
defparam \HEX0[2]~I .oe_power_up = "low";
defparam \HEX0[2]~I .oe_register_mode = "none";
defparam \HEX0[2]~I .oe_sync_reset = "none";
defparam \HEX0[2]~I .operation_mode = "output";
defparam \HEX0[2]~I .output_async_reset = "none";
defparam \HEX0[2]~I .output_power_up = "low";
defparam \HEX0[2]~I .output_register_mode = "none";
defparam \HEX0[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[3]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[3]));
// synopsys translate_off
defparam \HEX0[3]~I .input_async_reset = "none";
defparam \HEX0[3]~I .input_power_up = "low";
defparam \HEX0[3]~I .input_register_mode = "none";
defparam \HEX0[3]~I .input_sync_reset = "none";
defparam \HEX0[3]~I .oe_async_reset = "none";
defparam \HEX0[3]~I .oe_power_up = "low";
defparam \HEX0[3]~I .oe_register_mode = "none";
defparam \HEX0[3]~I .oe_sync_reset = "none";
defparam \HEX0[3]~I .operation_mode = "output";
defparam \HEX0[3]~I .output_async_reset = "none";
defparam \HEX0[3]~I .output_power_up = "low";
defparam \HEX0[3]~I .output_register_mode = "none";
defparam \HEX0[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[4]));
// synopsys translate_off
defparam \HEX0[4]~I .input_async_reset = "none";
defparam \HEX0[4]~I .input_power_up = "low";
defparam \HEX0[4]~I .input_register_mode = "none";
defparam \HEX0[4]~I .input_sync_reset = "none";
defparam \HEX0[4]~I .oe_async_reset = "none";
defparam \HEX0[4]~I .oe_power_up = "low";
defparam \HEX0[4]~I .oe_register_mode = "none";
defparam \HEX0[4]~I .oe_sync_reset = "none";
defparam \HEX0[4]~I .operation_mode = "output";
defparam \HEX0[4]~I .output_async_reset = "none";
defparam \HEX0[4]~I .output_power_up = "low";
defparam \HEX0[4]~I .output_register_mode = "none";
defparam \HEX0[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[5]));
// synopsys translate_off
defparam \HEX0[5]~I .input_async_reset = "none";
defparam \HEX0[5]~I .input_power_up = "low";
defparam \HEX0[5]~I .input_register_mode = "none";
defparam \HEX0[5]~I .input_sync_reset = "none";
defparam \HEX0[5]~I .oe_async_reset = "none";
defparam \HEX0[5]~I .oe_power_up = "low";
defparam \HEX0[5]~I .oe_register_mode = "none";
defparam \HEX0[5]~I .oe_sync_reset = "none";
defparam \HEX0[5]~I .operation_mode = "output";
defparam \HEX0[5]~I .output_async_reset = "none";
defparam \HEX0[5]~I .output_power_up = "low";
defparam \HEX0[5]~I .output_register_mode = "none";
defparam \HEX0[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[6]));
// synopsys translate_off
defparam \HEX0[6]~I .input_async_reset = "none";
defparam \HEX0[6]~I .input_power_up = "low";
defparam \HEX0[6]~I .input_register_mode = "none";
defparam \HEX0[6]~I .input_sync_reset = "none";
defparam \HEX0[6]~I .oe_async_reset = "none";
defparam \HEX0[6]~I .oe_power_up = "low";
defparam \HEX0[6]~I .oe_register_mode = "none";
defparam \HEX0[6]~I .oe_sync_reset = "none";
defparam \HEX0[6]~I .operation_mode = "output";
defparam \HEX0[6]~I .output_async_reset = "none";
defparam \HEX0[6]~I .output_power_up = "low";
defparam \HEX0[6]~I .output_register_mode = "none";
defparam \HEX0[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[0]));
// synopsys translate_off
defparam \HEX1[0]~I .input_async_reset = "none";
defparam \HEX1[0]~I .input_power_up = "low";
defparam \HEX1[0]~I .input_register_mode = "none";
defparam \HEX1[0]~I .input_sync_reset = "none";
defparam \HEX1[0]~I .oe_async_reset = "none";
defparam \HEX1[0]~I .oe_power_up = "low";
defparam \HEX1[0]~I .oe_register_mode = "none";
defparam \HEX1[0]~I .oe_sync_reset = "none";
defparam \HEX1[0]~I .operation_mode = "output";
defparam \HEX1[0]~I .output_async_reset = "none";
defparam \HEX1[0]~I .output_power_up = "low";
defparam \HEX1[0]~I .output_register_mode = "none";
defparam \HEX1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[1]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[1]));
// synopsys translate_off
defparam \HEX1[1]~I .input_async_reset = "none";
defparam \HEX1[1]~I .input_power_up = "low";
defparam \HEX1[1]~I .input_register_mode = "none";
defparam \HEX1[1]~I .input_sync_reset = "none";
defparam \HEX1[1]~I .oe_async_reset = "none";
defparam \HEX1[1]~I .oe_power_up = "low";
defparam \HEX1[1]~I .oe_register_mode = "none";
defparam \HEX1[1]~I .oe_sync_reset = "none";
defparam \HEX1[1]~I .operation_mode = "output";
defparam \HEX1[1]~I .output_async_reset = "none";
defparam \HEX1[1]~I .output_power_up = "low";
defparam \HEX1[1]~I .output_register_mode = "none";
defparam \HEX1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[2]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[2]));
// synopsys translate_off
defparam \HEX1[2]~I .input_async_reset = "none";
defparam \HEX1[2]~I .input_power_up = "low";
defparam \HEX1[2]~I .input_register_mode = "none";
defparam \HEX1[2]~I .input_sync_reset = "none";
defparam \HEX1[2]~I .oe_async_reset = "none";
defparam \HEX1[2]~I .oe_power_up = "low";
defparam \HEX1[2]~I .oe_register_mode = "none";
defparam \HEX1[2]~I .oe_sync_reset = "none";
defparam \HEX1[2]~I .operation_mode = "output";
defparam \HEX1[2]~I .output_async_reset = "none";
defparam \HEX1[2]~I .output_power_up = "low";
defparam \HEX1[2]~I .output_register_mode = "none";
defparam \HEX1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[3]));
// synopsys translate_off
defparam \HEX1[3]~I .input_async_reset = "none";
defparam \HEX1[3]~I .input_power_up = "low";
defparam \HEX1[3]~I .input_register_mode = "none";
defparam \HEX1[3]~I .input_sync_reset = "none";
defparam \HEX1[3]~I .oe_async_reset = "none";
defparam \HEX1[3]~I .oe_power_up = "low";
defparam \HEX1[3]~I .oe_register_mode = "none";
defparam \HEX1[3]~I .oe_sync_reset = "none";
defparam \HEX1[3]~I .operation_mode = "output";
defparam \HEX1[3]~I .output_async_reset = "none";
defparam \HEX1[3]~I .output_power_up = "low";
defparam \HEX1[3]~I .output_register_mode = "none";
defparam \HEX1[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[4]));
// synopsys translate_off
defparam \HEX1[4]~I .input_async_reset = "none";
defparam \HEX1[4]~I .input_power_up = "low";
defparam \HEX1[4]~I .input_register_mode = "none";
defparam \HEX1[4]~I .input_sync_reset = "none";
defparam \HEX1[4]~I .oe_async_reset = "none";
defparam \HEX1[4]~I .oe_power_up = "low";
defparam \HEX1[4]~I .oe_register_mode = "none";
defparam \HEX1[4]~I .oe_sync_reset = "none";
defparam \HEX1[4]~I .operation_mode = "output";
defparam \HEX1[4]~I .output_async_reset = "none";
defparam \HEX1[4]~I .output_power_up = "low";
defparam \HEX1[4]~I .output_register_mode = "none";
defparam \HEX1[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[5]));
// synopsys translate_off
defparam \HEX1[5]~I .input_async_reset = "none";
defparam \HEX1[5]~I .input_power_up = "low";
defparam \HEX1[5]~I .input_register_mode = "none";
defparam \HEX1[5]~I .input_sync_reset = "none";
defparam \HEX1[5]~I .oe_async_reset = "none";
defparam \HEX1[5]~I .oe_power_up = "low";
defparam \HEX1[5]~I .oe_register_mode = "none";
defparam \HEX1[5]~I .oe_sync_reset = "none";
defparam \HEX1[5]~I .operation_mode = "output";
defparam \HEX1[5]~I .output_async_reset = "none";
defparam \HEX1[5]~I .output_power_up = "low";
defparam \HEX1[5]~I .output_register_mode = "none";
defparam \HEX1[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[6]));
// synopsys translate_off
defparam \HEX1[6]~I .input_async_reset = "none";
defparam \HEX1[6]~I .input_power_up = "low";
defparam \HEX1[6]~I .input_register_mode = "none";
defparam \HEX1[6]~I .input_sync_reset = "none";
defparam \HEX1[6]~I .oe_async_reset = "none";
defparam \HEX1[6]~I .oe_power_up = "low";
defparam \HEX1[6]~I .oe_register_mode = "none";
defparam \HEX1[6]~I .oe_sync_reset = "none";
defparam \HEX1[6]~I .operation_mode = "output";
defparam \HEX1[6]~I .output_async_reset = "none";
defparam \HEX1[6]~I .output_power_up = "low";
defparam \HEX1[6]~I .output_register_mode = "none";
defparam \HEX1[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[0]));
// synopsys translate_off
defparam \HEX2[0]~I .input_async_reset = "none";
defparam \HEX2[0]~I .input_power_up = "low";
defparam \HEX2[0]~I .input_register_mode = "none";
defparam \HEX2[0]~I .input_sync_reset = "none";
defparam \HEX2[0]~I .oe_async_reset = "none";
defparam \HEX2[0]~I .oe_power_up = "low";
defparam \HEX2[0]~I .oe_register_mode = "none";
defparam \HEX2[0]~I .oe_sync_reset = "none";
defparam \HEX2[0]~I .operation_mode = "output";
defparam \HEX2[0]~I .output_async_reset = "none";
defparam \HEX2[0]~I .output_power_up = "low";
defparam \HEX2[0]~I .output_register_mode = "none";
defparam \HEX2[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[1]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[1]));
// synopsys translate_off
defparam \HEX2[1]~I .input_async_reset = "none";
defparam \HEX2[1]~I .input_power_up = "low";
defparam \HEX2[1]~I .input_register_mode = "none";
defparam \HEX2[1]~I .input_sync_reset = "none";
defparam \HEX2[1]~I .oe_async_reset = "none";
defparam \HEX2[1]~I .oe_power_up = "low";
defparam \HEX2[1]~I .oe_register_mode = "none";
defparam \HEX2[1]~I .oe_sync_reset = "none";
defparam \HEX2[1]~I .operation_mode = "output";
defparam \HEX2[1]~I .output_async_reset = "none";
defparam \HEX2[1]~I .output_power_up = "low";
defparam \HEX2[1]~I .output_register_mode = "none";
defparam \HEX2[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[2]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[2]));
// synopsys translate_off
defparam \HEX2[2]~I .input_async_reset = "none";
defparam \HEX2[2]~I .input_power_up = "low";
defparam \HEX2[2]~I .input_register_mode = "none";
defparam \HEX2[2]~I .input_sync_reset = "none";
defparam \HEX2[2]~I .oe_async_reset = "none";
defparam \HEX2[2]~I .oe_power_up = "low";
defparam \HEX2[2]~I .oe_register_mode = "none";
defparam \HEX2[2]~I .oe_sync_reset = "none";
defparam \HEX2[2]~I .operation_mode = "output";
defparam \HEX2[2]~I .output_async_reset = "none";
defparam \HEX2[2]~I .output_power_up = "low";
defparam \HEX2[2]~I .output_register_mode = "none";
defparam \HEX2[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[3]));
// synopsys translate_off
defparam \HEX2[3]~I .input_async_reset = "none";
defparam \HEX2[3]~I .input_power_up = "low";
defparam \HEX2[3]~I .input_register_mode = "none";
defparam \HEX2[3]~I .input_sync_reset = "none";
defparam \HEX2[3]~I .oe_async_reset = "none";
defparam \HEX2[3]~I .oe_power_up = "low";
defparam \HEX2[3]~I .oe_register_mode = "none";
defparam \HEX2[3]~I .oe_sync_reset = "none";
defparam \HEX2[3]~I .operation_mode = "output";
defparam \HEX2[3]~I .output_async_reset = "none";
defparam \HEX2[3]~I .output_power_up = "low";
defparam \HEX2[3]~I .output_register_mode = "none";
defparam \HEX2[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[4]));
// synopsys translate_off
defparam \HEX2[4]~I .input_async_reset = "none";
defparam \HEX2[4]~I .input_power_up = "low";
defparam \HEX2[4]~I .input_register_mode = "none";
defparam \HEX2[4]~I .input_sync_reset = "none";
defparam \HEX2[4]~I .oe_async_reset = "none";
defparam \HEX2[4]~I .oe_power_up = "low";
defparam \HEX2[4]~I .oe_register_mode = "none";
defparam \HEX2[4]~I .oe_sync_reset = "none";
defparam \HEX2[4]~I .operation_mode = "output";
defparam \HEX2[4]~I .output_async_reset = "none";
defparam \HEX2[4]~I .output_power_up = "low";
defparam \HEX2[4]~I .output_register_mode = "none";
defparam \HEX2[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[5]));
// synopsys translate_off
defparam \HEX2[5]~I .input_async_reset = "none";
defparam \HEX2[5]~I .input_power_up = "low";
defparam \HEX2[5]~I .input_register_mode = "none";
defparam \HEX2[5]~I .input_sync_reset = "none";
defparam \HEX2[5]~I .oe_async_reset = "none";
defparam \HEX2[5]~I .oe_power_up = "low";
defparam \HEX2[5]~I .oe_register_mode = "none";
defparam \HEX2[5]~I .oe_sync_reset = "none";
defparam \HEX2[5]~I .operation_mode = "output";
defparam \HEX2[5]~I .output_async_reset = "none";
defparam \HEX2[5]~I .output_power_up = "low";
defparam \HEX2[5]~I .output_register_mode = "none";
defparam \HEX2[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[6]));
// synopsys translate_off
defparam \HEX2[6]~I .input_async_reset = "none";
defparam \HEX2[6]~I .input_power_up = "low";
defparam \HEX2[6]~I .input_register_mode = "none";
defparam \HEX2[6]~I .input_sync_reset = "none";
defparam \HEX2[6]~I .oe_async_reset = "none";
defparam \HEX2[6]~I .oe_power_up = "low";
defparam \HEX2[6]~I .oe_register_mode = "none";
defparam \HEX2[6]~I .oe_sync_reset = "none";
defparam \HEX2[6]~I .operation_mode = "output";
defparam \HEX2[6]~I .output_async_reset = "none";
defparam \HEX2[6]~I .output_power_up = "low";
defparam \HEX2[6]~I .output_register_mode = "none";
defparam \HEX2[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[0]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[0]));
// synopsys translate_off
defparam \HEX3[0]~I .input_async_reset = "none";
defparam \HEX3[0]~I .input_power_up = "low";
defparam \HEX3[0]~I .input_register_mode = "none";
defparam \HEX3[0]~I .input_sync_reset = "none";
defparam \HEX3[0]~I .oe_async_reset = "none";
defparam \HEX3[0]~I .oe_power_up = "low";
defparam \HEX3[0]~I .oe_register_mode = "none";
defparam \HEX3[0]~I .oe_sync_reset = "none";
defparam \HEX3[0]~I .operation_mode = "output";
defparam \HEX3[0]~I .output_async_reset = "none";
defparam \HEX3[0]~I .output_power_up = "low";
defparam \HEX3[0]~I .output_register_mode = "none";
defparam \HEX3[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[1]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[1]));
// synopsys translate_off
defparam \HEX3[1]~I .input_async_reset = "none";
defparam \HEX3[1]~I .input_power_up = "low";
defparam \HEX3[1]~I .input_register_mode = "none";
defparam \HEX3[1]~I .input_sync_reset = "none";
defparam \HEX3[1]~I .oe_async_reset = "none";
defparam \HEX3[1]~I .oe_power_up = "low";
defparam \HEX3[1]~I .oe_register_mode = "none";
defparam \HEX3[1]~I .oe_sync_reset = "none";
defparam \HEX3[1]~I .operation_mode = "output";
defparam \HEX3[1]~I .output_async_reset = "none";
defparam \HEX3[1]~I .output_power_up = "low";
defparam \HEX3[1]~I .output_register_mode = "none";
defparam \HEX3[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[2]));
// synopsys translate_off
defparam \HEX3[2]~I .input_async_reset = "none";
defparam \HEX3[2]~I .input_power_up = "low";
defparam \HEX3[2]~I .input_register_mode = "none";
defparam \HEX3[2]~I .input_sync_reset = "none";
defparam \HEX3[2]~I .oe_async_reset = "none";
defparam \HEX3[2]~I .oe_power_up = "low";
defparam \HEX3[2]~I .oe_register_mode = "none";
defparam \HEX3[2]~I .oe_sync_reset = "none";
defparam \HEX3[2]~I .operation_mode = "output";
defparam \HEX3[2]~I .output_async_reset = "none";
defparam \HEX3[2]~I .output_power_up = "low";
defparam \HEX3[2]~I .output_register_mode = "none";
defparam \HEX3[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[3]));
// synopsys translate_off
defparam \HEX3[3]~I .input_async_reset = "none";
defparam \HEX3[3]~I .input_power_up = "low";
defparam \HEX3[3]~I .input_register_mode = "none";
defparam \HEX3[3]~I .input_sync_reset = "none";
defparam \HEX3[3]~I .oe_async_reset = "none";
defparam \HEX3[3]~I .oe_power_up = "low";
defparam \HEX3[3]~I .oe_register_mode = "none";
defparam \HEX3[3]~I .oe_sync_reset = "none";
defparam \HEX3[3]~I .operation_mode = "output";
defparam \HEX3[3]~I .output_async_reset = "none";
defparam \HEX3[3]~I .output_power_up = "low";
defparam \HEX3[3]~I .output_register_mode = "none";
defparam \HEX3[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[4]));
// synopsys translate_off
defparam \HEX3[4]~I .input_async_reset = "none";
defparam \HEX3[4]~I .input_power_up = "low";
defparam \HEX3[4]~I .input_register_mode = "none";
defparam \HEX3[4]~I .input_sync_reset = "none";
defparam \HEX3[4]~I .oe_async_reset = "none";
defparam \HEX3[4]~I .oe_power_up = "low";
defparam \HEX3[4]~I .oe_register_mode = "none";
defparam \HEX3[4]~I .oe_sync_reset = "none";
defparam \HEX3[4]~I .operation_mode = "output";
defparam \HEX3[4]~I .output_async_reset = "none";
defparam \HEX3[4]~I .output_power_up = "low";
defparam \HEX3[4]~I .output_register_mode = "none";
defparam \HEX3[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[5]));
// synopsys translate_off
defparam \HEX3[5]~I .input_async_reset = "none";
defparam \HEX3[5]~I .input_power_up = "low";
defparam \HEX3[5]~I .input_register_mode = "none";
defparam \HEX3[5]~I .input_sync_reset = "none";
defparam \HEX3[5]~I .oe_async_reset = "none";
defparam \HEX3[5]~I .oe_power_up = "low";
defparam \HEX3[5]~I .oe_register_mode = "none";
defparam \HEX3[5]~I .oe_sync_reset = "none";
defparam \HEX3[5]~I .operation_mode = "output";
defparam \HEX3[5]~I .output_async_reset = "none";
defparam \HEX3[5]~I .output_power_up = "low";
defparam \HEX3[5]~I .output_register_mode = "none";
defparam \HEX3[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[6]));
// synopsys translate_off
defparam \HEX3[6]~I .input_async_reset = "none";
defparam \HEX3[6]~I .input_power_up = "low";
defparam \HEX3[6]~I .input_register_mode = "none";
defparam \HEX3[6]~I .input_sync_reset = "none";
defparam \HEX3[6]~I .oe_async_reset = "none";
defparam \HEX3[6]~I .oe_power_up = "low";
defparam \HEX3[6]~I .oe_register_mode = "none";
defparam \HEX3[6]~I .oe_sync_reset = "none";
defparam \HEX3[6]~I .operation_mode = "output";
defparam \HEX3[6]~I .output_async_reset = "none";
defparam \HEX3[6]~I .output_power_up = "low";
defparam \HEX3[6]~I .output_register_mode = "none";
defparam \HEX3[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[0]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[0]));
// synopsys translate_off
defparam \LEDG[0]~I .input_async_reset = "none";
defparam \LEDG[0]~I .input_power_up = "low";
defparam \LEDG[0]~I .input_register_mode = "none";
defparam \LEDG[0]~I .input_sync_reset = "none";
defparam \LEDG[0]~I .oe_async_reset = "none";
defparam \LEDG[0]~I .oe_power_up = "low";
defparam \LEDG[0]~I .oe_register_mode = "none";
defparam \LEDG[0]~I .oe_sync_reset = "none";
defparam \LEDG[0]~I .operation_mode = "output";
defparam \LEDG[0]~I .output_async_reset = "none";
defparam \LEDG[0]~I .output_power_up = "low";
defparam \LEDG[0]~I .output_register_mode = "none";
defparam \LEDG[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[1]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[1]));
// synopsys translate_off
defparam \LEDG[1]~I .input_async_reset = "none";
defparam \LEDG[1]~I .input_power_up = "low";
defparam \LEDG[1]~I .input_register_mode = "none";
defparam \LEDG[1]~I .input_sync_reset = "none";
defparam \LEDG[1]~I .oe_async_reset = "none";
defparam \LEDG[1]~I .oe_power_up = "low";
defparam \LEDG[1]~I .oe_register_mode = "none";
defparam \LEDG[1]~I .oe_sync_reset = "none";
defparam \LEDG[1]~I .operation_mode = "output";
defparam \LEDG[1]~I .output_async_reset = "none";
defparam \LEDG[1]~I .output_power_up = "low";
defparam \LEDG[1]~I .output_register_mode = "none";
defparam \LEDG[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[2]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[2]));
// synopsys translate_off
defparam \LEDG[2]~I .input_async_reset = "none";
defparam \LEDG[2]~I .input_power_up = "low";
defparam \LEDG[2]~I .input_register_mode = "none";
defparam \LEDG[2]~I .input_sync_reset = "none";
defparam \LEDG[2]~I .oe_async_reset = "none";
defparam \LEDG[2]~I .oe_power_up = "low";
defparam \LEDG[2]~I .oe_register_mode = "none";
defparam \LEDG[2]~I .oe_sync_reset = "none";
defparam \LEDG[2]~I .operation_mode = "output";
defparam \LEDG[2]~I .output_async_reset = "none";
defparam \LEDG[2]~I .output_power_up = "low";
defparam \LEDG[2]~I .output_register_mode = "none";
defparam \LEDG[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[3]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[3]));
// synopsys translate_off
defparam \LEDG[3]~I .input_async_reset = "none";
defparam \LEDG[3]~I .input_power_up = "low";
defparam \LEDG[3]~I .input_register_mode = "none";
defparam \LEDG[3]~I .input_sync_reset = "none";
defparam \LEDG[3]~I .oe_async_reset = "none";
defparam \LEDG[3]~I .oe_power_up = "low";
defparam \LEDG[3]~I .oe_register_mode = "none";
defparam \LEDG[3]~I .oe_sync_reset = "none";
defparam \LEDG[3]~I .operation_mode = "output";
defparam \LEDG[3]~I .output_async_reset = "none";
defparam \LEDG[3]~I .output_power_up = "low";
defparam \LEDG[3]~I .output_register_mode = "none";
defparam \LEDG[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[4]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[4]));
// synopsys translate_off
defparam \LEDG[4]~I .input_async_reset = "none";
defparam \LEDG[4]~I .input_power_up = "low";
defparam \LEDG[4]~I .input_register_mode = "none";
defparam \LEDG[4]~I .input_sync_reset = "none";
defparam \LEDG[4]~I .oe_async_reset = "none";
defparam \LEDG[4]~I .oe_power_up = "low";
defparam \LEDG[4]~I .oe_register_mode = "none";
defparam \LEDG[4]~I .oe_sync_reset = "none";
defparam \LEDG[4]~I .operation_mode = "output";
defparam \LEDG[4]~I .output_async_reset = "none";
defparam \LEDG[4]~I .output_power_up = "low";
defparam \LEDG[4]~I .output_register_mode = "none";
defparam \LEDG[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[5]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[5]));
// synopsys translate_off
defparam \LEDG[5]~I .input_async_reset = "none";
defparam \LEDG[5]~I .input_power_up = "low";
defparam \LEDG[5]~I .input_register_mode = "none";
defparam \LEDG[5]~I .input_sync_reset = "none";
defparam \LEDG[5]~I .oe_async_reset = "none";
defparam \LEDG[5]~I .oe_power_up = "low";
defparam \LEDG[5]~I .oe_register_mode = "none";
defparam \LEDG[5]~I .oe_sync_reset = "none";
defparam \LEDG[5]~I .operation_mode = "output";
defparam \LEDG[5]~I .output_async_reset = "none";
defparam \LEDG[5]~I .output_power_up = "low";
defparam \LEDG[5]~I .output_register_mode = "none";
defparam \LEDG[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[6]));
// synopsys translate_off
defparam \LEDG[6]~I .input_async_reset = "none";
defparam \LEDG[6]~I .input_power_up = "low";
defparam \LEDG[6]~I .input_register_mode = "none";
defparam \LEDG[6]~I .input_sync_reset = "none";
defparam \LEDG[6]~I .oe_async_reset = "none";
defparam \LEDG[6]~I .oe_power_up = "low";
defparam \LEDG[6]~I .oe_register_mode = "none";
defparam \LEDG[6]~I .oe_sync_reset = "none";
defparam \LEDG[6]~I .operation_mode = "output";
defparam \LEDG[6]~I .output_async_reset = "none";
defparam \LEDG[6]~I .output_power_up = "low";
defparam \LEDG[6]~I .output_register_mode = "none";
defparam \LEDG[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[7]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[7]));
// synopsys translate_off
defparam \LEDG[7]~I .input_async_reset = "none";
defparam \LEDG[7]~I .input_power_up = "low";
defparam \LEDG[7]~I .input_register_mode = "none";
defparam \LEDG[7]~I .input_sync_reset = "none";
defparam \LEDG[7]~I .oe_async_reset = "none";
defparam \LEDG[7]~I .oe_power_up = "low";
defparam \LEDG[7]~I .oe_register_mode = "none";
defparam \LEDG[7]~I .oe_sync_reset = "none";
defparam \LEDG[7]~I .operation_mode = "output";
defparam \LEDG[7]~I .output_async_reset = "none";
defparam \LEDG[7]~I .output_power_up = "low";
defparam \LEDG[7]~I .output_register_mode = "none";
defparam \LEDG[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[0]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[0]));
// synopsys translate_off
defparam \LEDR[0]~I .input_async_reset = "none";
defparam \LEDR[0]~I .input_power_up = "low";
defparam \LEDR[0]~I .input_register_mode = "none";
defparam \LEDR[0]~I .input_sync_reset = "none";
defparam \LEDR[0]~I .oe_async_reset = "none";
defparam \LEDR[0]~I .oe_power_up = "low";
defparam \LEDR[0]~I .oe_register_mode = "none";
defparam \LEDR[0]~I .oe_sync_reset = "none";
defparam \LEDR[0]~I .operation_mode = "output";
defparam \LEDR[0]~I .output_async_reset = "none";
defparam \LEDR[0]~I .output_power_up = "low";
defparam \LEDR[0]~I .output_register_mode = "none";
defparam \LEDR[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[1]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[1]));
// synopsys translate_off
defparam \LEDR[1]~I .input_async_reset = "none";
defparam \LEDR[1]~I .input_power_up = "low";
defparam \LEDR[1]~I .input_register_mode = "none";
defparam \LEDR[1]~I .input_sync_reset = "none";
defparam \LEDR[1]~I .oe_async_reset = "none";
defparam \LEDR[1]~I .oe_power_up = "low";
defparam \LEDR[1]~I .oe_register_mode = "none";
defparam \LEDR[1]~I .oe_sync_reset = "none";
defparam \LEDR[1]~I .operation_mode = "output";
defparam \LEDR[1]~I .output_async_reset = "none";
defparam \LEDR[1]~I .output_power_up = "low";
defparam \LEDR[1]~I .output_register_mode = "none";
defparam \LEDR[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[2]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[2]));
// synopsys translate_off
defparam \LEDR[2]~I .input_async_reset = "none";
defparam \LEDR[2]~I .input_power_up = "low";
defparam \LEDR[2]~I .input_register_mode = "none";
defparam \LEDR[2]~I .input_sync_reset = "none";
defparam \LEDR[2]~I .oe_async_reset = "none";
defparam \LEDR[2]~I .oe_power_up = "low";
defparam \LEDR[2]~I .oe_register_mode = "none";
defparam \LEDR[2]~I .oe_sync_reset = "none";
defparam \LEDR[2]~I .operation_mode = "output";
defparam \LEDR[2]~I .output_async_reset = "none";
defparam \LEDR[2]~I .output_power_up = "low";
defparam \LEDR[2]~I .output_register_mode = "none";
defparam \LEDR[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[3]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[3]));
// synopsys translate_off
defparam \LEDR[3]~I .input_async_reset = "none";
defparam \LEDR[3]~I .input_power_up = "low";
defparam \LEDR[3]~I .input_register_mode = "none";
defparam \LEDR[3]~I .input_sync_reset = "none";
defparam \LEDR[3]~I .oe_async_reset = "none";
defparam \LEDR[3]~I .oe_power_up = "low";
defparam \LEDR[3]~I .oe_register_mode = "none";
defparam \LEDR[3]~I .oe_sync_reset = "none";
defparam \LEDR[3]~I .operation_mode = "output";
defparam \LEDR[3]~I .output_async_reset = "none";
defparam \LEDR[3]~I .output_power_up = "low";
defparam \LEDR[3]~I .output_register_mode = "none";
defparam \LEDR[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[4]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[4]));
// synopsys translate_off
defparam \LEDR[4]~I .input_async_reset = "none";
defparam \LEDR[4]~I .input_power_up = "low";
defparam \LEDR[4]~I .input_register_mode = "none";
defparam \LEDR[4]~I .input_sync_reset = "none";
defparam \LEDR[4]~I .oe_async_reset = "none";
defparam \LEDR[4]~I .oe_power_up = "low";
defparam \LEDR[4]~I .oe_register_mode = "none";
defparam \LEDR[4]~I .oe_sync_reset = "none";
defparam \LEDR[4]~I .operation_mode = "output";
defparam \LEDR[4]~I .output_async_reset = "none";
defparam \LEDR[4]~I .output_power_up = "low";
defparam \LEDR[4]~I .output_register_mode = "none";
defparam \LEDR[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[5]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[5]));
// synopsys translate_off
defparam \LEDR[5]~I .input_async_reset = "none";
defparam \LEDR[5]~I .input_power_up = "low";
defparam \LEDR[5]~I .input_register_mode = "none";
defparam \LEDR[5]~I .input_sync_reset = "none";
defparam \LEDR[5]~I .oe_async_reset = "none";
defparam \LEDR[5]~I .oe_power_up = "low";
defparam \LEDR[5]~I .oe_register_mode = "none";
defparam \LEDR[5]~I .oe_sync_reset = "none";
defparam \LEDR[5]~I .operation_mode = "output";
defparam \LEDR[5]~I .output_async_reset = "none";
defparam \LEDR[5]~I .output_power_up = "low";
defparam \LEDR[5]~I .output_register_mode = "none";
defparam \LEDR[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[6]));
// synopsys translate_off
defparam \LEDR[6]~I .input_async_reset = "none";
defparam \LEDR[6]~I .input_power_up = "low";
defparam \LEDR[6]~I .input_register_mode = "none";
defparam \LEDR[6]~I .input_sync_reset = "none";
defparam \LEDR[6]~I .oe_async_reset = "none";
defparam \LEDR[6]~I .oe_power_up = "low";
defparam \LEDR[6]~I .oe_register_mode = "none";
defparam \LEDR[6]~I .oe_sync_reset = "none";
defparam \LEDR[6]~I .operation_mode = "output";
defparam \LEDR[6]~I .output_async_reset = "none";
defparam \LEDR[6]~I .output_power_up = "low";
defparam \LEDR[6]~I .output_register_mode = "none";
defparam \LEDR[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[7]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[7]));
// synopsys translate_off
defparam \LEDR[7]~I .input_async_reset = "none";
defparam \LEDR[7]~I .input_power_up = "low";
defparam \LEDR[7]~I .input_register_mode = "none";
defparam \LEDR[7]~I .input_sync_reset = "none";
defparam \LEDR[7]~I .oe_async_reset = "none";
defparam \LEDR[7]~I .oe_power_up = "low";
defparam \LEDR[7]~I .oe_register_mode = "none";
defparam \LEDR[7]~I .oe_sync_reset = "none";
defparam \LEDR[7]~I .operation_mode = "output";
defparam \LEDR[7]~I .output_async_reset = "none";
defparam \LEDR[7]~I .output_power_up = "low";
defparam \LEDR[7]~I .output_register_mode = "none";
defparam \LEDR[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[8]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[8]));
// synopsys translate_off
defparam \LEDR[8]~I .input_async_reset = "none";
defparam \LEDR[8]~I .input_power_up = "low";
defparam \LEDR[8]~I .input_register_mode = "none";
defparam \LEDR[8]~I .input_sync_reset = "none";
defparam \LEDR[8]~I .oe_async_reset = "none";
defparam \LEDR[8]~I .oe_power_up = "low";
defparam \LEDR[8]~I .oe_register_mode = "none";
defparam \LEDR[8]~I .oe_sync_reset = "none";
defparam \LEDR[8]~I .operation_mode = "output";
defparam \LEDR[8]~I .output_async_reset = "none";
defparam \LEDR[8]~I .output_power_up = "low";
defparam \LEDR[8]~I .output_register_mode = "none";
defparam \LEDR[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[9]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[9]));
// synopsys translate_off
defparam \LEDR[9]~I .input_async_reset = "none";
defparam \LEDR[9]~I .input_power_up = "low";
defparam \LEDR[9]~I .input_register_mode = "none";
defparam \LEDR[9]~I .input_sync_reset = "none";
defparam \LEDR[9]~I .oe_async_reset = "none";
defparam \LEDR[9]~I .oe_power_up = "low";
defparam \LEDR[9]~I .oe_register_mode = "none";
defparam \LEDR[9]~I .oe_sync_reset = "none";
defparam \LEDR[9]~I .operation_mode = "output";
defparam \LEDR[9]~I .output_async_reset = "none";
defparam \LEDR[9]~I .output_power_up = "low";
defparam \LEDR[9]~I .output_register_mode = "none";
defparam \LEDR[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_HS~I (
	.datain(\VgaController0|O_VGA_H_SYNC~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_HS));
// synopsys translate_off
defparam \VGA_HS~I .input_async_reset = "none";
defparam \VGA_HS~I .input_power_up = "low";
defparam \VGA_HS~I .input_register_mode = "none";
defparam \VGA_HS~I .input_sync_reset = "none";
defparam \VGA_HS~I .oe_async_reset = "none";
defparam \VGA_HS~I .oe_power_up = "low";
defparam \VGA_HS~I .oe_register_mode = "none";
defparam \VGA_HS~I .oe_sync_reset = "none";
defparam \VGA_HS~I .operation_mode = "output";
defparam \VGA_HS~I .output_async_reset = "none";
defparam \VGA_HS~I .output_power_up = "low";
defparam \VGA_HS~I .output_register_mode = "none";
defparam \VGA_HS~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_VS~I (
	.datain(\VgaController0|O_VGA_V_SYNC~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_VS));
// synopsys translate_off
defparam \VGA_VS~I .input_async_reset = "none";
defparam \VGA_VS~I .input_power_up = "low";
defparam \VGA_VS~I .input_register_mode = "none";
defparam \VGA_VS~I .input_sync_reset = "none";
defparam \VGA_VS~I .oe_async_reset = "none";
defparam \VGA_VS~I .oe_power_up = "low";
defparam \VGA_VS~I .oe_register_mode = "none";
defparam \VGA_VS~I .oe_sync_reset = "none";
defparam \VGA_VS~I .operation_mode = "output";
defparam \VGA_VS~I .output_async_reset = "none";
defparam \VGA_VS~I .output_power_up = "low";
defparam \VGA_VS~I .output_register_mode = "none";
defparam \VGA_VS~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_R[0]~I (
	.datain(\VgaController0|O_VGA_R[0]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[0]));
// synopsys translate_off
defparam \VGA_R[0]~I .input_async_reset = "none";
defparam \VGA_R[0]~I .input_power_up = "low";
defparam \VGA_R[0]~I .input_register_mode = "none";
defparam \VGA_R[0]~I .input_sync_reset = "none";
defparam \VGA_R[0]~I .oe_async_reset = "none";
defparam \VGA_R[0]~I .oe_power_up = "low";
defparam \VGA_R[0]~I .oe_register_mode = "none";
defparam \VGA_R[0]~I .oe_sync_reset = "none";
defparam \VGA_R[0]~I .operation_mode = "output";
defparam \VGA_R[0]~I .output_async_reset = "none";
defparam \VGA_R[0]~I .output_power_up = "low";
defparam \VGA_R[0]~I .output_register_mode = "none";
defparam \VGA_R[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_R[1]~I (
	.datain(\VgaController0|O_VGA_R[1]~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[1]));
// synopsys translate_off
defparam \VGA_R[1]~I .input_async_reset = "none";
defparam \VGA_R[1]~I .input_power_up = "low";
defparam \VGA_R[1]~I .input_register_mode = "none";
defparam \VGA_R[1]~I .input_sync_reset = "none";
defparam \VGA_R[1]~I .oe_async_reset = "none";
defparam \VGA_R[1]~I .oe_power_up = "low";
defparam \VGA_R[1]~I .oe_register_mode = "none";
defparam \VGA_R[1]~I .oe_sync_reset = "none";
defparam \VGA_R[1]~I .operation_mode = "output";
defparam \VGA_R[1]~I .output_async_reset = "none";
defparam \VGA_R[1]~I .output_power_up = "low";
defparam \VGA_R[1]~I .output_register_mode = "none";
defparam \VGA_R[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_R[2]~I (
	.datain(\VgaController0|O_VGA_R[2]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[2]));
// synopsys translate_off
defparam \VGA_R[2]~I .input_async_reset = "none";
defparam \VGA_R[2]~I .input_power_up = "low";
defparam \VGA_R[2]~I .input_register_mode = "none";
defparam \VGA_R[2]~I .input_sync_reset = "none";
defparam \VGA_R[2]~I .oe_async_reset = "none";
defparam \VGA_R[2]~I .oe_power_up = "low";
defparam \VGA_R[2]~I .oe_register_mode = "none";
defparam \VGA_R[2]~I .oe_sync_reset = "none";
defparam \VGA_R[2]~I .operation_mode = "output";
defparam \VGA_R[2]~I .output_async_reset = "none";
defparam \VGA_R[2]~I .output_power_up = "low";
defparam \VGA_R[2]~I .output_register_mode = "none";
defparam \VGA_R[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_R[3]~I (
	.datain(\VgaController0|O_VGA_R[3]~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[3]));
// synopsys translate_off
defparam \VGA_R[3]~I .input_async_reset = "none";
defparam \VGA_R[3]~I .input_power_up = "low";
defparam \VGA_R[3]~I .input_register_mode = "none";
defparam \VGA_R[3]~I .input_sync_reset = "none";
defparam \VGA_R[3]~I .oe_async_reset = "none";
defparam \VGA_R[3]~I .oe_power_up = "low";
defparam \VGA_R[3]~I .oe_register_mode = "none";
defparam \VGA_R[3]~I .oe_sync_reset = "none";
defparam \VGA_R[3]~I .operation_mode = "output";
defparam \VGA_R[3]~I .output_async_reset = "none";
defparam \VGA_R[3]~I .output_power_up = "low";
defparam \VGA_R[3]~I .output_register_mode = "none";
defparam \VGA_R[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_G[0]~I (
	.datain(\VgaController0|O_VGA_G[0]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[0]));
// synopsys translate_off
defparam \VGA_G[0]~I .input_async_reset = "none";
defparam \VGA_G[0]~I .input_power_up = "low";
defparam \VGA_G[0]~I .input_register_mode = "none";
defparam \VGA_G[0]~I .input_sync_reset = "none";
defparam \VGA_G[0]~I .oe_async_reset = "none";
defparam \VGA_G[0]~I .oe_power_up = "low";
defparam \VGA_G[0]~I .oe_register_mode = "none";
defparam \VGA_G[0]~I .oe_sync_reset = "none";
defparam \VGA_G[0]~I .operation_mode = "output";
defparam \VGA_G[0]~I .output_async_reset = "none";
defparam \VGA_G[0]~I .output_power_up = "low";
defparam \VGA_G[0]~I .output_register_mode = "none";
defparam \VGA_G[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_G[1]~I (
	.datain(\VgaController0|O_VGA_G[1]~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[1]));
// synopsys translate_off
defparam \VGA_G[1]~I .input_async_reset = "none";
defparam \VGA_G[1]~I .input_power_up = "low";
defparam \VGA_G[1]~I .input_register_mode = "none";
defparam \VGA_G[1]~I .input_sync_reset = "none";
defparam \VGA_G[1]~I .oe_async_reset = "none";
defparam \VGA_G[1]~I .oe_power_up = "low";
defparam \VGA_G[1]~I .oe_register_mode = "none";
defparam \VGA_G[1]~I .oe_sync_reset = "none";
defparam \VGA_G[1]~I .operation_mode = "output";
defparam \VGA_G[1]~I .output_async_reset = "none";
defparam \VGA_G[1]~I .output_power_up = "low";
defparam \VGA_G[1]~I .output_register_mode = "none";
defparam \VGA_G[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_G[2]~I (
	.datain(\VgaController0|O_VGA_G[2]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[2]));
// synopsys translate_off
defparam \VGA_G[2]~I .input_async_reset = "none";
defparam \VGA_G[2]~I .input_power_up = "low";
defparam \VGA_G[2]~I .input_register_mode = "none";
defparam \VGA_G[2]~I .input_sync_reset = "none";
defparam \VGA_G[2]~I .oe_async_reset = "none";
defparam \VGA_G[2]~I .oe_power_up = "low";
defparam \VGA_G[2]~I .oe_register_mode = "none";
defparam \VGA_G[2]~I .oe_sync_reset = "none";
defparam \VGA_G[2]~I .operation_mode = "output";
defparam \VGA_G[2]~I .output_async_reset = "none";
defparam \VGA_G[2]~I .output_power_up = "low";
defparam \VGA_G[2]~I .output_register_mode = "none";
defparam \VGA_G[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_G[3]~I (
	.datain(\VgaController0|O_VGA_G[3]~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[3]));
// synopsys translate_off
defparam \VGA_G[3]~I .input_async_reset = "none";
defparam \VGA_G[3]~I .input_power_up = "low";
defparam \VGA_G[3]~I .input_register_mode = "none";
defparam \VGA_G[3]~I .input_sync_reset = "none";
defparam \VGA_G[3]~I .oe_async_reset = "none";
defparam \VGA_G[3]~I .oe_power_up = "low";
defparam \VGA_G[3]~I .oe_register_mode = "none";
defparam \VGA_G[3]~I .oe_sync_reset = "none";
defparam \VGA_G[3]~I .operation_mode = "output";
defparam \VGA_G[3]~I .output_async_reset = "none";
defparam \VGA_G[3]~I .output_power_up = "low";
defparam \VGA_G[3]~I .output_register_mode = "none";
defparam \VGA_G[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_B[0]~I (
	.datain(\VgaController0|O_VGA_B[0]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[0]));
// synopsys translate_off
defparam \VGA_B[0]~I .input_async_reset = "none";
defparam \VGA_B[0]~I .input_power_up = "low";
defparam \VGA_B[0]~I .input_register_mode = "none";
defparam \VGA_B[0]~I .input_sync_reset = "none";
defparam \VGA_B[0]~I .oe_async_reset = "none";
defparam \VGA_B[0]~I .oe_power_up = "low";
defparam \VGA_B[0]~I .oe_register_mode = "none";
defparam \VGA_B[0]~I .oe_sync_reset = "none";
defparam \VGA_B[0]~I .operation_mode = "output";
defparam \VGA_B[0]~I .output_async_reset = "none";
defparam \VGA_B[0]~I .output_power_up = "low";
defparam \VGA_B[0]~I .output_register_mode = "none";
defparam \VGA_B[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_B[1]~I (
	.datain(\VgaController0|O_VGA_B[1]~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[1]));
// synopsys translate_off
defparam \VGA_B[1]~I .input_async_reset = "none";
defparam \VGA_B[1]~I .input_power_up = "low";
defparam \VGA_B[1]~I .input_register_mode = "none";
defparam \VGA_B[1]~I .input_sync_reset = "none";
defparam \VGA_B[1]~I .oe_async_reset = "none";
defparam \VGA_B[1]~I .oe_power_up = "low";
defparam \VGA_B[1]~I .oe_register_mode = "none";
defparam \VGA_B[1]~I .oe_sync_reset = "none";
defparam \VGA_B[1]~I .operation_mode = "output";
defparam \VGA_B[1]~I .output_async_reset = "none";
defparam \VGA_B[1]~I .output_power_up = "low";
defparam \VGA_B[1]~I .output_register_mode = "none";
defparam \VGA_B[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_B[2]~I (
	.datain(\VgaController0|O_VGA_B[2]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[2]));
// synopsys translate_off
defparam \VGA_B[2]~I .input_async_reset = "none";
defparam \VGA_B[2]~I .input_power_up = "low";
defparam \VGA_B[2]~I .input_register_mode = "none";
defparam \VGA_B[2]~I .input_sync_reset = "none";
defparam \VGA_B[2]~I .oe_async_reset = "none";
defparam \VGA_B[2]~I .oe_power_up = "low";
defparam \VGA_B[2]~I .oe_register_mode = "none";
defparam \VGA_B[2]~I .oe_sync_reset = "none";
defparam \VGA_B[2]~I .operation_mode = "output";
defparam \VGA_B[2]~I .output_async_reset = "none";
defparam \VGA_B[2]~I .output_power_up = "low";
defparam \VGA_B[2]~I .output_register_mode = "none";
defparam \VGA_B[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_B[3]~I (
	.datain(\VgaController0|O_VGA_B[3]~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[3]));
// synopsys translate_off
defparam \VGA_B[3]~I .input_async_reset = "none";
defparam \VGA_B[3]~I .input_power_up = "low";
defparam \VGA_B[3]~I .input_register_mode = "none";
defparam \VGA_B[3]~I .input_sync_reset = "none";
defparam \VGA_B[3]~I .oe_async_reset = "none";
defparam \VGA_B[3]~I .oe_power_up = "low";
defparam \VGA_B[3]~I .oe_register_mode = "none";
defparam \VGA_B[3]~I .oe_sync_reset = "none";
defparam \VGA_B[3]~I .operation_mode = "output";
defparam \VGA_B[3]~I .output_async_reset = "none";
defparam \VGA_B[3]~I .output_power_up = "low";
defparam \VGA_B[3]~I .output_register_mode = "none";
defparam \VGA_B[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDR[0]~I (
	.datain(\MultiSram0|O_SRAM_ADDR[0]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDR[0]));
// synopsys translate_off
defparam \SRAM_ADDR[0]~I .input_async_reset = "none";
defparam \SRAM_ADDR[0]~I .input_power_up = "low";
defparam \SRAM_ADDR[0]~I .input_register_mode = "none";
defparam \SRAM_ADDR[0]~I .input_sync_reset = "none";
defparam \SRAM_ADDR[0]~I .oe_async_reset = "none";
defparam \SRAM_ADDR[0]~I .oe_power_up = "low";
defparam \SRAM_ADDR[0]~I .oe_register_mode = "none";
defparam \SRAM_ADDR[0]~I .oe_sync_reset = "none";
defparam \SRAM_ADDR[0]~I .operation_mode = "output";
defparam \SRAM_ADDR[0]~I .output_async_reset = "none";
defparam \SRAM_ADDR[0]~I .output_power_up = "low";
defparam \SRAM_ADDR[0]~I .output_register_mode = "none";
defparam \SRAM_ADDR[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDR[1]~I (
	.datain(\MultiSram0|O_SRAM_ADDR[1]~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDR[1]));
// synopsys translate_off
defparam \SRAM_ADDR[1]~I .input_async_reset = "none";
defparam \SRAM_ADDR[1]~I .input_power_up = "low";
defparam \SRAM_ADDR[1]~I .input_register_mode = "none";
defparam \SRAM_ADDR[1]~I .input_sync_reset = "none";
defparam \SRAM_ADDR[1]~I .oe_async_reset = "none";
defparam \SRAM_ADDR[1]~I .oe_power_up = "low";
defparam \SRAM_ADDR[1]~I .oe_register_mode = "none";
defparam \SRAM_ADDR[1]~I .oe_sync_reset = "none";
defparam \SRAM_ADDR[1]~I .operation_mode = "output";
defparam \SRAM_ADDR[1]~I .output_async_reset = "none";
defparam \SRAM_ADDR[1]~I .output_power_up = "low";
defparam \SRAM_ADDR[1]~I .output_register_mode = "none";
defparam \SRAM_ADDR[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDR[2]~I (
	.datain(\MultiSram0|O_SRAM_ADDR[2]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDR[2]));
// synopsys translate_off
defparam \SRAM_ADDR[2]~I .input_async_reset = "none";
defparam \SRAM_ADDR[2]~I .input_power_up = "low";
defparam \SRAM_ADDR[2]~I .input_register_mode = "none";
defparam \SRAM_ADDR[2]~I .input_sync_reset = "none";
defparam \SRAM_ADDR[2]~I .oe_async_reset = "none";
defparam \SRAM_ADDR[2]~I .oe_power_up = "low";
defparam \SRAM_ADDR[2]~I .oe_register_mode = "none";
defparam \SRAM_ADDR[2]~I .oe_sync_reset = "none";
defparam \SRAM_ADDR[2]~I .operation_mode = "output";
defparam \SRAM_ADDR[2]~I .output_async_reset = "none";
defparam \SRAM_ADDR[2]~I .output_power_up = "low";
defparam \SRAM_ADDR[2]~I .output_register_mode = "none";
defparam \SRAM_ADDR[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDR[3]~I (
	.datain(\MultiSram0|O_SRAM_ADDR[3]~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDR[3]));
// synopsys translate_off
defparam \SRAM_ADDR[3]~I .input_async_reset = "none";
defparam \SRAM_ADDR[3]~I .input_power_up = "low";
defparam \SRAM_ADDR[3]~I .input_register_mode = "none";
defparam \SRAM_ADDR[3]~I .input_sync_reset = "none";
defparam \SRAM_ADDR[3]~I .oe_async_reset = "none";
defparam \SRAM_ADDR[3]~I .oe_power_up = "low";
defparam \SRAM_ADDR[3]~I .oe_register_mode = "none";
defparam \SRAM_ADDR[3]~I .oe_sync_reset = "none";
defparam \SRAM_ADDR[3]~I .operation_mode = "output";
defparam \SRAM_ADDR[3]~I .output_async_reset = "none";
defparam \SRAM_ADDR[3]~I .output_power_up = "low";
defparam \SRAM_ADDR[3]~I .output_register_mode = "none";
defparam \SRAM_ADDR[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDR[4]~I (
	.datain(\MultiSram0|O_SRAM_ADDR[4]~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDR[4]));
// synopsys translate_off
defparam \SRAM_ADDR[4]~I .input_async_reset = "none";
defparam \SRAM_ADDR[4]~I .input_power_up = "low";
defparam \SRAM_ADDR[4]~I .input_register_mode = "none";
defparam \SRAM_ADDR[4]~I .input_sync_reset = "none";
defparam \SRAM_ADDR[4]~I .oe_async_reset = "none";
defparam \SRAM_ADDR[4]~I .oe_power_up = "low";
defparam \SRAM_ADDR[4]~I .oe_register_mode = "none";
defparam \SRAM_ADDR[4]~I .oe_sync_reset = "none";
defparam \SRAM_ADDR[4]~I .operation_mode = "output";
defparam \SRAM_ADDR[4]~I .output_async_reset = "none";
defparam \SRAM_ADDR[4]~I .output_power_up = "low";
defparam \SRAM_ADDR[4]~I .output_register_mode = "none";
defparam \SRAM_ADDR[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDR[5]~I (
	.datain(\MultiSram0|O_SRAM_ADDR[5]~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDR[5]));
// synopsys translate_off
defparam \SRAM_ADDR[5]~I .input_async_reset = "none";
defparam \SRAM_ADDR[5]~I .input_power_up = "low";
defparam \SRAM_ADDR[5]~I .input_register_mode = "none";
defparam \SRAM_ADDR[5]~I .input_sync_reset = "none";
defparam \SRAM_ADDR[5]~I .oe_async_reset = "none";
defparam \SRAM_ADDR[5]~I .oe_power_up = "low";
defparam \SRAM_ADDR[5]~I .oe_register_mode = "none";
defparam \SRAM_ADDR[5]~I .oe_sync_reset = "none";
defparam \SRAM_ADDR[5]~I .operation_mode = "output";
defparam \SRAM_ADDR[5]~I .output_async_reset = "none";
defparam \SRAM_ADDR[5]~I .output_power_up = "low";
defparam \SRAM_ADDR[5]~I .output_register_mode = "none";
defparam \SRAM_ADDR[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDR[6]~I (
	.datain(\MultiSram0|O_SRAM_ADDR[6]~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDR[6]));
// synopsys translate_off
defparam \SRAM_ADDR[6]~I .input_async_reset = "none";
defparam \SRAM_ADDR[6]~I .input_power_up = "low";
defparam \SRAM_ADDR[6]~I .input_register_mode = "none";
defparam \SRAM_ADDR[6]~I .input_sync_reset = "none";
defparam \SRAM_ADDR[6]~I .oe_async_reset = "none";
defparam \SRAM_ADDR[6]~I .oe_power_up = "low";
defparam \SRAM_ADDR[6]~I .oe_register_mode = "none";
defparam \SRAM_ADDR[6]~I .oe_sync_reset = "none";
defparam \SRAM_ADDR[6]~I .operation_mode = "output";
defparam \SRAM_ADDR[6]~I .output_async_reset = "none";
defparam \SRAM_ADDR[6]~I .output_power_up = "low";
defparam \SRAM_ADDR[6]~I .output_register_mode = "none";
defparam \SRAM_ADDR[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDR[7]~I (
	.datain(\MultiSram0|O_SRAM_ADDR[7]~7_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDR[7]));
// synopsys translate_off
defparam \SRAM_ADDR[7]~I .input_async_reset = "none";
defparam \SRAM_ADDR[7]~I .input_power_up = "low";
defparam \SRAM_ADDR[7]~I .input_register_mode = "none";
defparam \SRAM_ADDR[7]~I .input_sync_reset = "none";
defparam \SRAM_ADDR[7]~I .oe_async_reset = "none";
defparam \SRAM_ADDR[7]~I .oe_power_up = "low";
defparam \SRAM_ADDR[7]~I .oe_register_mode = "none";
defparam \SRAM_ADDR[7]~I .oe_sync_reset = "none";
defparam \SRAM_ADDR[7]~I .operation_mode = "output";
defparam \SRAM_ADDR[7]~I .output_async_reset = "none";
defparam \SRAM_ADDR[7]~I .output_power_up = "low";
defparam \SRAM_ADDR[7]~I .output_register_mode = "none";
defparam \SRAM_ADDR[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDR[8]~I (
	.datain(\MultiSram0|O_SRAM_ADDR[8]~8_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDR[8]));
// synopsys translate_off
defparam \SRAM_ADDR[8]~I .input_async_reset = "none";
defparam \SRAM_ADDR[8]~I .input_power_up = "low";
defparam \SRAM_ADDR[8]~I .input_register_mode = "none";
defparam \SRAM_ADDR[8]~I .input_sync_reset = "none";
defparam \SRAM_ADDR[8]~I .oe_async_reset = "none";
defparam \SRAM_ADDR[8]~I .oe_power_up = "low";
defparam \SRAM_ADDR[8]~I .oe_register_mode = "none";
defparam \SRAM_ADDR[8]~I .oe_sync_reset = "none";
defparam \SRAM_ADDR[8]~I .operation_mode = "output";
defparam \SRAM_ADDR[8]~I .output_async_reset = "none";
defparam \SRAM_ADDR[8]~I .output_power_up = "low";
defparam \SRAM_ADDR[8]~I .output_register_mode = "none";
defparam \SRAM_ADDR[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDR[9]~I (
	.datain(\MultiSram0|O_SRAM_ADDR[9]~9_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDR[9]));
// synopsys translate_off
defparam \SRAM_ADDR[9]~I .input_async_reset = "none";
defparam \SRAM_ADDR[9]~I .input_power_up = "low";
defparam \SRAM_ADDR[9]~I .input_register_mode = "none";
defparam \SRAM_ADDR[9]~I .input_sync_reset = "none";
defparam \SRAM_ADDR[9]~I .oe_async_reset = "none";
defparam \SRAM_ADDR[9]~I .oe_power_up = "low";
defparam \SRAM_ADDR[9]~I .oe_register_mode = "none";
defparam \SRAM_ADDR[9]~I .oe_sync_reset = "none";
defparam \SRAM_ADDR[9]~I .operation_mode = "output";
defparam \SRAM_ADDR[9]~I .output_async_reset = "none";
defparam \SRAM_ADDR[9]~I .output_power_up = "low";
defparam \SRAM_ADDR[9]~I .output_register_mode = "none";
defparam \SRAM_ADDR[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDR[10]~I (
	.datain(\MultiSram0|O_SRAM_ADDR[10]~10_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDR[10]));
// synopsys translate_off
defparam \SRAM_ADDR[10]~I .input_async_reset = "none";
defparam \SRAM_ADDR[10]~I .input_power_up = "low";
defparam \SRAM_ADDR[10]~I .input_register_mode = "none";
defparam \SRAM_ADDR[10]~I .input_sync_reset = "none";
defparam \SRAM_ADDR[10]~I .oe_async_reset = "none";
defparam \SRAM_ADDR[10]~I .oe_power_up = "low";
defparam \SRAM_ADDR[10]~I .oe_register_mode = "none";
defparam \SRAM_ADDR[10]~I .oe_sync_reset = "none";
defparam \SRAM_ADDR[10]~I .operation_mode = "output";
defparam \SRAM_ADDR[10]~I .output_async_reset = "none";
defparam \SRAM_ADDR[10]~I .output_power_up = "low";
defparam \SRAM_ADDR[10]~I .output_register_mode = "none";
defparam \SRAM_ADDR[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDR[11]~I (
	.datain(\MultiSram0|O_SRAM_ADDR[11]~11_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDR[11]));
// synopsys translate_off
defparam \SRAM_ADDR[11]~I .input_async_reset = "none";
defparam \SRAM_ADDR[11]~I .input_power_up = "low";
defparam \SRAM_ADDR[11]~I .input_register_mode = "none";
defparam \SRAM_ADDR[11]~I .input_sync_reset = "none";
defparam \SRAM_ADDR[11]~I .oe_async_reset = "none";
defparam \SRAM_ADDR[11]~I .oe_power_up = "low";
defparam \SRAM_ADDR[11]~I .oe_register_mode = "none";
defparam \SRAM_ADDR[11]~I .oe_sync_reset = "none";
defparam \SRAM_ADDR[11]~I .operation_mode = "output";
defparam \SRAM_ADDR[11]~I .output_async_reset = "none";
defparam \SRAM_ADDR[11]~I .output_power_up = "low";
defparam \SRAM_ADDR[11]~I .output_register_mode = "none";
defparam \SRAM_ADDR[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDR[12]~I (
	.datain(\MultiSram0|O_SRAM_ADDR[12]~12_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDR[12]));
// synopsys translate_off
defparam \SRAM_ADDR[12]~I .input_async_reset = "none";
defparam \SRAM_ADDR[12]~I .input_power_up = "low";
defparam \SRAM_ADDR[12]~I .input_register_mode = "none";
defparam \SRAM_ADDR[12]~I .input_sync_reset = "none";
defparam \SRAM_ADDR[12]~I .oe_async_reset = "none";
defparam \SRAM_ADDR[12]~I .oe_power_up = "low";
defparam \SRAM_ADDR[12]~I .oe_register_mode = "none";
defparam \SRAM_ADDR[12]~I .oe_sync_reset = "none";
defparam \SRAM_ADDR[12]~I .operation_mode = "output";
defparam \SRAM_ADDR[12]~I .output_async_reset = "none";
defparam \SRAM_ADDR[12]~I .output_power_up = "low";
defparam \SRAM_ADDR[12]~I .output_register_mode = "none";
defparam \SRAM_ADDR[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDR[13]~I (
	.datain(\MultiSram0|O_SRAM_ADDR[13]~13_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDR[13]));
// synopsys translate_off
defparam \SRAM_ADDR[13]~I .input_async_reset = "none";
defparam \SRAM_ADDR[13]~I .input_power_up = "low";
defparam \SRAM_ADDR[13]~I .input_register_mode = "none";
defparam \SRAM_ADDR[13]~I .input_sync_reset = "none";
defparam \SRAM_ADDR[13]~I .oe_async_reset = "none";
defparam \SRAM_ADDR[13]~I .oe_power_up = "low";
defparam \SRAM_ADDR[13]~I .oe_register_mode = "none";
defparam \SRAM_ADDR[13]~I .oe_sync_reset = "none";
defparam \SRAM_ADDR[13]~I .operation_mode = "output";
defparam \SRAM_ADDR[13]~I .output_async_reset = "none";
defparam \SRAM_ADDR[13]~I .output_power_up = "low";
defparam \SRAM_ADDR[13]~I .output_register_mode = "none";
defparam \SRAM_ADDR[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDR[14]~I (
	.datain(\MultiSram0|O_SRAM_ADDR[14]~14_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDR[14]));
// synopsys translate_off
defparam \SRAM_ADDR[14]~I .input_async_reset = "none";
defparam \SRAM_ADDR[14]~I .input_power_up = "low";
defparam \SRAM_ADDR[14]~I .input_register_mode = "none";
defparam \SRAM_ADDR[14]~I .input_sync_reset = "none";
defparam \SRAM_ADDR[14]~I .oe_async_reset = "none";
defparam \SRAM_ADDR[14]~I .oe_power_up = "low";
defparam \SRAM_ADDR[14]~I .oe_register_mode = "none";
defparam \SRAM_ADDR[14]~I .oe_sync_reset = "none";
defparam \SRAM_ADDR[14]~I .operation_mode = "output";
defparam \SRAM_ADDR[14]~I .output_async_reset = "none";
defparam \SRAM_ADDR[14]~I .output_power_up = "low";
defparam \SRAM_ADDR[14]~I .output_register_mode = "none";
defparam \SRAM_ADDR[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDR[15]~I (
	.datain(\MultiSram0|O_SRAM_ADDR[15]~15_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDR[15]));
// synopsys translate_off
defparam \SRAM_ADDR[15]~I .input_async_reset = "none";
defparam \SRAM_ADDR[15]~I .input_power_up = "low";
defparam \SRAM_ADDR[15]~I .input_register_mode = "none";
defparam \SRAM_ADDR[15]~I .input_sync_reset = "none";
defparam \SRAM_ADDR[15]~I .oe_async_reset = "none";
defparam \SRAM_ADDR[15]~I .oe_power_up = "low";
defparam \SRAM_ADDR[15]~I .oe_register_mode = "none";
defparam \SRAM_ADDR[15]~I .oe_sync_reset = "none";
defparam \SRAM_ADDR[15]~I .operation_mode = "output";
defparam \SRAM_ADDR[15]~I .output_async_reset = "none";
defparam \SRAM_ADDR[15]~I .output_power_up = "low";
defparam \SRAM_ADDR[15]~I .output_register_mode = "none";
defparam \SRAM_ADDR[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDR[16]~I (
	.datain(\MultiSram0|O_SRAM_ADDR[16]~16_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDR[16]));
// synopsys translate_off
defparam \SRAM_ADDR[16]~I .input_async_reset = "none";
defparam \SRAM_ADDR[16]~I .input_power_up = "low";
defparam \SRAM_ADDR[16]~I .input_register_mode = "none";
defparam \SRAM_ADDR[16]~I .input_sync_reset = "none";
defparam \SRAM_ADDR[16]~I .oe_async_reset = "none";
defparam \SRAM_ADDR[16]~I .oe_power_up = "low";
defparam \SRAM_ADDR[16]~I .oe_register_mode = "none";
defparam \SRAM_ADDR[16]~I .oe_sync_reset = "none";
defparam \SRAM_ADDR[16]~I .operation_mode = "output";
defparam \SRAM_ADDR[16]~I .output_async_reset = "none";
defparam \SRAM_ADDR[16]~I .output_power_up = "low";
defparam \SRAM_ADDR[16]~I .output_register_mode = "none";
defparam \SRAM_ADDR[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDR[17]~I (
	.datain(\MultiSram0|O_SRAM_ADDR[17]~17_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDR[17]));
// synopsys translate_off
defparam \SRAM_ADDR[17]~I .input_async_reset = "none";
defparam \SRAM_ADDR[17]~I .input_power_up = "low";
defparam \SRAM_ADDR[17]~I .input_register_mode = "none";
defparam \SRAM_ADDR[17]~I .input_sync_reset = "none";
defparam \SRAM_ADDR[17]~I .oe_async_reset = "none";
defparam \SRAM_ADDR[17]~I .oe_power_up = "low";
defparam \SRAM_ADDR[17]~I .oe_register_mode = "none";
defparam \SRAM_ADDR[17]~I .oe_sync_reset = "none";
defparam \SRAM_ADDR[17]~I .operation_mode = "output";
defparam \SRAM_ADDR[17]~I .output_async_reset = "none";
defparam \SRAM_ADDR[17]~I .output_power_up = "low";
defparam \SRAM_ADDR[17]~I .output_register_mode = "none";
defparam \SRAM_ADDR[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_UB_N~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_UB_N));
// synopsys translate_off
defparam \SRAM_UB_N~I .input_async_reset = "none";
defparam \SRAM_UB_N~I .input_power_up = "low";
defparam \SRAM_UB_N~I .input_register_mode = "none";
defparam \SRAM_UB_N~I .input_sync_reset = "none";
defparam \SRAM_UB_N~I .oe_async_reset = "none";
defparam \SRAM_UB_N~I .oe_power_up = "low";
defparam \SRAM_UB_N~I .oe_register_mode = "none";
defparam \SRAM_UB_N~I .oe_sync_reset = "none";
defparam \SRAM_UB_N~I .operation_mode = "output";
defparam \SRAM_UB_N~I .output_async_reset = "none";
defparam \SRAM_UB_N~I .output_power_up = "low";
defparam \SRAM_UB_N~I .output_register_mode = "none";
defparam \SRAM_UB_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_LB_N~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_LB_N));
// synopsys translate_off
defparam \SRAM_LB_N~I .input_async_reset = "none";
defparam \SRAM_LB_N~I .input_power_up = "low";
defparam \SRAM_LB_N~I .input_register_mode = "none";
defparam \SRAM_LB_N~I .input_sync_reset = "none";
defparam \SRAM_LB_N~I .oe_async_reset = "none";
defparam \SRAM_LB_N~I .oe_power_up = "low";
defparam \SRAM_LB_N~I .oe_register_mode = "none";
defparam \SRAM_LB_N~I .oe_sync_reset = "none";
defparam \SRAM_LB_N~I .operation_mode = "output";
defparam \SRAM_LB_N~I .output_async_reset = "none";
defparam \SRAM_LB_N~I .output_power_up = "low";
defparam \SRAM_LB_N~I .output_register_mode = "none";
defparam \SRAM_LB_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_WE_N~I (
	.datain(\PixelGen0|O_VIDEO_ON~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_WE_N));
// synopsys translate_off
defparam \SRAM_WE_N~I .input_async_reset = "none";
defparam \SRAM_WE_N~I .input_power_up = "low";
defparam \SRAM_WE_N~I .input_register_mode = "none";
defparam \SRAM_WE_N~I .input_sync_reset = "none";
defparam \SRAM_WE_N~I .oe_async_reset = "none";
defparam \SRAM_WE_N~I .oe_power_up = "low";
defparam \SRAM_WE_N~I .oe_register_mode = "none";
defparam \SRAM_WE_N~I .oe_sync_reset = "none";
defparam \SRAM_WE_N~I .operation_mode = "output";
defparam \SRAM_WE_N~I .output_async_reset = "none";
defparam \SRAM_WE_N~I .output_power_up = "low";
defparam \SRAM_WE_N~I .output_register_mode = "none";
defparam \SRAM_WE_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_CE_N~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_CE_N));
// synopsys translate_off
defparam \SRAM_CE_N~I .input_async_reset = "none";
defparam \SRAM_CE_N~I .input_power_up = "low";
defparam \SRAM_CE_N~I .input_register_mode = "none";
defparam \SRAM_CE_N~I .input_sync_reset = "none";
defparam \SRAM_CE_N~I .oe_async_reset = "none";
defparam \SRAM_CE_N~I .oe_power_up = "low";
defparam \SRAM_CE_N~I .oe_register_mode = "none";
defparam \SRAM_CE_N~I .oe_sync_reset = "none";
defparam \SRAM_CE_N~I .operation_mode = "output";
defparam \SRAM_CE_N~I .output_async_reset = "none";
defparam \SRAM_CE_N~I .output_power_up = "low";
defparam \SRAM_CE_N~I .output_register_mode = "none";
defparam \SRAM_CE_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_OE_N~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_OE_N));
// synopsys translate_off
defparam \SRAM_OE_N~I .input_async_reset = "none";
defparam \SRAM_OE_N~I .input_power_up = "low";
defparam \SRAM_OE_N~I .input_register_mode = "none";
defparam \SRAM_OE_N~I .input_sync_reset = "none";
defparam \SRAM_OE_N~I .oe_async_reset = "none";
defparam \SRAM_OE_N~I .oe_power_up = "low";
defparam \SRAM_OE_N~I .oe_register_mode = "none";
defparam \SRAM_OE_N~I .oe_sync_reset = "none";
defparam \SRAM_OE_N~I .operation_mode = "output";
defparam \SRAM_OE_N~I .output_async_reset = "none";
defparam \SRAM_OE_N~I .output_power_up = "low";
defparam \SRAM_OE_N~I .output_register_mode = "none";
defparam \SRAM_OE_N~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
