Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Thu Jun 13 09:51:37 2024
| Host         : ubuntu2004 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-2   Critical Warning  Invalid primary clock source pin                    1           
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-14  Critical Warning  LUT on the clock tree                               3           
TIMING-17  Critical Warning  Non-clocked sequential cell                         1000        
LUTAR-1    Warning           LUT drives async reset alert                        13          
TIMING-20  Warning           Non-clocked latch                                   272         
LATCH-1    Advisory          Existing latches in the design                      1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (6819)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3230)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (6819)
---------------------------
 There are 689 register/latch pins with no clock driven by root clock pin: design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q (HIGH)

 There are 571 register/latch pins with no clock driven by root clock pin: design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[0]/Q (HIGH)

 There are 74 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/hkspi/pass_thru_mgmt_reg/Q (HIGH)

 There are 300 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/serial_bb_clock_reg/Q (HIGH)

 There are 421 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/serial_bb_enable_reg/Q (HIGH)

 There are 121 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/serial_bb_load_reg/Q (HIGH)

 There are 300 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/serial_clock_pre_reg/Q (HIGH)

 There are 121 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/serial_load_pre_reg/Q (HIGH)

 There are 571 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/Q (HIGH)

 There are 571 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/wbbd_sck_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/FSM_onehot_sm_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/FSM_onehot_sm_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/FSM_onehot_sm_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/FSM_sequential_axi_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/FSM_sequential_axi_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/FSM_sequential_axi_state_reg[2]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/FSM_sequential_ss_secnd_state_reg[0]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/FSM_sequential_ss_secnd_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/axi_interrupt_done_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/do_nothing_reg/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tdata_reg[10]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tdata_reg[11]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tdata_reg[12]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tdata_reg[13]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tdata_reg[14]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tdata_reg[15]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tdata_reg[16]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tdata_reg[17]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tdata_reg[18]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tdata_reg[19]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tdata_reg[20]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tdata_reg[21]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tdata_reg[22]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tdata_reg[23]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tdata_reg[24]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tdata_reg[25]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tdata_reg[26]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tdata_reg[27]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tdata_reg[5]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tdata_reg[6]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tdata_reg[7]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tdata_reg[8]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tdata_reg[9]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tuser_reg[0]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tuser_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/ls_rd_data_bk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/ls_wr_data_done_reg/Q (HIGH)

 There are 99 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/next_ss_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/rd_aa_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/rd_mb_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/rd_ss_complete_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/rd_unsupp_reg/Q (HIGH)

 There are 78 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/secnd_data_ss_valid_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/send_bk_done_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/ss_wr_data_done_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/sync_trig_int_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/sync_trig_sm_rd_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/sync_trig_sm_wr_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/trig_lm_rd_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/trig_lm_wr_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/trig_sm_rd_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/trig_sm_wr_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/wr_aa_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/wr_mb_reg/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_raddr_reg[10]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_raddr_reg[11]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_raddr_reg[12]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_raddr_reg[13]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_raddr_reg[14]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_raddr_reg[3]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_raddr_reg[4]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_raddr_reg[5]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_raddr_reg[6]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_raddr_reg[7]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_raddr_reg[8]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_raddr_reg[9]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_rdone_reg/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_rstart_reg/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_waddr_reg[10]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_waddr_reg[11]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_waddr_reg[12]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_waddr_reg[13]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_waddr_reg[14]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_waddr_reg[3]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_waddr_reg[4]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_waddr_reg[5]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_waddr_reg[6]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_waddr_reg[7]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_waddr_reg[8]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_waddr_reg[9]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_wdone_reg/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_wstart_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/sm/FSM_onehot_axis_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/sm/FSM_onehot_axis_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ss/FSM_onehot_axis_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ss/FSM_onehot_axis_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ss/bk_valid_reg/Q (HIGH)

 There are 74 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/flash_clk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/FSM_onehot_sm_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/FSM_onehot_sm_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/FSM_onehot_sm_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/FSM_sequential_axi_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/FSM_sequential_axi_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/FSM_sequential_axi_state_reg[2]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/FSM_sequential_ss_secnd_state_reg[0]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/FSM_sequential_ss_secnd_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/axi_interrupt_done_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/do_nothing_reg/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tdata_reg[10]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tdata_reg[11]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tdata_reg[12]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tdata_reg[13]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tdata_reg[14]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tdata_reg[15]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tdata_reg[16]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tdata_reg[17]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tdata_reg[18]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tdata_reg[19]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tdata_reg[20]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tdata_reg[21]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tdata_reg[22]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tdata_reg[23]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tdata_reg[24]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tdata_reg[25]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tdata_reg[26]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tdata_reg[27]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tdata_reg[5]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tdata_reg[6]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tdata_reg[7]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tdata_reg[8]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tdata_reg[9]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tuser_reg[0]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tuser_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/ls_rd_data_bk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/ls_wr_data_done_reg/Q (HIGH)

 There are 99 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/next_ss_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/rd_aa_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/rd_mb_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/rd_ss_complete_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/rd_unsupp_reg/Q (HIGH)

 There are 78 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/secnd_data_ss_valid_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/send_bk_done_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/ss_wr_data_done_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/sync_trig_int_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/sync_trig_sm_rd_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/sync_trig_sm_wr_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/trig_lm_rd_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/trig_lm_wr_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/trig_sm_rd_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/trig_sm_wr_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/wr_aa_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/wr_mb_reg/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_raddr_reg[10]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_raddr_reg[11]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_raddr_reg[12]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_raddr_reg[13]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_raddr_reg[14]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_raddr_reg[3]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_raddr_reg[4]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_raddr_reg[5]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_raddr_reg[6]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_raddr_reg[7]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_raddr_reg[8]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_raddr_reg[9]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_rdone_reg/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_rstart_reg/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_waddr_reg[10]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_waddr_reg[11]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_waddr_reg[12]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_waddr_reg[13]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_waddr_reg[14]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_waddr_reg[3]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_waddr_reg[4]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_waddr_reg[5]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_waddr_reg[6]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_waddr_reg[7]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_waddr_reg[8]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_waddr_reg[9]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_wdone_reg/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_wstart_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/sm/FSM_onehot_axis_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/sm/FSM_onehot_axis_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ss/FSM_onehot_axis_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ss/FSM_onehot_axis_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ss/bk_valid_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3230)
---------------------------------------------------
 There are 3230 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     12.534        0.000                      0                49545        0.014        0.000                      0                49545        0.000        0.000                       0                 19657  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
clk_fpga_0                         {0.000 2.000}        4.000           250.000         
design_1_i/clk_wiz_0/inst/clk_in1  {0.000 2.000}        4.000           250.000         
  clk_out1_design_1_clk_wiz_0_0    {0.000 100.000}      200.000         5.000           
  clk_out2_design_1_clk_wiz_0_0    {0.000 25.000}       50.000          20.000          
  clkfbout_design_1_clk_wiz_0_0    {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                                                                                                           1.845        0.000                       0                     1  
design_1_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    0.833        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0         80.251        0.000                      0                40650        0.014        0.000                      0                40650       13.360        0.000                       0                 18816  
  clk_out2_design_1_clk_wiz_0_0         14.890        0.000                      0                 1170        0.079        0.000                      0                 1170       24.500        0.000                       0                   836  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                      0.000        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_design_1_clk_wiz_0_0  clk_out1_design_1_clk_wiz_0_0       12.534        0.000                      0                 3088        0.446        0.000                      0                 3088  
clk_out1_design_1_clk_wiz_0_0  clk_out2_design_1_clk_wiz_0_0       21.199        0.000                      0                  120        0.132        0.000                      0                  120  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     ----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**              clk_out1_design_1_clk_wiz_0_0  clk_out1_design_1_clk_wiz_0_0       93.195        0.000                      0                 5254        0.585        0.000                      0                 5254  
**async_default**              clk_out2_design_1_clk_wiz_0_0  clk_out1_design_1_clk_wiz_0_0       20.504        0.000                      0                  108       24.720        0.000                      0                  108  
**async_default**              clk_out1_design_1_clk_wiz_0_0  clk_out2_design_1_clk_wiz_0_0       15.159        0.000                      0                  832        0.586        0.000                      0                  832  
**async_default**              clk_out2_design_1_clk_wiz_0_0  clk_out2_design_1_clk_wiz_0_0       42.922        0.000                      0                  208        0.135        0.000                      0                  208  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         4.000       1.845      BUFGCTRL_X0Y26  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz_0/inst/clk_in1
  To Clock:  design_1_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { design_1_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         4.000       2.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       4.000       96.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.167         2.000       0.833      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.167         2.000       0.833      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.167         2.000       0.833      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.167         2.000       0.833      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       80.251ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.014ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             80.251ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_index_const_0_lpi_2_dfm_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_0/mem_reg_1/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@200.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        118.784ns  (logic 39.565ns (33.308%)  route 79.219ns (66.692%))
  Logic Levels:           149  (CARRY4=75 DSP48E1=3 LUT1=1 LUT2=8 LUT3=9 LUT4=7 LUT5=13 LUT6=33)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.579ns = ( 201.579 - 200.000 ) 
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       1.844     1.844    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/clock
    SLICE_X34Y104        FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_index_const_0_lpi_2_dfm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y104        FDCE (Prop_fdce_C_Q)         0.518     2.362 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_index_const_0_lpi_2_dfm_reg/Q
                         net (fo=12, routed)          1.311     3.673    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_index_const_0_lpi_2_dfm_reg_n_0
    SLICE_X27Y108        LUT3 (Prop_lut3_I0_O)        0.124     3.797 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm[61]_i_32/O
                         net (fo=1, routed)           0.000     3.797    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm[61]_i_32_n_0
    SLICE_X27Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.347 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_24/CO[3]
                         net (fo=1, routed)           0.000     4.347    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_24_n_0
    SLICE_X27Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.461 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.461    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_19_n_0
    SLICE_X27Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.575 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.575    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_14_n_0
    SLICE_X27Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.689 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.689    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_13_n_0
    SLICE_X27Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.960 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_10/CO[0]
                         net (fo=76, routed)          1.289     6.249    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_10_n_3
    SLICE_X31Y108        LUT3 (Prop_lut3_I1_O)        0.373     6.622 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_230/O
                         net (fo=1, routed)           0.000     6.622    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_230_n_0
    SLICE_X31Y108        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.023 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_153/CO[3]
                         net (fo=1, routed)           0.000     7.023    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_153_n_0
    SLICE_X31Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.137 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_80/CO[3]
                         net (fo=1, routed)           0.000     7.137    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_80_n_0
    SLICE_X31Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.251 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.251    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_35_n_0
    SLICE_X31Y111        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.473 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_23/O[0]
                         net (fo=49, routed)          1.041     8.514    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_23_n_7
    SLICE_X26Y105        LUT5 (Prop_lut5_I3_O)        0.299     8.813 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_297/O
                         net (fo=5, routed)           0.544     9.358    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_297_n_0
    SLICE_X26Y106        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     9.762 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_234/CO[3]
                         net (fo=1, routed)           0.000     9.762    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_234_n_0
    SLICE_X26Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.879 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_162/CO[3]
                         net (fo=1, routed)           0.000     9.879    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_162_n_0
    SLICE_X26Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.996 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_89/CO[3]
                         net (fo=1, routed)           0.000     9.996    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_89_n_0
    SLICE_X26Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.113 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_37/CO[3]
                         net (fo=1, routed)           0.000    10.113    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_37_n_0
    SLICE_X26Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.332 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_24/O[0]
                         net (fo=26, routed)          0.652    10.984    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_24_n_7
    SLICE_X28Y109        LUT6 (Prop_lut6_I4_O)        0.295    11.279 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_172/O
                         net (fo=6, routed)           0.731    12.009    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_172_n_0
    SLICE_X28Y106        LUT2 (Prop_lut2_I0_O)        0.124    12.133 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_176/O
                         net (fo=1, routed)           0.000    12.133    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_176_n_0
    SLICE_X28Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.683 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_98/CO[3]
                         net (fo=1, routed)           0.000    12.683    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_98_n_0
    SLICE_X28Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.797 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_39/CO[3]
                         net (fo=1, routed)           0.000    12.797    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_39_n_0
    SLICE_X28Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.019 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_25/O[0]
                         net (fo=59, routed)          1.170    14.190    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_25_n_7
    SLICE_X26Y103        LUT5 (Prop_lut5_I3_O)        0.299    14.489 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_254/O
                         net (fo=5, routed)           0.564    15.053    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_254_n_0
    SLICE_X27Y104        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.579 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_178/CO[3]
                         net (fo=1, routed)           0.000    15.579    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_178_n_0
    SLICE_X27Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.693 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_106/CO[3]
                         net (fo=1, routed)           0.000    15.693    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_106_n_0
    SLICE_X27Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.807 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_41/CO[3]
                         net (fo=1, routed)           0.000    15.807    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_41_n_0
    SLICE_X27Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.029 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_26/O[0]
                         net (fo=40, routed)          1.184    17.213    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_26_n_7
    SLICE_X27Y102        LUT5 (Prop_lut5_I3_O)        0.299    17.512 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_191/O
                         net (fo=5, routed)           0.659    18.171    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_191_n_0
    SLICE_X29Y105        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.697 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_115/CO[3]
                         net (fo=1, routed)           0.000    18.697    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_115_n_0
    SLICE_X29Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.811 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_43/CO[3]
                         net (fo=1, routed)           0.000    18.811    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_43_n_0
    SLICE_X29Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.925 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_27/CO[3]
                         net (fo=1, routed)           0.000    18.925    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_27_n_0
    SLICE_X29Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.147 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_19/O[0]
                         net (fo=57, routed)          0.895    20.043    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_19_n_7
    SLICE_X32Y103        LUT5 (Prop_lut5_I3_O)        0.299    20.342 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_200/O
                         net (fo=5, routed)           0.573    20.915    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_200_n_0
    SLICE_X31Y103        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    21.313 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_126/CO[3]
                         net (fo=1, routed)           0.000    21.313    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_126_n_0
    SLICE_X31Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.427 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_53/CO[3]
                         net (fo=1, routed)           0.000    21.427    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_53_n_0
    SLICE_X31Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.541 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.541    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_29_n_0
    SLICE_X31Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.763 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_20/O[0]
                         net (fo=42, routed)          1.073    22.836    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_20_n_7
    SLICE_X32Y103        LUT5 (Prop_lut5_I3_O)        0.299    23.135 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_138/O
                         net (fo=3, routed)           0.646    23.781    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_138_n_0
    SLICE_X30Y103        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    24.301 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_62/CO[3]
                         net (fo=1, routed)           0.000    24.301    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_62_n_0
    SLICE_X30Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.418 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_31/CO[3]
                         net (fo=1, routed)           0.000    24.418    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_31_n_0
    SLICE_X30Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    24.637 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_21/O[0]
                         net (fo=34, routed)          0.924    25.561    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_21_n_7
    SLICE_X28Y100        LUT5 (Prop_lut5_I3_O)        0.295    25.856 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_220/O
                         net (fo=1, routed)           0.505    26.362    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_220_n_0
    SLICE_X29Y100        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.888 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_144/CO[3]
                         net (fo=1, routed)           0.000    26.888    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_144_n_0
    SLICE_X29Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.002 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_71/CO[3]
                         net (fo=1, routed)           0.000    27.002    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_71_n_0
    SLICE_X29Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.116 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_33/CO[3]
                         net (fo=1, routed)           0.000    27.116    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_33_n_0
    SLICE_X29Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.338 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_22/O[0]
                         net (fo=2, routed)           0.965    28.302    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/nl_z_out_21__6_31[0]
    SLICE_X36Y113        LUT6 (Prop_lut6_I0_O)        0.299    28.601 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/nl_z_out_21__2_i_73/O
                         net (fo=1, routed)           0.452    29.053    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/nl_z_out_21__2_i_73_n_0
    SLICE_X36Y113        LUT6 (Prop_lut6_I1_O)        0.124    29.177 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/nl_z_out_21__2_i_17/O
                         net (fo=3, routed)           1.507    30.684    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/conv_u2s_53_54_return[0]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      4.036    34.720 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/nl_z_out_21__5/PCOUT[47]
                         net (fo=1, routed)           0.002    34.722    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/nl_z_out_21__5_n_106
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    36.435 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/nl_z_out_21__6/PCOUT[47]
                         net (fo=1, routed)           0.002    36.437    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/nl_z_out_21__6_n_106
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[39])
                                                      1.518    37.955 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/nl_z_out_21__7/P[39]
                         net (fo=2, routed)           1.308    39.263    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/p_3_in[56]
    SLICE_X36Y96         LUT3 (Prop_lut3_I1_O)        0.150    39.413 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52[1]_i_251/O
                         net (fo=2, routed)           0.816    40.229    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52[1]_i_251_n_0
    SLICE_X36Y97         LUT4 (Prop_lut4_I3_O)        0.355    40.584 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52[1]_i_255/O
                         net (fo=1, routed)           0.000    40.584    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52[1]_i_255_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    41.097 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[1]_i_204/CO[3]
                         net (fo=1, routed)           0.000    41.097    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[1]_i_204_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.214 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[1]_i_209/CO[3]
                         net (fo=1, routed)           0.000    41.214    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[1]_i_209_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.331 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[1]_i_206/CO[3]
                         net (fo=1, routed)           0.001    41.331    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[1]_i_206_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    41.654 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[1]_i_212/O[1]
                         net (fo=4, routed)           1.148    42.803    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/O1326[17]
    SLICE_X42Y96         LUT3 (Prop_lut3_I2_O)        0.332    43.135 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_62_52[1]_i_128/O
                         net (fo=2, routed)           0.718    43.852    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg/nl_return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg_a[21]
    SLICE_X41Y95         LUT6 (Prop_lut6_I3_O)        0.328    44.180 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg/out1_rsci_idat_51_i_103/O
                         net (fo=3, routed)           0.651    44.831    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg/nl_z_out_21__7_14
    SLICE_X43Y94         LUT3 (Prop_lut3_I2_O)        0.150    44.981 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[43]_i_48/O
                         net (fo=3, routed)           0.938    45.919    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg/nl_z_out_21__7_7
    SLICE_X47Y93         LUT6 (Prop_lut6_I5_O)        0.326    46.245 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[35]_i_29/O
                         net (fo=2, routed)           0.789    47.035    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[35]_i_29_n_0
    SLICE_X49Y93         LUT3 (Prop_lut3_I0_O)        0.124    47.159 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[35]_i_19/O
                         net (fo=5, routed)           1.098    48.257    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[3]_i_37_0[37]
    SLICE_X53Y92         LUT4 (Prop_lut4_I1_O)        0.124    48.381 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_62_52[1]_i_14/O
                         net (fo=1, routed)           0.794    49.175    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_62_52[1]_i_14_n_0
    SLICE_X50Y92         LUT5 (Prop_lut5_I4_O)        0.124    49.299 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_62_52[1]_i_4/O
                         net (fo=2, routed)           0.741    50.040    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_62_52[1]_i_4_n_0
    SLICE_X49Y94         LUT6 (Prop_lut6_I0_O)        0.124    50.164 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_BUTTERFLY_1_else_3_else_acc_4_3_ftd_1[4]_i_19/O
                         net (fo=81, routed)          1.933    52.097    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/sel3555_in
    SLICE_X34Y127        LUT6 (Prop_lut6_I1_O)        0.124    52.221 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/BUTTERFLY_1_else_1_if_slc_in_u_16_15_0_ncse_sva_rsp_1[1]_i_6/O
                         net (fo=8, routed)           1.077    53.298    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/p_1108_in
    SLICE_X37Y144        LUT6 (Prop_lut6_I0_O)        0.124    53.422 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/drf_qr_lval_11_smx_lpi_3_dfm_10_i_9/O
                         net (fo=24, routed)          1.338    54.760    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/drf_qr_lval_11_smx_lpi_3_dfm_10_i_9_n_0
    SLICE_X41Y129        LUT5 (Prop_lut5_I4_O)        0.124    54.884 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/drf_qr_lval_11_smx_lpi_3_dfm_4_0[0]_i_4/O
                         net (fo=8, routed)           0.980    55.864    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/drf_qr_lval_11_smx_lpi_3_dfm_4_0[0]_i_4_n_0
    SLICE_X42Y133        LUT4 (Prop_lut4_I2_O)        0.148    56.012 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[3]_i_51/O
                         net (fo=3, routed)           0.483    56.495    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[3]_i_51_n_0
    SLICE_X42Y134        LUT6 (Prop_lut6_I0_O)        0.328    56.823 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[3]_i_20/O
                         net (fo=2, routed)           0.301    57.124    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/MUX1HOT_s_1_7_2_return404_out
    SLICE_X42Y134        LUT6 (Prop_lut6_I0_O)        0.124    57.248 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[3]_i_24/O
                         net (fo=1, routed)           0.599    57.847    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[3]_i_24_n_0
    SLICE_X37Y137        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    58.503 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    58.503    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva_reg[3]_i_7_n_0
    SLICE_X37Y138        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    58.816 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva_reg[5]_i_10/O[3]
                         net (fo=2, routed)           0.564    59.380    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/acc_12_nl[7]
    SLICE_X39Y140        LUT5 (Prop_lut5_I3_O)        0.306    59.686 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[5]_i_94/O
                         net (fo=1, routed)           0.433    60.119    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[5]_i_94_n_0
    SLICE_X39Y140        LUT6 (Prop_lut6_I4_O)        0.124    60.243 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[5]_i_30/O
                         net (fo=2, routed)           0.653    60.896    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/MUX1HOT_v_4_6_2_return48_out[2]
    SLICE_X39Y137        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    61.281 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000    61.281    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva_reg[5]_i_11_n_0
    SLICE_X39Y138        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    61.594 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_res_mant_4_sva_49_0_reg[49]_i_7/O[3]
                         net (fo=142, routed)         1.118    62.711    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/O[0]
    SLICE_X49Y137        LUT6 (Prop_lut6_I2_O)        0.306    63.017 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[5]_i_12/O
                         net (fo=26, routed)          1.263    64.280    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva_reg[5]_0
    SLICE_X58Y145        LUT6 (Prop_lut6_I4_O)        0.124    64.404 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_583/O
                         net (fo=1, routed)           0.452    64.856    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_583_n_0
    SLICE_X58Y145        LUT6 (Prop_lut6_I4_O)        0.124    64.980 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_301/O
                         net (fo=3, routed)           0.991    65.971    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/FSM_sequential_state_var_reg[5]_18
    SLICE_X61Y142        LUT6 (Prop_lut6_I3_O)        0.124    66.095 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_95/O
                         net (fo=41, routed)          2.214    68.309    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_rg/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[3]_i_510
    SLICE_X52Y115        LUT4 (Prop_lut4_I2_O)        0.152    68.461 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_rg/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_42/O
                         net (fo=15, routed)          2.047    70.508    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_0/z_out_16[0]
    SLICE_X93Y120        LUT6 (Prop_lut6_I5_O)        0.326    70.834 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_0/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[3]_i_536/O
                         net (fo=1, routed)           0.701    71.535    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_0/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[3]_i_536_n_0
    SLICE_X98Y115        LUT6 (Prop_lut6_I5_O)        0.124    71.659 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_0/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[3]_i_313/O
                         net (fo=1, routed)           1.111    72.770    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_0/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[3]_i_313_n_0
    SLICE_X99Y118        LUT6 (Prop_lut6_I2_O)        0.124    72.894 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_0/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[3]_i_123/O
                         net (fo=3, routed)           2.342    75.236    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[3]_i_27_0
    SLICE_X63Y131        LUT6 (Prop_lut6_I0_O)        0.124    75.360 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[3]_i_47/O
                         net (fo=1, routed)           0.433    75.794    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[3]_i_47_n_0
    SLICE_X63Y131        LUT3 (Prop_lut3_I2_O)        0.124    75.918 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[3]_i_20/O
                         net (fo=1, routed)           0.777    76.695    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[3]_i_20_n_0
    SLICE_X63Y128        LUT6 (Prop_lut6_I3_O)        0.124    76.819 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[3]_i_9/O
                         net (fo=1, routed)           1.249    78.068    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[3]_i_9_n_0
    SLICE_X52Y119        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601    78.669 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    78.669    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[3]_i_3_n_0
    SLICE_X52Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.783 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    78.783    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[7]_i_3_n_0
    SLICE_X52Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.897 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    78.897    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[11]_i_3_n_0
    SLICE_X52Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.011 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    79.011    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[15]_i_3_n_0
    SLICE_X52Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.125 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    79.125    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[19]_i_3_n_0
    SLICE_X52Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.239 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.009    79.248    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[23]_i_3_n_0
    SLICE_X52Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.362 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    79.362    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[27]_i_3_n_0
    SLICE_X52Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.476 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000    79.476    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[31]_i_3_n_0
    SLICE_X52Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.590 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000    79.590    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[35]_i_3_n_0
    SLICE_X52Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.704 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000    79.704    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[39]_i_3_n_0
    SLICE_X52Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.818 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000    79.818    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[43]_i_3_n_0
    SLICE_X52Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.932 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000    79.932    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[47]_i_3_n_0
    SLICE_X52Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.046 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_res_mant_4_sva_56_50_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    80.046    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_res_mant_4_sva_56_50_reg[1]_i_1_n_0
    SLICE_X52Y132        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    80.302 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_res_mant_4_sva_56_50_reg[5]_i_1/O[2]
                         net (fo=7, routed)           1.122    81.424    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/acc_19_nl[55]
    SLICE_X54Y134        LUT4 (Prop_lut4_I1_O)        0.302    81.726 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[3]_i_9/O
                         net (fo=3, routed)           0.428    82.155    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[3]_i_9_n_0
    SLICE_X54Y133        LUT5 (Prop_lut5_I4_O)        0.116    82.271 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[3]_i_6/O
                         net (fo=4, routed)           0.989    83.260    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[3]_i_6_n_0
    SLICE_X54Y129        LUT6 (Prop_lut6_I0_O)        0.328    83.588 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[5]_i_10/O
                         net (fo=5, routed)           1.250    84.838    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[5]_i_10_n_0
    SLICE_X43Y129        LUT2 (Prop_lut2_I1_O)        0.152    84.990 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[5]_i_2/O
                         net (fo=13, routed)          0.873    85.863    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/rtn_out[5]
    SLICE_X44Y122        LUT6 (Prop_lut6_I0_O)        0.326    86.189 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[1]_i_1/O
                         net (fo=16, routed)          1.623    87.813    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/input_449_in[0]
    SLICE_X27Y130        LUT3 (Prop_lut3_I0_O)        0.124    87.937 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/operator_33_true_12_acc_psp_sva[3]_i_20/O
                         net (fo=2, routed)           0.825    88.762    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/input_449_in[2]
    SLICE_X26Y140        LUT6 (Prop_lut6_I5_O)        0.124    88.886 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/operator_33_true_12_acc_psp_sva[3]_i_10/O
                         net (fo=1, routed)           0.286    89.173    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/operator_33_true_12_acc_psp_sva[3]_i_10_n_0
    SLICE_X26Y140        LUT6 (Prop_lut6_I4_O)        0.124    89.297 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/operator_33_true_12_acc_psp_sva[3]_i_2/O
                         net (fo=3, routed)           0.592    89.888    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/operator_33_true_12_acc_psp_sva[3]_i_2_n_0
    SLICE_X29Y140        LUT2 (Prop_lut2_I1_O)        0.124    90.012 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0[51]_i_40/O
                         net (fo=1, routed)           0.000    90.012    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0[51]_i_40_n_0
    SLICE_X29Y140        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    90.413 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0_reg[51]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.413    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0_reg[51]_i_31_n_0
    SLICE_X29Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.527 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0_reg[51]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.527    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0_reg[51]_i_18_n_0
    SLICE_X29Y142        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    90.861 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0_reg[51]_i_7/O[1]
                         net (fo=2, routed)           0.681    91.542    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/z_out_8[9]
    SLICE_X27Y142        LUT1 (Prop_lut1_I0_O)        0.303    91.845 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0[51]_i_16/O
                         net (fo=1, routed)           0.000    91.845    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0[51]_i_16_n_0
    SLICE_X27Y142        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    92.485 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0_reg[51]_i_5/O[3]
                         net (fo=45, routed)          1.023    93.508    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_10_if_4_slc_return_add_generic_AC_RND_CONV_false_10_acc_2_11_mdf_sva_reg[0]
    SLICE_X26Y138        LUT3 (Prop_lut3_I0_O)        0.298    93.806 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_return_add_generic_AC_RND_CONV_false_10_res_rounded_ftd_i_131/O
                         net (fo=5, routed)           0.634    94.440    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/p_10_in1521_in
    SLICE_X28Y137        LUT6 (Prop_lut6_I4_O)        0.328    94.768 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_return_add_generic_AC_RND_CONV_false_10_res_rounded_ftd_i_132/O
                         net (fo=1, routed)           0.159    94.927    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_return_add_generic_AC_RND_CONV_false_10_res_rounded_ftd_i_132_n_0
    SLICE_X28Y137        LUT6 (Prop_lut6_I0_O)        0.124    95.051 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_return_add_generic_AC_RND_CONV_false_10_res_rounded_ftd_i_126/O
                         net (fo=1, routed)           0.428    95.479    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_return_add_generic_AC_RND_CONV_false_10_res_rounded_ftd_i_126_n_0
    SLICE_X27Y138        LUT6 (Prop_lut6_I5_O)        0.124    95.603 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_return_add_generic_AC_RND_CONV_false_10_res_rounded_ftd_i_81/O
                         net (fo=1, routed)           0.154    95.757    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_return_add_generic_AC_RND_CONV_false_10_res_rounded_ftd_i_81_n_0
    SLICE_X27Y138        LUT5 (Prop_lut5_I0_O)        0.124    95.881 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_return_add_generic_AC_RND_CONV_false_10_res_rounded_ftd_i_33/O
                         net (fo=21, routed)          3.104    98.985    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_1_rg/nl_return_add_generic_AC_RND_CONV_false_10_lshift_1_rg_s[2]
    SLICE_X58Y105        LUT2 (Prop_lut2_I0_O)        0.150    99.135 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_1_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[11]_i_38/O
                         net (fo=58, routed)          1.338   100.473    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_1_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[11]_i_53
    SLICE_X58Y101        LUT2 (Prop_lut2_I0_O)        0.350   100.823 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_1_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[3]_i_27/O
                         net (fo=7, routed)           0.648   101.471    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_1_rg/stage_PE_1_tmp_im_d_1_sva_1_rsp_1_reg[1]
    SLICE_X58Y100        LUT4 (Prop_lut4_I0_O)        0.328   101.799 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_1_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[15]_i_42/O
                         net (fo=3, routed)           0.882   102.681    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_1_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[15]_i_42_n_0
    SLICE_X58Y99         LUT4 (Prop_lut4_I3_O)        0.150   102.831 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_1_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[11]_i_32/O
                         net (fo=4, routed)           0.726   103.558    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_1_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[11]_i_32_n_0
    SLICE_X56Y97         LUT6 (Prop_lut6_I5_O)        0.328   103.886 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_1_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[7]_i_15/O
                         net (fo=1, routed)           0.712   104.598    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_return_add_generic_AC_RND_CONV_false_10_res_rounded_ftd_reg[4]
    SLICE_X53Y94         LUT6 (Prop_lut6_I5_O)        0.124   104.722 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[7]_i_5/O
                         net (fo=1, routed)           0.000   104.722    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/conv_u2u_53_54_return[5]
    SLICE_X53Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   105.272 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000   105.272    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[7]_i_2_n_0
    SLICE_X53Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.386 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000   105.386    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[11]_i_2_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.500 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000   105.500    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[15]_i_2_n_0
    SLICE_X53Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.614 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000   105.614    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[19]_i_2_n_0
    SLICE_X53Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.728 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000   105.728    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[23]_i_2_n_0
    SLICE_X53Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.842 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.001   105.843    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[27]_i_2_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.957 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000   105.957    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[31]_i_2_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.071 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000   106.071    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[35]_i_2_n_0
    SLICE_X53Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.185 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000   106.185    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[39]_i_2_n_0
    SLICE_X53Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.299 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[43]_i_2/CO[3]
                         net (fo=1, routed)           0.000   106.299    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[43]_i_2_n_0
    SLICE_X53Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.413 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.000   106.413    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[47]_i_2_n_0
    SLICE_X53Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.527 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_51_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000   106.527    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_51_reg_i_2_n_0
    SLICE_X53Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293   106.820 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_return_add_generic_AC_RND_CONV_false_10_res_rounded_ftd_reg_i_1/CO[0]
                         net (fo=145, routed)         2.688   109.508    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/sel27_in
    SLICE_X42Y148        LUT2 (Prop_lut2_I1_O)        0.399   109.907 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/mem_reg_0_i_264/O
                         net (fo=1, routed)           0.452   110.359    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/mem_reg_0_i_264_n_0
    SLICE_X42Y148        LUT6 (Prop_lut6_I3_O)        0.328   110.687 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/mem_reg_0_i_223__0/O
                         net (fo=3, routed)           0.603   111.290    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_73__0_2
    SLICE_X45Y148        LUT5 (Prop_lut5_I4_O)        0.124   111.414 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_149/O
                         net (fo=2, routed)           0.278   111.692    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_149_n_0
    SLICE_X45Y148        LUT5 (Prop_lut5_I1_O)        0.124   111.816 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_73__0/O
                         net (fo=52, routed)          0.919   112.735    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_73__0_n_0
    SLICE_X51Y144        LUT2 (Prop_lut2_I1_O)        0.124   112.859 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_219__0/O
                         net (fo=9, routed)           2.120   114.979    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/nor_161_m1c
    SLICE_X52Y111        LUT6 (Prop_lut6_I0_O)        0.124   115.103 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_144/O
                         net (fo=51, routed)          2.255   117.358    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_144_n_0
    SLICE_X83Y102        LUT6 (Prop_lut6_I0_O)        0.124   117.482 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_1_i_91__0/O
                         net (fo=1, routed)           1.460   118.942    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_1_i_91__0_n_0
    SLICE_X60Y99         LUT2 (Prop_lut2_I0_O)        0.152   119.094 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_1_i_54__0/O
                         net (fo=1, routed)           0.574   119.668    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/In_copy/In_copy_run_inst/in_ramf_d[6]
    SLICE_X60Y97         LUT6 (Prop_lut6_I1_O)        0.332   120.000 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/In_copy/In_copy_run_inst/mem_reg_1_i_26/O
                         net (fo=1, routed)           0.627   120.628    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_0/d[38]
    RAMB36_X3Y19         RAMB36E1                                     r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_0/mem_reg_1/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000   200.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   201.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873   197.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   199.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091   200.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       1.579   201.579    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_0/clock
    RAMB36_X3Y19         RAMB36E1                                     r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_0/mem_reg_1/CLKARDCLK
                         clock pessimism              0.004   201.583    
                         clock uncertainty           -0.464   201.119    
    RAMB36_X3Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.241   200.878    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_0/mem_reg_1
  -------------------------------------------------------------------
                         required time                        200.878    
                         arrival time                        -120.628    
  -------------------------------------------------------------------
                         slack                                 80.251    

Slack (MET) :             80.298ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_index_const_0_lpi_2_dfm_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_0/mem_reg_1/DIADI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@200.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        118.737ns  (logic 39.557ns (33.315%)  route 79.180ns (66.685%))
  Logic Levels:           149  (CARRY4=75 DSP48E1=3 LUT1=1 LUT2=8 LUT3=9 LUT4=7 LUT5=13 LUT6=33)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.579ns = ( 201.579 - 200.000 ) 
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       1.844     1.844    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/clock
    SLICE_X34Y104        FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_index_const_0_lpi_2_dfm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y104        FDCE (Prop_fdce_C_Q)         0.518     2.362 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_index_const_0_lpi_2_dfm_reg/Q
                         net (fo=12, routed)          1.311     3.673    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_index_const_0_lpi_2_dfm_reg_n_0
    SLICE_X27Y108        LUT3 (Prop_lut3_I0_O)        0.124     3.797 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm[61]_i_32/O
                         net (fo=1, routed)           0.000     3.797    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm[61]_i_32_n_0
    SLICE_X27Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.347 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_24/CO[3]
                         net (fo=1, routed)           0.000     4.347    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_24_n_0
    SLICE_X27Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.461 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.461    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_19_n_0
    SLICE_X27Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.575 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.575    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_14_n_0
    SLICE_X27Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.689 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.689    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_13_n_0
    SLICE_X27Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.960 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_10/CO[0]
                         net (fo=76, routed)          1.289     6.249    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_10_n_3
    SLICE_X31Y108        LUT3 (Prop_lut3_I1_O)        0.373     6.622 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_230/O
                         net (fo=1, routed)           0.000     6.622    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_230_n_0
    SLICE_X31Y108        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.023 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_153/CO[3]
                         net (fo=1, routed)           0.000     7.023    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_153_n_0
    SLICE_X31Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.137 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_80/CO[3]
                         net (fo=1, routed)           0.000     7.137    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_80_n_0
    SLICE_X31Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.251 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.251    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_35_n_0
    SLICE_X31Y111        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.473 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_23/O[0]
                         net (fo=49, routed)          1.041     8.514    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_23_n_7
    SLICE_X26Y105        LUT5 (Prop_lut5_I3_O)        0.299     8.813 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_297/O
                         net (fo=5, routed)           0.544     9.358    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_297_n_0
    SLICE_X26Y106        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     9.762 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_234/CO[3]
                         net (fo=1, routed)           0.000     9.762    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_234_n_0
    SLICE_X26Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.879 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_162/CO[3]
                         net (fo=1, routed)           0.000     9.879    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_162_n_0
    SLICE_X26Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.996 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_89/CO[3]
                         net (fo=1, routed)           0.000     9.996    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_89_n_0
    SLICE_X26Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.113 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_37/CO[3]
                         net (fo=1, routed)           0.000    10.113    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_37_n_0
    SLICE_X26Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.332 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_24/O[0]
                         net (fo=26, routed)          0.652    10.984    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_24_n_7
    SLICE_X28Y109        LUT6 (Prop_lut6_I4_O)        0.295    11.279 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_172/O
                         net (fo=6, routed)           0.731    12.009    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_172_n_0
    SLICE_X28Y106        LUT2 (Prop_lut2_I0_O)        0.124    12.133 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_176/O
                         net (fo=1, routed)           0.000    12.133    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_176_n_0
    SLICE_X28Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.683 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_98/CO[3]
                         net (fo=1, routed)           0.000    12.683    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_98_n_0
    SLICE_X28Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.797 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_39/CO[3]
                         net (fo=1, routed)           0.000    12.797    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_39_n_0
    SLICE_X28Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.019 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_25/O[0]
                         net (fo=59, routed)          1.170    14.190    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_25_n_7
    SLICE_X26Y103        LUT5 (Prop_lut5_I3_O)        0.299    14.489 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_254/O
                         net (fo=5, routed)           0.564    15.053    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_254_n_0
    SLICE_X27Y104        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.579 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_178/CO[3]
                         net (fo=1, routed)           0.000    15.579    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_178_n_0
    SLICE_X27Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.693 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_106/CO[3]
                         net (fo=1, routed)           0.000    15.693    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_106_n_0
    SLICE_X27Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.807 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_41/CO[3]
                         net (fo=1, routed)           0.000    15.807    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_41_n_0
    SLICE_X27Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.029 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_26/O[0]
                         net (fo=40, routed)          1.184    17.213    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_26_n_7
    SLICE_X27Y102        LUT5 (Prop_lut5_I3_O)        0.299    17.512 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_191/O
                         net (fo=5, routed)           0.659    18.171    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_191_n_0
    SLICE_X29Y105        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.697 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_115/CO[3]
                         net (fo=1, routed)           0.000    18.697    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_115_n_0
    SLICE_X29Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.811 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_43/CO[3]
                         net (fo=1, routed)           0.000    18.811    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_43_n_0
    SLICE_X29Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.925 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_27/CO[3]
                         net (fo=1, routed)           0.000    18.925    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_27_n_0
    SLICE_X29Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.147 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_19/O[0]
                         net (fo=57, routed)          0.895    20.043    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_19_n_7
    SLICE_X32Y103        LUT5 (Prop_lut5_I3_O)        0.299    20.342 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_200/O
                         net (fo=5, routed)           0.573    20.915    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_200_n_0
    SLICE_X31Y103        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    21.313 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_126/CO[3]
                         net (fo=1, routed)           0.000    21.313    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_126_n_0
    SLICE_X31Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.427 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_53/CO[3]
                         net (fo=1, routed)           0.000    21.427    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_53_n_0
    SLICE_X31Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.541 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.541    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_29_n_0
    SLICE_X31Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.763 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_20/O[0]
                         net (fo=42, routed)          1.073    22.836    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_20_n_7
    SLICE_X32Y103        LUT5 (Prop_lut5_I3_O)        0.299    23.135 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_138/O
                         net (fo=3, routed)           0.646    23.781    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_138_n_0
    SLICE_X30Y103        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    24.301 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_62/CO[3]
                         net (fo=1, routed)           0.000    24.301    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_62_n_0
    SLICE_X30Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.418 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_31/CO[3]
                         net (fo=1, routed)           0.000    24.418    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_31_n_0
    SLICE_X30Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    24.637 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_21/O[0]
                         net (fo=34, routed)          0.924    25.561    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_21_n_7
    SLICE_X28Y100        LUT5 (Prop_lut5_I3_O)        0.295    25.856 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_220/O
                         net (fo=1, routed)           0.505    26.362    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_220_n_0
    SLICE_X29Y100        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.888 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_144/CO[3]
                         net (fo=1, routed)           0.000    26.888    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_144_n_0
    SLICE_X29Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.002 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_71/CO[3]
                         net (fo=1, routed)           0.000    27.002    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_71_n_0
    SLICE_X29Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.116 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_33/CO[3]
                         net (fo=1, routed)           0.000    27.116    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_33_n_0
    SLICE_X29Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.338 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_22/O[0]
                         net (fo=2, routed)           0.965    28.302    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/nl_z_out_21__6_31[0]
    SLICE_X36Y113        LUT6 (Prop_lut6_I0_O)        0.299    28.601 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/nl_z_out_21__2_i_73/O
                         net (fo=1, routed)           0.452    29.053    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/nl_z_out_21__2_i_73_n_0
    SLICE_X36Y113        LUT6 (Prop_lut6_I1_O)        0.124    29.177 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/nl_z_out_21__2_i_17/O
                         net (fo=3, routed)           1.507    30.684    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/conv_u2s_53_54_return[0]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      4.036    34.720 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/nl_z_out_21__5/PCOUT[47]
                         net (fo=1, routed)           0.002    34.722    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/nl_z_out_21__5_n_106
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    36.435 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/nl_z_out_21__6/PCOUT[47]
                         net (fo=1, routed)           0.002    36.437    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/nl_z_out_21__6_n_106
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[39])
                                                      1.518    37.955 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/nl_z_out_21__7/P[39]
                         net (fo=2, routed)           1.308    39.263    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/p_3_in[56]
    SLICE_X36Y96         LUT3 (Prop_lut3_I1_O)        0.150    39.413 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52[1]_i_251/O
                         net (fo=2, routed)           0.816    40.229    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52[1]_i_251_n_0
    SLICE_X36Y97         LUT4 (Prop_lut4_I3_O)        0.355    40.584 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52[1]_i_255/O
                         net (fo=1, routed)           0.000    40.584    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52[1]_i_255_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    41.097 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[1]_i_204/CO[3]
                         net (fo=1, routed)           0.000    41.097    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[1]_i_204_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.214 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[1]_i_209/CO[3]
                         net (fo=1, routed)           0.000    41.214    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[1]_i_209_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.331 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[1]_i_206/CO[3]
                         net (fo=1, routed)           0.001    41.331    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[1]_i_206_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    41.654 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[1]_i_212/O[1]
                         net (fo=4, routed)           1.148    42.803    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/O1326[17]
    SLICE_X42Y96         LUT3 (Prop_lut3_I2_O)        0.332    43.135 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_62_52[1]_i_128/O
                         net (fo=2, routed)           0.718    43.852    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg/nl_return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg_a[21]
    SLICE_X41Y95         LUT6 (Prop_lut6_I3_O)        0.328    44.180 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg/out1_rsci_idat_51_i_103/O
                         net (fo=3, routed)           0.651    44.831    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg/nl_z_out_21__7_14
    SLICE_X43Y94         LUT3 (Prop_lut3_I2_O)        0.150    44.981 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[43]_i_48/O
                         net (fo=3, routed)           0.938    45.919    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg/nl_z_out_21__7_7
    SLICE_X47Y93         LUT6 (Prop_lut6_I5_O)        0.326    46.245 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[35]_i_29/O
                         net (fo=2, routed)           0.789    47.035    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[35]_i_29_n_0
    SLICE_X49Y93         LUT3 (Prop_lut3_I0_O)        0.124    47.159 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[35]_i_19/O
                         net (fo=5, routed)           1.098    48.257    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[3]_i_37_0[37]
    SLICE_X53Y92         LUT4 (Prop_lut4_I1_O)        0.124    48.381 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_62_52[1]_i_14/O
                         net (fo=1, routed)           0.794    49.175    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_62_52[1]_i_14_n_0
    SLICE_X50Y92         LUT5 (Prop_lut5_I4_O)        0.124    49.299 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_62_52[1]_i_4/O
                         net (fo=2, routed)           0.741    50.040    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_62_52[1]_i_4_n_0
    SLICE_X49Y94         LUT6 (Prop_lut6_I0_O)        0.124    50.164 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_BUTTERFLY_1_else_3_else_acc_4_3_ftd_1[4]_i_19/O
                         net (fo=81, routed)          1.933    52.097    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/sel3555_in
    SLICE_X34Y127        LUT6 (Prop_lut6_I1_O)        0.124    52.221 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/BUTTERFLY_1_else_1_if_slc_in_u_16_15_0_ncse_sva_rsp_1[1]_i_6/O
                         net (fo=8, routed)           1.077    53.298    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/p_1108_in
    SLICE_X37Y144        LUT6 (Prop_lut6_I0_O)        0.124    53.422 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/drf_qr_lval_11_smx_lpi_3_dfm_10_i_9/O
                         net (fo=24, routed)          1.338    54.760    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/drf_qr_lval_11_smx_lpi_3_dfm_10_i_9_n_0
    SLICE_X41Y129        LUT5 (Prop_lut5_I4_O)        0.124    54.884 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/drf_qr_lval_11_smx_lpi_3_dfm_4_0[0]_i_4/O
                         net (fo=8, routed)           0.980    55.864    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/drf_qr_lval_11_smx_lpi_3_dfm_4_0[0]_i_4_n_0
    SLICE_X42Y133        LUT4 (Prop_lut4_I2_O)        0.148    56.012 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[3]_i_51/O
                         net (fo=3, routed)           0.483    56.495    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[3]_i_51_n_0
    SLICE_X42Y134        LUT6 (Prop_lut6_I0_O)        0.328    56.823 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[3]_i_20/O
                         net (fo=2, routed)           0.301    57.124    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/MUX1HOT_s_1_7_2_return404_out
    SLICE_X42Y134        LUT6 (Prop_lut6_I0_O)        0.124    57.248 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[3]_i_24/O
                         net (fo=1, routed)           0.599    57.847    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[3]_i_24_n_0
    SLICE_X37Y137        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    58.503 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    58.503    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva_reg[3]_i_7_n_0
    SLICE_X37Y138        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    58.816 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva_reg[5]_i_10/O[3]
                         net (fo=2, routed)           0.564    59.380    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/acc_12_nl[7]
    SLICE_X39Y140        LUT5 (Prop_lut5_I3_O)        0.306    59.686 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[5]_i_94/O
                         net (fo=1, routed)           0.433    60.119    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[5]_i_94_n_0
    SLICE_X39Y140        LUT6 (Prop_lut6_I4_O)        0.124    60.243 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[5]_i_30/O
                         net (fo=2, routed)           0.653    60.896    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/MUX1HOT_v_4_6_2_return48_out[2]
    SLICE_X39Y137        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    61.281 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000    61.281    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva_reg[5]_i_11_n_0
    SLICE_X39Y138        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    61.594 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_res_mant_4_sva_49_0_reg[49]_i_7/O[3]
                         net (fo=142, routed)         1.118    62.711    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/O[0]
    SLICE_X49Y137        LUT6 (Prop_lut6_I2_O)        0.306    63.017 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[5]_i_12/O
                         net (fo=26, routed)          1.263    64.280    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva_reg[5]_0
    SLICE_X58Y145        LUT6 (Prop_lut6_I4_O)        0.124    64.404 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_583/O
                         net (fo=1, routed)           0.452    64.856    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_583_n_0
    SLICE_X58Y145        LUT6 (Prop_lut6_I4_O)        0.124    64.980 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_301/O
                         net (fo=3, routed)           0.991    65.971    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/FSM_sequential_state_var_reg[5]_18
    SLICE_X61Y142        LUT6 (Prop_lut6_I3_O)        0.124    66.095 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_95/O
                         net (fo=41, routed)          2.214    68.309    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_rg/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[3]_i_510
    SLICE_X52Y115        LUT4 (Prop_lut4_I2_O)        0.152    68.461 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_rg/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_42/O
                         net (fo=15, routed)          2.047    70.508    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_0/z_out_16[0]
    SLICE_X93Y120        LUT6 (Prop_lut6_I5_O)        0.326    70.834 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_0/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[3]_i_536/O
                         net (fo=1, routed)           0.701    71.535    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_0/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[3]_i_536_n_0
    SLICE_X98Y115        LUT6 (Prop_lut6_I5_O)        0.124    71.659 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_0/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[3]_i_313/O
                         net (fo=1, routed)           1.111    72.770    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_0/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[3]_i_313_n_0
    SLICE_X99Y118        LUT6 (Prop_lut6_I2_O)        0.124    72.894 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_0/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[3]_i_123/O
                         net (fo=3, routed)           2.342    75.236    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[3]_i_27_0
    SLICE_X63Y131        LUT6 (Prop_lut6_I0_O)        0.124    75.360 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[3]_i_47/O
                         net (fo=1, routed)           0.433    75.794    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[3]_i_47_n_0
    SLICE_X63Y131        LUT3 (Prop_lut3_I2_O)        0.124    75.918 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[3]_i_20/O
                         net (fo=1, routed)           0.777    76.695    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[3]_i_20_n_0
    SLICE_X63Y128        LUT6 (Prop_lut6_I3_O)        0.124    76.819 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[3]_i_9/O
                         net (fo=1, routed)           1.249    78.068    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[3]_i_9_n_0
    SLICE_X52Y119        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601    78.669 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    78.669    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[3]_i_3_n_0
    SLICE_X52Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.783 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    78.783    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[7]_i_3_n_0
    SLICE_X52Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.897 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    78.897    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[11]_i_3_n_0
    SLICE_X52Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.011 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    79.011    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[15]_i_3_n_0
    SLICE_X52Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.125 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    79.125    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[19]_i_3_n_0
    SLICE_X52Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.239 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.009    79.248    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[23]_i_3_n_0
    SLICE_X52Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.362 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    79.362    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[27]_i_3_n_0
    SLICE_X52Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.476 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000    79.476    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[31]_i_3_n_0
    SLICE_X52Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.590 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000    79.590    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[35]_i_3_n_0
    SLICE_X52Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.704 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000    79.704    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[39]_i_3_n_0
    SLICE_X52Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.818 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000    79.818    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[43]_i_3_n_0
    SLICE_X52Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.932 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000    79.932    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[47]_i_3_n_0
    SLICE_X52Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.046 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_res_mant_4_sva_56_50_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    80.046    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_res_mant_4_sva_56_50_reg[1]_i_1_n_0
    SLICE_X52Y132        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    80.302 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_res_mant_4_sva_56_50_reg[5]_i_1/O[2]
                         net (fo=7, routed)           1.122    81.424    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/acc_19_nl[55]
    SLICE_X54Y134        LUT4 (Prop_lut4_I1_O)        0.302    81.726 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[3]_i_9/O
                         net (fo=3, routed)           0.428    82.155    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[3]_i_9_n_0
    SLICE_X54Y133        LUT5 (Prop_lut5_I4_O)        0.116    82.271 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[3]_i_6/O
                         net (fo=4, routed)           0.989    83.260    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[3]_i_6_n_0
    SLICE_X54Y129        LUT6 (Prop_lut6_I0_O)        0.328    83.588 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[5]_i_10/O
                         net (fo=5, routed)           1.250    84.838    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[5]_i_10_n_0
    SLICE_X43Y129        LUT2 (Prop_lut2_I1_O)        0.152    84.990 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[5]_i_2/O
                         net (fo=13, routed)          0.873    85.863    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/rtn_out[5]
    SLICE_X44Y122        LUT6 (Prop_lut6_I0_O)        0.326    86.189 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[1]_i_1/O
                         net (fo=16, routed)          1.623    87.813    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/input_449_in[0]
    SLICE_X27Y130        LUT3 (Prop_lut3_I0_O)        0.124    87.937 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/operator_33_true_12_acc_psp_sva[3]_i_20/O
                         net (fo=2, routed)           0.825    88.762    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/input_449_in[2]
    SLICE_X26Y140        LUT6 (Prop_lut6_I5_O)        0.124    88.886 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/operator_33_true_12_acc_psp_sva[3]_i_10/O
                         net (fo=1, routed)           0.286    89.173    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/operator_33_true_12_acc_psp_sva[3]_i_10_n_0
    SLICE_X26Y140        LUT6 (Prop_lut6_I4_O)        0.124    89.297 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/operator_33_true_12_acc_psp_sva[3]_i_2/O
                         net (fo=3, routed)           0.592    89.888    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/operator_33_true_12_acc_psp_sva[3]_i_2_n_0
    SLICE_X29Y140        LUT2 (Prop_lut2_I1_O)        0.124    90.012 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0[51]_i_40/O
                         net (fo=1, routed)           0.000    90.012    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0[51]_i_40_n_0
    SLICE_X29Y140        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    90.413 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0_reg[51]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.413    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0_reg[51]_i_31_n_0
    SLICE_X29Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.527 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0_reg[51]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.527    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0_reg[51]_i_18_n_0
    SLICE_X29Y142        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    90.861 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0_reg[51]_i_7/O[1]
                         net (fo=2, routed)           0.681    91.542    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/z_out_8[9]
    SLICE_X27Y142        LUT1 (Prop_lut1_I0_O)        0.303    91.845 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0[51]_i_16/O
                         net (fo=1, routed)           0.000    91.845    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0[51]_i_16_n_0
    SLICE_X27Y142        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    92.485 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0_reg[51]_i_5/O[3]
                         net (fo=45, routed)          1.023    93.508    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_10_if_4_slc_return_add_generic_AC_RND_CONV_false_10_acc_2_11_mdf_sva_reg[0]
    SLICE_X26Y138        LUT3 (Prop_lut3_I0_O)        0.298    93.806 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_return_add_generic_AC_RND_CONV_false_10_res_rounded_ftd_i_131/O
                         net (fo=5, routed)           0.634    94.440    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/p_10_in1521_in
    SLICE_X28Y137        LUT6 (Prop_lut6_I4_O)        0.328    94.768 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_return_add_generic_AC_RND_CONV_false_10_res_rounded_ftd_i_132/O
                         net (fo=1, routed)           0.159    94.927    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_return_add_generic_AC_RND_CONV_false_10_res_rounded_ftd_i_132_n_0
    SLICE_X28Y137        LUT6 (Prop_lut6_I0_O)        0.124    95.051 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_return_add_generic_AC_RND_CONV_false_10_res_rounded_ftd_i_126/O
                         net (fo=1, routed)           0.428    95.479    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_return_add_generic_AC_RND_CONV_false_10_res_rounded_ftd_i_126_n_0
    SLICE_X27Y138        LUT6 (Prop_lut6_I5_O)        0.124    95.603 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_return_add_generic_AC_RND_CONV_false_10_res_rounded_ftd_i_81/O
                         net (fo=1, routed)           0.154    95.757    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_return_add_generic_AC_RND_CONV_false_10_res_rounded_ftd_i_81_n_0
    SLICE_X27Y138        LUT5 (Prop_lut5_I0_O)        0.124    95.881 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_return_add_generic_AC_RND_CONV_false_10_res_rounded_ftd_i_33/O
                         net (fo=21, routed)          3.104    98.985    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_1_rg/nl_return_add_generic_AC_RND_CONV_false_10_lshift_1_rg_s[2]
    SLICE_X58Y105        LUT2 (Prop_lut2_I0_O)        0.150    99.135 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_1_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[11]_i_38/O
                         net (fo=58, routed)          1.338   100.473    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_1_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[11]_i_53
    SLICE_X58Y101        LUT2 (Prop_lut2_I0_O)        0.350   100.823 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_1_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[3]_i_27/O
                         net (fo=7, routed)           0.648   101.471    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_1_rg/stage_PE_1_tmp_im_d_1_sva_1_rsp_1_reg[1]
    SLICE_X58Y100        LUT4 (Prop_lut4_I0_O)        0.328   101.799 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_1_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[15]_i_42/O
                         net (fo=3, routed)           0.882   102.681    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_1_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[15]_i_42_n_0
    SLICE_X58Y99         LUT4 (Prop_lut4_I3_O)        0.150   102.831 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_1_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[11]_i_32/O
                         net (fo=4, routed)           0.726   103.558    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_1_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[11]_i_32_n_0
    SLICE_X56Y97         LUT6 (Prop_lut6_I5_O)        0.328   103.886 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_1_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[7]_i_15/O
                         net (fo=1, routed)           0.712   104.598    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_return_add_generic_AC_RND_CONV_false_10_res_rounded_ftd_reg[4]
    SLICE_X53Y94         LUT6 (Prop_lut6_I5_O)        0.124   104.722 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[7]_i_5/O
                         net (fo=1, routed)           0.000   104.722    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/conv_u2u_53_54_return[5]
    SLICE_X53Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   105.272 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000   105.272    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[7]_i_2_n_0
    SLICE_X53Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.386 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000   105.386    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[11]_i_2_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.500 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000   105.500    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[15]_i_2_n_0
    SLICE_X53Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.614 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000   105.614    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[19]_i_2_n_0
    SLICE_X53Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.728 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000   105.728    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[23]_i_2_n_0
    SLICE_X53Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.842 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.001   105.843    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[27]_i_2_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.957 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000   105.957    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[31]_i_2_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.071 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000   106.071    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[35]_i_2_n_0
    SLICE_X53Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.185 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000   106.185    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[39]_i_2_n_0
    SLICE_X53Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.299 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[43]_i_2/CO[3]
                         net (fo=1, routed)           0.000   106.299    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[43]_i_2_n_0
    SLICE_X53Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.413 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.000   106.413    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[47]_i_2_n_0
    SLICE_X53Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.527 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_51_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000   106.527    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_51_reg_i_2_n_0
    SLICE_X53Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293   106.820 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_return_add_generic_AC_RND_CONV_false_10_res_rounded_ftd_reg_i_1/CO[0]
                         net (fo=145, routed)         2.688   109.508    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/sel27_in
    SLICE_X42Y148        LUT2 (Prop_lut2_I1_O)        0.399   109.907 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/mem_reg_0_i_264/O
                         net (fo=1, routed)           0.452   110.359    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/mem_reg_0_i_264_n_0
    SLICE_X42Y148        LUT6 (Prop_lut6_I3_O)        0.328   110.687 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/mem_reg_0_i_223__0/O
                         net (fo=3, routed)           0.603   111.290    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_73__0_2
    SLICE_X45Y148        LUT5 (Prop_lut5_I4_O)        0.124   111.414 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_149/O
                         net (fo=2, routed)           0.278   111.692    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_149_n_0
    SLICE_X45Y148        LUT5 (Prop_lut5_I1_O)        0.124   111.816 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_73__0/O
                         net (fo=52, routed)          0.919   112.735    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_73__0_n_0
    SLICE_X51Y144        LUT2 (Prop_lut2_I1_O)        0.124   112.859 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_219__0/O
                         net (fo=9, routed)           2.120   114.979    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/nor_161_m1c
    SLICE_X52Y111        LUT6 (Prop_lut6_I0_O)        0.124   115.103 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_144/O
                         net (fo=51, routed)          2.501   117.604    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_144_n_0
    SLICE_X84Y105        LUT6 (Prop_lut6_I0_O)        0.124   117.728 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_1_i_83__0/O
                         net (fo=1, routed)           1.189   118.917    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_1_i_83__0_n_0
    SLICE_X62Y100        LUT2 (Prop_lut2_I0_O)        0.148   119.065 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_1_i_46/O
                         net (fo=1, routed)           0.588   119.653    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/In_copy/In_copy_run_inst/in_ramf_d[14]
    SLICE_X61Y96         LUT6 (Prop_lut6_I1_O)        0.328   119.981 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/In_copy/In_copy_run_inst/mem_reg_1_i_18/O
                         net (fo=1, routed)           0.599   120.581    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_0/d[46]
    RAMB36_X3Y19         RAMB36E1                                     r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_0/mem_reg_1/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000   200.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   201.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873   197.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   199.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091   200.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       1.579   201.579    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_0/clock
    RAMB36_X3Y19         RAMB36E1                                     r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_0/mem_reg_1/CLKARDCLK
                         clock pessimism              0.004   201.583    
                         clock uncertainty           -0.464   201.119    
    RAMB36_X3Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[10])
                                                     -0.241   200.878    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_0/mem_reg_1
  -------------------------------------------------------------------
                         required time                        200.878    
                         arrival time                        -120.581    
  -------------------------------------------------------------------
                         slack                                 80.298    

Slack (MET) :             80.596ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_index_const_0_lpi_2_dfm_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_0/mem_reg_0/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@200.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        118.629ns  (logic 39.557ns (33.345%)  route 79.072ns (66.655%))
  Logic Levels:           149  (CARRY4=75 DSP48E1=3 LUT1=1 LUT2=8 LUT3=9 LUT4=7 LUT5=13 LUT6=33)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.753ns = ( 201.753 - 200.000 ) 
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.022ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       1.844     1.844    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/clock
    SLICE_X34Y104        FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_index_const_0_lpi_2_dfm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y104        FDCE (Prop_fdce_C_Q)         0.518     2.362 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_index_const_0_lpi_2_dfm_reg/Q
                         net (fo=12, routed)          1.311     3.673    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_index_const_0_lpi_2_dfm_reg_n_0
    SLICE_X27Y108        LUT3 (Prop_lut3_I0_O)        0.124     3.797 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm[61]_i_32/O
                         net (fo=1, routed)           0.000     3.797    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm[61]_i_32_n_0
    SLICE_X27Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.347 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_24/CO[3]
                         net (fo=1, routed)           0.000     4.347    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_24_n_0
    SLICE_X27Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.461 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.461    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_19_n_0
    SLICE_X27Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.575 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.575    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_14_n_0
    SLICE_X27Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.689 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.689    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_13_n_0
    SLICE_X27Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.960 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_10/CO[0]
                         net (fo=76, routed)          1.289     6.249    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_10_n_3
    SLICE_X31Y108        LUT3 (Prop_lut3_I1_O)        0.373     6.622 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_230/O
                         net (fo=1, routed)           0.000     6.622    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_230_n_0
    SLICE_X31Y108        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.023 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_153/CO[3]
                         net (fo=1, routed)           0.000     7.023    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_153_n_0
    SLICE_X31Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.137 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_80/CO[3]
                         net (fo=1, routed)           0.000     7.137    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_80_n_0
    SLICE_X31Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.251 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.251    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_35_n_0
    SLICE_X31Y111        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.473 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_23/O[0]
                         net (fo=49, routed)          1.041     8.514    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_23_n_7
    SLICE_X26Y105        LUT5 (Prop_lut5_I3_O)        0.299     8.813 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_297/O
                         net (fo=5, routed)           0.544     9.358    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_297_n_0
    SLICE_X26Y106        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     9.762 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_234/CO[3]
                         net (fo=1, routed)           0.000     9.762    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_234_n_0
    SLICE_X26Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.879 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_162/CO[3]
                         net (fo=1, routed)           0.000     9.879    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_162_n_0
    SLICE_X26Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.996 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_89/CO[3]
                         net (fo=1, routed)           0.000     9.996    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_89_n_0
    SLICE_X26Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.113 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_37/CO[3]
                         net (fo=1, routed)           0.000    10.113    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_37_n_0
    SLICE_X26Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.332 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_24/O[0]
                         net (fo=26, routed)          0.652    10.984    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_24_n_7
    SLICE_X28Y109        LUT6 (Prop_lut6_I4_O)        0.295    11.279 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_172/O
                         net (fo=6, routed)           0.731    12.009    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_172_n_0
    SLICE_X28Y106        LUT2 (Prop_lut2_I0_O)        0.124    12.133 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_176/O
                         net (fo=1, routed)           0.000    12.133    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_176_n_0
    SLICE_X28Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.683 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_98/CO[3]
                         net (fo=1, routed)           0.000    12.683    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_98_n_0
    SLICE_X28Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.797 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_39/CO[3]
                         net (fo=1, routed)           0.000    12.797    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_39_n_0
    SLICE_X28Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.019 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_25/O[0]
                         net (fo=59, routed)          1.170    14.190    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_25_n_7
    SLICE_X26Y103        LUT5 (Prop_lut5_I3_O)        0.299    14.489 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_254/O
                         net (fo=5, routed)           0.564    15.053    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_254_n_0
    SLICE_X27Y104        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.579 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_178/CO[3]
                         net (fo=1, routed)           0.000    15.579    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_178_n_0
    SLICE_X27Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.693 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_106/CO[3]
                         net (fo=1, routed)           0.000    15.693    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_106_n_0
    SLICE_X27Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.807 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_41/CO[3]
                         net (fo=1, routed)           0.000    15.807    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_41_n_0
    SLICE_X27Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.029 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_26/O[0]
                         net (fo=40, routed)          1.184    17.213    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_26_n_7
    SLICE_X27Y102        LUT5 (Prop_lut5_I3_O)        0.299    17.512 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_191/O
                         net (fo=5, routed)           0.659    18.171    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_191_n_0
    SLICE_X29Y105        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.697 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_115/CO[3]
                         net (fo=1, routed)           0.000    18.697    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_115_n_0
    SLICE_X29Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.811 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_43/CO[3]
                         net (fo=1, routed)           0.000    18.811    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_43_n_0
    SLICE_X29Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.925 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_27/CO[3]
                         net (fo=1, routed)           0.000    18.925    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_27_n_0
    SLICE_X29Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.147 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_19/O[0]
                         net (fo=57, routed)          0.895    20.043    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_19_n_7
    SLICE_X32Y103        LUT5 (Prop_lut5_I3_O)        0.299    20.342 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_200/O
                         net (fo=5, routed)           0.573    20.915    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_200_n_0
    SLICE_X31Y103        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    21.313 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_126/CO[3]
                         net (fo=1, routed)           0.000    21.313    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_126_n_0
    SLICE_X31Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.427 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_53/CO[3]
                         net (fo=1, routed)           0.000    21.427    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_53_n_0
    SLICE_X31Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.541 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.541    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_29_n_0
    SLICE_X31Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.763 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_20/O[0]
                         net (fo=42, routed)          1.073    22.836    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_20_n_7
    SLICE_X32Y103        LUT5 (Prop_lut5_I3_O)        0.299    23.135 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_138/O
                         net (fo=3, routed)           0.646    23.781    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_138_n_0
    SLICE_X30Y103        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    24.301 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_62/CO[3]
                         net (fo=1, routed)           0.000    24.301    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_62_n_0
    SLICE_X30Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.418 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_31/CO[3]
                         net (fo=1, routed)           0.000    24.418    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_31_n_0
    SLICE_X30Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    24.637 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_21/O[0]
                         net (fo=34, routed)          0.924    25.561    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_21_n_7
    SLICE_X28Y100        LUT5 (Prop_lut5_I3_O)        0.295    25.856 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_220/O
                         net (fo=1, routed)           0.505    26.362    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_220_n_0
    SLICE_X29Y100        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.888 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_144/CO[3]
                         net (fo=1, routed)           0.000    26.888    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_144_n_0
    SLICE_X29Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.002 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_71/CO[3]
                         net (fo=1, routed)           0.000    27.002    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_71_n_0
    SLICE_X29Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.116 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_33/CO[3]
                         net (fo=1, routed)           0.000    27.116    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_33_n_0
    SLICE_X29Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.338 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_22/O[0]
                         net (fo=2, routed)           0.965    28.302    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/nl_z_out_21__6_31[0]
    SLICE_X36Y113        LUT6 (Prop_lut6_I0_O)        0.299    28.601 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/nl_z_out_21__2_i_73/O
                         net (fo=1, routed)           0.452    29.053    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/nl_z_out_21__2_i_73_n_0
    SLICE_X36Y113        LUT6 (Prop_lut6_I1_O)        0.124    29.177 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/nl_z_out_21__2_i_17/O
                         net (fo=3, routed)           1.507    30.684    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/conv_u2s_53_54_return[0]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      4.036    34.720 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/nl_z_out_21__5/PCOUT[47]
                         net (fo=1, routed)           0.002    34.722    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/nl_z_out_21__5_n_106
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    36.435 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/nl_z_out_21__6/PCOUT[47]
                         net (fo=1, routed)           0.002    36.437    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/nl_z_out_21__6_n_106
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[39])
                                                      1.518    37.955 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/nl_z_out_21__7/P[39]
                         net (fo=2, routed)           1.308    39.263    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/p_3_in[56]
    SLICE_X36Y96         LUT3 (Prop_lut3_I1_O)        0.150    39.413 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52[1]_i_251/O
                         net (fo=2, routed)           0.816    40.229    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52[1]_i_251_n_0
    SLICE_X36Y97         LUT4 (Prop_lut4_I3_O)        0.355    40.584 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52[1]_i_255/O
                         net (fo=1, routed)           0.000    40.584    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52[1]_i_255_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    41.097 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[1]_i_204/CO[3]
                         net (fo=1, routed)           0.000    41.097    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[1]_i_204_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.214 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[1]_i_209/CO[3]
                         net (fo=1, routed)           0.000    41.214    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[1]_i_209_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.331 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[1]_i_206/CO[3]
                         net (fo=1, routed)           0.001    41.331    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[1]_i_206_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    41.654 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[1]_i_212/O[1]
                         net (fo=4, routed)           1.148    42.803    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/O1326[17]
    SLICE_X42Y96         LUT3 (Prop_lut3_I2_O)        0.332    43.135 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_62_52[1]_i_128/O
                         net (fo=2, routed)           0.718    43.852    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg/nl_return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg_a[21]
    SLICE_X41Y95         LUT6 (Prop_lut6_I3_O)        0.328    44.180 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg/out1_rsci_idat_51_i_103/O
                         net (fo=3, routed)           0.651    44.831    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg/nl_z_out_21__7_14
    SLICE_X43Y94         LUT3 (Prop_lut3_I2_O)        0.150    44.981 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[43]_i_48/O
                         net (fo=3, routed)           0.938    45.919    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg/nl_z_out_21__7_7
    SLICE_X47Y93         LUT6 (Prop_lut6_I5_O)        0.326    46.245 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[35]_i_29/O
                         net (fo=2, routed)           0.789    47.035    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[35]_i_29_n_0
    SLICE_X49Y93         LUT3 (Prop_lut3_I0_O)        0.124    47.159 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[35]_i_19/O
                         net (fo=5, routed)           1.098    48.257    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[3]_i_37_0[37]
    SLICE_X53Y92         LUT4 (Prop_lut4_I1_O)        0.124    48.381 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_62_52[1]_i_14/O
                         net (fo=1, routed)           0.794    49.175    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_62_52[1]_i_14_n_0
    SLICE_X50Y92         LUT5 (Prop_lut5_I4_O)        0.124    49.299 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_62_52[1]_i_4/O
                         net (fo=2, routed)           0.741    50.040    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_62_52[1]_i_4_n_0
    SLICE_X49Y94         LUT6 (Prop_lut6_I0_O)        0.124    50.164 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_BUTTERFLY_1_else_3_else_acc_4_3_ftd_1[4]_i_19/O
                         net (fo=81, routed)          1.933    52.097    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/sel3555_in
    SLICE_X34Y127        LUT6 (Prop_lut6_I1_O)        0.124    52.221 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/BUTTERFLY_1_else_1_if_slc_in_u_16_15_0_ncse_sva_rsp_1[1]_i_6/O
                         net (fo=8, routed)           1.077    53.298    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/p_1108_in
    SLICE_X37Y144        LUT6 (Prop_lut6_I0_O)        0.124    53.422 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/drf_qr_lval_11_smx_lpi_3_dfm_10_i_9/O
                         net (fo=24, routed)          1.338    54.760    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/drf_qr_lval_11_smx_lpi_3_dfm_10_i_9_n_0
    SLICE_X41Y129        LUT5 (Prop_lut5_I4_O)        0.124    54.884 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/drf_qr_lval_11_smx_lpi_3_dfm_4_0[0]_i_4/O
                         net (fo=8, routed)           0.980    55.864    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/drf_qr_lval_11_smx_lpi_3_dfm_4_0[0]_i_4_n_0
    SLICE_X42Y133        LUT4 (Prop_lut4_I2_O)        0.148    56.012 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[3]_i_51/O
                         net (fo=3, routed)           0.483    56.495    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[3]_i_51_n_0
    SLICE_X42Y134        LUT6 (Prop_lut6_I0_O)        0.328    56.823 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[3]_i_20/O
                         net (fo=2, routed)           0.301    57.124    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/MUX1HOT_s_1_7_2_return404_out
    SLICE_X42Y134        LUT6 (Prop_lut6_I0_O)        0.124    57.248 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[3]_i_24/O
                         net (fo=1, routed)           0.599    57.847    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[3]_i_24_n_0
    SLICE_X37Y137        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    58.503 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    58.503    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva_reg[3]_i_7_n_0
    SLICE_X37Y138        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    58.816 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva_reg[5]_i_10/O[3]
                         net (fo=2, routed)           0.564    59.380    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/acc_12_nl[7]
    SLICE_X39Y140        LUT5 (Prop_lut5_I3_O)        0.306    59.686 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[5]_i_94/O
                         net (fo=1, routed)           0.433    60.119    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[5]_i_94_n_0
    SLICE_X39Y140        LUT6 (Prop_lut6_I4_O)        0.124    60.243 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[5]_i_30/O
                         net (fo=2, routed)           0.653    60.896    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/MUX1HOT_v_4_6_2_return48_out[2]
    SLICE_X39Y137        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    61.281 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000    61.281    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva_reg[5]_i_11_n_0
    SLICE_X39Y138        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    61.594 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_res_mant_4_sva_49_0_reg[49]_i_7/O[3]
                         net (fo=142, routed)         1.118    62.711    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/O[0]
    SLICE_X49Y137        LUT6 (Prop_lut6_I2_O)        0.306    63.017 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[5]_i_12/O
                         net (fo=26, routed)          1.263    64.280    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva_reg[5]_0
    SLICE_X58Y145        LUT6 (Prop_lut6_I4_O)        0.124    64.404 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_583/O
                         net (fo=1, routed)           0.452    64.856    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_583_n_0
    SLICE_X58Y145        LUT6 (Prop_lut6_I4_O)        0.124    64.980 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_301/O
                         net (fo=3, routed)           0.991    65.971    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/FSM_sequential_state_var_reg[5]_18
    SLICE_X61Y142        LUT6 (Prop_lut6_I3_O)        0.124    66.095 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_95/O
                         net (fo=41, routed)          2.214    68.309    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_rg/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[3]_i_510
    SLICE_X52Y115        LUT4 (Prop_lut4_I2_O)        0.152    68.461 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_rg/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_42/O
                         net (fo=15, routed)          2.047    70.508    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_0/z_out_16[0]
    SLICE_X93Y120        LUT6 (Prop_lut6_I5_O)        0.326    70.834 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_0/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[3]_i_536/O
                         net (fo=1, routed)           0.701    71.535    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_0/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[3]_i_536_n_0
    SLICE_X98Y115        LUT6 (Prop_lut6_I5_O)        0.124    71.659 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_0/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[3]_i_313/O
                         net (fo=1, routed)           1.111    72.770    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_0/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[3]_i_313_n_0
    SLICE_X99Y118        LUT6 (Prop_lut6_I2_O)        0.124    72.894 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_0/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[3]_i_123/O
                         net (fo=3, routed)           2.342    75.236    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[3]_i_27_0
    SLICE_X63Y131        LUT6 (Prop_lut6_I0_O)        0.124    75.360 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[3]_i_47/O
                         net (fo=1, routed)           0.433    75.794    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[3]_i_47_n_0
    SLICE_X63Y131        LUT3 (Prop_lut3_I2_O)        0.124    75.918 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[3]_i_20/O
                         net (fo=1, routed)           0.777    76.695    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[3]_i_20_n_0
    SLICE_X63Y128        LUT6 (Prop_lut6_I3_O)        0.124    76.819 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[3]_i_9/O
                         net (fo=1, routed)           1.249    78.068    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[3]_i_9_n_0
    SLICE_X52Y119        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601    78.669 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    78.669    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[3]_i_3_n_0
    SLICE_X52Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.783 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    78.783    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[7]_i_3_n_0
    SLICE_X52Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.897 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    78.897    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[11]_i_3_n_0
    SLICE_X52Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.011 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    79.011    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[15]_i_3_n_0
    SLICE_X52Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.125 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    79.125    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[19]_i_3_n_0
    SLICE_X52Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.239 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.009    79.248    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[23]_i_3_n_0
    SLICE_X52Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.362 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    79.362    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[27]_i_3_n_0
    SLICE_X52Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.476 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000    79.476    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[31]_i_3_n_0
    SLICE_X52Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.590 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000    79.590    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[35]_i_3_n_0
    SLICE_X52Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.704 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000    79.704    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[39]_i_3_n_0
    SLICE_X52Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.818 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000    79.818    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[43]_i_3_n_0
    SLICE_X52Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.932 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000    79.932    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[47]_i_3_n_0
    SLICE_X52Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.046 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_res_mant_4_sva_56_50_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    80.046    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_res_mant_4_sva_56_50_reg[1]_i_1_n_0
    SLICE_X52Y132        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    80.302 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_res_mant_4_sva_56_50_reg[5]_i_1/O[2]
                         net (fo=7, routed)           1.122    81.424    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/acc_19_nl[55]
    SLICE_X54Y134        LUT4 (Prop_lut4_I1_O)        0.302    81.726 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[3]_i_9/O
                         net (fo=3, routed)           0.428    82.155    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[3]_i_9_n_0
    SLICE_X54Y133        LUT5 (Prop_lut5_I4_O)        0.116    82.271 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[3]_i_6/O
                         net (fo=4, routed)           0.989    83.260    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[3]_i_6_n_0
    SLICE_X54Y129        LUT6 (Prop_lut6_I0_O)        0.328    83.588 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[5]_i_10/O
                         net (fo=5, routed)           1.250    84.838    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[5]_i_10_n_0
    SLICE_X43Y129        LUT2 (Prop_lut2_I1_O)        0.152    84.990 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[5]_i_2/O
                         net (fo=13, routed)          0.873    85.863    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/rtn_out[5]
    SLICE_X44Y122        LUT6 (Prop_lut6_I0_O)        0.326    86.189 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[1]_i_1/O
                         net (fo=16, routed)          1.623    87.813    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/input_449_in[0]
    SLICE_X27Y130        LUT3 (Prop_lut3_I0_O)        0.124    87.937 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/operator_33_true_12_acc_psp_sva[3]_i_20/O
                         net (fo=2, routed)           0.825    88.762    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/input_449_in[2]
    SLICE_X26Y140        LUT6 (Prop_lut6_I5_O)        0.124    88.886 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/operator_33_true_12_acc_psp_sva[3]_i_10/O
                         net (fo=1, routed)           0.286    89.173    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/operator_33_true_12_acc_psp_sva[3]_i_10_n_0
    SLICE_X26Y140        LUT6 (Prop_lut6_I4_O)        0.124    89.297 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/operator_33_true_12_acc_psp_sva[3]_i_2/O
                         net (fo=3, routed)           0.592    89.888    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/operator_33_true_12_acc_psp_sva[3]_i_2_n_0
    SLICE_X29Y140        LUT2 (Prop_lut2_I1_O)        0.124    90.012 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0[51]_i_40/O
                         net (fo=1, routed)           0.000    90.012    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0[51]_i_40_n_0
    SLICE_X29Y140        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    90.413 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0_reg[51]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.413    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0_reg[51]_i_31_n_0
    SLICE_X29Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.527 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0_reg[51]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.527    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0_reg[51]_i_18_n_0
    SLICE_X29Y142        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    90.861 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0_reg[51]_i_7/O[1]
                         net (fo=2, routed)           0.681    91.542    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/z_out_8[9]
    SLICE_X27Y142        LUT1 (Prop_lut1_I0_O)        0.303    91.845 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0[51]_i_16/O
                         net (fo=1, routed)           0.000    91.845    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0[51]_i_16_n_0
    SLICE_X27Y142        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    92.485 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0_reg[51]_i_5/O[3]
                         net (fo=45, routed)          1.023    93.508    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_10_if_4_slc_return_add_generic_AC_RND_CONV_false_10_acc_2_11_mdf_sva_reg[0]
    SLICE_X26Y138        LUT3 (Prop_lut3_I0_O)        0.298    93.806 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_return_add_generic_AC_RND_CONV_false_10_res_rounded_ftd_i_131/O
                         net (fo=5, routed)           0.634    94.440    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/p_10_in1521_in
    SLICE_X28Y137        LUT6 (Prop_lut6_I4_O)        0.328    94.768 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_return_add_generic_AC_RND_CONV_false_10_res_rounded_ftd_i_132/O
                         net (fo=1, routed)           0.159    94.927    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_return_add_generic_AC_RND_CONV_false_10_res_rounded_ftd_i_132_n_0
    SLICE_X28Y137        LUT6 (Prop_lut6_I0_O)        0.124    95.051 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_return_add_generic_AC_RND_CONV_false_10_res_rounded_ftd_i_126/O
                         net (fo=1, routed)           0.428    95.479    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_return_add_generic_AC_RND_CONV_false_10_res_rounded_ftd_i_126_n_0
    SLICE_X27Y138        LUT6 (Prop_lut6_I5_O)        0.124    95.603 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_return_add_generic_AC_RND_CONV_false_10_res_rounded_ftd_i_81/O
                         net (fo=1, routed)           0.154    95.757    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_return_add_generic_AC_RND_CONV_false_10_res_rounded_ftd_i_81_n_0
    SLICE_X27Y138        LUT5 (Prop_lut5_I0_O)        0.124    95.881 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_return_add_generic_AC_RND_CONV_false_10_res_rounded_ftd_i_33/O
                         net (fo=21, routed)          3.104    98.985    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_1_rg/nl_return_add_generic_AC_RND_CONV_false_10_lshift_1_rg_s[2]
    SLICE_X58Y105        LUT2 (Prop_lut2_I0_O)        0.150    99.135 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_1_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[11]_i_38/O
                         net (fo=58, routed)          1.338   100.473    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_1_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[11]_i_53
    SLICE_X58Y101        LUT2 (Prop_lut2_I0_O)        0.350   100.823 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_1_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[3]_i_27/O
                         net (fo=7, routed)           0.648   101.471    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_1_rg/stage_PE_1_tmp_im_d_1_sva_1_rsp_1_reg[1]
    SLICE_X58Y100        LUT4 (Prop_lut4_I0_O)        0.328   101.799 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_1_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[15]_i_42/O
                         net (fo=3, routed)           0.882   102.681    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_1_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[15]_i_42_n_0
    SLICE_X58Y99         LUT4 (Prop_lut4_I3_O)        0.150   102.831 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_1_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[11]_i_32/O
                         net (fo=4, routed)           0.726   103.558    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_1_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[11]_i_32_n_0
    SLICE_X56Y97         LUT6 (Prop_lut6_I5_O)        0.328   103.886 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_1_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[7]_i_15/O
                         net (fo=1, routed)           0.712   104.598    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_return_add_generic_AC_RND_CONV_false_10_res_rounded_ftd_reg[4]
    SLICE_X53Y94         LUT6 (Prop_lut6_I5_O)        0.124   104.722 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[7]_i_5/O
                         net (fo=1, routed)           0.000   104.722    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/conv_u2u_53_54_return[5]
    SLICE_X53Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   105.272 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000   105.272    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[7]_i_2_n_0
    SLICE_X53Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.386 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000   105.386    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[11]_i_2_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.500 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000   105.500    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[15]_i_2_n_0
    SLICE_X53Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.614 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000   105.614    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[19]_i_2_n_0
    SLICE_X53Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.728 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000   105.728    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[23]_i_2_n_0
    SLICE_X53Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.842 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.001   105.843    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[27]_i_2_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.957 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000   105.957    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[31]_i_2_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.071 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000   106.071    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[35]_i_2_n_0
    SLICE_X53Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.185 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000   106.185    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[39]_i_2_n_0
    SLICE_X53Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.299 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[43]_i_2/CO[3]
                         net (fo=1, routed)           0.000   106.299    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[43]_i_2_n_0
    SLICE_X53Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.413 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.000   106.413    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[47]_i_2_n_0
    SLICE_X53Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.527 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_51_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000   106.527    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_51_reg_i_2_n_0
    SLICE_X53Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293   106.820 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_return_add_generic_AC_RND_CONV_false_10_res_rounded_ftd_reg_i_1/CO[0]
                         net (fo=145, routed)         2.688   109.508    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/sel27_in
    SLICE_X42Y148        LUT2 (Prop_lut2_I1_O)        0.399   109.907 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/mem_reg_0_i_264/O
                         net (fo=1, routed)           0.452   110.359    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/mem_reg_0_i_264_n_0
    SLICE_X42Y148        LUT6 (Prop_lut6_I3_O)        0.328   110.687 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/mem_reg_0_i_223__0/O
                         net (fo=3, routed)           0.603   111.290    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_73__0_2
    SLICE_X45Y148        LUT5 (Prop_lut5_I4_O)        0.124   111.414 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_149/O
                         net (fo=2, routed)           0.278   111.692    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_149_n_0
    SLICE_X45Y148        LUT5 (Prop_lut5_I1_O)        0.124   111.816 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_73__0/O
                         net (fo=52, routed)          0.919   112.735    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_73__0_n_0
    SLICE_X51Y144        LUT2 (Prop_lut2_I1_O)        0.124   112.859 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_219__0/O
                         net (fo=9, routed)           2.120   114.979    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/nor_161_m1c
    SLICE_X52Y111        LUT6 (Prop_lut6_I0_O)        0.124   115.103 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_144/O
                         net (fo=51, routed)          2.570   117.673    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_144_n_0
    SLICE_X85Y102        LUT6 (Prop_lut6_I0_O)        0.124   117.797 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_215/O
                         net (fo=1, routed)           0.923   118.720    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_215_n_0
    SLICE_X64Y102        LUT2 (Prop_lut2_I0_O)        0.150   118.870 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_124__0/O
                         net (fo=1, routed)           0.601   119.471    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/In_copy/In_copy_run_inst/in_ramf_d[0]
    SLICE_X62Y98         LUT6 (Prop_lut6_I1_O)        0.326   119.797 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/In_copy/In_copy_run_inst/mem_reg_0_i_47/O
                         net (fo=1, routed)           0.676   120.473    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_0/d[32]
    RAMB36_X3Y20         RAMB36E1                                     r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_0/mem_reg_0/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000   200.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   201.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873   197.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   199.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091   200.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       1.753   201.753    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_0/clock
    RAMB36_X3Y20         RAMB36E1                                     r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_0/mem_reg_0/CLKARDCLK
                         clock pessimism              0.022   201.774    
                         clock uncertainty           -0.464   201.310    
    RAMB36_X3Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.241   201.069    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_0/mem_reg_0
  -------------------------------------------------------------------
                         required time                        201.069    
                         arrival time                        -120.473    
  -------------------------------------------------------------------
                         slack                                 80.596    

Slack (MET) :             80.672ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_index_const_0_lpi_2_dfm_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_0/mem_reg_1/DIADI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@200.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        118.362ns  (logic 39.579ns (33.439%)  route 78.783ns (66.561%))
  Logic Levels:           149  (CARRY4=75 DSP48E1=3 LUT1=1 LUT2=8 LUT3=9 LUT4=7 LUT5=13 LUT6=33)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.579ns = ( 201.579 - 200.000 ) 
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       1.844     1.844    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/clock
    SLICE_X34Y104        FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_index_const_0_lpi_2_dfm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y104        FDCE (Prop_fdce_C_Q)         0.518     2.362 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_index_const_0_lpi_2_dfm_reg/Q
                         net (fo=12, routed)          1.311     3.673    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_index_const_0_lpi_2_dfm_reg_n_0
    SLICE_X27Y108        LUT3 (Prop_lut3_I0_O)        0.124     3.797 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm[61]_i_32/O
                         net (fo=1, routed)           0.000     3.797    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm[61]_i_32_n_0
    SLICE_X27Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.347 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_24/CO[3]
                         net (fo=1, routed)           0.000     4.347    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_24_n_0
    SLICE_X27Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.461 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.461    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_19_n_0
    SLICE_X27Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.575 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.575    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_14_n_0
    SLICE_X27Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.689 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.689    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_13_n_0
    SLICE_X27Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.960 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_10/CO[0]
                         net (fo=76, routed)          1.289     6.249    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_10_n_3
    SLICE_X31Y108        LUT3 (Prop_lut3_I1_O)        0.373     6.622 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_230/O
                         net (fo=1, routed)           0.000     6.622    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_230_n_0
    SLICE_X31Y108        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.023 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_153/CO[3]
                         net (fo=1, routed)           0.000     7.023    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_153_n_0
    SLICE_X31Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.137 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_80/CO[3]
                         net (fo=1, routed)           0.000     7.137    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_80_n_0
    SLICE_X31Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.251 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.251    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_35_n_0
    SLICE_X31Y111        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.473 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_23/O[0]
                         net (fo=49, routed)          1.041     8.514    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_23_n_7
    SLICE_X26Y105        LUT5 (Prop_lut5_I3_O)        0.299     8.813 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_297/O
                         net (fo=5, routed)           0.544     9.358    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_297_n_0
    SLICE_X26Y106        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     9.762 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_234/CO[3]
                         net (fo=1, routed)           0.000     9.762    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_234_n_0
    SLICE_X26Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.879 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_162/CO[3]
                         net (fo=1, routed)           0.000     9.879    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_162_n_0
    SLICE_X26Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.996 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_89/CO[3]
                         net (fo=1, routed)           0.000     9.996    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_89_n_0
    SLICE_X26Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.113 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_37/CO[3]
                         net (fo=1, routed)           0.000    10.113    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_37_n_0
    SLICE_X26Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.332 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_24/O[0]
                         net (fo=26, routed)          0.652    10.984    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_24_n_7
    SLICE_X28Y109        LUT6 (Prop_lut6_I4_O)        0.295    11.279 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_172/O
                         net (fo=6, routed)           0.731    12.009    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_172_n_0
    SLICE_X28Y106        LUT2 (Prop_lut2_I0_O)        0.124    12.133 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_176/O
                         net (fo=1, routed)           0.000    12.133    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_176_n_0
    SLICE_X28Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.683 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_98/CO[3]
                         net (fo=1, routed)           0.000    12.683    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_98_n_0
    SLICE_X28Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.797 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_39/CO[3]
                         net (fo=1, routed)           0.000    12.797    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_39_n_0
    SLICE_X28Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.019 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_25/O[0]
                         net (fo=59, routed)          1.170    14.190    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_25_n_7
    SLICE_X26Y103        LUT5 (Prop_lut5_I3_O)        0.299    14.489 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_254/O
                         net (fo=5, routed)           0.564    15.053    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_254_n_0
    SLICE_X27Y104        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.579 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_178/CO[3]
                         net (fo=1, routed)           0.000    15.579    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_178_n_0
    SLICE_X27Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.693 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_106/CO[3]
                         net (fo=1, routed)           0.000    15.693    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_106_n_0
    SLICE_X27Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.807 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_41/CO[3]
                         net (fo=1, routed)           0.000    15.807    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_41_n_0
    SLICE_X27Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.029 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_26/O[0]
                         net (fo=40, routed)          1.184    17.213    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_26_n_7
    SLICE_X27Y102        LUT5 (Prop_lut5_I3_O)        0.299    17.512 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_191/O
                         net (fo=5, routed)           0.659    18.171    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_191_n_0
    SLICE_X29Y105        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.697 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_115/CO[3]
                         net (fo=1, routed)           0.000    18.697    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_115_n_0
    SLICE_X29Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.811 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_43/CO[3]
                         net (fo=1, routed)           0.000    18.811    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_43_n_0
    SLICE_X29Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.925 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_27/CO[3]
                         net (fo=1, routed)           0.000    18.925    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_27_n_0
    SLICE_X29Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.147 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_19/O[0]
                         net (fo=57, routed)          0.895    20.043    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_19_n_7
    SLICE_X32Y103        LUT5 (Prop_lut5_I3_O)        0.299    20.342 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_200/O
                         net (fo=5, routed)           0.573    20.915    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_200_n_0
    SLICE_X31Y103        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    21.313 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_126/CO[3]
                         net (fo=1, routed)           0.000    21.313    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_126_n_0
    SLICE_X31Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.427 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_53/CO[3]
                         net (fo=1, routed)           0.000    21.427    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_53_n_0
    SLICE_X31Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.541 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.541    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_29_n_0
    SLICE_X31Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.763 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_20/O[0]
                         net (fo=42, routed)          1.073    22.836    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_20_n_7
    SLICE_X32Y103        LUT5 (Prop_lut5_I3_O)        0.299    23.135 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_138/O
                         net (fo=3, routed)           0.646    23.781    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_138_n_0
    SLICE_X30Y103        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    24.301 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_62/CO[3]
                         net (fo=1, routed)           0.000    24.301    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_62_n_0
    SLICE_X30Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.418 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_31/CO[3]
                         net (fo=1, routed)           0.000    24.418    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_31_n_0
    SLICE_X30Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    24.637 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_21/O[0]
                         net (fo=34, routed)          0.924    25.561    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_21_n_7
    SLICE_X28Y100        LUT5 (Prop_lut5_I3_O)        0.295    25.856 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_220/O
                         net (fo=1, routed)           0.505    26.362    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_220_n_0
    SLICE_X29Y100        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.888 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_144/CO[3]
                         net (fo=1, routed)           0.000    26.888    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_144_n_0
    SLICE_X29Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.002 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_71/CO[3]
                         net (fo=1, routed)           0.000    27.002    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_71_n_0
    SLICE_X29Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.116 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_33/CO[3]
                         net (fo=1, routed)           0.000    27.116    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_33_n_0
    SLICE_X29Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.338 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_22/O[0]
                         net (fo=2, routed)           0.965    28.302    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/nl_z_out_21__6_31[0]
    SLICE_X36Y113        LUT6 (Prop_lut6_I0_O)        0.299    28.601 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/nl_z_out_21__2_i_73/O
                         net (fo=1, routed)           0.452    29.053    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/nl_z_out_21__2_i_73_n_0
    SLICE_X36Y113        LUT6 (Prop_lut6_I1_O)        0.124    29.177 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/nl_z_out_21__2_i_17/O
                         net (fo=3, routed)           1.507    30.684    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/conv_u2s_53_54_return[0]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      4.036    34.720 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/nl_z_out_21__5/PCOUT[47]
                         net (fo=1, routed)           0.002    34.722    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/nl_z_out_21__5_n_106
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    36.435 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/nl_z_out_21__6/PCOUT[47]
                         net (fo=1, routed)           0.002    36.437    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/nl_z_out_21__6_n_106
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[39])
                                                      1.518    37.955 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/nl_z_out_21__7/P[39]
                         net (fo=2, routed)           1.308    39.263    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/p_3_in[56]
    SLICE_X36Y96         LUT3 (Prop_lut3_I1_O)        0.150    39.413 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52[1]_i_251/O
                         net (fo=2, routed)           0.816    40.229    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52[1]_i_251_n_0
    SLICE_X36Y97         LUT4 (Prop_lut4_I3_O)        0.355    40.584 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52[1]_i_255/O
                         net (fo=1, routed)           0.000    40.584    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52[1]_i_255_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    41.097 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[1]_i_204/CO[3]
                         net (fo=1, routed)           0.000    41.097    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[1]_i_204_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.214 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[1]_i_209/CO[3]
                         net (fo=1, routed)           0.000    41.214    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[1]_i_209_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.331 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[1]_i_206/CO[3]
                         net (fo=1, routed)           0.001    41.331    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[1]_i_206_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    41.654 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[1]_i_212/O[1]
                         net (fo=4, routed)           1.148    42.803    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/O1326[17]
    SLICE_X42Y96         LUT3 (Prop_lut3_I2_O)        0.332    43.135 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_62_52[1]_i_128/O
                         net (fo=2, routed)           0.718    43.852    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg/nl_return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg_a[21]
    SLICE_X41Y95         LUT6 (Prop_lut6_I3_O)        0.328    44.180 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg/out1_rsci_idat_51_i_103/O
                         net (fo=3, routed)           0.651    44.831    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg/nl_z_out_21__7_14
    SLICE_X43Y94         LUT3 (Prop_lut3_I2_O)        0.150    44.981 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[43]_i_48/O
                         net (fo=3, routed)           0.938    45.919    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg/nl_z_out_21__7_7
    SLICE_X47Y93         LUT6 (Prop_lut6_I5_O)        0.326    46.245 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[35]_i_29/O
                         net (fo=2, routed)           0.789    47.035    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[35]_i_29_n_0
    SLICE_X49Y93         LUT3 (Prop_lut3_I0_O)        0.124    47.159 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[35]_i_19/O
                         net (fo=5, routed)           1.098    48.257    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[3]_i_37_0[37]
    SLICE_X53Y92         LUT4 (Prop_lut4_I1_O)        0.124    48.381 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_62_52[1]_i_14/O
                         net (fo=1, routed)           0.794    49.175    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_62_52[1]_i_14_n_0
    SLICE_X50Y92         LUT5 (Prop_lut5_I4_O)        0.124    49.299 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_62_52[1]_i_4/O
                         net (fo=2, routed)           0.741    50.040    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_62_52[1]_i_4_n_0
    SLICE_X49Y94         LUT6 (Prop_lut6_I0_O)        0.124    50.164 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_BUTTERFLY_1_else_3_else_acc_4_3_ftd_1[4]_i_19/O
                         net (fo=81, routed)          1.933    52.097    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/sel3555_in
    SLICE_X34Y127        LUT6 (Prop_lut6_I1_O)        0.124    52.221 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/BUTTERFLY_1_else_1_if_slc_in_u_16_15_0_ncse_sva_rsp_1[1]_i_6/O
                         net (fo=8, routed)           1.077    53.298    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/p_1108_in
    SLICE_X37Y144        LUT6 (Prop_lut6_I0_O)        0.124    53.422 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/drf_qr_lval_11_smx_lpi_3_dfm_10_i_9/O
                         net (fo=24, routed)          1.338    54.760    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/drf_qr_lval_11_smx_lpi_3_dfm_10_i_9_n_0
    SLICE_X41Y129        LUT5 (Prop_lut5_I4_O)        0.124    54.884 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/drf_qr_lval_11_smx_lpi_3_dfm_4_0[0]_i_4/O
                         net (fo=8, routed)           0.980    55.864    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/drf_qr_lval_11_smx_lpi_3_dfm_4_0[0]_i_4_n_0
    SLICE_X42Y133        LUT4 (Prop_lut4_I2_O)        0.148    56.012 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[3]_i_51/O
                         net (fo=3, routed)           0.483    56.495    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[3]_i_51_n_0
    SLICE_X42Y134        LUT6 (Prop_lut6_I0_O)        0.328    56.823 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[3]_i_20/O
                         net (fo=2, routed)           0.301    57.124    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/MUX1HOT_s_1_7_2_return404_out
    SLICE_X42Y134        LUT6 (Prop_lut6_I0_O)        0.124    57.248 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[3]_i_24/O
                         net (fo=1, routed)           0.599    57.847    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[3]_i_24_n_0
    SLICE_X37Y137        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    58.503 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    58.503    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva_reg[3]_i_7_n_0
    SLICE_X37Y138        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    58.816 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva_reg[5]_i_10/O[3]
                         net (fo=2, routed)           0.564    59.380    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/acc_12_nl[7]
    SLICE_X39Y140        LUT5 (Prop_lut5_I3_O)        0.306    59.686 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[5]_i_94/O
                         net (fo=1, routed)           0.433    60.119    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[5]_i_94_n_0
    SLICE_X39Y140        LUT6 (Prop_lut6_I4_O)        0.124    60.243 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[5]_i_30/O
                         net (fo=2, routed)           0.653    60.896    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/MUX1HOT_v_4_6_2_return48_out[2]
    SLICE_X39Y137        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    61.281 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000    61.281    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva_reg[5]_i_11_n_0
    SLICE_X39Y138        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    61.594 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_res_mant_4_sva_49_0_reg[49]_i_7/O[3]
                         net (fo=142, routed)         1.118    62.711    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/O[0]
    SLICE_X49Y137        LUT6 (Prop_lut6_I2_O)        0.306    63.017 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[5]_i_12/O
                         net (fo=26, routed)          1.263    64.280    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva_reg[5]_0
    SLICE_X58Y145        LUT6 (Prop_lut6_I4_O)        0.124    64.404 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_583/O
                         net (fo=1, routed)           0.452    64.856    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_583_n_0
    SLICE_X58Y145        LUT6 (Prop_lut6_I4_O)        0.124    64.980 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_301/O
                         net (fo=3, routed)           0.991    65.971    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/FSM_sequential_state_var_reg[5]_18
    SLICE_X61Y142        LUT6 (Prop_lut6_I3_O)        0.124    66.095 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_95/O
                         net (fo=41, routed)          2.214    68.309    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_rg/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[3]_i_510
    SLICE_X52Y115        LUT4 (Prop_lut4_I2_O)        0.152    68.461 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_rg/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_42/O
                         net (fo=15, routed)          2.047    70.508    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_0/z_out_16[0]
    SLICE_X93Y120        LUT6 (Prop_lut6_I5_O)        0.326    70.834 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_0/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[3]_i_536/O
                         net (fo=1, routed)           0.701    71.535    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_0/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[3]_i_536_n_0
    SLICE_X98Y115        LUT6 (Prop_lut6_I5_O)        0.124    71.659 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_0/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[3]_i_313/O
                         net (fo=1, routed)           1.111    72.770    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_0/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[3]_i_313_n_0
    SLICE_X99Y118        LUT6 (Prop_lut6_I2_O)        0.124    72.894 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_0/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[3]_i_123/O
                         net (fo=3, routed)           2.342    75.236    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[3]_i_27_0
    SLICE_X63Y131        LUT6 (Prop_lut6_I0_O)        0.124    75.360 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[3]_i_47/O
                         net (fo=1, routed)           0.433    75.794    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[3]_i_47_n_0
    SLICE_X63Y131        LUT3 (Prop_lut3_I2_O)        0.124    75.918 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[3]_i_20/O
                         net (fo=1, routed)           0.777    76.695    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[3]_i_20_n_0
    SLICE_X63Y128        LUT6 (Prop_lut6_I3_O)        0.124    76.819 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[3]_i_9/O
                         net (fo=1, routed)           1.249    78.068    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[3]_i_9_n_0
    SLICE_X52Y119        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601    78.669 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    78.669    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[3]_i_3_n_0
    SLICE_X52Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.783 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    78.783    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[7]_i_3_n_0
    SLICE_X52Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.897 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    78.897    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[11]_i_3_n_0
    SLICE_X52Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.011 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    79.011    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[15]_i_3_n_0
    SLICE_X52Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.125 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    79.125    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[19]_i_3_n_0
    SLICE_X52Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.239 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.009    79.248    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[23]_i_3_n_0
    SLICE_X52Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.362 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    79.362    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[27]_i_3_n_0
    SLICE_X52Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.476 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000    79.476    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[31]_i_3_n_0
    SLICE_X52Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.590 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000    79.590    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[35]_i_3_n_0
    SLICE_X52Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.704 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000    79.704    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[39]_i_3_n_0
    SLICE_X52Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.818 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000    79.818    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[43]_i_3_n_0
    SLICE_X52Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.932 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000    79.932    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[47]_i_3_n_0
    SLICE_X52Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.046 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_res_mant_4_sva_56_50_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    80.046    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_res_mant_4_sva_56_50_reg[1]_i_1_n_0
    SLICE_X52Y132        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    80.302 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_res_mant_4_sva_56_50_reg[5]_i_1/O[2]
                         net (fo=7, routed)           1.122    81.424    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/acc_19_nl[55]
    SLICE_X54Y134        LUT4 (Prop_lut4_I1_O)        0.302    81.726 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[3]_i_9/O
                         net (fo=3, routed)           0.428    82.155    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[3]_i_9_n_0
    SLICE_X54Y133        LUT5 (Prop_lut5_I4_O)        0.116    82.271 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[3]_i_6/O
                         net (fo=4, routed)           0.989    83.260    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[3]_i_6_n_0
    SLICE_X54Y129        LUT6 (Prop_lut6_I0_O)        0.328    83.588 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[5]_i_10/O
                         net (fo=5, routed)           1.250    84.838    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[5]_i_10_n_0
    SLICE_X43Y129        LUT2 (Prop_lut2_I1_O)        0.152    84.990 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[5]_i_2/O
                         net (fo=13, routed)          0.873    85.863    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/rtn_out[5]
    SLICE_X44Y122        LUT6 (Prop_lut6_I0_O)        0.326    86.189 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[1]_i_1/O
                         net (fo=16, routed)          1.623    87.813    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/input_449_in[0]
    SLICE_X27Y130        LUT3 (Prop_lut3_I0_O)        0.124    87.937 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/operator_33_true_12_acc_psp_sva[3]_i_20/O
                         net (fo=2, routed)           0.825    88.762    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/input_449_in[2]
    SLICE_X26Y140        LUT6 (Prop_lut6_I5_O)        0.124    88.886 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/operator_33_true_12_acc_psp_sva[3]_i_10/O
                         net (fo=1, routed)           0.286    89.173    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/operator_33_true_12_acc_psp_sva[3]_i_10_n_0
    SLICE_X26Y140        LUT6 (Prop_lut6_I4_O)        0.124    89.297 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/operator_33_true_12_acc_psp_sva[3]_i_2/O
                         net (fo=3, routed)           0.592    89.888    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/operator_33_true_12_acc_psp_sva[3]_i_2_n_0
    SLICE_X29Y140        LUT2 (Prop_lut2_I1_O)        0.124    90.012 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0[51]_i_40/O
                         net (fo=1, routed)           0.000    90.012    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0[51]_i_40_n_0
    SLICE_X29Y140        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    90.413 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0_reg[51]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.413    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0_reg[51]_i_31_n_0
    SLICE_X29Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.527 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0_reg[51]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.527    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0_reg[51]_i_18_n_0
    SLICE_X29Y142        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    90.861 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0_reg[51]_i_7/O[1]
                         net (fo=2, routed)           0.681    91.542    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/z_out_8[9]
    SLICE_X27Y142        LUT1 (Prop_lut1_I0_O)        0.303    91.845 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0[51]_i_16/O
                         net (fo=1, routed)           0.000    91.845    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0[51]_i_16_n_0
    SLICE_X27Y142        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    92.485 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0_reg[51]_i_5/O[3]
                         net (fo=45, routed)          1.023    93.508    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_10_if_4_slc_return_add_generic_AC_RND_CONV_false_10_acc_2_11_mdf_sva_reg[0]
    SLICE_X26Y138        LUT3 (Prop_lut3_I0_O)        0.298    93.806 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_return_add_generic_AC_RND_CONV_false_10_res_rounded_ftd_i_131/O
                         net (fo=5, routed)           0.634    94.440    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/p_10_in1521_in
    SLICE_X28Y137        LUT6 (Prop_lut6_I4_O)        0.328    94.768 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_return_add_generic_AC_RND_CONV_false_10_res_rounded_ftd_i_132/O
                         net (fo=1, routed)           0.159    94.927    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_return_add_generic_AC_RND_CONV_false_10_res_rounded_ftd_i_132_n_0
    SLICE_X28Y137        LUT6 (Prop_lut6_I0_O)        0.124    95.051 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_return_add_generic_AC_RND_CONV_false_10_res_rounded_ftd_i_126/O
                         net (fo=1, routed)           0.428    95.479    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_return_add_generic_AC_RND_CONV_false_10_res_rounded_ftd_i_126_n_0
    SLICE_X27Y138        LUT6 (Prop_lut6_I5_O)        0.124    95.603 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_return_add_generic_AC_RND_CONV_false_10_res_rounded_ftd_i_81/O
                         net (fo=1, routed)           0.154    95.757    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_return_add_generic_AC_RND_CONV_false_10_res_rounded_ftd_i_81_n_0
    SLICE_X27Y138        LUT5 (Prop_lut5_I0_O)        0.124    95.881 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_return_add_generic_AC_RND_CONV_false_10_res_rounded_ftd_i_33/O
                         net (fo=21, routed)          3.104    98.985    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_1_rg/nl_return_add_generic_AC_RND_CONV_false_10_lshift_1_rg_s[2]
    SLICE_X58Y105        LUT2 (Prop_lut2_I0_O)        0.150    99.135 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_1_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[11]_i_38/O
                         net (fo=58, routed)          1.338   100.473    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_1_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[11]_i_53
    SLICE_X58Y101        LUT2 (Prop_lut2_I0_O)        0.350   100.823 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_1_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[3]_i_27/O
                         net (fo=7, routed)           0.648   101.471    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_1_rg/stage_PE_1_tmp_im_d_1_sva_1_rsp_1_reg[1]
    SLICE_X58Y100        LUT4 (Prop_lut4_I0_O)        0.328   101.799 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_1_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[15]_i_42/O
                         net (fo=3, routed)           0.882   102.681    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_1_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[15]_i_42_n_0
    SLICE_X58Y99         LUT4 (Prop_lut4_I3_O)        0.150   102.831 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_1_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[11]_i_32/O
                         net (fo=4, routed)           0.726   103.558    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_1_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[11]_i_32_n_0
    SLICE_X56Y97         LUT6 (Prop_lut6_I5_O)        0.328   103.886 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_1_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[7]_i_15/O
                         net (fo=1, routed)           0.712   104.598    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_return_add_generic_AC_RND_CONV_false_10_res_rounded_ftd_reg[4]
    SLICE_X53Y94         LUT6 (Prop_lut6_I5_O)        0.124   104.722 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[7]_i_5/O
                         net (fo=1, routed)           0.000   104.722    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/conv_u2u_53_54_return[5]
    SLICE_X53Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   105.272 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000   105.272    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[7]_i_2_n_0
    SLICE_X53Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.386 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000   105.386    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[11]_i_2_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.500 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000   105.500    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[15]_i_2_n_0
    SLICE_X53Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.614 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000   105.614    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[19]_i_2_n_0
    SLICE_X53Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.728 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000   105.728    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[23]_i_2_n_0
    SLICE_X53Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.842 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.001   105.843    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[27]_i_2_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.957 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000   105.957    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[31]_i_2_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.071 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000   106.071    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[35]_i_2_n_0
    SLICE_X53Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.185 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000   106.185    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[39]_i_2_n_0
    SLICE_X53Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.299 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[43]_i_2/CO[3]
                         net (fo=1, routed)           0.000   106.299    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[43]_i_2_n_0
    SLICE_X53Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.413 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.000   106.413    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[47]_i_2_n_0
    SLICE_X53Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.527 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_51_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000   106.527    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_51_reg_i_2_n_0
    SLICE_X53Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293   106.820 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_return_add_generic_AC_RND_CONV_false_10_res_rounded_ftd_reg_i_1/CO[0]
                         net (fo=145, routed)         2.688   109.508    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/sel27_in
    SLICE_X42Y148        LUT2 (Prop_lut2_I1_O)        0.399   109.907 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/mem_reg_0_i_264/O
                         net (fo=1, routed)           0.452   110.359    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/mem_reg_0_i_264_n_0
    SLICE_X42Y148        LUT6 (Prop_lut6_I3_O)        0.328   110.687 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/mem_reg_0_i_223__0/O
                         net (fo=3, routed)           0.603   111.290    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_73__0_2
    SLICE_X45Y148        LUT5 (Prop_lut5_I4_O)        0.124   111.414 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_149/O
                         net (fo=2, routed)           0.278   111.692    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_149_n_0
    SLICE_X45Y148        LUT5 (Prop_lut5_I1_O)        0.124   111.816 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_73__0/O
                         net (fo=52, routed)          0.919   112.735    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_73__0_n_0
    SLICE_X51Y144        LUT2 (Prop_lut2_I1_O)        0.124   112.859 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_219__0/O
                         net (fo=9, routed)           2.120   114.979    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/nor_161_m1c
    SLICE_X52Y111        LUT6 (Prop_lut6_I0_O)        0.124   115.103 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_144/O
                         net (fo=51, routed)          2.232   117.335    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_144_n_0
    SLICE_X83Y105        LUT6 (Prop_lut6_I0_O)        0.124   117.459 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_1_i_85__0/O
                         net (fo=1, routed)           1.173   118.632    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_1_i_85__0_n_0
    SLICE_X62Y100        LUT2 (Prop_lut2_I0_O)        0.150   118.782 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_1_i_48__0/O
                         net (fo=1, routed)           0.286   119.068    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/In_copy/In_copy_run_inst/in_ramf_d[12]
    SLICE_X62Y100        LUT6 (Prop_lut6_I1_O)        0.348   119.416 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/In_copy/In_copy_run_inst/mem_reg_1_i_20/O
                         net (fo=1, routed)           0.790   120.206    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_0/d[44]
    RAMB36_X3Y19         RAMB36E1                                     r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_0/mem_reg_1/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000   200.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   201.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873   197.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   199.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091   200.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       1.579   201.579    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_0/clock
    RAMB36_X3Y19         RAMB36E1                                     r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_0/mem_reg_1/CLKARDCLK
                         clock pessimism              0.004   201.583    
                         clock uncertainty           -0.464   201.119    
    RAMB36_X3Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[8])
                                                     -0.241   200.878    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_0/mem_reg_1
  -------------------------------------------------------------------
                         required time                        200.878    
                         arrival time                        -120.206    
  -------------------------------------------------------------------
                         slack                                 80.672    

Slack (MET) :             80.681ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_index_const_0_lpi_2_dfm_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_0/mem_reg_1/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@200.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        118.353ns  (logic 39.579ns (33.441%)  route 78.774ns (66.559%))
  Logic Levels:           149  (CARRY4=75 DSP48E1=3 LUT1=1 LUT2=8 LUT3=9 LUT4=7 LUT5=13 LUT6=33)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.579ns = ( 201.579 - 200.000 ) 
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       1.844     1.844    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/clock
    SLICE_X34Y104        FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_index_const_0_lpi_2_dfm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y104        FDCE (Prop_fdce_C_Q)         0.518     2.362 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_index_const_0_lpi_2_dfm_reg/Q
                         net (fo=12, routed)          1.311     3.673    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_index_const_0_lpi_2_dfm_reg_n_0
    SLICE_X27Y108        LUT3 (Prop_lut3_I0_O)        0.124     3.797 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm[61]_i_32/O
                         net (fo=1, routed)           0.000     3.797    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm[61]_i_32_n_0
    SLICE_X27Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.347 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_24/CO[3]
                         net (fo=1, routed)           0.000     4.347    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_24_n_0
    SLICE_X27Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.461 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.461    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_19_n_0
    SLICE_X27Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.575 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.575    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_14_n_0
    SLICE_X27Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.689 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.689    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_13_n_0
    SLICE_X27Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.960 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_10/CO[0]
                         net (fo=76, routed)          1.289     6.249    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_10_n_3
    SLICE_X31Y108        LUT3 (Prop_lut3_I1_O)        0.373     6.622 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_230/O
                         net (fo=1, routed)           0.000     6.622    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_230_n_0
    SLICE_X31Y108        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.023 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_153/CO[3]
                         net (fo=1, routed)           0.000     7.023    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_153_n_0
    SLICE_X31Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.137 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_80/CO[3]
                         net (fo=1, routed)           0.000     7.137    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_80_n_0
    SLICE_X31Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.251 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.251    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_35_n_0
    SLICE_X31Y111        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.473 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_23/O[0]
                         net (fo=49, routed)          1.041     8.514    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_23_n_7
    SLICE_X26Y105        LUT5 (Prop_lut5_I3_O)        0.299     8.813 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_297/O
                         net (fo=5, routed)           0.544     9.358    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_297_n_0
    SLICE_X26Y106        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     9.762 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_234/CO[3]
                         net (fo=1, routed)           0.000     9.762    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_234_n_0
    SLICE_X26Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.879 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_162/CO[3]
                         net (fo=1, routed)           0.000     9.879    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_162_n_0
    SLICE_X26Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.996 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_89/CO[3]
                         net (fo=1, routed)           0.000     9.996    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_89_n_0
    SLICE_X26Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.113 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_37/CO[3]
                         net (fo=1, routed)           0.000    10.113    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_37_n_0
    SLICE_X26Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.332 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_24/O[0]
                         net (fo=26, routed)          0.652    10.984    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_24_n_7
    SLICE_X28Y109        LUT6 (Prop_lut6_I4_O)        0.295    11.279 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_172/O
                         net (fo=6, routed)           0.731    12.009    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_172_n_0
    SLICE_X28Y106        LUT2 (Prop_lut2_I0_O)        0.124    12.133 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_176/O
                         net (fo=1, routed)           0.000    12.133    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_176_n_0
    SLICE_X28Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.683 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_98/CO[3]
                         net (fo=1, routed)           0.000    12.683    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_98_n_0
    SLICE_X28Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.797 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_39/CO[3]
                         net (fo=1, routed)           0.000    12.797    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_39_n_0
    SLICE_X28Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.019 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_25/O[0]
                         net (fo=59, routed)          1.170    14.190    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_25_n_7
    SLICE_X26Y103        LUT5 (Prop_lut5_I3_O)        0.299    14.489 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_254/O
                         net (fo=5, routed)           0.564    15.053    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_254_n_0
    SLICE_X27Y104        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.579 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_178/CO[3]
                         net (fo=1, routed)           0.000    15.579    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_178_n_0
    SLICE_X27Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.693 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_106/CO[3]
                         net (fo=1, routed)           0.000    15.693    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_106_n_0
    SLICE_X27Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.807 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_41/CO[3]
                         net (fo=1, routed)           0.000    15.807    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_41_n_0
    SLICE_X27Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.029 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_26/O[0]
                         net (fo=40, routed)          1.184    17.213    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_26_n_7
    SLICE_X27Y102        LUT5 (Prop_lut5_I3_O)        0.299    17.512 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_191/O
                         net (fo=5, routed)           0.659    18.171    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_191_n_0
    SLICE_X29Y105        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.697 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_115/CO[3]
                         net (fo=1, routed)           0.000    18.697    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_115_n_0
    SLICE_X29Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.811 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_43/CO[3]
                         net (fo=1, routed)           0.000    18.811    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_43_n_0
    SLICE_X29Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.925 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_27/CO[3]
                         net (fo=1, routed)           0.000    18.925    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_27_n_0
    SLICE_X29Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.147 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_19/O[0]
                         net (fo=57, routed)          0.895    20.043    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_19_n_7
    SLICE_X32Y103        LUT5 (Prop_lut5_I3_O)        0.299    20.342 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_200/O
                         net (fo=5, routed)           0.573    20.915    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_200_n_0
    SLICE_X31Y103        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    21.313 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_126/CO[3]
                         net (fo=1, routed)           0.000    21.313    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_126_n_0
    SLICE_X31Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.427 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_53/CO[3]
                         net (fo=1, routed)           0.000    21.427    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_53_n_0
    SLICE_X31Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.541 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.541    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_29_n_0
    SLICE_X31Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.763 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_20/O[0]
                         net (fo=42, routed)          1.073    22.836    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_20_n_7
    SLICE_X32Y103        LUT5 (Prop_lut5_I3_O)        0.299    23.135 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_138/O
                         net (fo=3, routed)           0.646    23.781    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_138_n_0
    SLICE_X30Y103        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    24.301 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_62/CO[3]
                         net (fo=1, routed)           0.000    24.301    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_62_n_0
    SLICE_X30Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.418 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_31/CO[3]
                         net (fo=1, routed)           0.000    24.418    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_31_n_0
    SLICE_X30Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    24.637 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_21/O[0]
                         net (fo=34, routed)          0.924    25.561    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_21_n_7
    SLICE_X28Y100        LUT5 (Prop_lut5_I3_O)        0.295    25.856 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_220/O
                         net (fo=1, routed)           0.505    26.362    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_220_n_0
    SLICE_X29Y100        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.888 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_144/CO[3]
                         net (fo=1, routed)           0.000    26.888    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_144_n_0
    SLICE_X29Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.002 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_71/CO[3]
                         net (fo=1, routed)           0.000    27.002    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_71_n_0
    SLICE_X29Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.116 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_33/CO[3]
                         net (fo=1, routed)           0.000    27.116    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_33_n_0
    SLICE_X29Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.338 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_22/O[0]
                         net (fo=2, routed)           0.965    28.302    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/nl_z_out_21__6_31[0]
    SLICE_X36Y113        LUT6 (Prop_lut6_I0_O)        0.299    28.601 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/nl_z_out_21__2_i_73/O
                         net (fo=1, routed)           0.452    29.053    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/nl_z_out_21__2_i_73_n_0
    SLICE_X36Y113        LUT6 (Prop_lut6_I1_O)        0.124    29.177 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/nl_z_out_21__2_i_17/O
                         net (fo=3, routed)           1.507    30.684    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/conv_u2s_53_54_return[0]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      4.036    34.720 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/nl_z_out_21__5/PCOUT[47]
                         net (fo=1, routed)           0.002    34.722    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/nl_z_out_21__5_n_106
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    36.435 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/nl_z_out_21__6/PCOUT[47]
                         net (fo=1, routed)           0.002    36.437    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/nl_z_out_21__6_n_106
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[39])
                                                      1.518    37.955 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/nl_z_out_21__7/P[39]
                         net (fo=2, routed)           1.308    39.263    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/p_3_in[56]
    SLICE_X36Y96         LUT3 (Prop_lut3_I1_O)        0.150    39.413 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52[1]_i_251/O
                         net (fo=2, routed)           0.816    40.229    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52[1]_i_251_n_0
    SLICE_X36Y97         LUT4 (Prop_lut4_I3_O)        0.355    40.584 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52[1]_i_255/O
                         net (fo=1, routed)           0.000    40.584    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52[1]_i_255_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    41.097 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[1]_i_204/CO[3]
                         net (fo=1, routed)           0.000    41.097    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[1]_i_204_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.214 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[1]_i_209/CO[3]
                         net (fo=1, routed)           0.000    41.214    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[1]_i_209_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.331 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[1]_i_206/CO[3]
                         net (fo=1, routed)           0.001    41.331    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[1]_i_206_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    41.654 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[1]_i_212/O[1]
                         net (fo=4, routed)           1.148    42.803    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/O1326[17]
    SLICE_X42Y96         LUT3 (Prop_lut3_I2_O)        0.332    43.135 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_62_52[1]_i_128/O
                         net (fo=2, routed)           0.718    43.852    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg/nl_return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg_a[21]
    SLICE_X41Y95         LUT6 (Prop_lut6_I3_O)        0.328    44.180 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg/out1_rsci_idat_51_i_103/O
                         net (fo=3, routed)           0.651    44.831    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg/nl_z_out_21__7_14
    SLICE_X43Y94         LUT3 (Prop_lut3_I2_O)        0.150    44.981 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[43]_i_48/O
                         net (fo=3, routed)           0.938    45.919    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg/nl_z_out_21__7_7
    SLICE_X47Y93         LUT6 (Prop_lut6_I5_O)        0.326    46.245 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[35]_i_29/O
                         net (fo=2, routed)           0.789    47.035    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[35]_i_29_n_0
    SLICE_X49Y93         LUT3 (Prop_lut3_I0_O)        0.124    47.159 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[35]_i_19/O
                         net (fo=5, routed)           1.098    48.257    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[3]_i_37_0[37]
    SLICE_X53Y92         LUT4 (Prop_lut4_I1_O)        0.124    48.381 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_62_52[1]_i_14/O
                         net (fo=1, routed)           0.794    49.175    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_62_52[1]_i_14_n_0
    SLICE_X50Y92         LUT5 (Prop_lut5_I4_O)        0.124    49.299 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_62_52[1]_i_4/O
                         net (fo=2, routed)           0.741    50.040    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_62_52[1]_i_4_n_0
    SLICE_X49Y94         LUT6 (Prop_lut6_I0_O)        0.124    50.164 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_BUTTERFLY_1_else_3_else_acc_4_3_ftd_1[4]_i_19/O
                         net (fo=81, routed)          1.933    52.097    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/sel3555_in
    SLICE_X34Y127        LUT6 (Prop_lut6_I1_O)        0.124    52.221 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/BUTTERFLY_1_else_1_if_slc_in_u_16_15_0_ncse_sva_rsp_1[1]_i_6/O
                         net (fo=8, routed)           1.077    53.298    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/p_1108_in
    SLICE_X37Y144        LUT6 (Prop_lut6_I0_O)        0.124    53.422 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/drf_qr_lval_11_smx_lpi_3_dfm_10_i_9/O
                         net (fo=24, routed)          1.338    54.760    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/drf_qr_lval_11_smx_lpi_3_dfm_10_i_9_n_0
    SLICE_X41Y129        LUT5 (Prop_lut5_I4_O)        0.124    54.884 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/drf_qr_lval_11_smx_lpi_3_dfm_4_0[0]_i_4/O
                         net (fo=8, routed)           0.980    55.864    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/drf_qr_lval_11_smx_lpi_3_dfm_4_0[0]_i_4_n_0
    SLICE_X42Y133        LUT4 (Prop_lut4_I2_O)        0.148    56.012 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[3]_i_51/O
                         net (fo=3, routed)           0.483    56.495    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[3]_i_51_n_0
    SLICE_X42Y134        LUT6 (Prop_lut6_I0_O)        0.328    56.823 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[3]_i_20/O
                         net (fo=2, routed)           0.301    57.124    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/MUX1HOT_s_1_7_2_return404_out
    SLICE_X42Y134        LUT6 (Prop_lut6_I0_O)        0.124    57.248 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[3]_i_24/O
                         net (fo=1, routed)           0.599    57.847    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[3]_i_24_n_0
    SLICE_X37Y137        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    58.503 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    58.503    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva_reg[3]_i_7_n_0
    SLICE_X37Y138        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    58.816 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva_reg[5]_i_10/O[3]
                         net (fo=2, routed)           0.564    59.380    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/acc_12_nl[7]
    SLICE_X39Y140        LUT5 (Prop_lut5_I3_O)        0.306    59.686 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[5]_i_94/O
                         net (fo=1, routed)           0.433    60.119    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[5]_i_94_n_0
    SLICE_X39Y140        LUT6 (Prop_lut6_I4_O)        0.124    60.243 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[5]_i_30/O
                         net (fo=2, routed)           0.653    60.896    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/MUX1HOT_v_4_6_2_return48_out[2]
    SLICE_X39Y137        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    61.281 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000    61.281    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva_reg[5]_i_11_n_0
    SLICE_X39Y138        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    61.594 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_res_mant_4_sva_49_0_reg[49]_i_7/O[3]
                         net (fo=142, routed)         1.118    62.711    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/O[0]
    SLICE_X49Y137        LUT6 (Prop_lut6_I2_O)        0.306    63.017 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[5]_i_12/O
                         net (fo=26, routed)          1.263    64.280    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva_reg[5]_0
    SLICE_X58Y145        LUT6 (Prop_lut6_I4_O)        0.124    64.404 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_583/O
                         net (fo=1, routed)           0.452    64.856    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_583_n_0
    SLICE_X58Y145        LUT6 (Prop_lut6_I4_O)        0.124    64.980 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_301/O
                         net (fo=3, routed)           0.991    65.971    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/FSM_sequential_state_var_reg[5]_18
    SLICE_X61Y142        LUT6 (Prop_lut6_I3_O)        0.124    66.095 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_95/O
                         net (fo=41, routed)          2.214    68.309    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_rg/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[3]_i_510
    SLICE_X52Y115        LUT4 (Prop_lut4_I2_O)        0.152    68.461 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_rg/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_42/O
                         net (fo=15, routed)          2.047    70.508    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_0/z_out_16[0]
    SLICE_X93Y120        LUT6 (Prop_lut6_I5_O)        0.326    70.834 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_0/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[3]_i_536/O
                         net (fo=1, routed)           0.701    71.535    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_0/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[3]_i_536_n_0
    SLICE_X98Y115        LUT6 (Prop_lut6_I5_O)        0.124    71.659 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_0/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[3]_i_313/O
                         net (fo=1, routed)           1.111    72.770    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_0/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[3]_i_313_n_0
    SLICE_X99Y118        LUT6 (Prop_lut6_I2_O)        0.124    72.894 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_0/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[3]_i_123/O
                         net (fo=3, routed)           2.342    75.236    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[3]_i_27_0
    SLICE_X63Y131        LUT6 (Prop_lut6_I0_O)        0.124    75.360 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[3]_i_47/O
                         net (fo=1, routed)           0.433    75.794    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[3]_i_47_n_0
    SLICE_X63Y131        LUT3 (Prop_lut3_I2_O)        0.124    75.918 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[3]_i_20/O
                         net (fo=1, routed)           0.777    76.695    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[3]_i_20_n_0
    SLICE_X63Y128        LUT6 (Prop_lut6_I3_O)        0.124    76.819 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[3]_i_9/O
                         net (fo=1, routed)           1.249    78.068    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[3]_i_9_n_0
    SLICE_X52Y119        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601    78.669 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    78.669    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[3]_i_3_n_0
    SLICE_X52Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.783 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    78.783    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[7]_i_3_n_0
    SLICE_X52Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.897 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    78.897    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[11]_i_3_n_0
    SLICE_X52Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.011 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    79.011    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[15]_i_3_n_0
    SLICE_X52Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.125 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    79.125    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[19]_i_3_n_0
    SLICE_X52Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.239 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.009    79.248    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[23]_i_3_n_0
    SLICE_X52Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.362 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    79.362    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[27]_i_3_n_0
    SLICE_X52Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.476 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000    79.476    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[31]_i_3_n_0
    SLICE_X52Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.590 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000    79.590    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[35]_i_3_n_0
    SLICE_X52Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.704 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000    79.704    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[39]_i_3_n_0
    SLICE_X52Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.818 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000    79.818    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[43]_i_3_n_0
    SLICE_X52Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.932 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000    79.932    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[47]_i_3_n_0
    SLICE_X52Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.046 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_res_mant_4_sva_56_50_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    80.046    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_res_mant_4_sva_56_50_reg[1]_i_1_n_0
    SLICE_X52Y132        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    80.302 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_res_mant_4_sva_56_50_reg[5]_i_1/O[2]
                         net (fo=7, routed)           1.122    81.424    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/acc_19_nl[55]
    SLICE_X54Y134        LUT4 (Prop_lut4_I1_O)        0.302    81.726 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[3]_i_9/O
                         net (fo=3, routed)           0.428    82.155    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[3]_i_9_n_0
    SLICE_X54Y133        LUT5 (Prop_lut5_I4_O)        0.116    82.271 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[3]_i_6/O
                         net (fo=4, routed)           0.989    83.260    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[3]_i_6_n_0
    SLICE_X54Y129        LUT6 (Prop_lut6_I0_O)        0.328    83.588 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[5]_i_10/O
                         net (fo=5, routed)           1.250    84.838    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[5]_i_10_n_0
    SLICE_X43Y129        LUT2 (Prop_lut2_I1_O)        0.152    84.990 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[5]_i_2/O
                         net (fo=13, routed)          0.873    85.863    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/rtn_out[5]
    SLICE_X44Y122        LUT6 (Prop_lut6_I0_O)        0.326    86.189 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[1]_i_1/O
                         net (fo=16, routed)          1.623    87.813    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/input_449_in[0]
    SLICE_X27Y130        LUT3 (Prop_lut3_I0_O)        0.124    87.937 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/operator_33_true_12_acc_psp_sva[3]_i_20/O
                         net (fo=2, routed)           0.825    88.762    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/input_449_in[2]
    SLICE_X26Y140        LUT6 (Prop_lut6_I5_O)        0.124    88.886 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/operator_33_true_12_acc_psp_sva[3]_i_10/O
                         net (fo=1, routed)           0.286    89.173    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/operator_33_true_12_acc_psp_sva[3]_i_10_n_0
    SLICE_X26Y140        LUT6 (Prop_lut6_I4_O)        0.124    89.297 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/operator_33_true_12_acc_psp_sva[3]_i_2/O
                         net (fo=3, routed)           0.592    89.888    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/operator_33_true_12_acc_psp_sva[3]_i_2_n_0
    SLICE_X29Y140        LUT2 (Prop_lut2_I1_O)        0.124    90.012 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0[51]_i_40/O
                         net (fo=1, routed)           0.000    90.012    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0[51]_i_40_n_0
    SLICE_X29Y140        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    90.413 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0_reg[51]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.413    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0_reg[51]_i_31_n_0
    SLICE_X29Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.527 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0_reg[51]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.527    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0_reg[51]_i_18_n_0
    SLICE_X29Y142        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    90.861 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0_reg[51]_i_7/O[1]
                         net (fo=2, routed)           0.681    91.542    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/z_out_8[9]
    SLICE_X27Y142        LUT1 (Prop_lut1_I0_O)        0.303    91.845 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0[51]_i_16/O
                         net (fo=1, routed)           0.000    91.845    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0[51]_i_16_n_0
    SLICE_X27Y142        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    92.485 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0_reg[51]_i_5/O[3]
                         net (fo=45, routed)          1.023    93.508    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_10_if_4_slc_return_add_generic_AC_RND_CONV_false_10_acc_2_11_mdf_sva_reg[0]
    SLICE_X26Y138        LUT3 (Prop_lut3_I0_O)        0.298    93.806 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_return_add_generic_AC_RND_CONV_false_10_res_rounded_ftd_i_131/O
                         net (fo=5, routed)           0.634    94.440    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/p_10_in1521_in
    SLICE_X28Y137        LUT6 (Prop_lut6_I4_O)        0.328    94.768 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_return_add_generic_AC_RND_CONV_false_10_res_rounded_ftd_i_132/O
                         net (fo=1, routed)           0.159    94.927    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_return_add_generic_AC_RND_CONV_false_10_res_rounded_ftd_i_132_n_0
    SLICE_X28Y137        LUT6 (Prop_lut6_I0_O)        0.124    95.051 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_return_add_generic_AC_RND_CONV_false_10_res_rounded_ftd_i_126/O
                         net (fo=1, routed)           0.428    95.479    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_return_add_generic_AC_RND_CONV_false_10_res_rounded_ftd_i_126_n_0
    SLICE_X27Y138        LUT6 (Prop_lut6_I5_O)        0.124    95.603 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_return_add_generic_AC_RND_CONV_false_10_res_rounded_ftd_i_81/O
                         net (fo=1, routed)           0.154    95.757    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_return_add_generic_AC_RND_CONV_false_10_res_rounded_ftd_i_81_n_0
    SLICE_X27Y138        LUT5 (Prop_lut5_I0_O)        0.124    95.881 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_return_add_generic_AC_RND_CONV_false_10_res_rounded_ftd_i_33/O
                         net (fo=21, routed)          3.104    98.985    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_1_rg/nl_return_add_generic_AC_RND_CONV_false_10_lshift_1_rg_s[2]
    SLICE_X58Y105        LUT2 (Prop_lut2_I0_O)        0.150    99.135 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_1_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[11]_i_38/O
                         net (fo=58, routed)          1.338   100.473    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_1_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[11]_i_53
    SLICE_X58Y101        LUT2 (Prop_lut2_I0_O)        0.350   100.823 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_1_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[3]_i_27/O
                         net (fo=7, routed)           0.648   101.471    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_1_rg/stage_PE_1_tmp_im_d_1_sva_1_rsp_1_reg[1]
    SLICE_X58Y100        LUT4 (Prop_lut4_I0_O)        0.328   101.799 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_1_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[15]_i_42/O
                         net (fo=3, routed)           0.882   102.681    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_1_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[15]_i_42_n_0
    SLICE_X58Y99         LUT4 (Prop_lut4_I3_O)        0.150   102.831 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_1_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[11]_i_32/O
                         net (fo=4, routed)           0.726   103.558    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_1_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[11]_i_32_n_0
    SLICE_X56Y97         LUT6 (Prop_lut6_I5_O)        0.328   103.886 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_1_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[7]_i_15/O
                         net (fo=1, routed)           0.712   104.598    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_return_add_generic_AC_RND_CONV_false_10_res_rounded_ftd_reg[4]
    SLICE_X53Y94         LUT6 (Prop_lut6_I5_O)        0.124   104.722 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[7]_i_5/O
                         net (fo=1, routed)           0.000   104.722    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/conv_u2u_53_54_return[5]
    SLICE_X53Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   105.272 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000   105.272    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[7]_i_2_n_0
    SLICE_X53Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.386 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000   105.386    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[11]_i_2_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.500 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000   105.500    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[15]_i_2_n_0
    SLICE_X53Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.614 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000   105.614    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[19]_i_2_n_0
    SLICE_X53Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.728 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000   105.728    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[23]_i_2_n_0
    SLICE_X53Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.842 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.001   105.843    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[27]_i_2_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.957 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000   105.957    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[31]_i_2_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.071 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000   106.071    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[35]_i_2_n_0
    SLICE_X53Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.185 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000   106.185    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[39]_i_2_n_0
    SLICE_X53Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.299 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[43]_i_2/CO[3]
                         net (fo=1, routed)           0.000   106.299    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[43]_i_2_n_0
    SLICE_X53Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.413 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.000   106.413    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[47]_i_2_n_0
    SLICE_X53Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.527 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_51_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000   106.527    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_51_reg_i_2_n_0
    SLICE_X53Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293   106.820 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_return_add_generic_AC_RND_CONV_false_10_res_rounded_ftd_reg_i_1/CO[0]
                         net (fo=145, routed)         2.688   109.508    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/sel27_in
    SLICE_X42Y148        LUT2 (Prop_lut2_I1_O)        0.399   109.907 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/mem_reg_0_i_264/O
                         net (fo=1, routed)           0.452   110.359    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/mem_reg_0_i_264_n_0
    SLICE_X42Y148        LUT6 (Prop_lut6_I3_O)        0.328   110.687 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/mem_reg_0_i_223__0/O
                         net (fo=3, routed)           0.603   111.290    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_73__0_2
    SLICE_X45Y148        LUT5 (Prop_lut5_I4_O)        0.124   111.414 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_149/O
                         net (fo=2, routed)           0.278   111.692    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_149_n_0
    SLICE_X45Y148        LUT5 (Prop_lut5_I1_O)        0.124   111.816 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_73__0/O
                         net (fo=52, routed)          0.919   112.735    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_73__0_n_0
    SLICE_X51Y144        LUT2 (Prop_lut2_I1_O)        0.124   112.859 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_219__0/O
                         net (fo=9, routed)           2.120   114.979    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/nor_161_m1c
    SLICE_X52Y111        LUT6 (Prop_lut6_I0_O)        0.124   115.103 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_144/O
                         net (fo=51, routed)          2.037   117.139    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_144_n_0
    SLICE_X82Y104        LUT6 (Prop_lut6_I0_O)        0.124   117.263 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_1_i_93__0/O
                         net (fo=1, routed)           1.039   118.302    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_1_i_93__0_n_0
    SLICE_X62Y101        LUT2 (Prop_lut2_I0_O)        0.150   118.452 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_1_i_56__0/O
                         net (fo=1, routed)           0.715   119.167    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/In_copy/In_copy_run_inst/in_ramf_d[4]
    SLICE_X60Y97         LUT6 (Prop_lut6_I1_O)        0.348   119.515 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/In_copy/In_copy_run_inst/mem_reg_1_i_28/O
                         net (fo=1, routed)           0.682   120.197    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_0/d[36]
    RAMB36_X3Y19         RAMB36E1                                     r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_0/mem_reg_1/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000   200.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   201.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873   197.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   199.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091   200.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       1.579   201.579    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_0/clock
    RAMB36_X3Y19         RAMB36E1                                     r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_0/mem_reg_1/CLKARDCLK
                         clock pessimism              0.004   201.583    
                         clock uncertainty           -0.464   201.119    
    RAMB36_X3Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.241   200.878    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_0/mem_reg_1
  -------------------------------------------------------------------
                         required time                        200.878    
                         arrival time                        -120.197    
  -------------------------------------------------------------------
                         slack                                 80.681    

Slack (MET) :             80.733ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_index_const_0_lpi_2_dfm_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_0/mem_reg_1/DIADI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@200.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        118.301ns  (logic 39.557ns (33.437%)  route 78.745ns (66.563%))
  Logic Levels:           149  (CARRY4=75 DSP48E1=3 LUT1=1 LUT2=8 LUT3=9 LUT4=7 LUT5=13 LUT6=33)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.579ns = ( 201.579 - 200.000 ) 
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       1.844     1.844    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/clock
    SLICE_X34Y104        FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_index_const_0_lpi_2_dfm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y104        FDCE (Prop_fdce_C_Q)         0.518     2.362 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_index_const_0_lpi_2_dfm_reg/Q
                         net (fo=12, routed)          1.311     3.673    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_index_const_0_lpi_2_dfm_reg_n_0
    SLICE_X27Y108        LUT3 (Prop_lut3_I0_O)        0.124     3.797 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm[61]_i_32/O
                         net (fo=1, routed)           0.000     3.797    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm[61]_i_32_n_0
    SLICE_X27Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.347 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_24/CO[3]
                         net (fo=1, routed)           0.000     4.347    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_24_n_0
    SLICE_X27Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.461 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.461    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_19_n_0
    SLICE_X27Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.575 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.575    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_14_n_0
    SLICE_X27Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.689 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.689    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_13_n_0
    SLICE_X27Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.960 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_10/CO[0]
                         net (fo=76, routed)          1.289     6.249    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_10_n_3
    SLICE_X31Y108        LUT3 (Prop_lut3_I1_O)        0.373     6.622 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_230/O
                         net (fo=1, routed)           0.000     6.622    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_230_n_0
    SLICE_X31Y108        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.023 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_153/CO[3]
                         net (fo=1, routed)           0.000     7.023    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_153_n_0
    SLICE_X31Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.137 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_80/CO[3]
                         net (fo=1, routed)           0.000     7.137    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_80_n_0
    SLICE_X31Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.251 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.251    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_35_n_0
    SLICE_X31Y111        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.473 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_23/O[0]
                         net (fo=49, routed)          1.041     8.514    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_23_n_7
    SLICE_X26Y105        LUT5 (Prop_lut5_I3_O)        0.299     8.813 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_297/O
                         net (fo=5, routed)           0.544     9.358    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_297_n_0
    SLICE_X26Y106        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     9.762 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_234/CO[3]
                         net (fo=1, routed)           0.000     9.762    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_234_n_0
    SLICE_X26Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.879 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_162/CO[3]
                         net (fo=1, routed)           0.000     9.879    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_162_n_0
    SLICE_X26Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.996 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_89/CO[3]
                         net (fo=1, routed)           0.000     9.996    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_89_n_0
    SLICE_X26Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.113 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_37/CO[3]
                         net (fo=1, routed)           0.000    10.113    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_37_n_0
    SLICE_X26Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.332 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_24/O[0]
                         net (fo=26, routed)          0.652    10.984    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_24_n_7
    SLICE_X28Y109        LUT6 (Prop_lut6_I4_O)        0.295    11.279 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_172/O
                         net (fo=6, routed)           0.731    12.009    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_172_n_0
    SLICE_X28Y106        LUT2 (Prop_lut2_I0_O)        0.124    12.133 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_176/O
                         net (fo=1, routed)           0.000    12.133    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_176_n_0
    SLICE_X28Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.683 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_98/CO[3]
                         net (fo=1, routed)           0.000    12.683    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_98_n_0
    SLICE_X28Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.797 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_39/CO[3]
                         net (fo=1, routed)           0.000    12.797    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_39_n_0
    SLICE_X28Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.019 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_25/O[0]
                         net (fo=59, routed)          1.170    14.190    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_25_n_7
    SLICE_X26Y103        LUT5 (Prop_lut5_I3_O)        0.299    14.489 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_254/O
                         net (fo=5, routed)           0.564    15.053    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_254_n_0
    SLICE_X27Y104        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.579 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_178/CO[3]
                         net (fo=1, routed)           0.000    15.579    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_178_n_0
    SLICE_X27Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.693 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_106/CO[3]
                         net (fo=1, routed)           0.000    15.693    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_106_n_0
    SLICE_X27Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.807 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_41/CO[3]
                         net (fo=1, routed)           0.000    15.807    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_41_n_0
    SLICE_X27Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.029 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_26/O[0]
                         net (fo=40, routed)          1.184    17.213    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_26_n_7
    SLICE_X27Y102        LUT5 (Prop_lut5_I3_O)        0.299    17.512 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_191/O
                         net (fo=5, routed)           0.659    18.171    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_191_n_0
    SLICE_X29Y105        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.697 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_115/CO[3]
                         net (fo=1, routed)           0.000    18.697    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_115_n_0
    SLICE_X29Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.811 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_43/CO[3]
                         net (fo=1, routed)           0.000    18.811    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_43_n_0
    SLICE_X29Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.925 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_27/CO[3]
                         net (fo=1, routed)           0.000    18.925    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_27_n_0
    SLICE_X29Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.147 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_19/O[0]
                         net (fo=57, routed)          0.895    20.043    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_19_n_7
    SLICE_X32Y103        LUT5 (Prop_lut5_I3_O)        0.299    20.342 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_200/O
                         net (fo=5, routed)           0.573    20.915    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_200_n_0
    SLICE_X31Y103        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    21.313 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_126/CO[3]
                         net (fo=1, routed)           0.000    21.313    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_126_n_0
    SLICE_X31Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.427 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_53/CO[3]
                         net (fo=1, routed)           0.000    21.427    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_53_n_0
    SLICE_X31Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.541 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.541    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_29_n_0
    SLICE_X31Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.763 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_20/O[0]
                         net (fo=42, routed)          1.073    22.836    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_20_n_7
    SLICE_X32Y103        LUT5 (Prop_lut5_I3_O)        0.299    23.135 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_138/O
                         net (fo=3, routed)           0.646    23.781    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_138_n_0
    SLICE_X30Y103        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    24.301 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_62/CO[3]
                         net (fo=1, routed)           0.000    24.301    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_62_n_0
    SLICE_X30Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.418 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_31/CO[3]
                         net (fo=1, routed)           0.000    24.418    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_31_n_0
    SLICE_X30Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    24.637 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_21/O[0]
                         net (fo=34, routed)          0.924    25.561    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_21_n_7
    SLICE_X28Y100        LUT5 (Prop_lut5_I3_O)        0.295    25.856 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_220/O
                         net (fo=1, routed)           0.505    26.362    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_220_n_0
    SLICE_X29Y100        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.888 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_144/CO[3]
                         net (fo=1, routed)           0.000    26.888    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_144_n_0
    SLICE_X29Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.002 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_71/CO[3]
                         net (fo=1, routed)           0.000    27.002    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_71_n_0
    SLICE_X29Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.116 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_33/CO[3]
                         net (fo=1, routed)           0.000    27.116    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_33_n_0
    SLICE_X29Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.338 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_22/O[0]
                         net (fo=2, routed)           0.965    28.302    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/nl_z_out_21__6_31[0]
    SLICE_X36Y113        LUT6 (Prop_lut6_I0_O)        0.299    28.601 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/nl_z_out_21__2_i_73/O
                         net (fo=1, routed)           0.452    29.053    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/nl_z_out_21__2_i_73_n_0
    SLICE_X36Y113        LUT6 (Prop_lut6_I1_O)        0.124    29.177 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/nl_z_out_21__2_i_17/O
                         net (fo=3, routed)           1.507    30.684    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/conv_u2s_53_54_return[0]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      4.036    34.720 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/nl_z_out_21__5/PCOUT[47]
                         net (fo=1, routed)           0.002    34.722    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/nl_z_out_21__5_n_106
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    36.435 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/nl_z_out_21__6/PCOUT[47]
                         net (fo=1, routed)           0.002    36.437    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/nl_z_out_21__6_n_106
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[39])
                                                      1.518    37.955 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/nl_z_out_21__7/P[39]
                         net (fo=2, routed)           1.308    39.263    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/p_3_in[56]
    SLICE_X36Y96         LUT3 (Prop_lut3_I1_O)        0.150    39.413 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52[1]_i_251/O
                         net (fo=2, routed)           0.816    40.229    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52[1]_i_251_n_0
    SLICE_X36Y97         LUT4 (Prop_lut4_I3_O)        0.355    40.584 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52[1]_i_255/O
                         net (fo=1, routed)           0.000    40.584    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52[1]_i_255_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    41.097 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[1]_i_204/CO[3]
                         net (fo=1, routed)           0.000    41.097    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[1]_i_204_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.214 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[1]_i_209/CO[3]
                         net (fo=1, routed)           0.000    41.214    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[1]_i_209_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.331 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[1]_i_206/CO[3]
                         net (fo=1, routed)           0.001    41.331    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[1]_i_206_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    41.654 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[1]_i_212/O[1]
                         net (fo=4, routed)           1.148    42.803    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/O1326[17]
    SLICE_X42Y96         LUT3 (Prop_lut3_I2_O)        0.332    43.135 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_62_52[1]_i_128/O
                         net (fo=2, routed)           0.718    43.852    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg/nl_return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg_a[21]
    SLICE_X41Y95         LUT6 (Prop_lut6_I3_O)        0.328    44.180 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg/out1_rsci_idat_51_i_103/O
                         net (fo=3, routed)           0.651    44.831    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg/nl_z_out_21__7_14
    SLICE_X43Y94         LUT3 (Prop_lut3_I2_O)        0.150    44.981 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[43]_i_48/O
                         net (fo=3, routed)           0.938    45.919    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg/nl_z_out_21__7_7
    SLICE_X47Y93         LUT6 (Prop_lut6_I5_O)        0.326    46.245 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[35]_i_29/O
                         net (fo=2, routed)           0.789    47.035    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[35]_i_29_n_0
    SLICE_X49Y93         LUT3 (Prop_lut3_I0_O)        0.124    47.159 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[35]_i_19/O
                         net (fo=5, routed)           1.098    48.257    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[3]_i_37_0[37]
    SLICE_X53Y92         LUT4 (Prop_lut4_I1_O)        0.124    48.381 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_62_52[1]_i_14/O
                         net (fo=1, routed)           0.794    49.175    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_62_52[1]_i_14_n_0
    SLICE_X50Y92         LUT5 (Prop_lut5_I4_O)        0.124    49.299 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_62_52[1]_i_4/O
                         net (fo=2, routed)           0.741    50.040    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_62_52[1]_i_4_n_0
    SLICE_X49Y94         LUT6 (Prop_lut6_I0_O)        0.124    50.164 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_BUTTERFLY_1_else_3_else_acc_4_3_ftd_1[4]_i_19/O
                         net (fo=81, routed)          1.933    52.097    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/sel3555_in
    SLICE_X34Y127        LUT6 (Prop_lut6_I1_O)        0.124    52.221 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/BUTTERFLY_1_else_1_if_slc_in_u_16_15_0_ncse_sva_rsp_1[1]_i_6/O
                         net (fo=8, routed)           1.077    53.298    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/p_1108_in
    SLICE_X37Y144        LUT6 (Prop_lut6_I0_O)        0.124    53.422 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/drf_qr_lval_11_smx_lpi_3_dfm_10_i_9/O
                         net (fo=24, routed)          1.338    54.760    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/drf_qr_lval_11_smx_lpi_3_dfm_10_i_9_n_0
    SLICE_X41Y129        LUT5 (Prop_lut5_I4_O)        0.124    54.884 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/drf_qr_lval_11_smx_lpi_3_dfm_4_0[0]_i_4/O
                         net (fo=8, routed)           0.980    55.864    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/drf_qr_lval_11_smx_lpi_3_dfm_4_0[0]_i_4_n_0
    SLICE_X42Y133        LUT4 (Prop_lut4_I2_O)        0.148    56.012 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[3]_i_51/O
                         net (fo=3, routed)           0.483    56.495    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[3]_i_51_n_0
    SLICE_X42Y134        LUT6 (Prop_lut6_I0_O)        0.328    56.823 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[3]_i_20/O
                         net (fo=2, routed)           0.301    57.124    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/MUX1HOT_s_1_7_2_return404_out
    SLICE_X42Y134        LUT6 (Prop_lut6_I0_O)        0.124    57.248 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[3]_i_24/O
                         net (fo=1, routed)           0.599    57.847    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[3]_i_24_n_0
    SLICE_X37Y137        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    58.503 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    58.503    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva_reg[3]_i_7_n_0
    SLICE_X37Y138        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    58.816 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva_reg[5]_i_10/O[3]
                         net (fo=2, routed)           0.564    59.380    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/acc_12_nl[7]
    SLICE_X39Y140        LUT5 (Prop_lut5_I3_O)        0.306    59.686 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[5]_i_94/O
                         net (fo=1, routed)           0.433    60.119    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[5]_i_94_n_0
    SLICE_X39Y140        LUT6 (Prop_lut6_I4_O)        0.124    60.243 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[5]_i_30/O
                         net (fo=2, routed)           0.653    60.896    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/MUX1HOT_v_4_6_2_return48_out[2]
    SLICE_X39Y137        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    61.281 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000    61.281    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva_reg[5]_i_11_n_0
    SLICE_X39Y138        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    61.594 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_res_mant_4_sva_49_0_reg[49]_i_7/O[3]
                         net (fo=142, routed)         1.118    62.711    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/O[0]
    SLICE_X49Y137        LUT6 (Prop_lut6_I2_O)        0.306    63.017 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[5]_i_12/O
                         net (fo=26, routed)          1.263    64.280    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva_reg[5]_0
    SLICE_X58Y145        LUT6 (Prop_lut6_I4_O)        0.124    64.404 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_583/O
                         net (fo=1, routed)           0.452    64.856    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_583_n_0
    SLICE_X58Y145        LUT6 (Prop_lut6_I4_O)        0.124    64.980 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_301/O
                         net (fo=3, routed)           0.991    65.971    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/FSM_sequential_state_var_reg[5]_18
    SLICE_X61Y142        LUT6 (Prop_lut6_I3_O)        0.124    66.095 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_95/O
                         net (fo=41, routed)          2.214    68.309    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_rg/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[3]_i_510
    SLICE_X52Y115        LUT4 (Prop_lut4_I2_O)        0.152    68.461 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_rg/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_42/O
                         net (fo=15, routed)          2.047    70.508    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_0/z_out_16[0]
    SLICE_X93Y120        LUT6 (Prop_lut6_I5_O)        0.326    70.834 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_0/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[3]_i_536/O
                         net (fo=1, routed)           0.701    71.535    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_0/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[3]_i_536_n_0
    SLICE_X98Y115        LUT6 (Prop_lut6_I5_O)        0.124    71.659 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_0/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[3]_i_313/O
                         net (fo=1, routed)           1.111    72.770    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_0/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[3]_i_313_n_0
    SLICE_X99Y118        LUT6 (Prop_lut6_I2_O)        0.124    72.894 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_0/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[3]_i_123/O
                         net (fo=3, routed)           2.342    75.236    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[3]_i_27_0
    SLICE_X63Y131        LUT6 (Prop_lut6_I0_O)        0.124    75.360 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[3]_i_47/O
                         net (fo=1, routed)           0.433    75.794    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[3]_i_47_n_0
    SLICE_X63Y131        LUT3 (Prop_lut3_I2_O)        0.124    75.918 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[3]_i_20/O
                         net (fo=1, routed)           0.777    76.695    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[3]_i_20_n_0
    SLICE_X63Y128        LUT6 (Prop_lut6_I3_O)        0.124    76.819 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[3]_i_9/O
                         net (fo=1, routed)           1.249    78.068    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[3]_i_9_n_0
    SLICE_X52Y119        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601    78.669 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    78.669    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[3]_i_3_n_0
    SLICE_X52Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.783 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    78.783    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[7]_i_3_n_0
    SLICE_X52Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.897 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    78.897    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[11]_i_3_n_0
    SLICE_X52Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.011 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    79.011    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[15]_i_3_n_0
    SLICE_X52Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.125 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    79.125    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[19]_i_3_n_0
    SLICE_X52Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.239 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.009    79.248    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[23]_i_3_n_0
    SLICE_X52Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.362 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    79.362    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[27]_i_3_n_0
    SLICE_X52Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.476 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000    79.476    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[31]_i_3_n_0
    SLICE_X52Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.590 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000    79.590    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[35]_i_3_n_0
    SLICE_X52Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.704 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000    79.704    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[39]_i_3_n_0
    SLICE_X52Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.818 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000    79.818    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[43]_i_3_n_0
    SLICE_X52Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.932 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000    79.932    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[47]_i_3_n_0
    SLICE_X52Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.046 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_res_mant_4_sva_56_50_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    80.046    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_res_mant_4_sva_56_50_reg[1]_i_1_n_0
    SLICE_X52Y132        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    80.302 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_res_mant_4_sva_56_50_reg[5]_i_1/O[2]
                         net (fo=7, routed)           1.122    81.424    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/acc_19_nl[55]
    SLICE_X54Y134        LUT4 (Prop_lut4_I1_O)        0.302    81.726 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[3]_i_9/O
                         net (fo=3, routed)           0.428    82.155    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[3]_i_9_n_0
    SLICE_X54Y133        LUT5 (Prop_lut5_I4_O)        0.116    82.271 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[3]_i_6/O
                         net (fo=4, routed)           0.989    83.260    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[3]_i_6_n_0
    SLICE_X54Y129        LUT6 (Prop_lut6_I0_O)        0.328    83.588 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[5]_i_10/O
                         net (fo=5, routed)           1.250    84.838    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[5]_i_10_n_0
    SLICE_X43Y129        LUT2 (Prop_lut2_I1_O)        0.152    84.990 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[5]_i_2/O
                         net (fo=13, routed)          0.873    85.863    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/rtn_out[5]
    SLICE_X44Y122        LUT6 (Prop_lut6_I0_O)        0.326    86.189 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[1]_i_1/O
                         net (fo=16, routed)          1.623    87.813    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/input_449_in[0]
    SLICE_X27Y130        LUT3 (Prop_lut3_I0_O)        0.124    87.937 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/operator_33_true_12_acc_psp_sva[3]_i_20/O
                         net (fo=2, routed)           0.825    88.762    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/input_449_in[2]
    SLICE_X26Y140        LUT6 (Prop_lut6_I5_O)        0.124    88.886 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/operator_33_true_12_acc_psp_sva[3]_i_10/O
                         net (fo=1, routed)           0.286    89.173    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/operator_33_true_12_acc_psp_sva[3]_i_10_n_0
    SLICE_X26Y140        LUT6 (Prop_lut6_I4_O)        0.124    89.297 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/operator_33_true_12_acc_psp_sva[3]_i_2/O
                         net (fo=3, routed)           0.592    89.888    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/operator_33_true_12_acc_psp_sva[3]_i_2_n_0
    SLICE_X29Y140        LUT2 (Prop_lut2_I1_O)        0.124    90.012 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0[51]_i_40/O
                         net (fo=1, routed)           0.000    90.012    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0[51]_i_40_n_0
    SLICE_X29Y140        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    90.413 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0_reg[51]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.413    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0_reg[51]_i_31_n_0
    SLICE_X29Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.527 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0_reg[51]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.527    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0_reg[51]_i_18_n_0
    SLICE_X29Y142        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    90.861 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0_reg[51]_i_7/O[1]
                         net (fo=2, routed)           0.681    91.542    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/z_out_8[9]
    SLICE_X27Y142        LUT1 (Prop_lut1_I0_O)        0.303    91.845 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0[51]_i_16/O
                         net (fo=1, routed)           0.000    91.845    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0[51]_i_16_n_0
    SLICE_X27Y142        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    92.485 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0_reg[51]_i_5/O[3]
                         net (fo=45, routed)          1.023    93.508    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_10_if_4_slc_return_add_generic_AC_RND_CONV_false_10_acc_2_11_mdf_sva_reg[0]
    SLICE_X26Y138        LUT3 (Prop_lut3_I0_O)        0.298    93.806 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_return_add_generic_AC_RND_CONV_false_10_res_rounded_ftd_i_131/O
                         net (fo=5, routed)           0.634    94.440    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/p_10_in1521_in
    SLICE_X28Y137        LUT6 (Prop_lut6_I4_O)        0.328    94.768 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_return_add_generic_AC_RND_CONV_false_10_res_rounded_ftd_i_132/O
                         net (fo=1, routed)           0.159    94.927    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_return_add_generic_AC_RND_CONV_false_10_res_rounded_ftd_i_132_n_0
    SLICE_X28Y137        LUT6 (Prop_lut6_I0_O)        0.124    95.051 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_return_add_generic_AC_RND_CONV_false_10_res_rounded_ftd_i_126/O
                         net (fo=1, routed)           0.428    95.479    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_return_add_generic_AC_RND_CONV_false_10_res_rounded_ftd_i_126_n_0
    SLICE_X27Y138        LUT6 (Prop_lut6_I5_O)        0.124    95.603 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_return_add_generic_AC_RND_CONV_false_10_res_rounded_ftd_i_81/O
                         net (fo=1, routed)           0.154    95.757    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_return_add_generic_AC_RND_CONV_false_10_res_rounded_ftd_i_81_n_0
    SLICE_X27Y138        LUT5 (Prop_lut5_I0_O)        0.124    95.881 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_return_add_generic_AC_RND_CONV_false_10_res_rounded_ftd_i_33/O
                         net (fo=21, routed)          3.104    98.985    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_1_rg/nl_return_add_generic_AC_RND_CONV_false_10_lshift_1_rg_s[2]
    SLICE_X58Y105        LUT2 (Prop_lut2_I0_O)        0.150    99.135 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_1_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[11]_i_38/O
                         net (fo=58, routed)          1.338   100.473    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_1_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[11]_i_53
    SLICE_X58Y101        LUT2 (Prop_lut2_I0_O)        0.350   100.823 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_1_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[3]_i_27/O
                         net (fo=7, routed)           0.648   101.471    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_1_rg/stage_PE_1_tmp_im_d_1_sva_1_rsp_1_reg[1]
    SLICE_X58Y100        LUT4 (Prop_lut4_I0_O)        0.328   101.799 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_1_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[15]_i_42/O
                         net (fo=3, routed)           0.882   102.681    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_1_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[15]_i_42_n_0
    SLICE_X58Y99         LUT4 (Prop_lut4_I3_O)        0.150   102.831 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_1_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[11]_i_32/O
                         net (fo=4, routed)           0.726   103.558    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_1_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[11]_i_32_n_0
    SLICE_X56Y97         LUT6 (Prop_lut6_I5_O)        0.328   103.886 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_1_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[7]_i_15/O
                         net (fo=1, routed)           0.712   104.598    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_return_add_generic_AC_RND_CONV_false_10_res_rounded_ftd_reg[4]
    SLICE_X53Y94         LUT6 (Prop_lut6_I5_O)        0.124   104.722 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[7]_i_5/O
                         net (fo=1, routed)           0.000   104.722    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/conv_u2u_53_54_return[5]
    SLICE_X53Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   105.272 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000   105.272    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[7]_i_2_n_0
    SLICE_X53Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.386 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000   105.386    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[11]_i_2_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.500 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000   105.500    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[15]_i_2_n_0
    SLICE_X53Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.614 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000   105.614    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[19]_i_2_n_0
    SLICE_X53Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.728 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000   105.728    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[23]_i_2_n_0
    SLICE_X53Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.842 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.001   105.843    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[27]_i_2_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.957 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000   105.957    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[31]_i_2_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.071 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000   106.071    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[35]_i_2_n_0
    SLICE_X53Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.185 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000   106.185    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[39]_i_2_n_0
    SLICE_X53Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.299 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[43]_i_2/CO[3]
                         net (fo=1, routed)           0.000   106.299    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[43]_i_2_n_0
    SLICE_X53Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.413 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.000   106.413    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[47]_i_2_n_0
    SLICE_X53Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.527 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_51_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000   106.527    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_51_reg_i_2_n_0
    SLICE_X53Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293   106.820 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_return_add_generic_AC_RND_CONV_false_10_res_rounded_ftd_reg_i_1/CO[0]
                         net (fo=145, routed)         2.688   109.508    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/sel27_in
    SLICE_X42Y148        LUT2 (Prop_lut2_I1_O)        0.399   109.907 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/mem_reg_0_i_264/O
                         net (fo=1, routed)           0.452   110.359    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/mem_reg_0_i_264_n_0
    SLICE_X42Y148        LUT6 (Prop_lut6_I3_O)        0.328   110.687 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/mem_reg_0_i_223__0/O
                         net (fo=3, routed)           0.603   111.290    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_73__0_2
    SLICE_X45Y148        LUT5 (Prop_lut5_I4_O)        0.124   111.414 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_149/O
                         net (fo=2, routed)           0.278   111.692    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_149_n_0
    SLICE_X45Y148        LUT5 (Prop_lut5_I1_O)        0.124   111.816 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_73__0/O
                         net (fo=52, routed)          0.919   112.735    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_73__0_n_0
    SLICE_X51Y144        LUT2 (Prop_lut2_I1_O)        0.124   112.859 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_219__0/O
                         net (fo=9, routed)           2.120   114.979    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/nor_161_m1c
    SLICE_X52Y111        LUT6 (Prop_lut6_I0_O)        0.124   115.103 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_144/O
                         net (fo=51, routed)          2.123   117.226    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_144_n_0
    SLICE_X83Y106        LUT6 (Prop_lut6_I0_O)        0.124   117.350 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_1_i_81__0/O
                         net (fo=1, routed)           1.130   118.480    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_1_i_81__0_n_0
    SLICE_X60Y99         LUT2 (Prop_lut2_I0_O)        0.150   118.630 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_1_i_44/O
                         net (fo=1, routed)           0.492   119.122    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/In_copy/In_copy_run_inst/in_ramf_d[16]
    SLICE_X59Y99         LUT6 (Prop_lut6_I1_O)        0.326   119.448 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/In_copy/In_copy_run_inst/mem_reg_1_i_16/O
                         net (fo=1, routed)           0.698   120.146    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_0/d[48]
    RAMB36_X3Y19         RAMB36E1                                     r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_0/mem_reg_1/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000   200.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   201.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873   197.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   199.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091   200.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       1.579   201.579    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_0/clock
    RAMB36_X3Y19         RAMB36E1                                     r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_0/mem_reg_1/CLKARDCLK
                         clock pessimism              0.004   201.583    
                         clock uncertainty           -0.464   201.119    
    RAMB36_X3Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[12])
                                                     -0.241   200.878    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_0/mem_reg_1
  -------------------------------------------------------------------
                         required time                        200.878    
                         arrival time                        -120.145    
  -------------------------------------------------------------------
                         slack                                 80.733    

Slack (MET) :             80.788ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_index_const_0_lpi_2_dfm_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_0/mem_reg_1/DIADI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@200.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        118.246ns  (logic 39.329ns (33.260%)  route 78.917ns (66.740%))
  Logic Levels:           149  (CARRY4=75 DSP48E1=3 LUT1=1 LUT2=8 LUT3=9 LUT4=7 LUT5=13 LUT6=33)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.579ns = ( 201.579 - 200.000 ) 
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       1.844     1.844    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/clock
    SLICE_X34Y104        FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_index_const_0_lpi_2_dfm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y104        FDCE (Prop_fdce_C_Q)         0.518     2.362 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_index_const_0_lpi_2_dfm_reg/Q
                         net (fo=12, routed)          1.311     3.673    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_index_const_0_lpi_2_dfm_reg_n_0
    SLICE_X27Y108        LUT3 (Prop_lut3_I0_O)        0.124     3.797 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm[61]_i_32/O
                         net (fo=1, routed)           0.000     3.797    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm[61]_i_32_n_0
    SLICE_X27Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.347 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_24/CO[3]
                         net (fo=1, routed)           0.000     4.347    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_24_n_0
    SLICE_X27Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.461 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.461    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_19_n_0
    SLICE_X27Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.575 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.575    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_14_n_0
    SLICE_X27Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.689 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.689    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_13_n_0
    SLICE_X27Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.960 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_10/CO[0]
                         net (fo=76, routed)          1.289     6.249    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_10_n_3
    SLICE_X31Y108        LUT3 (Prop_lut3_I1_O)        0.373     6.622 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_230/O
                         net (fo=1, routed)           0.000     6.622    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_230_n_0
    SLICE_X31Y108        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.023 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_153/CO[3]
                         net (fo=1, routed)           0.000     7.023    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_153_n_0
    SLICE_X31Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.137 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_80/CO[3]
                         net (fo=1, routed)           0.000     7.137    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_80_n_0
    SLICE_X31Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.251 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.251    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_35_n_0
    SLICE_X31Y111        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.473 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_23/O[0]
                         net (fo=49, routed)          1.041     8.514    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_23_n_7
    SLICE_X26Y105        LUT5 (Prop_lut5_I3_O)        0.299     8.813 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_297/O
                         net (fo=5, routed)           0.544     9.358    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_297_n_0
    SLICE_X26Y106        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     9.762 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_234/CO[3]
                         net (fo=1, routed)           0.000     9.762    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_234_n_0
    SLICE_X26Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.879 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_162/CO[3]
                         net (fo=1, routed)           0.000     9.879    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_162_n_0
    SLICE_X26Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.996 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_89/CO[3]
                         net (fo=1, routed)           0.000     9.996    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_89_n_0
    SLICE_X26Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.113 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_37/CO[3]
                         net (fo=1, routed)           0.000    10.113    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_37_n_0
    SLICE_X26Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.332 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_24/O[0]
                         net (fo=26, routed)          0.652    10.984    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_24_n_7
    SLICE_X28Y109        LUT6 (Prop_lut6_I4_O)        0.295    11.279 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_172/O
                         net (fo=6, routed)           0.731    12.009    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_172_n_0
    SLICE_X28Y106        LUT2 (Prop_lut2_I0_O)        0.124    12.133 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_176/O
                         net (fo=1, routed)           0.000    12.133    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_176_n_0
    SLICE_X28Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.683 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_98/CO[3]
                         net (fo=1, routed)           0.000    12.683    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_98_n_0
    SLICE_X28Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.797 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_39/CO[3]
                         net (fo=1, routed)           0.000    12.797    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_39_n_0
    SLICE_X28Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.019 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_25/O[0]
                         net (fo=59, routed)          1.170    14.190    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_25_n_7
    SLICE_X26Y103        LUT5 (Prop_lut5_I3_O)        0.299    14.489 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_254/O
                         net (fo=5, routed)           0.564    15.053    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_254_n_0
    SLICE_X27Y104        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.579 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_178/CO[3]
                         net (fo=1, routed)           0.000    15.579    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_178_n_0
    SLICE_X27Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.693 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_106/CO[3]
                         net (fo=1, routed)           0.000    15.693    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_106_n_0
    SLICE_X27Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.807 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_41/CO[3]
                         net (fo=1, routed)           0.000    15.807    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_41_n_0
    SLICE_X27Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.029 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_26/O[0]
                         net (fo=40, routed)          1.184    17.213    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_26_n_7
    SLICE_X27Y102        LUT5 (Prop_lut5_I3_O)        0.299    17.512 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_191/O
                         net (fo=5, routed)           0.659    18.171    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_191_n_0
    SLICE_X29Y105        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.697 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_115/CO[3]
                         net (fo=1, routed)           0.000    18.697    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_115_n_0
    SLICE_X29Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.811 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_43/CO[3]
                         net (fo=1, routed)           0.000    18.811    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_43_n_0
    SLICE_X29Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.925 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_27/CO[3]
                         net (fo=1, routed)           0.000    18.925    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_27_n_0
    SLICE_X29Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.147 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_19/O[0]
                         net (fo=57, routed)          0.895    20.043    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_19_n_7
    SLICE_X32Y103        LUT5 (Prop_lut5_I3_O)        0.299    20.342 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_200/O
                         net (fo=5, routed)           0.573    20.915    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_200_n_0
    SLICE_X31Y103        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    21.313 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_126/CO[3]
                         net (fo=1, routed)           0.000    21.313    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_126_n_0
    SLICE_X31Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.427 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_53/CO[3]
                         net (fo=1, routed)           0.000    21.427    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_53_n_0
    SLICE_X31Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.541 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.541    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_29_n_0
    SLICE_X31Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.763 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_20/O[0]
                         net (fo=42, routed)          1.073    22.836    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_20_n_7
    SLICE_X32Y103        LUT5 (Prop_lut5_I3_O)        0.299    23.135 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_138/O
                         net (fo=3, routed)           0.646    23.781    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_138_n_0
    SLICE_X30Y103        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    24.301 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_62/CO[3]
                         net (fo=1, routed)           0.000    24.301    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_62_n_0
    SLICE_X30Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.418 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_31/CO[3]
                         net (fo=1, routed)           0.000    24.418    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_31_n_0
    SLICE_X30Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    24.637 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_21/O[0]
                         net (fo=34, routed)          0.924    25.561    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_21_n_7
    SLICE_X28Y100        LUT5 (Prop_lut5_I3_O)        0.295    25.856 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_220/O
                         net (fo=1, routed)           0.505    26.362    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_220_n_0
    SLICE_X29Y100        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.888 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_144/CO[3]
                         net (fo=1, routed)           0.000    26.888    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_144_n_0
    SLICE_X29Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.002 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_71/CO[3]
                         net (fo=1, routed)           0.000    27.002    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_71_n_0
    SLICE_X29Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.116 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_33/CO[3]
                         net (fo=1, routed)           0.000    27.116    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_33_n_0
    SLICE_X29Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.338 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_22/O[0]
                         net (fo=2, routed)           0.965    28.302    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/nl_z_out_21__6_31[0]
    SLICE_X36Y113        LUT6 (Prop_lut6_I0_O)        0.299    28.601 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/nl_z_out_21__2_i_73/O
                         net (fo=1, routed)           0.452    29.053    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/nl_z_out_21__2_i_73_n_0
    SLICE_X36Y113        LUT6 (Prop_lut6_I1_O)        0.124    29.177 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/nl_z_out_21__2_i_17/O
                         net (fo=3, routed)           1.507    30.684    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/conv_u2s_53_54_return[0]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      4.036    34.720 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/nl_z_out_21__5/PCOUT[47]
                         net (fo=1, routed)           0.002    34.722    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/nl_z_out_21__5_n_106
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    36.435 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/nl_z_out_21__6/PCOUT[47]
                         net (fo=1, routed)           0.002    36.437    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/nl_z_out_21__6_n_106
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[39])
                                                      1.518    37.955 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/nl_z_out_21__7/P[39]
                         net (fo=2, routed)           1.308    39.263    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/p_3_in[56]
    SLICE_X36Y96         LUT3 (Prop_lut3_I1_O)        0.150    39.413 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52[1]_i_251/O
                         net (fo=2, routed)           0.816    40.229    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52[1]_i_251_n_0
    SLICE_X36Y97         LUT4 (Prop_lut4_I3_O)        0.355    40.584 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52[1]_i_255/O
                         net (fo=1, routed)           0.000    40.584    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52[1]_i_255_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    41.097 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[1]_i_204/CO[3]
                         net (fo=1, routed)           0.000    41.097    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[1]_i_204_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.214 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[1]_i_209/CO[3]
                         net (fo=1, routed)           0.000    41.214    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[1]_i_209_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.331 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[1]_i_206/CO[3]
                         net (fo=1, routed)           0.001    41.331    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[1]_i_206_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    41.654 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[1]_i_212/O[1]
                         net (fo=4, routed)           1.148    42.803    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/O1326[17]
    SLICE_X42Y96         LUT3 (Prop_lut3_I2_O)        0.332    43.135 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_62_52[1]_i_128/O
                         net (fo=2, routed)           0.718    43.852    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg/nl_return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg_a[21]
    SLICE_X41Y95         LUT6 (Prop_lut6_I3_O)        0.328    44.180 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg/out1_rsci_idat_51_i_103/O
                         net (fo=3, routed)           0.651    44.831    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg/nl_z_out_21__7_14
    SLICE_X43Y94         LUT3 (Prop_lut3_I2_O)        0.150    44.981 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[43]_i_48/O
                         net (fo=3, routed)           0.938    45.919    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg/nl_z_out_21__7_7
    SLICE_X47Y93         LUT6 (Prop_lut6_I5_O)        0.326    46.245 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[35]_i_29/O
                         net (fo=2, routed)           0.789    47.035    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[35]_i_29_n_0
    SLICE_X49Y93         LUT3 (Prop_lut3_I0_O)        0.124    47.159 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[35]_i_19/O
                         net (fo=5, routed)           1.098    48.257    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[3]_i_37_0[37]
    SLICE_X53Y92         LUT4 (Prop_lut4_I1_O)        0.124    48.381 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_62_52[1]_i_14/O
                         net (fo=1, routed)           0.794    49.175    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_62_52[1]_i_14_n_0
    SLICE_X50Y92         LUT5 (Prop_lut5_I4_O)        0.124    49.299 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_62_52[1]_i_4/O
                         net (fo=2, routed)           0.741    50.040    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_62_52[1]_i_4_n_0
    SLICE_X49Y94         LUT6 (Prop_lut6_I0_O)        0.124    50.164 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_BUTTERFLY_1_else_3_else_acc_4_3_ftd_1[4]_i_19/O
                         net (fo=81, routed)          1.933    52.097    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/sel3555_in
    SLICE_X34Y127        LUT6 (Prop_lut6_I1_O)        0.124    52.221 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/BUTTERFLY_1_else_1_if_slc_in_u_16_15_0_ncse_sva_rsp_1[1]_i_6/O
                         net (fo=8, routed)           1.077    53.298    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/p_1108_in
    SLICE_X37Y144        LUT6 (Prop_lut6_I0_O)        0.124    53.422 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/drf_qr_lval_11_smx_lpi_3_dfm_10_i_9/O
                         net (fo=24, routed)          1.338    54.760    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/drf_qr_lval_11_smx_lpi_3_dfm_10_i_9_n_0
    SLICE_X41Y129        LUT5 (Prop_lut5_I4_O)        0.124    54.884 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/drf_qr_lval_11_smx_lpi_3_dfm_4_0[0]_i_4/O
                         net (fo=8, routed)           0.980    55.864    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/drf_qr_lval_11_smx_lpi_3_dfm_4_0[0]_i_4_n_0
    SLICE_X42Y133        LUT4 (Prop_lut4_I2_O)        0.148    56.012 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[3]_i_51/O
                         net (fo=3, routed)           0.483    56.495    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[3]_i_51_n_0
    SLICE_X42Y134        LUT6 (Prop_lut6_I0_O)        0.328    56.823 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[3]_i_20/O
                         net (fo=2, routed)           0.301    57.124    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/MUX1HOT_s_1_7_2_return404_out
    SLICE_X42Y134        LUT6 (Prop_lut6_I0_O)        0.124    57.248 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[3]_i_24/O
                         net (fo=1, routed)           0.599    57.847    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[3]_i_24_n_0
    SLICE_X37Y137        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    58.503 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    58.503    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva_reg[3]_i_7_n_0
    SLICE_X37Y138        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    58.816 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva_reg[5]_i_10/O[3]
                         net (fo=2, routed)           0.564    59.380    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/acc_12_nl[7]
    SLICE_X39Y140        LUT5 (Prop_lut5_I3_O)        0.306    59.686 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[5]_i_94/O
                         net (fo=1, routed)           0.433    60.119    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[5]_i_94_n_0
    SLICE_X39Y140        LUT6 (Prop_lut6_I4_O)        0.124    60.243 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[5]_i_30/O
                         net (fo=2, routed)           0.653    60.896    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/MUX1HOT_v_4_6_2_return48_out[2]
    SLICE_X39Y137        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    61.281 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000    61.281    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva_reg[5]_i_11_n_0
    SLICE_X39Y138        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    61.594 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_res_mant_4_sva_49_0_reg[49]_i_7/O[3]
                         net (fo=142, routed)         1.118    62.711    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/O[0]
    SLICE_X49Y137        LUT6 (Prop_lut6_I2_O)        0.306    63.017 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[5]_i_12/O
                         net (fo=26, routed)          1.263    64.280    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva_reg[5]_0
    SLICE_X58Y145        LUT6 (Prop_lut6_I4_O)        0.124    64.404 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_583/O
                         net (fo=1, routed)           0.452    64.856    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_583_n_0
    SLICE_X58Y145        LUT6 (Prop_lut6_I4_O)        0.124    64.980 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_301/O
                         net (fo=3, routed)           0.991    65.971    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/FSM_sequential_state_var_reg[5]_18
    SLICE_X61Y142        LUT6 (Prop_lut6_I3_O)        0.124    66.095 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_95/O
                         net (fo=41, routed)          2.214    68.309    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_rg/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[3]_i_510
    SLICE_X52Y115        LUT4 (Prop_lut4_I2_O)        0.152    68.461 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_rg/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_42/O
                         net (fo=15, routed)          2.047    70.508    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_0/z_out_16[0]
    SLICE_X93Y120        LUT6 (Prop_lut6_I5_O)        0.326    70.834 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_0/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[3]_i_536/O
                         net (fo=1, routed)           0.701    71.535    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_0/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[3]_i_536_n_0
    SLICE_X98Y115        LUT6 (Prop_lut6_I5_O)        0.124    71.659 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_0/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[3]_i_313/O
                         net (fo=1, routed)           1.111    72.770    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_0/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[3]_i_313_n_0
    SLICE_X99Y118        LUT6 (Prop_lut6_I2_O)        0.124    72.894 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_0/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[3]_i_123/O
                         net (fo=3, routed)           2.342    75.236    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[3]_i_27_0
    SLICE_X63Y131        LUT6 (Prop_lut6_I0_O)        0.124    75.360 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[3]_i_47/O
                         net (fo=1, routed)           0.433    75.794    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[3]_i_47_n_0
    SLICE_X63Y131        LUT3 (Prop_lut3_I2_O)        0.124    75.918 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[3]_i_20/O
                         net (fo=1, routed)           0.777    76.695    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[3]_i_20_n_0
    SLICE_X63Y128        LUT6 (Prop_lut6_I3_O)        0.124    76.819 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[3]_i_9/O
                         net (fo=1, routed)           1.249    78.068    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[3]_i_9_n_0
    SLICE_X52Y119        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601    78.669 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    78.669    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[3]_i_3_n_0
    SLICE_X52Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.783 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    78.783    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[7]_i_3_n_0
    SLICE_X52Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.897 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    78.897    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[11]_i_3_n_0
    SLICE_X52Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.011 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    79.011    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[15]_i_3_n_0
    SLICE_X52Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.125 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    79.125    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[19]_i_3_n_0
    SLICE_X52Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.239 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.009    79.248    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[23]_i_3_n_0
    SLICE_X52Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.362 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    79.362    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[27]_i_3_n_0
    SLICE_X52Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.476 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000    79.476    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[31]_i_3_n_0
    SLICE_X52Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.590 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000    79.590    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[35]_i_3_n_0
    SLICE_X52Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.704 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000    79.704    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[39]_i_3_n_0
    SLICE_X52Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.818 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000    79.818    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[43]_i_3_n_0
    SLICE_X52Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.932 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000    79.932    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[47]_i_3_n_0
    SLICE_X52Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.046 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_res_mant_4_sva_56_50_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    80.046    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_res_mant_4_sva_56_50_reg[1]_i_1_n_0
    SLICE_X52Y132        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    80.302 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_res_mant_4_sva_56_50_reg[5]_i_1/O[2]
                         net (fo=7, routed)           1.122    81.424    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/acc_19_nl[55]
    SLICE_X54Y134        LUT4 (Prop_lut4_I1_O)        0.302    81.726 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[3]_i_9/O
                         net (fo=3, routed)           0.428    82.155    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[3]_i_9_n_0
    SLICE_X54Y133        LUT5 (Prop_lut5_I4_O)        0.116    82.271 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[3]_i_6/O
                         net (fo=4, routed)           0.989    83.260    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[3]_i_6_n_0
    SLICE_X54Y129        LUT6 (Prop_lut6_I0_O)        0.328    83.588 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[5]_i_10/O
                         net (fo=5, routed)           1.250    84.838    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[5]_i_10_n_0
    SLICE_X43Y129        LUT2 (Prop_lut2_I1_O)        0.152    84.990 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[5]_i_2/O
                         net (fo=13, routed)          0.873    85.863    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/rtn_out[5]
    SLICE_X44Y122        LUT6 (Prop_lut6_I0_O)        0.326    86.189 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[1]_i_1/O
                         net (fo=16, routed)          1.623    87.813    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/input_449_in[0]
    SLICE_X27Y130        LUT3 (Prop_lut3_I0_O)        0.124    87.937 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/operator_33_true_12_acc_psp_sva[3]_i_20/O
                         net (fo=2, routed)           0.825    88.762    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/input_449_in[2]
    SLICE_X26Y140        LUT6 (Prop_lut6_I5_O)        0.124    88.886 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/operator_33_true_12_acc_psp_sva[3]_i_10/O
                         net (fo=1, routed)           0.286    89.173    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/operator_33_true_12_acc_psp_sva[3]_i_10_n_0
    SLICE_X26Y140        LUT6 (Prop_lut6_I4_O)        0.124    89.297 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/operator_33_true_12_acc_psp_sva[3]_i_2/O
                         net (fo=3, routed)           0.592    89.888    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/operator_33_true_12_acc_psp_sva[3]_i_2_n_0
    SLICE_X29Y140        LUT2 (Prop_lut2_I1_O)        0.124    90.012 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0[51]_i_40/O
                         net (fo=1, routed)           0.000    90.012    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0[51]_i_40_n_0
    SLICE_X29Y140        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    90.413 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0_reg[51]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.413    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0_reg[51]_i_31_n_0
    SLICE_X29Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.527 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0_reg[51]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.527    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0_reg[51]_i_18_n_0
    SLICE_X29Y142        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    90.861 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0_reg[51]_i_7/O[1]
                         net (fo=2, routed)           0.681    91.542    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/z_out_8[9]
    SLICE_X27Y142        LUT1 (Prop_lut1_I0_O)        0.303    91.845 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0[51]_i_16/O
                         net (fo=1, routed)           0.000    91.845    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0[51]_i_16_n_0
    SLICE_X27Y142        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    92.485 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0_reg[51]_i_5/O[3]
                         net (fo=45, routed)          1.023    93.508    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_10_if_4_slc_return_add_generic_AC_RND_CONV_false_10_acc_2_11_mdf_sva_reg[0]
    SLICE_X26Y138        LUT3 (Prop_lut3_I0_O)        0.298    93.806 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_return_add_generic_AC_RND_CONV_false_10_res_rounded_ftd_i_131/O
                         net (fo=5, routed)           0.634    94.440    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/p_10_in1521_in
    SLICE_X28Y137        LUT6 (Prop_lut6_I4_O)        0.328    94.768 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_return_add_generic_AC_RND_CONV_false_10_res_rounded_ftd_i_132/O
                         net (fo=1, routed)           0.159    94.927    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_return_add_generic_AC_RND_CONV_false_10_res_rounded_ftd_i_132_n_0
    SLICE_X28Y137        LUT6 (Prop_lut6_I0_O)        0.124    95.051 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_return_add_generic_AC_RND_CONV_false_10_res_rounded_ftd_i_126/O
                         net (fo=1, routed)           0.428    95.479    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_return_add_generic_AC_RND_CONV_false_10_res_rounded_ftd_i_126_n_0
    SLICE_X27Y138        LUT6 (Prop_lut6_I5_O)        0.124    95.603 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_return_add_generic_AC_RND_CONV_false_10_res_rounded_ftd_i_81/O
                         net (fo=1, routed)           0.154    95.757    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_return_add_generic_AC_RND_CONV_false_10_res_rounded_ftd_i_81_n_0
    SLICE_X27Y138        LUT5 (Prop_lut5_I0_O)        0.124    95.881 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_return_add_generic_AC_RND_CONV_false_10_res_rounded_ftd_i_33/O
                         net (fo=21, routed)          3.104    98.985    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_1_rg/nl_return_add_generic_AC_RND_CONV_false_10_lshift_1_rg_s[2]
    SLICE_X58Y105        LUT2 (Prop_lut2_I0_O)        0.150    99.135 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_1_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[11]_i_38/O
                         net (fo=58, routed)          1.338   100.473    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_1_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[11]_i_53
    SLICE_X58Y101        LUT2 (Prop_lut2_I0_O)        0.350   100.823 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_1_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[3]_i_27/O
                         net (fo=7, routed)           0.648   101.471    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_1_rg/stage_PE_1_tmp_im_d_1_sva_1_rsp_1_reg[1]
    SLICE_X58Y100        LUT4 (Prop_lut4_I0_O)        0.328   101.799 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_1_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[15]_i_42/O
                         net (fo=3, routed)           0.882   102.681    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_1_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[15]_i_42_n_0
    SLICE_X58Y99         LUT4 (Prop_lut4_I3_O)        0.150   102.831 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_1_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[11]_i_32/O
                         net (fo=4, routed)           0.726   103.558    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_1_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[11]_i_32_n_0
    SLICE_X56Y97         LUT6 (Prop_lut6_I5_O)        0.328   103.886 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_1_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[7]_i_15/O
                         net (fo=1, routed)           0.712   104.598    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_return_add_generic_AC_RND_CONV_false_10_res_rounded_ftd_reg[4]
    SLICE_X53Y94         LUT6 (Prop_lut6_I5_O)        0.124   104.722 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[7]_i_5/O
                         net (fo=1, routed)           0.000   104.722    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/conv_u2u_53_54_return[5]
    SLICE_X53Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   105.272 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000   105.272    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[7]_i_2_n_0
    SLICE_X53Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.386 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000   105.386    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[11]_i_2_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.500 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000   105.500    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[15]_i_2_n_0
    SLICE_X53Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.614 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000   105.614    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[19]_i_2_n_0
    SLICE_X53Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.728 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000   105.728    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[23]_i_2_n_0
    SLICE_X53Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.842 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.001   105.843    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[27]_i_2_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.957 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000   105.957    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[31]_i_2_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.071 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000   106.071    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[35]_i_2_n_0
    SLICE_X53Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.185 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000   106.185    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[39]_i_2_n_0
    SLICE_X53Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.299 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[43]_i_2/CO[3]
                         net (fo=1, routed)           0.000   106.299    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[43]_i_2_n_0
    SLICE_X53Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.413 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.000   106.413    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[47]_i_2_n_0
    SLICE_X53Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.527 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_51_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000   106.527    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_51_reg_i_2_n_0
    SLICE_X53Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293   106.820 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_return_add_generic_AC_RND_CONV_false_10_res_rounded_ftd_reg_i_1/CO[0]
                         net (fo=145, routed)         2.688   109.508    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/sel27_in
    SLICE_X42Y148        LUT2 (Prop_lut2_I1_O)        0.399   109.907 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/mem_reg_0_i_264/O
                         net (fo=1, routed)           0.452   110.359    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/mem_reg_0_i_264_n_0
    SLICE_X42Y148        LUT6 (Prop_lut6_I3_O)        0.328   110.687 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/mem_reg_0_i_223__0/O
                         net (fo=3, routed)           0.603   111.290    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_73__0_2
    SLICE_X45Y148        LUT5 (Prop_lut5_I4_O)        0.124   111.414 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_149/O
                         net (fo=2, routed)           0.278   111.692    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_149_n_0
    SLICE_X45Y148        LUT5 (Prop_lut5_I1_O)        0.124   111.816 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_73__0/O
                         net (fo=52, routed)          0.919   112.735    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_73__0_n_0
    SLICE_X51Y144        LUT2 (Prop_lut2_I1_O)        0.124   112.859 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_219__0/O
                         net (fo=9, routed)           2.120   114.979    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/nor_161_m1c
    SLICE_X52Y111        LUT6 (Prop_lut6_I0_O)        0.124   115.103 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_144/O
                         net (fo=51, routed)          2.366   117.468    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_144_n_0
    SLICE_X86Y105        LUT6 (Prop_lut6_I0_O)        0.124   117.592 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_1_i_84__0/O
                         net (fo=1, routed)           1.001   118.594    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_1_i_84__0_n_0
    SLICE_X62Y100        LUT2 (Prop_lut2_I0_O)        0.124   118.718 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_1_i_47__0/O
                         net (fo=1, routed)           0.576   119.294    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/In_copy/In_copy_run_inst/in_ramf_d[13]
    SLICE_X61Y100        LUT6 (Prop_lut6_I1_O)        0.124   119.418 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/In_copy/In_copy_run_inst/mem_reg_1_i_19/O
                         net (fo=1, routed)           0.672   120.090    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_0/d[45]
    RAMB36_X3Y19         RAMB36E1                                     r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_0/mem_reg_1/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000   200.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   201.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873   197.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   199.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091   200.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       1.579   201.579    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_0/clock
    RAMB36_X3Y19         RAMB36E1                                     r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_0/mem_reg_1/CLKARDCLK
                         clock pessimism              0.004   201.583    
                         clock uncertainty           -0.464   201.119    
    RAMB36_X3Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[9])
                                                     -0.241   200.878    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_0/mem_reg_1
  -------------------------------------------------------------------
                         required time                        200.878    
                         arrival time                        -120.090    
  -------------------------------------------------------------------
                         slack                                 80.788    

Slack (MET) :             80.911ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_index_const_0_lpi_2_dfm_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_0/mem_reg_1/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@200.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        118.123ns  (logic 39.890ns (33.770%)  route 78.233ns (66.230%))
  Logic Levels:           150  (CARRY4=75 DSP48E1=3 LUT1=1 LUT2=9 LUT3=9 LUT4=7 LUT5=13 LUT6=33)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.579ns = ( 201.579 - 200.000 ) 
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       1.844     1.844    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/clock
    SLICE_X34Y104        FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_index_const_0_lpi_2_dfm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y104        FDCE (Prop_fdce_C_Q)         0.518     2.362 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_index_const_0_lpi_2_dfm_reg/Q
                         net (fo=12, routed)          1.311     3.673    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_index_const_0_lpi_2_dfm_reg_n_0
    SLICE_X27Y108        LUT3 (Prop_lut3_I0_O)        0.124     3.797 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm[61]_i_32/O
                         net (fo=1, routed)           0.000     3.797    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm[61]_i_32_n_0
    SLICE_X27Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.347 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_24/CO[3]
                         net (fo=1, routed)           0.000     4.347    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_24_n_0
    SLICE_X27Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.461 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.461    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_19_n_0
    SLICE_X27Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.575 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.575    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_14_n_0
    SLICE_X27Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.689 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.689    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_13_n_0
    SLICE_X27Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.960 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_10/CO[0]
                         net (fo=76, routed)          1.289     6.249    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_10_n_3
    SLICE_X31Y108        LUT3 (Prop_lut3_I1_O)        0.373     6.622 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_230/O
                         net (fo=1, routed)           0.000     6.622    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_230_n_0
    SLICE_X31Y108        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.023 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_153/CO[3]
                         net (fo=1, routed)           0.000     7.023    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_153_n_0
    SLICE_X31Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.137 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_80/CO[3]
                         net (fo=1, routed)           0.000     7.137    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_80_n_0
    SLICE_X31Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.251 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.251    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_35_n_0
    SLICE_X31Y111        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.473 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_23/O[0]
                         net (fo=49, routed)          1.041     8.514    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_23_n_7
    SLICE_X26Y105        LUT5 (Prop_lut5_I3_O)        0.299     8.813 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_297/O
                         net (fo=5, routed)           0.544     9.358    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_297_n_0
    SLICE_X26Y106        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     9.762 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_234/CO[3]
                         net (fo=1, routed)           0.000     9.762    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_234_n_0
    SLICE_X26Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.879 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_162/CO[3]
                         net (fo=1, routed)           0.000     9.879    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_162_n_0
    SLICE_X26Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.996 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_89/CO[3]
                         net (fo=1, routed)           0.000     9.996    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_89_n_0
    SLICE_X26Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.113 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_37/CO[3]
                         net (fo=1, routed)           0.000    10.113    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_37_n_0
    SLICE_X26Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.332 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_24/O[0]
                         net (fo=26, routed)          0.652    10.984    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_24_n_7
    SLICE_X28Y109        LUT6 (Prop_lut6_I4_O)        0.295    11.279 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_172/O
                         net (fo=6, routed)           0.731    12.009    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_172_n_0
    SLICE_X28Y106        LUT2 (Prop_lut2_I0_O)        0.124    12.133 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_176/O
                         net (fo=1, routed)           0.000    12.133    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_176_n_0
    SLICE_X28Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.683 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_98/CO[3]
                         net (fo=1, routed)           0.000    12.683    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_98_n_0
    SLICE_X28Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.797 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_39/CO[3]
                         net (fo=1, routed)           0.000    12.797    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_39_n_0
    SLICE_X28Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.019 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_25/O[0]
                         net (fo=59, routed)          1.170    14.190    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_25_n_7
    SLICE_X26Y103        LUT5 (Prop_lut5_I3_O)        0.299    14.489 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_254/O
                         net (fo=5, routed)           0.564    15.053    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_254_n_0
    SLICE_X27Y104        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.579 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_178/CO[3]
                         net (fo=1, routed)           0.000    15.579    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_178_n_0
    SLICE_X27Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.693 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_106/CO[3]
                         net (fo=1, routed)           0.000    15.693    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_106_n_0
    SLICE_X27Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.807 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_41/CO[3]
                         net (fo=1, routed)           0.000    15.807    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_41_n_0
    SLICE_X27Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.029 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_26/O[0]
                         net (fo=40, routed)          1.184    17.213    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_26_n_7
    SLICE_X27Y102        LUT5 (Prop_lut5_I3_O)        0.299    17.512 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_191/O
                         net (fo=5, routed)           0.659    18.171    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_191_n_0
    SLICE_X29Y105        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.697 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_115/CO[3]
                         net (fo=1, routed)           0.000    18.697    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_115_n_0
    SLICE_X29Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.811 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_43/CO[3]
                         net (fo=1, routed)           0.000    18.811    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_43_n_0
    SLICE_X29Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.925 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_27/CO[3]
                         net (fo=1, routed)           0.000    18.925    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_27_n_0
    SLICE_X29Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.147 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_19/O[0]
                         net (fo=57, routed)          0.895    20.043    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_19_n_7
    SLICE_X32Y103        LUT5 (Prop_lut5_I3_O)        0.299    20.342 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_200/O
                         net (fo=5, routed)           0.573    20.915    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_200_n_0
    SLICE_X31Y103        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    21.313 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_126/CO[3]
                         net (fo=1, routed)           0.000    21.313    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_126_n_0
    SLICE_X31Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.427 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_53/CO[3]
                         net (fo=1, routed)           0.000    21.427    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_53_n_0
    SLICE_X31Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.541 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.541    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_29_n_0
    SLICE_X31Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.763 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_20/O[0]
                         net (fo=42, routed)          1.073    22.836    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_20_n_7
    SLICE_X32Y103        LUT5 (Prop_lut5_I3_O)        0.299    23.135 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_138/O
                         net (fo=3, routed)           0.646    23.781    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_138_n_0
    SLICE_X30Y103        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    24.301 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_62/CO[3]
                         net (fo=1, routed)           0.000    24.301    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_62_n_0
    SLICE_X30Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.418 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_31/CO[3]
                         net (fo=1, routed)           0.000    24.418    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_31_n_0
    SLICE_X30Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    24.637 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_21/O[0]
                         net (fo=34, routed)          0.924    25.561    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_21_n_7
    SLICE_X28Y100        LUT5 (Prop_lut5_I3_O)        0.295    25.856 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_220/O
                         net (fo=1, routed)           0.505    26.362    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_220_n_0
    SLICE_X29Y100        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.888 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_144/CO[3]
                         net (fo=1, routed)           0.000    26.888    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_144_n_0
    SLICE_X29Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.002 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_71/CO[3]
                         net (fo=1, routed)           0.000    27.002    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_71_n_0
    SLICE_X29Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.116 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_33/CO[3]
                         net (fo=1, routed)           0.000    27.116    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_33_n_0
    SLICE_X29Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.338 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_22/O[0]
                         net (fo=2, routed)           0.965    28.302    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/nl_z_out_21__6_31[0]
    SLICE_X36Y113        LUT6 (Prop_lut6_I0_O)        0.299    28.601 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/nl_z_out_21__2_i_73/O
                         net (fo=1, routed)           0.452    29.053    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/nl_z_out_21__2_i_73_n_0
    SLICE_X36Y113        LUT6 (Prop_lut6_I1_O)        0.124    29.177 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/nl_z_out_21__2_i_17/O
                         net (fo=3, routed)           1.507    30.684    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/conv_u2s_53_54_return[0]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      4.036    34.720 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/nl_z_out_21__5/PCOUT[47]
                         net (fo=1, routed)           0.002    34.722    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/nl_z_out_21__5_n_106
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    36.435 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/nl_z_out_21__6/PCOUT[47]
                         net (fo=1, routed)           0.002    36.437    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/nl_z_out_21__6_n_106
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[39])
                                                      1.518    37.955 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/nl_z_out_21__7/P[39]
                         net (fo=2, routed)           1.308    39.263    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/p_3_in[56]
    SLICE_X36Y96         LUT3 (Prop_lut3_I1_O)        0.150    39.413 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52[1]_i_251/O
                         net (fo=2, routed)           0.816    40.229    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52[1]_i_251_n_0
    SLICE_X36Y97         LUT4 (Prop_lut4_I3_O)        0.355    40.584 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52[1]_i_255/O
                         net (fo=1, routed)           0.000    40.584    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52[1]_i_255_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    41.097 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[1]_i_204/CO[3]
                         net (fo=1, routed)           0.000    41.097    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[1]_i_204_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.214 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[1]_i_209/CO[3]
                         net (fo=1, routed)           0.000    41.214    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[1]_i_209_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.331 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[1]_i_206/CO[3]
                         net (fo=1, routed)           0.001    41.331    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[1]_i_206_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    41.654 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[1]_i_212/O[1]
                         net (fo=4, routed)           1.148    42.803    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/O1326[17]
    SLICE_X42Y96         LUT3 (Prop_lut3_I2_O)        0.332    43.135 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_62_52[1]_i_128/O
                         net (fo=2, routed)           0.718    43.852    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg/nl_return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg_a[21]
    SLICE_X41Y95         LUT6 (Prop_lut6_I3_O)        0.328    44.180 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg/out1_rsci_idat_51_i_103/O
                         net (fo=3, routed)           0.651    44.831    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg/nl_z_out_21__7_14
    SLICE_X43Y94         LUT3 (Prop_lut3_I2_O)        0.150    44.981 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[43]_i_48/O
                         net (fo=3, routed)           0.938    45.919    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg/nl_z_out_21__7_7
    SLICE_X47Y93         LUT6 (Prop_lut6_I5_O)        0.326    46.245 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[35]_i_29/O
                         net (fo=2, routed)           0.789    47.035    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[35]_i_29_n_0
    SLICE_X49Y93         LUT3 (Prop_lut3_I0_O)        0.124    47.159 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[35]_i_19/O
                         net (fo=5, routed)           1.098    48.257    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[3]_i_37_0[37]
    SLICE_X53Y92         LUT4 (Prop_lut4_I1_O)        0.124    48.381 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_62_52[1]_i_14/O
                         net (fo=1, routed)           0.794    49.175    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_62_52[1]_i_14_n_0
    SLICE_X50Y92         LUT5 (Prop_lut5_I4_O)        0.124    49.299 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_62_52[1]_i_4/O
                         net (fo=2, routed)           0.741    50.040    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_62_52[1]_i_4_n_0
    SLICE_X49Y94         LUT6 (Prop_lut6_I0_O)        0.124    50.164 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_BUTTERFLY_1_else_3_else_acc_4_3_ftd_1[4]_i_19/O
                         net (fo=81, routed)          1.933    52.097    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/sel3555_in
    SLICE_X34Y127        LUT6 (Prop_lut6_I1_O)        0.124    52.221 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/BUTTERFLY_1_else_1_if_slc_in_u_16_15_0_ncse_sva_rsp_1[1]_i_6/O
                         net (fo=8, routed)           1.077    53.298    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/p_1108_in
    SLICE_X37Y144        LUT6 (Prop_lut6_I0_O)        0.124    53.422 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/drf_qr_lval_11_smx_lpi_3_dfm_10_i_9/O
                         net (fo=24, routed)          1.338    54.760    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/drf_qr_lval_11_smx_lpi_3_dfm_10_i_9_n_0
    SLICE_X41Y129        LUT5 (Prop_lut5_I4_O)        0.124    54.884 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/drf_qr_lval_11_smx_lpi_3_dfm_4_0[0]_i_4/O
                         net (fo=8, routed)           0.980    55.864    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/drf_qr_lval_11_smx_lpi_3_dfm_4_0[0]_i_4_n_0
    SLICE_X42Y133        LUT4 (Prop_lut4_I2_O)        0.148    56.012 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[3]_i_51/O
                         net (fo=3, routed)           0.483    56.495    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[3]_i_51_n_0
    SLICE_X42Y134        LUT6 (Prop_lut6_I0_O)        0.328    56.823 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[3]_i_20/O
                         net (fo=2, routed)           0.301    57.124    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/MUX1HOT_s_1_7_2_return404_out
    SLICE_X42Y134        LUT6 (Prop_lut6_I0_O)        0.124    57.248 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[3]_i_24/O
                         net (fo=1, routed)           0.599    57.847    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[3]_i_24_n_0
    SLICE_X37Y137        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    58.503 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    58.503    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva_reg[3]_i_7_n_0
    SLICE_X37Y138        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    58.816 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva_reg[5]_i_10/O[3]
                         net (fo=2, routed)           0.564    59.380    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/acc_12_nl[7]
    SLICE_X39Y140        LUT5 (Prop_lut5_I3_O)        0.306    59.686 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[5]_i_94/O
                         net (fo=1, routed)           0.433    60.119    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[5]_i_94_n_0
    SLICE_X39Y140        LUT6 (Prop_lut6_I4_O)        0.124    60.243 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[5]_i_30/O
                         net (fo=2, routed)           0.653    60.896    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/MUX1HOT_v_4_6_2_return48_out[2]
    SLICE_X39Y137        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    61.281 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000    61.281    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva_reg[5]_i_11_n_0
    SLICE_X39Y138        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    61.594 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_res_mant_4_sva_49_0_reg[49]_i_7/O[3]
                         net (fo=142, routed)         1.118    62.711    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/O[0]
    SLICE_X49Y137        LUT6 (Prop_lut6_I2_O)        0.306    63.017 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[5]_i_12/O
                         net (fo=26, routed)          1.263    64.280    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva_reg[5]_0
    SLICE_X58Y145        LUT6 (Prop_lut6_I4_O)        0.124    64.404 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_583/O
                         net (fo=1, routed)           0.452    64.856    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_583_n_0
    SLICE_X58Y145        LUT6 (Prop_lut6_I4_O)        0.124    64.980 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_301/O
                         net (fo=3, routed)           0.991    65.971    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/FSM_sequential_state_var_reg[5]_18
    SLICE_X61Y142        LUT6 (Prop_lut6_I3_O)        0.124    66.095 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_95/O
                         net (fo=41, routed)          2.214    68.309    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_rg/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[3]_i_510
    SLICE_X52Y115        LUT4 (Prop_lut4_I2_O)        0.152    68.461 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_rg/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_42/O
                         net (fo=15, routed)          2.047    70.508    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_0/z_out_16[0]
    SLICE_X93Y120        LUT6 (Prop_lut6_I5_O)        0.326    70.834 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_0/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[3]_i_536/O
                         net (fo=1, routed)           0.701    71.535    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_0/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[3]_i_536_n_0
    SLICE_X98Y115        LUT6 (Prop_lut6_I5_O)        0.124    71.659 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_0/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[3]_i_313/O
                         net (fo=1, routed)           1.111    72.770    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_0/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[3]_i_313_n_0
    SLICE_X99Y118        LUT6 (Prop_lut6_I2_O)        0.124    72.894 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_0/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[3]_i_123/O
                         net (fo=3, routed)           2.342    75.236    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[3]_i_27_0
    SLICE_X63Y131        LUT6 (Prop_lut6_I0_O)        0.124    75.360 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[3]_i_47/O
                         net (fo=1, routed)           0.433    75.794    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[3]_i_47_n_0
    SLICE_X63Y131        LUT3 (Prop_lut3_I2_O)        0.124    75.918 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[3]_i_20/O
                         net (fo=1, routed)           0.777    76.695    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[3]_i_20_n_0
    SLICE_X63Y128        LUT6 (Prop_lut6_I3_O)        0.124    76.819 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[3]_i_9/O
                         net (fo=1, routed)           1.249    78.068    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[3]_i_9_n_0
    SLICE_X52Y119        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601    78.669 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    78.669    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[3]_i_3_n_0
    SLICE_X52Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.783 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    78.783    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[7]_i_3_n_0
    SLICE_X52Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.897 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    78.897    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[11]_i_3_n_0
    SLICE_X52Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.011 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    79.011    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[15]_i_3_n_0
    SLICE_X52Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.125 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    79.125    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[19]_i_3_n_0
    SLICE_X52Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.239 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.009    79.248    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[23]_i_3_n_0
    SLICE_X52Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.362 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    79.362    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[27]_i_3_n_0
    SLICE_X52Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.476 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000    79.476    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[31]_i_3_n_0
    SLICE_X52Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.590 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000    79.590    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[35]_i_3_n_0
    SLICE_X52Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.704 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000    79.704    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[39]_i_3_n_0
    SLICE_X52Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.818 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000    79.818    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[43]_i_3_n_0
    SLICE_X52Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.932 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000    79.932    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[47]_i_3_n_0
    SLICE_X52Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.046 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_res_mant_4_sva_56_50_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    80.046    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_res_mant_4_sva_56_50_reg[1]_i_1_n_0
    SLICE_X52Y132        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    80.302 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_res_mant_4_sva_56_50_reg[5]_i_1/O[2]
                         net (fo=7, routed)           1.122    81.424    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/acc_19_nl[55]
    SLICE_X54Y134        LUT4 (Prop_lut4_I1_O)        0.302    81.726 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[3]_i_9/O
                         net (fo=3, routed)           0.428    82.155    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[3]_i_9_n_0
    SLICE_X54Y133        LUT5 (Prop_lut5_I4_O)        0.116    82.271 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[3]_i_6/O
                         net (fo=4, routed)           0.989    83.260    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[3]_i_6_n_0
    SLICE_X54Y129        LUT6 (Prop_lut6_I0_O)        0.328    83.588 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[5]_i_10/O
                         net (fo=5, routed)           1.250    84.838    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[5]_i_10_n_0
    SLICE_X43Y129        LUT2 (Prop_lut2_I1_O)        0.152    84.990 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[5]_i_2/O
                         net (fo=13, routed)          0.873    85.863    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/rtn_out[5]
    SLICE_X44Y122        LUT6 (Prop_lut6_I0_O)        0.326    86.189 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[1]_i_1/O
                         net (fo=16, routed)          1.623    87.813    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/input_449_in[0]
    SLICE_X27Y130        LUT3 (Prop_lut3_I0_O)        0.124    87.937 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/operator_33_true_12_acc_psp_sva[3]_i_20/O
                         net (fo=2, routed)           0.825    88.762    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/input_449_in[2]
    SLICE_X26Y140        LUT6 (Prop_lut6_I5_O)        0.124    88.886 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/operator_33_true_12_acc_psp_sva[3]_i_10/O
                         net (fo=1, routed)           0.286    89.173    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/operator_33_true_12_acc_psp_sva[3]_i_10_n_0
    SLICE_X26Y140        LUT6 (Prop_lut6_I4_O)        0.124    89.297 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/operator_33_true_12_acc_psp_sva[3]_i_2/O
                         net (fo=3, routed)           0.592    89.888    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/operator_33_true_12_acc_psp_sva[3]_i_2_n_0
    SLICE_X29Y140        LUT2 (Prop_lut2_I1_O)        0.124    90.012 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0[51]_i_40/O
                         net (fo=1, routed)           0.000    90.012    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0[51]_i_40_n_0
    SLICE_X29Y140        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    90.413 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0_reg[51]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.413    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0_reg[51]_i_31_n_0
    SLICE_X29Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.527 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0_reg[51]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.527    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0_reg[51]_i_18_n_0
    SLICE_X29Y142        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    90.861 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0_reg[51]_i_7/O[1]
                         net (fo=2, routed)           0.681    91.542    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/z_out_8[9]
    SLICE_X27Y142        LUT1 (Prop_lut1_I0_O)        0.303    91.845 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0[51]_i_16/O
                         net (fo=1, routed)           0.000    91.845    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0[51]_i_16_n_0
    SLICE_X27Y142        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    92.485 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0_reg[51]_i_5/O[3]
                         net (fo=45, routed)          1.023    93.508    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_10_if_4_slc_return_add_generic_AC_RND_CONV_false_10_acc_2_11_mdf_sva_reg[0]
    SLICE_X26Y138        LUT3 (Prop_lut3_I0_O)        0.298    93.806 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_return_add_generic_AC_RND_CONV_false_10_res_rounded_ftd_i_131/O
                         net (fo=5, routed)           0.634    94.440    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/p_10_in1521_in
    SLICE_X28Y137        LUT6 (Prop_lut6_I4_O)        0.328    94.768 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_return_add_generic_AC_RND_CONV_false_10_res_rounded_ftd_i_132/O
                         net (fo=1, routed)           0.159    94.927    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_return_add_generic_AC_RND_CONV_false_10_res_rounded_ftd_i_132_n_0
    SLICE_X28Y137        LUT6 (Prop_lut6_I0_O)        0.124    95.051 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_return_add_generic_AC_RND_CONV_false_10_res_rounded_ftd_i_126/O
                         net (fo=1, routed)           0.428    95.479    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_return_add_generic_AC_RND_CONV_false_10_res_rounded_ftd_i_126_n_0
    SLICE_X27Y138        LUT6 (Prop_lut6_I5_O)        0.124    95.603 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_return_add_generic_AC_RND_CONV_false_10_res_rounded_ftd_i_81/O
                         net (fo=1, routed)           0.154    95.757    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_return_add_generic_AC_RND_CONV_false_10_res_rounded_ftd_i_81_n_0
    SLICE_X27Y138        LUT5 (Prop_lut5_I0_O)        0.124    95.881 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_return_add_generic_AC_RND_CONV_false_10_res_rounded_ftd_i_33/O
                         net (fo=21, routed)          3.104    98.985    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_1_rg/nl_return_add_generic_AC_RND_CONV_false_10_lshift_1_rg_s[2]
    SLICE_X58Y105        LUT2 (Prop_lut2_I0_O)        0.150    99.135 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_1_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[11]_i_38/O
                         net (fo=58, routed)          1.338   100.473    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_1_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[11]_i_53
    SLICE_X58Y101        LUT2 (Prop_lut2_I0_O)        0.350   100.823 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_1_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[3]_i_27/O
                         net (fo=7, routed)           0.648   101.471    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_1_rg/stage_PE_1_tmp_im_d_1_sva_1_rsp_1_reg[1]
    SLICE_X58Y100        LUT4 (Prop_lut4_I0_O)        0.328   101.799 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_1_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[15]_i_42/O
                         net (fo=3, routed)           0.882   102.681    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_1_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[15]_i_42_n_0
    SLICE_X58Y99         LUT4 (Prop_lut4_I3_O)        0.150   102.831 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_1_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[11]_i_32/O
                         net (fo=4, routed)           0.726   103.558    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_1_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[11]_i_32_n_0
    SLICE_X56Y97         LUT6 (Prop_lut6_I5_O)        0.328   103.886 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_1_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[7]_i_15/O
                         net (fo=1, routed)           0.712   104.598    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_return_add_generic_AC_RND_CONV_false_10_res_rounded_ftd_reg[4]
    SLICE_X53Y94         LUT6 (Prop_lut6_I5_O)        0.124   104.722 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[7]_i_5/O
                         net (fo=1, routed)           0.000   104.722    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/conv_u2u_53_54_return[5]
    SLICE_X53Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   105.272 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000   105.272    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[7]_i_2_n_0
    SLICE_X53Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.386 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000   105.386    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[11]_i_2_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.500 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000   105.500    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[15]_i_2_n_0
    SLICE_X53Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.614 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000   105.614    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[19]_i_2_n_0
    SLICE_X53Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.728 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000   105.728    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[23]_i_2_n_0
    SLICE_X53Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.842 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.001   105.843    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[27]_i_2_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.957 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000   105.957    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[31]_i_2_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.071 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000   106.071    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[35]_i_2_n_0
    SLICE_X53Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.185 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000   106.185    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[39]_i_2_n_0
    SLICE_X53Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.299 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[43]_i_2/CO[3]
                         net (fo=1, routed)           0.000   106.299    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[43]_i_2_n_0
    SLICE_X53Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.413 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.000   106.413    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[47]_i_2_n_0
    SLICE_X53Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.527 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_51_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000   106.527    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_51_reg_i_2_n_0
    SLICE_X53Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293   106.820 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_return_add_generic_AC_RND_CONV_false_10_res_rounded_ftd_reg_i_1/CO[0]
                         net (fo=145, routed)         2.688   109.508    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/sel27_in
    SLICE_X42Y148        LUT2 (Prop_lut2_I1_O)        0.399   109.907 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/mem_reg_0_i_264/O
                         net (fo=1, routed)           0.452   110.359    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/mem_reg_0_i_264_n_0
    SLICE_X42Y148        LUT6 (Prop_lut6_I3_O)        0.328   110.687 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/mem_reg_0_i_223__0/O
                         net (fo=3, routed)           0.603   111.290    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_73__0_2
    SLICE_X45Y148        LUT5 (Prop_lut5_I4_O)        0.124   111.414 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_149/O
                         net (fo=2, routed)           0.278   111.692    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_149_n_0
    SLICE_X45Y148        LUT5 (Prop_lut5_I1_O)        0.124   111.816 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_73__0/O
                         net (fo=52, routed)          0.919   112.735    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_73__0_n_0
    SLICE_X51Y144        LUT2 (Prop_lut2_I1_O)        0.124   112.859 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_219__0/O
                         net (fo=9, routed)           2.309   115.168    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/nor_161_m1c
    SLICE_X65Y106        LUT2 (Prop_lut2_I1_O)        0.119   115.287 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_155/O
                         net (fo=51, routed)          1.125   116.412    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_155_n_0
    SLICE_X87Y106        LUT6 (Prop_lut6_I1_O)        0.332   116.744 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_1_i_141__0/O
                         net (fo=1, routed)           0.409   117.153    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_1_i_141__0_n_0
    SLICE_X85Y106        LUT6 (Prop_lut6_I1_O)        0.124   117.277 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_1_i_87__0/O
                         net (fo=1, routed)           0.920   118.197    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_1_i_87__0_n_0
    SLICE_X64Y102        LUT2 (Prop_lut2_I0_O)        0.150   118.347 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_1_i_50__0/O
                         net (fo=1, routed)           0.679   119.026    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/In_copy/In_copy_run_inst/in_ramf_d[10]
    SLICE_X61Y96         LUT6 (Prop_lut6_I1_O)        0.332   119.358 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/In_copy/In_copy_run_inst/mem_reg_1_i_22/O
                         net (fo=1, routed)           0.609   119.967    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_0/d[42]
    RAMB36_X3Y19         RAMB36E1                                     r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_0/mem_reg_1/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000   200.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   201.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873   197.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   199.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091   200.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       1.579   201.579    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_0/clock
    RAMB36_X3Y19         RAMB36E1                                     r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_0/mem_reg_1/CLKARDCLK
                         clock pessimism              0.004   201.583    
                         clock uncertainty           -0.464   201.119    
    RAMB36_X3Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.241   200.878    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_0/mem_reg_1
  -------------------------------------------------------------------
                         required time                        200.878    
                         arrival time                        -119.967    
  -------------------------------------------------------------------
                         slack                                 80.911    

Slack (MET) :             80.975ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_index_const_0_lpi_2_dfm_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_0/mem_reg_1/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@200.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        118.059ns  (logic 39.561ns (33.510%)  route 78.498ns (66.491%))
  Logic Levels:           149  (CARRY4=75 DSP48E1=3 LUT1=1 LUT2=8 LUT3=9 LUT4=7 LUT5=13 LUT6=33)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.579ns = ( 201.579 - 200.000 ) 
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       1.844     1.844    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/clock
    SLICE_X34Y104        FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_index_const_0_lpi_2_dfm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y104        FDCE (Prop_fdce_C_Q)         0.518     2.362 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_index_const_0_lpi_2_dfm_reg/Q
                         net (fo=12, routed)          1.311     3.673    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_index_const_0_lpi_2_dfm_reg_n_0
    SLICE_X27Y108        LUT3 (Prop_lut3_I0_O)        0.124     3.797 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm[61]_i_32/O
                         net (fo=1, routed)           0.000     3.797    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm[61]_i_32_n_0
    SLICE_X27Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.347 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_24/CO[3]
                         net (fo=1, routed)           0.000     4.347    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_24_n_0
    SLICE_X27Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.461 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.461    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_19_n_0
    SLICE_X27Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.575 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.575    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_14_n_0
    SLICE_X27Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.689 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.689    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_13_n_0
    SLICE_X27Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.960 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_10/CO[0]
                         net (fo=76, routed)          1.289     6.249    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_10_n_3
    SLICE_X31Y108        LUT3 (Prop_lut3_I1_O)        0.373     6.622 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_230/O
                         net (fo=1, routed)           0.000     6.622    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_230_n_0
    SLICE_X31Y108        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.023 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_153/CO[3]
                         net (fo=1, routed)           0.000     7.023    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_153_n_0
    SLICE_X31Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.137 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_80/CO[3]
                         net (fo=1, routed)           0.000     7.137    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_80_n_0
    SLICE_X31Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.251 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.251    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_35_n_0
    SLICE_X31Y111        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.473 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_23/O[0]
                         net (fo=49, routed)          1.041     8.514    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_23_n_7
    SLICE_X26Y105        LUT5 (Prop_lut5_I3_O)        0.299     8.813 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_297/O
                         net (fo=5, routed)           0.544     9.358    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_297_n_0
    SLICE_X26Y106        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     9.762 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_234/CO[3]
                         net (fo=1, routed)           0.000     9.762    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_234_n_0
    SLICE_X26Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.879 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_162/CO[3]
                         net (fo=1, routed)           0.000     9.879    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_162_n_0
    SLICE_X26Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.996 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_89/CO[3]
                         net (fo=1, routed)           0.000     9.996    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_89_n_0
    SLICE_X26Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.113 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_37/CO[3]
                         net (fo=1, routed)           0.000    10.113    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_37_n_0
    SLICE_X26Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.332 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_24/O[0]
                         net (fo=26, routed)          0.652    10.984    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_24_n_7
    SLICE_X28Y109        LUT6 (Prop_lut6_I4_O)        0.295    11.279 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_172/O
                         net (fo=6, routed)           0.731    12.009    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_172_n_0
    SLICE_X28Y106        LUT2 (Prop_lut2_I0_O)        0.124    12.133 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_176/O
                         net (fo=1, routed)           0.000    12.133    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_176_n_0
    SLICE_X28Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.683 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_98/CO[3]
                         net (fo=1, routed)           0.000    12.683    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_98_n_0
    SLICE_X28Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.797 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_39/CO[3]
                         net (fo=1, routed)           0.000    12.797    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_39_n_0
    SLICE_X28Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.019 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_25/O[0]
                         net (fo=59, routed)          1.170    14.190    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_25_n_7
    SLICE_X26Y103        LUT5 (Prop_lut5_I3_O)        0.299    14.489 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_254/O
                         net (fo=5, routed)           0.564    15.053    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_254_n_0
    SLICE_X27Y104        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.579 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_178/CO[3]
                         net (fo=1, routed)           0.000    15.579    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_178_n_0
    SLICE_X27Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.693 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_106/CO[3]
                         net (fo=1, routed)           0.000    15.693    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_106_n_0
    SLICE_X27Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.807 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_41/CO[3]
                         net (fo=1, routed)           0.000    15.807    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_41_n_0
    SLICE_X27Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.029 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_26/O[0]
                         net (fo=40, routed)          1.184    17.213    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_26_n_7
    SLICE_X27Y102        LUT5 (Prop_lut5_I3_O)        0.299    17.512 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_191/O
                         net (fo=5, routed)           0.659    18.171    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_191_n_0
    SLICE_X29Y105        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.697 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_115/CO[3]
                         net (fo=1, routed)           0.000    18.697    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_115_n_0
    SLICE_X29Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.811 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_43/CO[3]
                         net (fo=1, routed)           0.000    18.811    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_43_n_0
    SLICE_X29Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.925 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_27/CO[3]
                         net (fo=1, routed)           0.000    18.925    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_27_n_0
    SLICE_X29Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.147 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_19/O[0]
                         net (fo=57, routed)          0.895    20.043    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_19_n_7
    SLICE_X32Y103        LUT5 (Prop_lut5_I3_O)        0.299    20.342 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_200/O
                         net (fo=5, routed)           0.573    20.915    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_200_n_0
    SLICE_X31Y103        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    21.313 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_126/CO[3]
                         net (fo=1, routed)           0.000    21.313    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_126_n_0
    SLICE_X31Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.427 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_53/CO[3]
                         net (fo=1, routed)           0.000    21.427    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_53_n_0
    SLICE_X31Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.541 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.541    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_29_n_0
    SLICE_X31Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.763 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_20/O[0]
                         net (fo=42, routed)          1.073    22.836    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_20_n_7
    SLICE_X32Y103        LUT5 (Prop_lut5_I3_O)        0.299    23.135 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_138/O
                         net (fo=3, routed)           0.646    23.781    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_138_n_0
    SLICE_X30Y103        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    24.301 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_62/CO[3]
                         net (fo=1, routed)           0.000    24.301    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_62_n_0
    SLICE_X30Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.418 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_31/CO[3]
                         net (fo=1, routed)           0.000    24.418    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_31_n_0
    SLICE_X30Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    24.637 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_21/O[0]
                         net (fo=34, routed)          0.924    25.561    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_21_n_7
    SLICE_X28Y100        LUT5 (Prop_lut5_I3_O)        0.295    25.856 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_220/O
                         net (fo=1, routed)           0.505    26.362    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_220_n_0
    SLICE_X29Y100        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.888 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_144/CO[3]
                         net (fo=1, routed)           0.000    26.888    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_144_n_0
    SLICE_X29Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.002 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_71/CO[3]
                         net (fo=1, routed)           0.000    27.002    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_71_n_0
    SLICE_X29Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.116 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_33/CO[3]
                         net (fo=1, routed)           0.000    27.116    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_33_n_0
    SLICE_X29Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.338 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_22/O[0]
                         net (fo=2, routed)           0.965    28.302    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/nl_z_out_21__6_31[0]
    SLICE_X36Y113        LUT6 (Prop_lut6_I0_O)        0.299    28.601 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/nl_z_out_21__2_i_73/O
                         net (fo=1, routed)           0.452    29.053    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/nl_z_out_21__2_i_73_n_0
    SLICE_X36Y113        LUT6 (Prop_lut6_I1_O)        0.124    29.177 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/nl_z_out_21__2_i_17/O
                         net (fo=3, routed)           1.507    30.684    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/conv_u2s_53_54_return[0]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      4.036    34.720 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/nl_z_out_21__5/PCOUT[47]
                         net (fo=1, routed)           0.002    34.722    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/nl_z_out_21__5_n_106
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    36.435 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/nl_z_out_21__6/PCOUT[47]
                         net (fo=1, routed)           0.002    36.437    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/nl_z_out_21__6_n_106
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[39])
                                                      1.518    37.955 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/nl_z_out_21__7/P[39]
                         net (fo=2, routed)           1.308    39.263    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/p_3_in[56]
    SLICE_X36Y96         LUT3 (Prop_lut3_I1_O)        0.150    39.413 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52[1]_i_251/O
                         net (fo=2, routed)           0.816    40.229    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52[1]_i_251_n_0
    SLICE_X36Y97         LUT4 (Prop_lut4_I3_O)        0.355    40.584 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52[1]_i_255/O
                         net (fo=1, routed)           0.000    40.584    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52[1]_i_255_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    41.097 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[1]_i_204/CO[3]
                         net (fo=1, routed)           0.000    41.097    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[1]_i_204_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.214 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[1]_i_209/CO[3]
                         net (fo=1, routed)           0.000    41.214    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[1]_i_209_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.331 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[1]_i_206/CO[3]
                         net (fo=1, routed)           0.001    41.331    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[1]_i_206_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    41.654 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[1]_i_212/O[1]
                         net (fo=4, routed)           1.148    42.803    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/O1326[17]
    SLICE_X42Y96         LUT3 (Prop_lut3_I2_O)        0.332    43.135 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_62_52[1]_i_128/O
                         net (fo=2, routed)           0.718    43.852    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg/nl_return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg_a[21]
    SLICE_X41Y95         LUT6 (Prop_lut6_I3_O)        0.328    44.180 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg/out1_rsci_idat_51_i_103/O
                         net (fo=3, routed)           0.651    44.831    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg/nl_z_out_21__7_14
    SLICE_X43Y94         LUT3 (Prop_lut3_I2_O)        0.150    44.981 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[43]_i_48/O
                         net (fo=3, routed)           0.938    45.919    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg/nl_z_out_21__7_7
    SLICE_X47Y93         LUT6 (Prop_lut6_I5_O)        0.326    46.245 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[35]_i_29/O
                         net (fo=2, routed)           0.789    47.035    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[35]_i_29_n_0
    SLICE_X49Y93         LUT3 (Prop_lut3_I0_O)        0.124    47.159 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[35]_i_19/O
                         net (fo=5, routed)           1.098    48.257    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[3]_i_37_0[37]
    SLICE_X53Y92         LUT4 (Prop_lut4_I1_O)        0.124    48.381 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_62_52[1]_i_14/O
                         net (fo=1, routed)           0.794    49.175    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_62_52[1]_i_14_n_0
    SLICE_X50Y92         LUT5 (Prop_lut5_I4_O)        0.124    49.299 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_62_52[1]_i_4/O
                         net (fo=2, routed)           0.741    50.040    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_62_52[1]_i_4_n_0
    SLICE_X49Y94         LUT6 (Prop_lut6_I0_O)        0.124    50.164 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_BUTTERFLY_1_else_3_else_acc_4_3_ftd_1[4]_i_19/O
                         net (fo=81, routed)          1.933    52.097    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/sel3555_in
    SLICE_X34Y127        LUT6 (Prop_lut6_I1_O)        0.124    52.221 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/BUTTERFLY_1_else_1_if_slc_in_u_16_15_0_ncse_sva_rsp_1[1]_i_6/O
                         net (fo=8, routed)           1.077    53.298    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/p_1108_in
    SLICE_X37Y144        LUT6 (Prop_lut6_I0_O)        0.124    53.422 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/drf_qr_lval_11_smx_lpi_3_dfm_10_i_9/O
                         net (fo=24, routed)          1.338    54.760    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/drf_qr_lval_11_smx_lpi_3_dfm_10_i_9_n_0
    SLICE_X41Y129        LUT5 (Prop_lut5_I4_O)        0.124    54.884 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/drf_qr_lval_11_smx_lpi_3_dfm_4_0[0]_i_4/O
                         net (fo=8, routed)           0.980    55.864    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/drf_qr_lval_11_smx_lpi_3_dfm_4_0[0]_i_4_n_0
    SLICE_X42Y133        LUT4 (Prop_lut4_I2_O)        0.148    56.012 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[3]_i_51/O
                         net (fo=3, routed)           0.483    56.495    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[3]_i_51_n_0
    SLICE_X42Y134        LUT6 (Prop_lut6_I0_O)        0.328    56.823 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[3]_i_20/O
                         net (fo=2, routed)           0.301    57.124    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/MUX1HOT_s_1_7_2_return404_out
    SLICE_X42Y134        LUT6 (Prop_lut6_I0_O)        0.124    57.248 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[3]_i_24/O
                         net (fo=1, routed)           0.599    57.847    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[3]_i_24_n_0
    SLICE_X37Y137        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    58.503 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    58.503    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva_reg[3]_i_7_n_0
    SLICE_X37Y138        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    58.816 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva_reg[5]_i_10/O[3]
                         net (fo=2, routed)           0.564    59.380    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/acc_12_nl[7]
    SLICE_X39Y140        LUT5 (Prop_lut5_I3_O)        0.306    59.686 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[5]_i_94/O
                         net (fo=1, routed)           0.433    60.119    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[5]_i_94_n_0
    SLICE_X39Y140        LUT6 (Prop_lut6_I4_O)        0.124    60.243 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[5]_i_30/O
                         net (fo=2, routed)           0.653    60.896    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/MUX1HOT_v_4_6_2_return48_out[2]
    SLICE_X39Y137        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    61.281 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000    61.281    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva_reg[5]_i_11_n_0
    SLICE_X39Y138        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    61.594 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_res_mant_4_sva_49_0_reg[49]_i_7/O[3]
                         net (fo=142, routed)         1.118    62.711    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/O[0]
    SLICE_X49Y137        LUT6 (Prop_lut6_I2_O)        0.306    63.017 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[5]_i_12/O
                         net (fo=26, routed)          1.263    64.280    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva_reg[5]_0
    SLICE_X58Y145        LUT6 (Prop_lut6_I4_O)        0.124    64.404 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_583/O
                         net (fo=1, routed)           0.452    64.856    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_583_n_0
    SLICE_X58Y145        LUT6 (Prop_lut6_I4_O)        0.124    64.980 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_301/O
                         net (fo=3, routed)           0.991    65.971    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/FSM_sequential_state_var_reg[5]_18
    SLICE_X61Y142        LUT6 (Prop_lut6_I3_O)        0.124    66.095 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_95/O
                         net (fo=41, routed)          2.214    68.309    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_rg/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[3]_i_510
    SLICE_X52Y115        LUT4 (Prop_lut4_I2_O)        0.152    68.461 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_rg/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_42/O
                         net (fo=15, routed)          2.047    70.508    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_0/z_out_16[0]
    SLICE_X93Y120        LUT6 (Prop_lut6_I5_O)        0.326    70.834 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_0/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[3]_i_536/O
                         net (fo=1, routed)           0.701    71.535    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_0/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[3]_i_536_n_0
    SLICE_X98Y115        LUT6 (Prop_lut6_I5_O)        0.124    71.659 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_0/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[3]_i_313/O
                         net (fo=1, routed)           1.111    72.770    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_0/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[3]_i_313_n_0
    SLICE_X99Y118        LUT6 (Prop_lut6_I2_O)        0.124    72.894 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_0/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[3]_i_123/O
                         net (fo=3, routed)           2.342    75.236    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[3]_i_27_0
    SLICE_X63Y131        LUT6 (Prop_lut6_I0_O)        0.124    75.360 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[3]_i_47/O
                         net (fo=1, routed)           0.433    75.794    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[3]_i_47_n_0
    SLICE_X63Y131        LUT3 (Prop_lut3_I2_O)        0.124    75.918 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[3]_i_20/O
                         net (fo=1, routed)           0.777    76.695    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[3]_i_20_n_0
    SLICE_X63Y128        LUT6 (Prop_lut6_I3_O)        0.124    76.819 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[3]_i_9/O
                         net (fo=1, routed)           1.249    78.068    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[3]_i_9_n_0
    SLICE_X52Y119        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601    78.669 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    78.669    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[3]_i_3_n_0
    SLICE_X52Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.783 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    78.783    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[7]_i_3_n_0
    SLICE_X52Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.897 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    78.897    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[11]_i_3_n_0
    SLICE_X52Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.011 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    79.011    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[15]_i_3_n_0
    SLICE_X52Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.125 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    79.125    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[19]_i_3_n_0
    SLICE_X52Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.239 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.009    79.248    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[23]_i_3_n_0
    SLICE_X52Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.362 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    79.362    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[27]_i_3_n_0
    SLICE_X52Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.476 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000    79.476    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[31]_i_3_n_0
    SLICE_X52Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.590 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000    79.590    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[35]_i_3_n_0
    SLICE_X52Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.704 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000    79.704    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[39]_i_3_n_0
    SLICE_X52Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.818 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000    79.818    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[43]_i_3_n_0
    SLICE_X52Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.932 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000    79.932    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[47]_i_3_n_0
    SLICE_X52Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.046 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_res_mant_4_sva_56_50_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    80.046    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_res_mant_4_sva_56_50_reg[1]_i_1_n_0
    SLICE_X52Y132        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    80.302 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_res_mant_4_sva_56_50_reg[5]_i_1/O[2]
                         net (fo=7, routed)           1.122    81.424    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/acc_19_nl[55]
    SLICE_X54Y134        LUT4 (Prop_lut4_I1_O)        0.302    81.726 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[3]_i_9/O
                         net (fo=3, routed)           0.428    82.155    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[3]_i_9_n_0
    SLICE_X54Y133        LUT5 (Prop_lut5_I4_O)        0.116    82.271 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[3]_i_6/O
                         net (fo=4, routed)           0.989    83.260    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[3]_i_6_n_0
    SLICE_X54Y129        LUT6 (Prop_lut6_I0_O)        0.328    83.588 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[5]_i_10/O
                         net (fo=5, routed)           1.250    84.838    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[5]_i_10_n_0
    SLICE_X43Y129        LUT2 (Prop_lut2_I1_O)        0.152    84.990 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[5]_i_2/O
                         net (fo=13, routed)          0.873    85.863    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/rtn_out[5]
    SLICE_X44Y122        LUT6 (Prop_lut6_I0_O)        0.326    86.189 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[1]_i_1/O
                         net (fo=16, routed)          1.623    87.813    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/input_449_in[0]
    SLICE_X27Y130        LUT3 (Prop_lut3_I0_O)        0.124    87.937 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/operator_33_true_12_acc_psp_sva[3]_i_20/O
                         net (fo=2, routed)           0.825    88.762    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/input_449_in[2]
    SLICE_X26Y140        LUT6 (Prop_lut6_I5_O)        0.124    88.886 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/operator_33_true_12_acc_psp_sva[3]_i_10/O
                         net (fo=1, routed)           0.286    89.173    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/operator_33_true_12_acc_psp_sva[3]_i_10_n_0
    SLICE_X26Y140        LUT6 (Prop_lut6_I4_O)        0.124    89.297 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/operator_33_true_12_acc_psp_sva[3]_i_2/O
                         net (fo=3, routed)           0.592    89.888    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/operator_33_true_12_acc_psp_sva[3]_i_2_n_0
    SLICE_X29Y140        LUT2 (Prop_lut2_I1_O)        0.124    90.012 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0[51]_i_40/O
                         net (fo=1, routed)           0.000    90.012    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0[51]_i_40_n_0
    SLICE_X29Y140        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    90.413 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0_reg[51]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.413    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0_reg[51]_i_31_n_0
    SLICE_X29Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.527 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0_reg[51]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.527    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0_reg[51]_i_18_n_0
    SLICE_X29Y142        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    90.861 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0_reg[51]_i_7/O[1]
                         net (fo=2, routed)           0.681    91.542    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/z_out_8[9]
    SLICE_X27Y142        LUT1 (Prop_lut1_I0_O)        0.303    91.845 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0[51]_i_16/O
                         net (fo=1, routed)           0.000    91.845    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0[51]_i_16_n_0
    SLICE_X27Y142        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    92.485 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0_reg[51]_i_5/O[3]
                         net (fo=45, routed)          1.023    93.508    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_10_if_4_slc_return_add_generic_AC_RND_CONV_false_10_acc_2_11_mdf_sva_reg[0]
    SLICE_X26Y138        LUT3 (Prop_lut3_I0_O)        0.298    93.806 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_return_add_generic_AC_RND_CONV_false_10_res_rounded_ftd_i_131/O
                         net (fo=5, routed)           0.634    94.440    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/p_10_in1521_in
    SLICE_X28Y137        LUT6 (Prop_lut6_I4_O)        0.328    94.768 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_return_add_generic_AC_RND_CONV_false_10_res_rounded_ftd_i_132/O
                         net (fo=1, routed)           0.159    94.927    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_return_add_generic_AC_RND_CONV_false_10_res_rounded_ftd_i_132_n_0
    SLICE_X28Y137        LUT6 (Prop_lut6_I0_O)        0.124    95.051 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_return_add_generic_AC_RND_CONV_false_10_res_rounded_ftd_i_126/O
                         net (fo=1, routed)           0.428    95.479    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_return_add_generic_AC_RND_CONV_false_10_res_rounded_ftd_i_126_n_0
    SLICE_X27Y138        LUT6 (Prop_lut6_I5_O)        0.124    95.603 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_return_add_generic_AC_RND_CONV_false_10_res_rounded_ftd_i_81/O
                         net (fo=1, routed)           0.154    95.757    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_return_add_generic_AC_RND_CONV_false_10_res_rounded_ftd_i_81_n_0
    SLICE_X27Y138        LUT5 (Prop_lut5_I0_O)        0.124    95.881 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_return_add_generic_AC_RND_CONV_false_10_res_rounded_ftd_i_33/O
                         net (fo=21, routed)          3.104    98.985    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_1_rg/nl_return_add_generic_AC_RND_CONV_false_10_lshift_1_rg_s[2]
    SLICE_X58Y105        LUT2 (Prop_lut2_I0_O)        0.150    99.135 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_1_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[11]_i_38/O
                         net (fo=58, routed)          1.338   100.473    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_1_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[11]_i_53
    SLICE_X58Y101        LUT2 (Prop_lut2_I0_O)        0.350   100.823 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_1_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[3]_i_27/O
                         net (fo=7, routed)           0.648   101.471    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_1_rg/stage_PE_1_tmp_im_d_1_sva_1_rsp_1_reg[1]
    SLICE_X58Y100        LUT4 (Prop_lut4_I0_O)        0.328   101.799 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_1_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[15]_i_42/O
                         net (fo=3, routed)           0.882   102.681    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_1_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[15]_i_42_n_0
    SLICE_X58Y99         LUT4 (Prop_lut4_I3_O)        0.150   102.831 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_1_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[11]_i_32/O
                         net (fo=4, routed)           0.726   103.558    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_1_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[11]_i_32_n_0
    SLICE_X56Y97         LUT6 (Prop_lut6_I5_O)        0.328   103.886 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_1_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[7]_i_15/O
                         net (fo=1, routed)           0.712   104.598    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_return_add_generic_AC_RND_CONV_false_10_res_rounded_ftd_reg[4]
    SLICE_X53Y94         LUT6 (Prop_lut6_I5_O)        0.124   104.722 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[7]_i_5/O
                         net (fo=1, routed)           0.000   104.722    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/conv_u2u_53_54_return[5]
    SLICE_X53Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   105.272 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000   105.272    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[7]_i_2_n_0
    SLICE_X53Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.386 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000   105.386    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[11]_i_2_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.500 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000   105.500    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[15]_i_2_n_0
    SLICE_X53Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.614 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000   105.614    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[19]_i_2_n_0
    SLICE_X53Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.728 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000   105.728    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[23]_i_2_n_0
    SLICE_X53Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.842 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.001   105.843    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[27]_i_2_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.957 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000   105.957    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[31]_i_2_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.071 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000   106.071    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[35]_i_2_n_0
    SLICE_X53Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.185 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000   106.185    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[39]_i_2_n_0
    SLICE_X53Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.299 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[43]_i_2/CO[3]
                         net (fo=1, routed)           0.000   106.299    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[43]_i_2_n_0
    SLICE_X53Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.413 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.000   106.413    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[47]_i_2_n_0
    SLICE_X53Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.527 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_51_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000   106.527    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_51_reg_i_2_n_0
    SLICE_X53Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293   106.820 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_return_add_generic_AC_RND_CONV_false_10_res_rounded_ftd_reg_i_1/CO[0]
                         net (fo=145, routed)         2.688   109.508    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/sel27_in
    SLICE_X42Y148        LUT2 (Prop_lut2_I1_O)        0.399   109.907 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/mem_reg_0_i_264/O
                         net (fo=1, routed)           0.452   110.359    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/mem_reg_0_i_264_n_0
    SLICE_X42Y148        LUT6 (Prop_lut6_I3_O)        0.328   110.687 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/mem_reg_0_i_223__0/O
                         net (fo=3, routed)           0.603   111.290    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_73__0_2
    SLICE_X45Y148        LUT5 (Prop_lut5_I4_O)        0.124   111.414 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_149/O
                         net (fo=2, routed)           0.278   111.692    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_149_n_0
    SLICE_X45Y148        LUT5 (Prop_lut5_I1_O)        0.124   111.816 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_73__0/O
                         net (fo=52, routed)          0.919   112.735    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_73__0_n_0
    SLICE_X51Y144        LUT2 (Prop_lut2_I1_O)        0.124   112.859 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_219__0/O
                         net (fo=9, routed)           2.120   114.979    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/nor_161_m1c
    SLICE_X52Y111        LUT6 (Prop_lut6_I0_O)        0.124   115.103 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_144/O
                         net (fo=51, routed)          2.253   117.356    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_0_i_144_n_0
    SLICE_X83Y102        LUT6 (Prop_lut6_I0_O)        0.124   117.480 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_1_i_89__0/O
                         net (fo=1, routed)           0.816   118.296    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_1_i_89__0_n_0
    SLICE_X64Y102        LUT2 (Prop_lut2_I0_O)        0.153   118.449 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/mem_reg_1_i_52__0/O
                         net (fo=1, routed)           0.513   118.962    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/In_copy/In_copy_run_inst/in_ramf_d[8]
    SLICE_X61Y96         LUT6 (Prop_lut6_I1_O)        0.327   119.289 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/In_copy/In_copy_run_inst/mem_reg_1_i_24/O
                         net (fo=1, routed)           0.614   119.903    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_0/d[40]
    RAMB36_X3Y19         RAMB36E1                                     r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_0/mem_reg_1/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000   200.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   201.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873   197.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   199.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091   200.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       1.579   201.579    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_0/clock
    RAMB36_X3Y19         RAMB36E1                                     r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_0/mem_reg_1/CLKARDCLK
                         clock pessimism              0.004   201.583    
                         clock uncertainty           -0.464   201.119    
    RAMB36_X3Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.241   200.878    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_0/mem_reg_1
  -------------------------------------------------------------------
                         required time                        200.878    
                         arrival time                        -119.903    
  -------------------------------------------------------------------
                         slack                                 80.975    

Slack (MET) :             81.054ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_index_const_0_lpi_2_dfm_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@200.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        118.429ns  (logic 39.580ns (33.421%)  route 78.850ns (66.579%))
  Logic Levels:           149  (CARRY4=76 DSP48E1=3 LUT1=1 LUT2=5 LUT3=10 LUT4=8 LUT5=11 LUT6=35)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.640ns = ( 201.640 - 200.000 ) 
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       1.844     1.844    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/clock
    SLICE_X34Y104        FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_index_const_0_lpi_2_dfm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y104        FDCE (Prop_fdce_C_Q)         0.518     2.362 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_index_const_0_lpi_2_dfm_reg/Q
                         net (fo=12, routed)          1.311     3.673    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_index_const_0_lpi_2_dfm_reg_n_0
    SLICE_X27Y108        LUT3 (Prop_lut3_I0_O)        0.124     3.797 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm[61]_i_32/O
                         net (fo=1, routed)           0.000     3.797    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm[61]_i_32_n_0
    SLICE_X27Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.347 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_24/CO[3]
                         net (fo=1, routed)           0.000     4.347    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_24_n_0
    SLICE_X27Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.461 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.461    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_19_n_0
    SLICE_X27Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.575 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.575    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_14_n_0
    SLICE_X27Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.689 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.689    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_13_n_0
    SLICE_X27Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.960 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_10/CO[0]
                         net (fo=76, routed)          1.289     6.249    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_PE_1_gm_im_d_61_0_lpi_3_dfm_reg[61]_i_10_n_3
    SLICE_X31Y108        LUT3 (Prop_lut3_I1_O)        0.373     6.622 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_230/O
                         net (fo=1, routed)           0.000     6.622    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_230_n_0
    SLICE_X31Y108        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.023 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_153/CO[3]
                         net (fo=1, routed)           0.000     7.023    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_153_n_0
    SLICE_X31Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.137 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_80/CO[3]
                         net (fo=1, routed)           0.000     7.137    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_80_n_0
    SLICE_X31Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.251 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.251    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_35_n_0
    SLICE_X31Y111        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.473 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_23/O[0]
                         net (fo=49, routed)          1.041     8.514    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_23_n_7
    SLICE_X26Y105        LUT5 (Prop_lut5_I3_O)        0.299     8.813 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_297/O
                         net (fo=5, routed)           0.544     9.358    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_297_n_0
    SLICE_X26Y106        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     9.762 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_234/CO[3]
                         net (fo=1, routed)           0.000     9.762    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_234_n_0
    SLICE_X26Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.879 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_162/CO[3]
                         net (fo=1, routed)           0.000     9.879    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_162_n_0
    SLICE_X26Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.996 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_89/CO[3]
                         net (fo=1, routed)           0.000     9.996    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_89_n_0
    SLICE_X26Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.113 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_37/CO[3]
                         net (fo=1, routed)           0.000    10.113    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_37_n_0
    SLICE_X26Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.332 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_24/O[0]
                         net (fo=26, routed)          0.652    10.984    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_24_n_7
    SLICE_X28Y109        LUT6 (Prop_lut6_I4_O)        0.295    11.279 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_172/O
                         net (fo=6, routed)           0.731    12.009    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_172_n_0
    SLICE_X28Y106        LUT2 (Prop_lut2_I0_O)        0.124    12.133 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_176/O
                         net (fo=1, routed)           0.000    12.133    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_176_n_0
    SLICE_X28Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.683 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_98/CO[3]
                         net (fo=1, routed)           0.000    12.683    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_98_n_0
    SLICE_X28Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.797 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_39/CO[3]
                         net (fo=1, routed)           0.000    12.797    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_39_n_0
    SLICE_X28Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.019 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_25/O[0]
                         net (fo=59, routed)          1.170    14.190    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_25_n_7
    SLICE_X26Y103        LUT5 (Prop_lut5_I3_O)        0.299    14.489 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_254/O
                         net (fo=5, routed)           0.564    15.053    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_254_n_0
    SLICE_X27Y104        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.579 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_178/CO[3]
                         net (fo=1, routed)           0.000    15.579    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_178_n_0
    SLICE_X27Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.693 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_106/CO[3]
                         net (fo=1, routed)           0.000    15.693    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_106_n_0
    SLICE_X27Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.807 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_41/CO[3]
                         net (fo=1, routed)           0.000    15.807    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_41_n_0
    SLICE_X27Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.029 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_26/O[0]
                         net (fo=40, routed)          1.184    17.213    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_26_n_7
    SLICE_X27Y102        LUT5 (Prop_lut5_I3_O)        0.299    17.512 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_191/O
                         net (fo=5, routed)           0.659    18.171    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_191_n_0
    SLICE_X29Y105        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.697 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_115/CO[3]
                         net (fo=1, routed)           0.000    18.697    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_115_n_0
    SLICE_X29Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.811 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_43/CO[3]
                         net (fo=1, routed)           0.000    18.811    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_43_n_0
    SLICE_X29Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.925 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_27/CO[3]
                         net (fo=1, routed)           0.000    18.925    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_27_n_0
    SLICE_X29Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.147 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_19/O[0]
                         net (fo=57, routed)          0.895    20.043    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_19_n_7
    SLICE_X32Y103        LUT5 (Prop_lut5_I3_O)        0.299    20.342 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_200/O
                         net (fo=5, routed)           0.573    20.915    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_200_n_0
    SLICE_X31Y103        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    21.313 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_126/CO[3]
                         net (fo=1, routed)           0.000    21.313    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_126_n_0
    SLICE_X31Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.427 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_53/CO[3]
                         net (fo=1, routed)           0.000    21.427    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_53_n_0
    SLICE_X31Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.541 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.541    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_29_n_0
    SLICE_X31Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.763 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_20/O[0]
                         net (fo=42, routed)          1.073    22.836    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_20_n_7
    SLICE_X32Y103        LUT5 (Prop_lut5_I3_O)        0.299    23.135 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_138/O
                         net (fo=3, routed)           0.646    23.781    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_138_n_0
    SLICE_X30Y103        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    24.301 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_62/CO[3]
                         net (fo=1, routed)           0.000    24.301    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_62_n_0
    SLICE_X30Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.418 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_31/CO[3]
                         net (fo=1, routed)           0.000    24.418    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_31_n_0
    SLICE_X30Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    24.637 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_21/O[0]
                         net (fo=34, routed)          0.924    25.561    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_21_n_7
    SLICE_X28Y100        LUT5 (Prop_lut5_I3_O)        0.295    25.856 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_220/O
                         net (fo=1, routed)           0.505    26.362    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_220_n_0
    SLICE_X29Y100        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.888 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_144/CO[3]
                         net (fo=1, routed)           0.000    26.888    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_144_n_0
    SLICE_X29Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.002 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_71/CO[3]
                         net (fo=1, routed)           0.000    27.002    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_71_n_0
    SLICE_X29Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.116 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_33/CO[3]
                         net (fo=1, routed)           0.000    27.116    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_33_n_0
    SLICE_X29Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.338 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/g0_b0_i_22/O[0]
                         net (fo=2, routed)           0.965    28.302    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/nl_z_out_21__6_31[0]
    SLICE_X36Y113        LUT6 (Prop_lut6_I0_O)        0.299    28.601 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/nl_z_out_21__2_i_73/O
                         net (fo=1, routed)           0.452    29.053    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/nl_z_out_21__2_i_73_n_0
    SLICE_X36Y113        LUT6 (Prop_lut6_I1_O)        0.124    29.177 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/nl_z_out_21__2_i_17/O
                         net (fo=3, routed)           1.507    30.684    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/conv_u2s_53_54_return[0]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      4.036    34.720 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/nl_z_out_21__5/PCOUT[47]
                         net (fo=1, routed)           0.002    34.722    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/nl_z_out_21__5_n_106
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    36.435 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/nl_z_out_21__6/PCOUT[47]
                         net (fo=1, routed)           0.002    36.437    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/nl_z_out_21__6_n_106
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[39])
                                                      1.518    37.955 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/nl_z_out_21__7/P[39]
                         net (fo=2, routed)           1.308    39.263    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/p_3_in[56]
    SLICE_X36Y96         LUT3 (Prop_lut3_I1_O)        0.150    39.413 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52[1]_i_251/O
                         net (fo=2, routed)           0.816    40.229    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52[1]_i_251_n_0
    SLICE_X36Y97         LUT4 (Prop_lut4_I3_O)        0.355    40.584 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52[1]_i_255/O
                         net (fo=1, routed)           0.000    40.584    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52[1]_i_255_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    41.097 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[1]_i_204/CO[3]
                         net (fo=1, routed)           0.000    41.097    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[1]_i_204_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.214 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[1]_i_209/CO[3]
                         net (fo=1, routed)           0.000    41.214    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[1]_i_209_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.331 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[1]_i_206/CO[3]
                         net (fo=1, routed)           0.001    41.331    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[1]_i_206_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    41.654 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/out1_rsci_idat_62_52_reg[1]_i_212/O[1]
                         net (fo=4, routed)           1.148    42.803    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/O1326[17]
    SLICE_X42Y96         LUT3 (Prop_lut3_I2_O)        0.332    43.135 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_62_52[1]_i_128/O
                         net (fo=2, routed)           0.718    43.852    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg/nl_return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg_a[21]
    SLICE_X41Y95         LUT6 (Prop_lut6_I3_O)        0.328    44.180 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg/out1_rsci_idat_51_i_103/O
                         net (fo=3, routed)           0.651    44.831    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg/nl_z_out_21__7_14
    SLICE_X43Y94         LUT3 (Prop_lut3_I2_O)        0.150    44.981 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[43]_i_48/O
                         net (fo=3, routed)           0.938    45.919    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg/nl_z_out_21__7_7
    SLICE_X47Y93         LUT6 (Prop_lut6_I5_O)        0.326    46.245 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[35]_i_29/O
                         net (fo=2, routed)           0.789    47.035    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[35]_i_29_n_0
    SLICE_X49Y93         LUT3 (Prop_lut3_I0_O)        0.124    47.159 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_mult_generic_AC_RND_CONV_false_1_if_1_lshift_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[35]_i_19/O
                         net (fo=5, routed)           1.098    48.257    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[3]_i_37_0[37]
    SLICE_X53Y92         LUT4 (Prop_lut4_I1_O)        0.124    48.381 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_62_52[1]_i_14/O
                         net (fo=1, routed)           0.794    49.175    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_62_52[1]_i_14_n_0
    SLICE_X50Y92         LUT5 (Prop_lut5_I4_O)        0.124    49.299 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_62_52[1]_i_4/O
                         net (fo=2, routed)           0.741    50.040    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_62_52[1]_i_4_n_0
    SLICE_X49Y94         LUT6 (Prop_lut6_I0_O)        0.124    50.164 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_BUTTERFLY_1_else_3_else_acc_4_3_ftd_1[4]_i_19/O
                         net (fo=81, routed)          1.933    52.097    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/sel3555_in
    SLICE_X34Y127        LUT6 (Prop_lut6_I1_O)        0.124    52.221 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/BUTTERFLY_1_else_1_if_slc_in_u_16_15_0_ncse_sva_rsp_1[1]_i_6/O
                         net (fo=8, routed)           1.077    53.298    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/p_1108_in
    SLICE_X37Y144        LUT6 (Prop_lut6_I0_O)        0.124    53.422 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/drf_qr_lval_11_smx_lpi_3_dfm_10_i_9/O
                         net (fo=24, routed)          1.338    54.760    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/drf_qr_lval_11_smx_lpi_3_dfm_10_i_9_n_0
    SLICE_X41Y129        LUT5 (Prop_lut5_I4_O)        0.124    54.884 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/drf_qr_lval_11_smx_lpi_3_dfm_4_0[0]_i_4/O
                         net (fo=8, routed)           0.980    55.864    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/drf_qr_lval_11_smx_lpi_3_dfm_4_0[0]_i_4_n_0
    SLICE_X42Y133        LUT4 (Prop_lut4_I2_O)        0.148    56.012 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[3]_i_51/O
                         net (fo=3, routed)           0.483    56.495    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[3]_i_51_n_0
    SLICE_X42Y134        LUT6 (Prop_lut6_I0_O)        0.328    56.823 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[3]_i_20/O
                         net (fo=2, routed)           0.301    57.124    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/MUX1HOT_s_1_7_2_return404_out
    SLICE_X42Y134        LUT6 (Prop_lut6_I0_O)        0.124    57.248 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[3]_i_24/O
                         net (fo=1, routed)           0.599    57.847    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[3]_i_24_n_0
    SLICE_X37Y137        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    58.503 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    58.503    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva_reg[3]_i_7_n_0
    SLICE_X37Y138        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    58.816 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva_reg[5]_i_10/O[3]
                         net (fo=2, routed)           0.564    59.380    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/acc_12_nl[7]
    SLICE_X39Y140        LUT5 (Prop_lut5_I3_O)        0.306    59.686 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[5]_i_94/O
                         net (fo=1, routed)           0.433    60.119    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[5]_i_94_n_0
    SLICE_X39Y140        LUT6 (Prop_lut6_I4_O)        0.124    60.243 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[5]_i_30/O
                         net (fo=2, routed)           0.653    60.896    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/MUX1HOT_v_4_6_2_return48_out[2]
    SLICE_X39Y137        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    61.281 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000    61.281    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva_reg[5]_i_11_n_0
    SLICE_X39Y138        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    61.594 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_res_mant_4_sva_49_0_reg[49]_i_7/O[3]
                         net (fo=142, routed)         1.118    62.711    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/O[0]
    SLICE_X49Y137        LUT6 (Prop_lut6_I2_O)        0.306    63.017 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva[5]_i_12/O
                         net (fo=26, routed)          1.263    64.280    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_e_dif_sat_sva_reg[5]_0
    SLICE_X58Y145        LUT6 (Prop_lut6_I4_O)        0.124    64.404 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_583/O
                         net (fo=1, routed)           0.452    64.856    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_583_n_0
    SLICE_X58Y145        LUT6 (Prop_lut6_I4_O)        0.124    64.980 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_301/O
                         net (fo=3, routed)           0.991    65.971    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/FSM_sequential_state_var_reg[5]_18
    SLICE_X61Y142        LUT6 (Prop_lut6_I3_O)        0.124    66.095 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_95/O
                         net (fo=41, routed)          2.214    68.309    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_rg/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[3]_i_510
    SLICE_X52Y115        LUT4 (Prop_lut4_I2_O)        0.152    68.461 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_rg/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_42/O
                         net (fo=15, routed)          2.047    70.508    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_0/z_out_16[0]
    SLICE_X93Y120        LUT6 (Prop_lut6_I5_O)        0.326    70.834 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_0/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[3]_i_536/O
                         net (fo=1, routed)           0.701    71.535    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_0/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[3]_i_536_n_0
    SLICE_X98Y115        LUT6 (Prop_lut6_I5_O)        0.124    71.659 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_0/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[3]_i_313/O
                         net (fo=1, routed)           1.111    72.770    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_0/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[3]_i_313_n_0
    SLICE_X99Y118        LUT6 (Prop_lut6_I2_O)        0.124    72.894 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/U_SPRAM_0/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[3]_i_123/O
                         net (fo=3, routed)           2.342    75.236    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[3]_i_27_0
    SLICE_X63Y131        LUT6 (Prop_lut6_I0_O)        0.124    75.360 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[3]_i_47/O
                         net (fo=1, routed)           0.433    75.794    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[3]_i_47_n_0
    SLICE_X63Y131        LUT3 (Prop_lut3_I2_O)        0.124    75.918 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[3]_i_20/O
                         net (fo=1, routed)           0.777    76.695    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[3]_i_20_n_0
    SLICE_X63Y128        LUT6 (Prop_lut6_I3_O)        0.124    76.819 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[3]_i_9/O
                         net (fo=1, routed)           1.249    78.068    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1[3]_i_9_n_0
    SLICE_X52Y119        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601    78.669 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    78.669    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[3]_i_3_n_0
    SLICE_X52Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.783 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    78.783    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[7]_i_3_n_0
    SLICE_X52Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.897 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    78.897    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[11]_i_3_n_0
    SLICE_X52Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.011 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    79.011    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[15]_i_3_n_0
    SLICE_X52Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.125 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    79.125    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[19]_i_3_n_0
    SLICE_X52Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.239 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.009    79.248    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[23]_i_3_n_0
    SLICE_X52Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.362 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    79.362    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[27]_i_3_n_0
    SLICE_X52Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.476 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000    79.476    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[31]_i_3_n_0
    SLICE_X52Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.590 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000    79.590    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[35]_i_3_n_0
    SLICE_X52Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.704 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000    79.704    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[39]_i_3_n_0
    SLICE_X52Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.818 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000    79.818    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[43]_i_3_n_0
    SLICE_X52Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.932 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000    79.932    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/stage_PE_1_tmp_re_d_1_sva_1_56_0_rsp_1_reg[47]_i_3_n_0
    SLICE_X52Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.046 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_res_mant_4_sva_56_50_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    80.046    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_res_mant_4_sva_56_50_reg[1]_i_1_n_0
    SLICE_X52Y132        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    80.302 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_res_mant_4_sva_56_50_reg[5]_i_1/O[2]
                         net (fo=7, routed)           1.122    81.424    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/acc_19_nl[55]
    SLICE_X54Y134        LUT4 (Prop_lut4_I1_O)        0.302    81.726 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[3]_i_9/O
                         net (fo=3, routed)           0.428    82.155    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[3]_i_9_n_0
    SLICE_X54Y133        LUT5 (Prop_lut5_I4_O)        0.116    82.271 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[3]_i_6/O
                         net (fo=4, routed)           0.989    83.260    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[3]_i_6_n_0
    SLICE_X54Y129        LUT6 (Prop_lut6_I0_O)        0.328    83.588 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[5]_i_10/O
                         net (fo=5, routed)           1.250    84.838    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[5]_i_10_n_0
    SLICE_X43Y129        LUT2 (Prop_lut2_I1_O)        0.152    84.990 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[5]_i_2/O
                         net (fo=13, routed)          0.873    85.863    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/rtn_out[5]
    SLICE_X44Y122        LUT6 (Prop_lut6_I0_O)        0.326    86.189 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_ls_sva[1]_i_1/O
                         net (fo=16, routed)          1.623    87.813    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/input_449_in[0]
    SLICE_X27Y130        LUT3 (Prop_lut3_I0_O)        0.124    87.937 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/operator_33_true_12_acc_psp_sva[3]_i_20/O
                         net (fo=2, routed)           0.825    88.762    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/input_449_in[2]
    SLICE_X26Y140        LUT6 (Prop_lut6_I5_O)        0.124    88.886 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/operator_33_true_12_acc_psp_sva[3]_i_10/O
                         net (fo=1, routed)           0.286    89.173    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/operator_33_true_12_acc_psp_sva[3]_i_10_n_0
    SLICE_X26Y140        LUT6 (Prop_lut6_I4_O)        0.124    89.297 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/operator_33_true_12_acc_psp_sva[3]_i_2/O
                         net (fo=3, routed)           0.592    89.888    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/operator_33_true_12_acc_psp_sva[3]_i_2_n_0
    SLICE_X29Y140        LUT2 (Prop_lut2_I1_O)        0.124    90.012 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0[51]_i_40/O
                         net (fo=1, routed)           0.000    90.012    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0[51]_i_40_n_0
    SLICE_X29Y140        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    90.413 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0_reg[51]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.413    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0_reg[51]_i_31_n_0
    SLICE_X29Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.527 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0_reg[51]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.527    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0_reg[51]_i_18_n_0
    SLICE_X29Y142        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    90.861 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0_reg[51]_i_7/O[1]
                         net (fo=2, routed)           0.681    91.542    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/z_out_8[9]
    SLICE_X27Y142        LUT1 (Prop_lut1_I0_O)        0.303    91.845 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0[51]_i_16/O
                         net (fo=1, routed)           0.000    91.845    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0[51]_i_16_n_0
    SLICE_X27Y142        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    92.485 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_15_res_rounded_lpi_3_dfm_51_0_reg[51]_i_5/O[3]
                         net (fo=45, routed)          1.023    93.508    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_10_if_4_slc_return_add_generic_AC_RND_CONV_false_10_acc_2_11_mdf_sva_reg[0]
    SLICE_X26Y138        LUT3 (Prop_lut3_I0_O)        0.298    93.806 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_return_add_generic_AC_RND_CONV_false_10_res_rounded_ftd_i_131/O
                         net (fo=5, routed)           0.634    94.440    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/p_10_in1521_in
    SLICE_X28Y137        LUT6 (Prop_lut6_I4_O)        0.328    94.768 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_return_add_generic_AC_RND_CONV_false_10_res_rounded_ftd_i_132/O
                         net (fo=1, routed)           0.159    94.927    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_return_add_generic_AC_RND_CONV_false_10_res_rounded_ftd_i_132_n_0
    SLICE_X28Y137        LUT6 (Prop_lut6_I0_O)        0.124    95.051 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_return_add_generic_AC_RND_CONV_false_10_res_rounded_ftd_i_126/O
                         net (fo=1, routed)           0.428    95.479    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_return_add_generic_AC_RND_CONV_false_10_res_rounded_ftd_i_126_n_0
    SLICE_X27Y138        LUT6 (Prop_lut6_I5_O)        0.124    95.603 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_return_add_generic_AC_RND_CONV_false_10_res_rounded_ftd_i_81/O
                         net (fo=1, routed)           0.154    95.757    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_return_add_generic_AC_RND_CONV_false_10_res_rounded_ftd_i_81_n_0
    SLICE_X27Y138        LUT5 (Prop_lut5_I0_O)        0.124    95.881 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_return_add_generic_AC_RND_CONV_false_10_res_rounded_ftd_i_33/O
                         net (fo=21, routed)          3.104    98.985    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_1_rg/nl_return_add_generic_AC_RND_CONV_false_10_lshift_1_rg_s[2]
    SLICE_X58Y105        LUT2 (Prop_lut2_I0_O)        0.150    99.135 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_1_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[11]_i_38/O
                         net (fo=58, routed)          1.338   100.473    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_1_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[11]_i_53
    SLICE_X58Y101        LUT2 (Prop_lut2_I0_O)        0.350   100.823 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_1_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[3]_i_27/O
                         net (fo=7, routed)           0.648   101.471    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_1_rg/stage_PE_1_tmp_im_d_1_sva_1_rsp_1_reg[1]
    SLICE_X58Y100        LUT4 (Prop_lut4_I0_O)        0.328   101.799 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_1_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[15]_i_42/O
                         net (fo=3, routed)           0.882   102.681    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_1_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[15]_i_42_n_0
    SLICE_X58Y99         LUT4 (Prop_lut4_I3_O)        0.150   102.831 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_1_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[11]_i_32/O
                         net (fo=4, routed)           0.726   103.558    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_1_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[11]_i_32_n_0
    SLICE_X56Y97         LUT6 (Prop_lut6_I5_O)        0.328   103.886 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_10_lshift_1_rg/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[7]_i_15/O
                         net (fo=1, routed)           0.712   104.598    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_return_add_generic_AC_RND_CONV_false_10_res_rounded_ftd_reg[4]
    SLICE_X53Y94         LUT6 (Prop_lut6_I5_O)        0.124   104.722 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm[7]_i_5/O
                         net (fo=1, routed)           0.000   104.722    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/conv_u2u_53_54_return[5]
    SLICE_X53Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   105.272 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000   105.272    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[7]_i_2_n_0
    SLICE_X53Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.386 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000   105.386    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[11]_i_2_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.500 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000   105.500    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[15]_i_2_n_0
    SLICE_X53Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.614 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000   105.614    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[19]_i_2_n_0
    SLICE_X53Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.728 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000   105.728    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[23]_i_2_n_0
    SLICE_X53Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.842 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.001   105.843    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[27]_i_2_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   105.957 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000   105.957    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[31]_i_2_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.071 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000   106.071    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[35]_i_2_n_0
    SLICE_X53Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.185 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000   106.185    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[39]_i_2_n_0
    SLICE_X53Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.299 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[43]_i_2/CO[3]
                         net (fo=1, routed)           0.000   106.299    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[43]_i_2_n_0
    SLICE_X53Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.413 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.000   106.413    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_18_m_r_50_0_lpi_3_dfm_reg[47]_i_2_n_0
    SLICE_X53Y105        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   106.726 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_51_reg_i_2/O[3]
                         net (fo=10, routed)          1.747   108.473    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/out1_rsci_idat_51_i_10_0[3]
    SLICE_X43Y143        LUT6 (Prop_lut6_I2_O)        0.306   108.779 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_11_op_smaller_qr_51_lpi_3_dfm_i_7/O
                         net (fo=9, routed)           2.509   111.288    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_11_op_smaller_qr_51_lpi_3_dfm_i_7_n_0
    SLICE_X82Y128        LUT6 (Prop_lut6_I2_O)        0.124   111.412 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_res_mant_4_sva_49_0[49]_i_41/O
                         net (fo=1, routed)           0.000   111.412    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_res_mant_4_sva_49_0[49]_i_41_n_0
    SLICE_X82Y128        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   111.788 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_res_mant_4_sva_49_0_reg[49]_i_19/CO[3]
                         net (fo=1, routed)           0.000   111.788    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_res_mant_4_sva_49_0_reg[49]_i_19_n_0
    SLICE_X82Y129        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   112.007 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_12_res_mant_4_sva_49_0_reg[49]_i_6/O[0]
                         net (fo=14, routed)          1.531   113.538    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/acc_24_nl[53]
    SLICE_X49Y135        LUT3 (Prop_lut3_I1_O)        0.295   113.833 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_BUTTERFLY_1_else_2_acc_1_psp_16_0_2_ftd_i_8/O
                         net (fo=145, routed)         1.449   115.281    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/reg_BUTTERFLY_1_else_2_acc_1_psp_16_0_2_ftd_i_8_n_0
    SLICE_X47Y124        LUT6 (Prop_lut6_I4_O)        0.124   115.405 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_247/O
                         net (fo=1, routed)           0.791   116.196    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_247_n_0
    SLICE_X45Y124        LUT4 (Prop_lut4_I1_O)        0.124   116.320 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_71/O
                         net (fo=1, routed)           1.486   117.806    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_71_n_0
    SLICE_X56Y131        LUT6 (Prop_lut6_I0_O)        0.124   117.930 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_17/O
                         net (fo=1, routed)           1.421   119.351    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_17_n_0
    SLICE_X48Y129        LUT6 (Prop_lut6_I0_O)        0.124   119.475 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_4/O
                         net (fo=1, routed)           0.674   120.150    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_4_n_0
    SLICE_X48Y129        LUT6 (Prop_lut6_I3_O)        0.124   120.274 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_i_1/O
                         net (fo=1, routed)           0.000   120.274    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/stage_run_run_fsm_inst_n_1265
    SLICE_X48Y129        FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000   200.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   201.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873   197.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   199.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091   200.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       1.640   201.640    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/clock
    SLICE_X48Y129        FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_reg/C
                         clock pessimism              0.122   201.762    
                         clock uncertainty           -0.464   201.298    
    SLICE_X48Y129        FDCE (Setup_fdce_C_D)        0.029   201.327    design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ2/fiFFNTT/stage_struct_inst/stage_run_inst/return_add_generic_AC_RND_CONV_false_11_mux_2_itm_reg
  -------------------------------------------------------------------
                         required time                        201.327    
                         arrival time                        -120.273    
  -------------------------------------------------------------------
                         slack                                 81.054    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 design_1_i/userdma_0/inst/gmem1_m_axi_U/bus_read/sect_addr_buf_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/userdma_0/inst/gmem1_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.226ns (58.372%)  route 0.161ns (41.628%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.577ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       0.577     0.577    design_1_i/userdma_0/inst/gmem1_m_axi_U/bus_read/ap_clk
    SLICE_X29Y50         FDRE                                         r  design_1_i/userdma_0/inst/gmem1_m_axi_U/bus_read/sect_addr_buf_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDRE (Prop_fdre_C_Q)         0.128     0.705 r  design_1_i/userdma_0/inst/gmem1_m_axi_U/bus_read/sect_addr_buf_reg[27]/Q
                         net (fo=1, routed)           0.161     0.866    design_1_i/userdma_0/inst/gmem1_m_axi_U/bus_read/sect_addr_buf_reg_n_3_[27]
    SLICE_X28Y49         LUT3 (Prop_lut3_I2_O)        0.098     0.964 r  design_1_i/userdma_0/inst/gmem1_m_axi_U/bus_read/could_multi_bursts.araddr_buf[27]_i_1/O
                         net (fo=1, routed)           0.000     0.964    design_1_i/userdma_0/inst/gmem1_m_axi_U/bus_read/p_1_out[27]
    SLICE_X28Y49         FDRE                                         r  design_1_i/userdma_0/inst/gmem1_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       0.859     0.859    design_1_i/userdma_0/inst/gmem1_m_axi_U/bus_read/ap_clk
    SLICE_X28Y49         FDRE                                         r  design_1_i/userdma_0/inst/gmem1_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[27]/C
                         clock pessimism              0.000     0.859    
    SLICE_X28Y49         FDRE (Hold_fdre_C_D)         0.091     0.950    design_1_i/userdma_0/inst/gmem1_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.950    
                         arrival time                           0.964    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/sect_addr_buf_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.227ns (60.515%)  route 0.148ns (39.485%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       0.583     0.583    design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/axi_clk_m
    SLICE_X55Y49         FDRE                                         r  design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/sect_addr_buf_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y49         FDRE (Prop_fdre_C_Q)         0.128     0.711 r  design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/sect_addr_buf_reg[47]/Q
                         net (fo=1, routed)           0.148     0.859    design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/sect_addr_buf_reg_n_0_[47]
    SLICE_X55Y50         LUT6 (Prop_lut6_I0_O)        0.099     0.958 r  design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/could_multi_bursts.awaddr_buf[47]_i_1/O
                         net (fo=1, routed)           0.000     0.958    design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/p_1_out[47]
    SLICE_X55Y50         FDRE                                         r  design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       0.846     0.846    design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/axi_clk_m
    SLICE_X55Y50         FDRE                                         r  design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[47]/C
                         clock pessimism              0.000     0.846    
    SLICE_X55Y50         FDRE (Hold_fdre_C_D)         0.092     0.938    design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[47]
  -------------------------------------------------------------------
                         required time                         -0.938    
                         arrival time                           0.958    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/userdma_0/inst/gmem1_m_axi_U/bus_read/rs_rdata/data_p1_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/userdma_0/inst/gmem1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_1/DIADI[18]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.669%)  route 0.108ns (43.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.895ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       0.583     0.583    design_1_i/userdma_0/inst/gmem1_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X9Y25          FDRE                                         r  design_1_i/userdma_0/inst/gmem1_m_axi_U/bus_read/rs_rdata/data_p1_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDRE (Prop_fdre_C_Q)         0.141     0.724 r  design_1_i/userdma_0/inst/gmem1_m_axi_U/bus_read/rs_rdata/data_p1_reg[54]/Q
                         net (fo=1, routed)           0.108     0.831    design_1_i/userdma_0/inst/gmem1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/din[54]
    RAMB36_X0Y5          RAMB36E1                                     r  design_1_i/userdma_0/inst/gmem1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_1/DIADI[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       0.895     0.895    design_1_i/userdma_0/inst/gmem1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/ap_clk
    RAMB36_X0Y5          RAMB36E1                                     r  design_1_i/userdma_0/inst/gmem1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_1/CLKARDCLK
                         clock pessimism             -0.253     0.642    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[18])
                                                      0.155     0.797    design_1_i/userdma_0/inst/gmem1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_1
  -------------------------------------------------------------------
                         required time                         -0.797    
                         arrival time                           0.831    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/userdma_0/inst/gmem1_m_axi_U/bus_read/rs_rdata/data_p1_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/userdma_0/inst/gmem1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_1/DIADI[20]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.669%)  route 0.108ns (43.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.895ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       0.583     0.583    design_1_i/userdma_0/inst/gmem1_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X9Y25          FDRE                                         r  design_1_i/userdma_0/inst/gmem1_m_axi_U/bus_read/rs_rdata/data_p1_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDRE (Prop_fdre_C_Q)         0.141     0.724 r  design_1_i/userdma_0/inst/gmem1_m_axi_U/bus_read/rs_rdata/data_p1_reg[56]/Q
                         net (fo=1, routed)           0.108     0.831    design_1_i/userdma_0/inst/gmem1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/din[56]
    RAMB36_X0Y5          RAMB36E1                                     r  design_1_i/userdma_0/inst/gmem1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_1/DIADI[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       0.895     0.895    design_1_i/userdma_0/inst/gmem1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/ap_clk
    RAMB36_X0Y5          RAMB36E1                                     r  design_1_i/userdma_0/inst/gmem1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_1/CLKARDCLK
                         clock pessimism             -0.253     0.642    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[20])
                                                      0.155     0.797    design_1_i/userdma_0/inst/gmem1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_1
  -------------------------------------------------------------------
                         required time                         -0.797    
                         arrival time                           0.831    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/userdma_0/inst/gmem1_m_axi_U/bus_read/rs_rdata/data_p1_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/userdma_0/inst/gmem1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_1/DIADI[22]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.669%)  route 0.108ns (43.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.895ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       0.583     0.583    design_1_i/userdma_0/inst/gmem1_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X9Y25          FDRE                                         r  design_1_i/userdma_0/inst/gmem1_m_axi_U/bus_read/rs_rdata/data_p1_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDRE (Prop_fdre_C_Q)         0.141     0.724 r  design_1_i/userdma_0/inst/gmem1_m_axi_U/bus_read/rs_rdata/data_p1_reg[58]/Q
                         net (fo=1, routed)           0.108     0.831    design_1_i/userdma_0/inst/gmem1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/din[58]
    RAMB36_X0Y5          RAMB36E1                                     r  design_1_i/userdma_0/inst/gmem1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_1/DIADI[22]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       0.895     0.895    design_1_i/userdma_0/inst/gmem1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/ap_clk
    RAMB36_X0Y5          RAMB36E1                                     r  design_1_i/userdma_0/inst/gmem1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_1/CLKARDCLK
                         clock pessimism             -0.253     0.642    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[22])
                                                      0.155     0.797    design_1_i/userdma_0/inst/gmem1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_1
  -------------------------------------------------------------------
                         required time                         -0.797    
                         arrival time                           0.831    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/userdma_0/inst/gmem1_m_axi_U/bus_read/rs_rdata/data_p1_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/userdma_0/inst/gmem1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_1/DIADI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.669%)  route 0.108ns (43.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.895ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       0.587     0.587    design_1_i/userdma_0/inst/gmem1_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X9Y29          FDRE                                         r  design_1_i/userdma_0/inst/gmem1_m_axi_U/bus_read/rs_rdata/data_p1_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDRE (Prop_fdre_C_Q)         0.141     0.728 r  design_1_i/userdma_0/inst/gmem1_m_axi_U/bus_read/rs_rdata/data_p1_reg[47]/Q
                         net (fo=1, routed)           0.108     0.835    design_1_i/userdma_0/inst/gmem1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/din[47]
    RAMB36_X0Y5          RAMB36E1                                     r  design_1_i/userdma_0/inst/gmem1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_1/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       0.895     0.895    design_1_i/userdma_0/inst/gmem1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/ap_clk
    RAMB36_X0Y5          RAMB36E1                                     r  design_1_i/userdma_0/inst/gmem1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_1/CLKARDCLK
                         clock pessimism             -0.253     0.642    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[11])
                                                      0.155     0.797    design_1_i/userdma_0/inst/gmem1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_1
  -------------------------------------------------------------------
                         required time                         -0.797    
                         arrival time                           0.835    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/userdma_0/inst/gmem1_m_axi_U/bus_read/rs_rdata/data_p1_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/userdma_0/inst/gmem1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_1/DIADI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.669%)  route 0.108ns (43.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.895ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       0.587     0.587    design_1_i/userdma_0/inst/gmem1_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X9Y29          FDRE                                         r  design_1_i/userdma_0/inst/gmem1_m_axi_U/bus_read/rs_rdata/data_p1_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDRE (Prop_fdre_C_Q)         0.141     0.728 r  design_1_i/userdma_0/inst/gmem1_m_axi_U/bus_read/rs_rdata/data_p1_reg[49]/Q
                         net (fo=1, routed)           0.108     0.835    design_1_i/userdma_0/inst/gmem1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/din[49]
    RAMB36_X0Y5          RAMB36E1                                     r  design_1_i/userdma_0/inst/gmem1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_1/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       0.895     0.895    design_1_i/userdma_0/inst/gmem1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/ap_clk
    RAMB36_X0Y5          RAMB36E1                                     r  design_1_i/userdma_0/inst/gmem1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_1/CLKARDCLK
                         clock pessimism             -0.253     0.642    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[13])
                                                      0.155     0.797    design_1_i/userdma_0/inst/gmem1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_1
  -------------------------------------------------------------------
                         required time                         -0.797    
                         arrival time                           0.835    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/dout_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/store_unit/tmp_addr_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.345%)  route 0.178ns (54.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       0.586     0.586    design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/axi_clk_m
    SLICE_X62Y49         FDRE                                         r  design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/dout_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y49         FDRE (Prop_fdre_C_Q)         0.148     0.734 r  design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/dout_reg[61]/Q
                         net (fo=1, routed)           0.178     0.912    design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq_n_32
    SLICE_X63Y50         FDRE                                         r  design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/store_unit/tmp_addr_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       0.849     0.849    design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/store_unit/axi_clk_m
    SLICE_X63Y50         FDRE                                         r  design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/store_unit/tmp_addr_reg[63]/C
                         clock pessimism              0.000     0.849    
    SLICE_X63Y50         FDRE (Hold_fdre_C_D)         0.024     0.873    design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/store_unit/tmp_addr_reg[63]
  -------------------------------------------------------------------
                         required time                         -0.873    
                         arrival time                           0.912    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/start_addr_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/sect_addr_buf_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.186ns (47.116%)  route 0.209ns (52.884%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       0.584     0.584    design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/axi_clk_m
    SLICE_X57Y49         FDRE                                         r  design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/start_addr_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDRE (Prop_fdre_C_Q)         0.141     0.725 r  design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/start_addr_reg[50]/Q
                         net (fo=2, routed)           0.209     0.933    design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/p_0_in[38]
    SLICE_X57Y51         LUT3 (Prop_lut3_I0_O)        0.045     0.978 r  design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/sect_addr_buf[50]_i_1/O
                         net (fo=1, routed)           0.000     0.978    design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/sect_addr[50]
    SLICE_X57Y51         FDRE                                         r  design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/sect_addr_buf_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       0.848     0.848    design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/axi_clk_m
    SLICE_X57Y51         FDRE                                         r  design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/sect_addr_buf_reg[50]/C
                         clock pessimism              0.000     0.848    
    SLICE_X57Y51         FDRE (Hold_fdre_C_D)         0.091     0.939    design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/sect_addr_buf_reg[50]
  -------------------------------------------------------------------
                         required time                         -0.939    
                         arrival time                           0.978    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/rs_wreq/data_p1_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/sect_cnt_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.189ns (45.723%)  route 0.224ns (54.277%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       0.554     0.554    design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/rs_wreq/ap_clk
    SLICE_X52Y36         FDRE                                         r  design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/rs_wreq/data_p1_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y36         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/rs_wreq/data_p1_reg[37]/Q
                         net (fo=3, routed)           0.224     0.919    design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/rs_wreq/data_p1_reg[95]_0[34]
    SLICE_X45Y37         LUT3 (Prop_lut3_I0_O)        0.048     0.967 r  design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/rs_wreq/sect_cnt[25]_i_1/O
                         net (fo=1, routed)           0.000     0.967    design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/rs_wreq_n_31
    SLICE_X45Y37         FDRE                                         r  design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/sect_cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       0.825     0.825    design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/ap_clk
    SLICE_X45Y37         FDRE                                         r  design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/sect_cnt_reg[25]/C
                         clock pessimism             -0.005     0.820    
    SLICE_X45Y37         FDRE (Hold_fdre_C_D)         0.107     0.927    design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/sect_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.927    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.040    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         200.000     197.056    RAMB18_X3Y30     design_1_i/caravel_0/inst/mprj/u_fsic/U_LOGIC_ANLZ0/captured_fifo/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         200.000     197.056    RAMB18_X3Y30     design_1_i/caravel_0/inst/mprj/u_fsic/U_LOGIC_ANLZ0/captured_fifo/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         200.000     197.056    RAMB36_X3Y18     design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ0/U_SPRAM_0/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         200.000     197.056    RAMB36_X3Y18     design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ0/U_SPRAM_0/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         200.000     197.056    RAMB36_X3Y17     design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ0/U_SPRAM_1/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         200.000     197.056    RAMB36_X3Y17     design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ0/U_SPRAM_1/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         200.000     197.056    RAMB18_X4Y24     design_1_i/caravel_0/inst/soc/core/RAM128/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         200.000     197.056    RAMB18_X4Y24     design_1_i/caravel_0/inst/soc/core/RAM128/RAM_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         200.000     197.056    RAMB18_X4Y25     design_1_i/caravel_0/inst/soc/core/RAM256/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         200.000     197.056    RAMB18_X4Y25     design_1_i/caravel_0/inst/soc/core/RAM256/RAM_reg/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X6Y44      design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X6Y44      design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X6Y44      design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X6Y44      design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X14Y48     design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X14Y48     design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X14Y48     design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X14Y48     design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X14Y48     design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X14Y48     design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X6Y44      design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X6Y44      design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X6Y44      design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X6Y44      design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X14Y48     design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X14Y48     design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X14Y48     design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X14Y48     design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X14Y48     design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X14Y48     design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       14.890ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.890ns  (required time - arrival time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/genblk2[6].fsic_io_serdes_rx_tdata/RxFifo_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/genblk2[6].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@50.000ns - clk_out2_design_1_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        4.306ns  (logic 0.800ns (18.581%)  route 3.506ns (81.419%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -5.541ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.548ns = ( 51.548 - 50.000 ) 
    Source Clock Delay      (SCD):    7.079ns = ( 32.079 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.382ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.761ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980    26.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    22.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    24.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         2.358    27.358    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/ioclk
    SLICE_X63Y66         LUT2 (Prop_lut2_I0_O)        0.124    27.482 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/serial_tclk_INST_0/O
                         net (fo=1, routed)           1.933    29.415    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/serial_tclk
    SLICE_X50Y51         LUT6 (Prop_lut6_I5_O)        0.124    29.539 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[35]_INST_0/O
                         net (fo=1, routed)           0.717    30.256    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    30.357 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]_BUFG_inst/O
                         net (fo=104, routed)         1.722    32.079    design_1_i/ps_axil_0/inst/PL_IS/genblk2[6].fsic_io_serdes_rx_tdata/serial_rclk
    SLICE_X86Y27         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[6].fsic_io_serdes_rx_tdata/RxFifo_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y27         FDCE (Prop_fdce_C_Q)         0.524    32.603 r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[6].fsic_io_serdes_rx_tdata/RxFifo_reg[0]/Q
                         net (fo=2, routed)           2.694    35.298    design_1_i/ps_axil_0/inst/PL_IS/genblk2[6].fsic_io_serdes_rx_tdata/RxFifo_reg_n_0_[0]
    SLICE_X86Y27         LUT6 (Prop_lut6_I5_O)        0.124    35.422 r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[6].fsic_io_serdes_rx_tdata/rx_shift_reg[3]_i_2__5/O
                         net (fo=1, routed)           0.811    36.233    design_1_i/ps_axil_0/inst/PL_IS/genblk2[6].fsic_io_serdes_rx_tdata/rx_shift_reg[3]_i_2__5_n_0
    SLICE_X86Y26         LUT3 (Prop_lut3_I2_O)        0.152    36.385 r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[6].fsic_io_serdes_rx_tdata/rx_shift_reg[3]_i_1__5/O
                         net (fo=1, routed)           0.000    36.385    design_1_i/ps_axil_0/inst/PL_IS/genblk2[6].fsic_io_serdes_rx_tdata/rx_shift_reg[3]_i_1__5_n_0
    SLICE_X86Y26         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[6].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000    50.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    51.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    47.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    49.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    50.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         1.548    51.548    design_1_i/ps_axil_0/inst/PL_IS/genblk2[6].fsic_io_serdes_rx_tdata/ioclk
    SLICE_X86Y26         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[6].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[3]/C
                         clock pessimism             -0.010    51.538    
                         clock uncertainty           -0.382    51.156    
    SLICE_X86Y26         FDCE (Setup_fdce_C_D)        0.118    51.274    design_1_i/ps_axil_0/inst/PL_IS/genblk2[6].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         51.274    
                         arrival time                         -36.385    
  -------------------------------------------------------------------
                         slack                                 14.890    

Slack (MET) :             15.190ns  (required time - arrival time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/genblk2[0].fsic_io_serdes_rx_tdata/RxFifo_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/genblk2[0].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@50.000ns - clk_out2_design_1_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        3.963ns  (logic 0.800ns (20.186%)  route 3.163ns (79.814%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -5.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.547ns = ( 51.547 - 50.000 ) 
    Source Clock Delay      (SCD):    7.077ns = ( 32.077 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.382ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.761ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980    26.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    22.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    24.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         2.358    27.358    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/ioclk
    SLICE_X63Y66         LUT2 (Prop_lut2_I0_O)        0.124    27.482 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/serial_tclk_INST_0/O
                         net (fo=1, routed)           1.933    29.415    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/serial_tclk
    SLICE_X50Y51         LUT6 (Prop_lut6_I5_O)        0.124    29.539 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[35]_INST_0/O
                         net (fo=1, routed)           0.717    30.256    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    30.357 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]_BUFG_inst/O
                         net (fo=104, routed)         1.720    32.077    design_1_i/ps_axil_0/inst/PL_IS/genblk2[0].fsic_io_serdes_rx_tdata/serial_rclk
    SLICE_X58Y17         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[0].fsic_io_serdes_rx_tdata/RxFifo_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y17         FDCE (Prop_fdce_C_Q)         0.524    32.601 r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[0].fsic_io_serdes_rx_tdata/RxFifo_reg[0]/Q
                         net (fo=2, routed)           2.355    34.956    design_1_i/ps_axil_0/inst/PL_IS/genblk2[0].fsic_io_serdes_rx_tdata/RxFifo[0]
    SLICE_X59Y17         LUT6 (Prop_lut6_I5_O)        0.124    35.080 r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[0].fsic_io_serdes_rx_tdata/rx_shift_reg[3]_i_2/O
                         net (fo=1, routed)           0.808    35.888    design_1_i/ps_axil_0/inst/PL_IS/genblk2[0].fsic_io_serdes_rx_tdata/rx_shift_reg[3]_i_2_n_0
    SLICE_X59Y16         LUT3 (Prop_lut3_I2_O)        0.152    36.040 r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[0].fsic_io_serdes_rx_tdata/rx_shift_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    36.040    design_1_i/ps_axil_0/inst/PL_IS/genblk2[0].fsic_io_serdes_rx_tdata/rx_shift_reg0
    SLICE_X59Y16         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[0].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000    50.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    51.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    47.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    49.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    50.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         1.547    51.547    design_1_i/ps_axil_0/inst/PL_IS/genblk2[0].fsic_io_serdes_rx_tdata/ioclk
    SLICE_X59Y16         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[0].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[3]/C
                         clock pessimism             -0.010    51.537    
                         clock uncertainty           -0.382    51.155    
    SLICE_X59Y16         FDCE (Setup_fdce_C_D)        0.075    51.230    design_1_i/ps_axil_0/inst/PL_IS/genblk2[0].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         51.230    
                         arrival time                         -36.040    
  -------------------------------------------------------------------
                         slack                                 15.190    

Slack (MET) :             16.263ns  (required time - arrival time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/genblk2[5].fsic_io_serdes_rx_tdata/RxFifo_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/genblk2[5].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@50.000ns - clk_out2_design_1_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        2.892ns  (logic 0.733ns (25.349%)  route 2.159ns (74.651%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -5.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.539ns = ( 51.539 - 50.000 ) 
    Source Clock Delay      (SCD):    7.068ns = ( 32.068 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.382ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.761ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980    26.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    22.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    24.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         2.358    27.358    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/ioclk
    SLICE_X63Y66         LUT2 (Prop_lut2_I0_O)        0.124    27.482 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/serial_tclk_INST_0/O
                         net (fo=1, routed)           1.933    29.415    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/serial_tclk
    SLICE_X50Y51         LUT6 (Prop_lut6_I5_O)        0.124    29.539 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[35]_INST_0/O
                         net (fo=1, routed)           0.717    30.256    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    30.357 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]_BUFG_inst/O
                         net (fo=104, routed)         1.711    32.068    design_1_i/ps_axil_0/inst/PL_IS/genblk2[5].fsic_io_serdes_rx_tdata/serial_rclk
    SLICE_X60Y25         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[5].fsic_io_serdes_rx_tdata/RxFifo_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDCE (Prop_fdce_C_Q)         0.459    32.527 r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[5].fsic_io_serdes_rx_tdata/RxFifo_reg[1]/Q
                         net (fo=2, routed)           1.586    34.113    design_1_i/ps_axil_0/inst/PL_IS/genblk2[5].fsic_io_serdes_rx_tdata/RxFifo_reg_n_0_[1]
    SLICE_X60Y24         LUT6 (Prop_lut6_I3_O)        0.124    34.237 r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[5].fsic_io_serdes_rx_tdata/rx_shift_reg[3]_i_2__4/O
                         net (fo=1, routed)           0.573    34.810    design_1_i/ps_axil_0/inst/PL_IS/genblk2[5].fsic_io_serdes_rx_tdata/rx_shift_reg[3]_i_2__4_n_0
    SLICE_X61Y24         LUT3 (Prop_lut3_I2_O)        0.150    34.960 r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[5].fsic_io_serdes_rx_tdata/rx_shift_reg[3]_i_1__4/O
                         net (fo=1, routed)           0.000    34.960    design_1_i/ps_axil_0/inst/PL_IS/genblk2[5].fsic_io_serdes_rx_tdata/rx_shift_reg[3]_i_1__4_n_0
    SLICE_X61Y24         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[5].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000    50.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    51.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    47.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    49.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    50.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         1.539    51.539    design_1_i/ps_axil_0/inst/PL_IS/genblk2[5].fsic_io_serdes_rx_tdata/ioclk
    SLICE_X61Y24         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[5].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[3]/C
                         clock pessimism             -0.010    51.529    
                         clock uncertainty           -0.382    51.147    
    SLICE_X61Y24         FDCE (Setup_fdce_C_D)        0.075    51.222    design_1_i/ps_axil_0/inst/PL_IS/genblk2[5].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         51.222    
                         arrival time                         -34.960    
  -------------------------------------------------------------------
                         slack                                 16.263    

Slack (MET) :             16.670ns  (required time - arrival time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/genblk2[3].fsic_io_serdes_rx_tdata/RxFifo_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/genblk2[3].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@50.000ns - clk_out2_design_1_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        2.483ns  (logic 0.735ns (29.603%)  route 1.748ns (70.397%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -5.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.549ns = ( 51.549 - 50.000 ) 
    Source Clock Delay      (SCD):    7.079ns = ( 32.079 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.382ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.761ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980    26.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    22.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    24.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         2.358    27.358    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/ioclk
    SLICE_X63Y66         LUT2 (Prop_lut2_I0_O)        0.124    27.482 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/serial_tclk_INST_0/O
                         net (fo=1, routed)           1.933    29.415    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/serial_tclk
    SLICE_X50Y51         LUT6 (Prop_lut6_I5_O)        0.124    29.539 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[35]_INST_0/O
                         net (fo=1, routed)           0.717    30.256    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    30.357 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]_BUFG_inst/O
                         net (fo=104, routed)         1.722    32.079    design_1_i/ps_axil_0/inst/PL_IS/genblk2[3].fsic_io_serdes_rx_tdata/serial_rclk
    SLICE_X60Y17         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[3].fsic_io_serdes_rx_tdata/RxFifo_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y17         FDCE (Prop_fdce_C_Q)         0.459    32.538 r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[3].fsic_io_serdes_rx_tdata/RxFifo_reg[1]/Q
                         net (fo=2, routed)           0.940    33.478    design_1_i/ps_axil_0/inst/PL_IS/genblk2[3].fsic_io_serdes_rx_tdata/RxFifo_reg_n_0_[1]
    SLICE_X60Y17         LUT6 (Prop_lut6_I3_O)        0.124    33.602 r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[3].fsic_io_serdes_rx_tdata/rx_shift_reg[3]_i_2__2/O
                         net (fo=1, routed)           0.808    34.410    design_1_i/ps_axil_0/inst/PL_IS/genblk2[3].fsic_io_serdes_rx_tdata/rx_shift_reg[3]_i_2__2_n_0
    SLICE_X60Y16         LUT3 (Prop_lut3_I2_O)        0.152    34.562 r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[3].fsic_io_serdes_rx_tdata/rx_shift_reg[3]_i_1__2/O
                         net (fo=1, routed)           0.000    34.562    design_1_i/ps_axil_0/inst/PL_IS/genblk2[3].fsic_io_serdes_rx_tdata/rx_shift_reg[3]_i_1__2_n_0
    SLICE_X60Y16         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[3].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000    50.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    51.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    47.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    49.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    50.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         1.549    51.549    design_1_i/ps_axil_0/inst/PL_IS/genblk2[3].fsic_io_serdes_rx_tdata/ioclk
    SLICE_X60Y16         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[3].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[3]/C
                         clock pessimism             -0.010    51.539    
                         clock uncertainty           -0.382    51.157    
    SLICE_X60Y16         FDCE (Setup_fdce_C_D)        0.075    51.232    design_1_i/ps_axil_0/inst/PL_IS/genblk2[3].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         51.232    
                         arrival time                         -34.562    
  -------------------------------------------------------------------
                         slack                                 16.670    

Slack (MET) :             16.728ns  (required time - arrival time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/genblk2[1].fsic_io_serdes_rx_tdata/RxFifo_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/genblk2[1].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@50.000ns - clk_out2_design_1_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        2.466ns  (logic 0.765ns (31.025%)  route 1.701ns (68.975%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -5.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.547ns = ( 51.547 - 50.000 ) 
    Source Clock Delay      (SCD):    7.079ns = ( 32.079 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.382ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.761ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980    26.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    22.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    24.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         2.358    27.358    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/ioclk
    SLICE_X63Y66         LUT2 (Prop_lut2_I0_O)        0.124    27.482 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/serial_tclk_INST_0/O
                         net (fo=1, routed)           1.933    29.415    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/serial_tclk
    SLICE_X50Y51         LUT6 (Prop_lut6_I5_O)        0.124    29.539 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[35]_INST_0/O
                         net (fo=1, routed)           0.717    30.256    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    30.357 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]_BUFG_inst/O
                         net (fo=104, routed)         1.722    32.079    design_1_i/ps_axil_0/inst/PL_IS/genblk2[1].fsic_io_serdes_rx_tdata/serial_rclk
    SLICE_X82Y27         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[1].fsic_io_serdes_rx_tdata/RxFifo_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y27         FDCE (Prop_fdce_C_Q)         0.524    32.603 r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[1].fsic_io_serdes_rx_tdata/RxFifo_reg[0]/Q
                         net (fo=2, routed)           0.916    33.519    design_1_i/ps_axil_0/inst/PL_IS/genblk2[1].fsic_io_serdes_rx_tdata/RxFifo_reg_n_0_[0]
    SLICE_X82Y27         LUT6 (Prop_lut6_I5_O)        0.124    33.643 r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[1].fsic_io_serdes_rx_tdata/rx_shift_reg[3]_i_2__0/O
                         net (fo=1, routed)           0.785    34.428    design_1_i/ps_axil_0/inst/PL_IS/genblk2[1].fsic_io_serdes_rx_tdata/rx_shift_reg[3]_i_2__0_n_0
    SLICE_X82Y26         LUT3 (Prop_lut3_I2_O)        0.117    34.545 r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[1].fsic_io_serdes_rx_tdata/rx_shift_reg[3]_i_1__0/O
                         net (fo=1, routed)           0.000    34.545    design_1_i/ps_axil_0/inst/PL_IS/genblk2[1].fsic_io_serdes_rx_tdata/rx_shift_reg[3]_i_1__0_n_0
    SLICE_X82Y26         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[1].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000    50.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    51.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    47.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    49.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    50.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         1.547    51.547    design_1_i/ps_axil_0/inst/PL_IS/genblk2[1].fsic_io_serdes_rx_tdata/ioclk
    SLICE_X82Y26         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[1].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[3]/C
                         clock pessimism             -0.010    51.537    
                         clock uncertainty           -0.382    51.155    
    SLICE_X82Y26         FDCE (Setup_fdce_C_D)        0.118    51.273    design_1_i/ps_axil_0/inst/PL_IS/genblk2[1].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         51.273    
                         arrival time                         -34.545    
  -------------------------------------------------------------------
                         slack                                 16.728    

Slack (MET) :             16.783ns  (required time - arrival time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/RxFifo_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/rx_shift_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@50.000ns - clk_out2_design_1_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        2.367ns  (logic 0.735ns (31.046%)  route 1.632ns (68.954%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -5.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.551ns = ( 51.551 - 50.000 ) 
    Source Clock Delay      (SCD):    7.084ns = ( 32.084 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.382ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.761ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980    26.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    22.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    24.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         2.358    27.358    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/ioclk
    SLICE_X63Y66         LUT2 (Prop_lut2_I0_O)        0.124    27.482 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/serial_tclk_INST_0/O
                         net (fo=1, routed)           1.933    29.415    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/serial_tclk
    SLICE_X50Y51         LUT6 (Prop_lut6_I5_O)        0.124    29.539 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[35]_INST_0/O
                         net (fo=1, routed)           0.717    30.256    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    30.357 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]_BUFG_inst/O
                         net (fo=104, routed)         1.727    32.084    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/serial_rclk
    SLICE_X85Y30         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/RxFifo_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y30         FDCE (Prop_fdce_C_Q)         0.459    32.543 r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/RxFifo_reg[2]/Q
                         net (fo=2, routed)           0.683    33.226    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/RxFifo_reg_n_0_[2]
    SLICE_X84Y30         LUT6 (Prop_lut6_I1_O)        0.124    33.350 r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/rx_shift_reg[3]_i_2__11/O
                         net (fo=1, routed)           0.949    34.300    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/rx_shift_reg[3]_i_2__11_n_0
    SLICE_X84Y29         LUT3 (Prop_lut3_I2_O)        0.152    34.452 r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/rx_shift_reg[3]_i_1__11/O
                         net (fo=1, routed)           0.000    34.452    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/rx_shift_reg[3]_i_1__11_n_0
    SLICE_X84Y29         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/rx_shift_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000    50.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    51.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    47.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    49.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    50.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         1.551    51.551    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/ioclk
    SLICE_X84Y29         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/rx_shift_reg_reg[3]/C
                         clock pessimism             -0.010    51.541    
                         clock uncertainty           -0.382    51.159    
    SLICE_X84Y29         FDCE (Setup_fdce_C_D)        0.075    51.234    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/rx_shift_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         51.234    
                         arrival time                         -34.452    
  -------------------------------------------------------------------
                         slack                                 16.783    

Slack (MET) :             16.875ns  (required time - arrival time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_upsb/RxFifo_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_upsb/rx_shift_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@50.000ns - clk_out2_design_1_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        2.280ns  (logic 0.733ns (32.152%)  route 1.547ns (67.848%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -5.538ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.552ns = ( 51.552 - 50.000 ) 
    Source Clock Delay      (SCD):    7.080ns = ( 32.080 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.382ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.761ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980    26.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    22.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    24.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         2.358    27.358    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/ioclk
    SLICE_X63Y66         LUT2 (Prop_lut2_I0_O)        0.124    27.482 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/serial_tclk_INST_0/O
                         net (fo=1, routed)           1.933    29.415    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/serial_tclk
    SLICE_X50Y51         LUT6 (Prop_lut6_I5_O)        0.124    29.539 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[35]_INST_0/O
                         net (fo=1, routed)           0.717    30.256    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    30.357 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]_BUFG_inst/O
                         net (fo=104, routed)         1.723    32.080    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_upsb/serial_rclk
    SLICE_X74Y18         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_upsb/RxFifo_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y18         FDCE (Prop_fdce_C_Q)         0.459    32.539 r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_upsb/RxFifo_reg[2]/Q
                         net (fo=2, routed)           0.823    33.362    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_upsb/RxFifo_reg_n_0_[2]
    SLICE_X76Y18         LUT6 (Prop_lut6_I1_O)        0.124    33.486 r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_upsb/rx_shift_reg[3]_i_2__10/O
                         net (fo=1, routed)           0.724    34.210    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_upsb/rx_shift_reg[3]_i_2__10_n_0
    SLICE_X80Y18         LUT3 (Prop_lut3_I2_O)        0.150    34.360 r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_upsb/rx_shift_reg[3]_i_1__10/O
                         net (fo=1, routed)           0.000    34.360    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_upsb/rx_shift_reg[3]_i_1__10_n_0
    SLICE_X80Y18         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_upsb/rx_shift_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000    50.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    51.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    47.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    49.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    50.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         1.552    51.552    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_upsb/ioclk
    SLICE_X80Y18         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_upsb/rx_shift_reg_reg[3]/C
                         clock pessimism             -0.010    51.542    
                         clock uncertainty           -0.382    51.160    
    SLICE_X80Y18         FDCE (Setup_fdce_C_D)        0.075    51.235    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_upsb/rx_shift_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         51.235    
                         arrival time                         -34.360    
  -------------------------------------------------------------------
                         slack                                 16.875    

Slack (MET) :             16.924ns  (required time - arrival time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tstrb/RxFifo_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tstrb/rx_shift_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@50.000ns - clk_out2_design_1_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        2.229ns  (logic 0.735ns (32.978%)  route 1.494ns (67.022%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -5.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.547ns = ( 51.547 - 50.000 ) 
    Source Clock Delay      (SCD):    7.077ns = ( 32.077 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.382ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.761ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980    26.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    22.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    24.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         2.358    27.358    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/ioclk
    SLICE_X63Y66         LUT2 (Prop_lut2_I0_O)        0.124    27.482 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/serial_tclk_INST_0/O
                         net (fo=1, routed)           1.933    29.415    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/serial_tclk
    SLICE_X50Y51         LUT6 (Prop_lut6_I5_O)        0.124    29.539 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[35]_INST_0/O
                         net (fo=1, routed)           0.717    30.256    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    30.357 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]_BUFG_inst/O
                         net (fo=104, routed)         1.720    32.077    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tstrb/serial_rclk
    SLICE_X70Y20         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tstrb/RxFifo_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y20         FDCE (Prop_fdce_C_Q)         0.459    32.536 r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tstrb/RxFifo_reg[1]/Q
                         net (fo=2, routed)           0.686    33.222    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tstrb/RxFifo_reg_n_0_[1]
    SLICE_X71Y20         LUT6 (Prop_lut6_I3_O)        0.124    33.346 r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tstrb/rx_shift_reg[3]_i_2__7/O
                         net (fo=1, routed)           0.808    34.154    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tstrb/rx_shift_reg[3]_i_2__7_n_0
    SLICE_X71Y19         LUT3 (Prop_lut3_I2_O)        0.152    34.306 r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tstrb/rx_shift_reg[3]_i_1__7/O
                         net (fo=1, routed)           0.000    34.306    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tstrb/rx_shift_reg[3]_i_1__7_n_0
    SLICE_X71Y19         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tstrb/rx_shift_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000    50.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    51.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    47.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    49.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    50.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         1.547    51.547    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tstrb/ioclk
    SLICE_X71Y19         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tstrb/rx_shift_reg_reg[3]/C
                         clock pessimism             -0.010    51.537    
                         clock uncertainty           -0.382    51.155    
    SLICE_X71Y19         FDCE (Setup_fdce_C_D)        0.075    51.230    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tstrb/rx_shift_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         51.230    
                         arrival time                         -34.306    
  -------------------------------------------------------------------
                         slack                                 16.924    

Slack (MET) :             16.930ns  (required time - arrival time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/genblk2[4].fsic_io_serdes_rx_tdata/RxFifo_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/genblk2[4].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@50.000ns - clk_out2_design_1_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        2.225ns  (logic 0.735ns (33.031%)  route 1.490ns (66.969%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -5.538ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.544ns = ( 51.544 - 50.000 ) 
    Source Clock Delay      (SCD):    7.072ns = ( 32.072 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.382ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.761ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980    26.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    22.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    24.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         2.358    27.358    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/ioclk
    SLICE_X63Y66         LUT2 (Prop_lut2_I0_O)        0.124    27.482 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/serial_tclk_INST_0/O
                         net (fo=1, routed)           1.933    29.415    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/serial_tclk
    SLICE_X50Y51         LUT6 (Prop_lut6_I5_O)        0.124    29.539 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[35]_INST_0/O
                         net (fo=1, routed)           0.717    30.256    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    30.357 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]_BUFG_inst/O
                         net (fo=104, routed)         1.715    32.072    design_1_i/ps_axil_0/inst/PL_IS/genblk2[4].fsic_io_serdes_rx_tdata/serial_rclk
    SLICE_X71Y23         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[4].fsic_io_serdes_rx_tdata/RxFifo_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y23         FDCE (Prop_fdce_C_Q)         0.459    32.531 r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[4].fsic_io_serdes_rx_tdata/RxFifo_reg[0]/Q
                         net (fo=2, routed)           0.682    33.213    design_1_i/ps_axil_0/inst/PL_IS/genblk2[4].fsic_io_serdes_rx_tdata/RxFifo_reg_n_0_[0]
    SLICE_X70Y23         LUT6 (Prop_lut6_I5_O)        0.124    33.337 r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[4].fsic_io_serdes_rx_tdata/rx_shift_reg[3]_i_2__3/O
                         net (fo=1, routed)           0.808    34.145    design_1_i/ps_axil_0/inst/PL_IS/genblk2[4].fsic_io_serdes_rx_tdata/rx_shift_reg[3]_i_2__3_n_0
    SLICE_X70Y22         LUT3 (Prop_lut3_I2_O)        0.152    34.297 r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[4].fsic_io_serdes_rx_tdata/rx_shift_reg[3]_i_1__3/O
                         net (fo=1, routed)           0.000    34.297    design_1_i/ps_axil_0/inst/PL_IS/genblk2[4].fsic_io_serdes_rx_tdata/rx_shift_reg[3]_i_1__3_n_0
    SLICE_X70Y22         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[4].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000    50.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    51.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    47.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    49.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    50.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         1.544    51.544    design_1_i/ps_axil_0/inst/PL_IS/genblk2[4].fsic_io_serdes_rx_tdata/ioclk
    SLICE_X70Y22         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[4].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[3]/C
                         clock pessimism             -0.010    51.534    
                         clock uncertainty           -0.382    51.152    
    SLICE_X70Y22         FDCE (Setup_fdce_C_D)        0.075    51.227    design_1_i/ps_axil_0/inst/PL_IS/genblk2[4].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         51.227    
                         arrival time                         -34.297    
  -------------------------------------------------------------------
                         slack                                 16.930    

Slack (MET) :             16.939ns  (required time - arrival time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/RxFifo_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/rx_shift_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@50.000ns - clk_out2_design_1_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        2.215ns  (logic 0.735ns (33.182%)  route 1.480ns (66.818%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -5.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.548ns = ( 51.548 - 50.000 ) 
    Source Clock Delay      (SCD):    7.077ns = ( 32.077 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.382ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.761ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980    26.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    22.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    24.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         2.358    27.358    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/ioclk
    SLICE_X63Y66         LUT2 (Prop_lut2_I0_O)        0.124    27.482 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/serial_tclk_INST_0/O
                         net (fo=1, routed)           1.933    29.415    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/serial_tclk
    SLICE_X50Y51         LUT6 (Prop_lut6_I5_O)        0.124    29.539 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[35]_INST_0/O
                         net (fo=1, routed)           0.717    30.256    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    30.357 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]_BUFG_inst/O
                         net (fo=104, routed)         1.720    32.077    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/serial_rclk
    SLICE_X74Y21         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/RxFifo_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y21         FDCE (Prop_fdce_C_Q)         0.459    32.536 r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/RxFifo_reg[2]/Q
                         net (fo=2, routed)           0.672    33.208    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/RxFifo_reg_n_0_[2]
    SLICE_X74Y21         LUT6 (Prop_lut6_I1_O)        0.124    33.332 r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/rx_shift_reg[3]_i_2__9/O
                         net (fo=1, routed)           0.808    34.140    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/rx_shift_reg[3]_i_2__9_n_0
    SLICE_X75Y20         LUT3 (Prop_lut3_I2_O)        0.152    34.292 r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/rx_shift_reg[3]_i_1__9/O
                         net (fo=1, routed)           0.000    34.292    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/rx_shift_reg[3]_i_1__9_n_0
    SLICE_X75Y20         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/rx_shift_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000    50.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    51.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    47.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    49.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    50.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         1.548    51.548    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/ioclk
    SLICE_X75Y20         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/rx_shift_reg_reg[3]/C
                         clock pessimism             -0.010    51.538    
                         clock uncertainty           -0.382    51.156    
    SLICE_X75Y20         FDCE (Setup_fdce_C_D)        0.075    51.231    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/rx_shift_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         51.231    
                         arrival time                         -34.292    
  -------------------------------------------------------------------
                         slack                                 16.939    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[7].fsic_io_serdes_rx_tdata/w_ptr_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[7].fsic_io_serdes_rx_tdata/w_ptr_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@25.000ns - clk_out2_design_1_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        0.472ns  (logic 0.235ns (49.744%)  route 0.237ns (50.256%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.606ns = ( 27.606 - 25.000 ) 
    Source Clock Delay      (SCD):    1.931ns = ( 26.931 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.417ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672    25.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    24.277 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    24.974    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         0.959    25.959    design_1_i/ps_axil_0/inst/PL_IS/ioclk
    SLICE_X53Y48         LUT2 (Prop_lut2_I0_O)        0.045    26.004 f  design_1_i/ps_axil_0/inst/PL_IS/serial_tclk_INST_0/O
                         net (fo=1, routed)           0.355    26.359    design_1_i/ps_axil_0/inst/PL_IS/serial_tclk
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026    26.385 f  design_1_i/ps_axil_0/inst/PL_IS/serial_tclk_BUFG_inst/O
                         net (fo=105, routed)         0.546    26.931    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[7].fsic_io_serdes_rx_tdata/serial_rclk
    SLICE_X49Y79         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[7].fsic_io_serdes_rx_tdata/w_ptr_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y79         FDCE (Prop_fdce_C_Q)         0.133    27.064 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[7].fsic_io_serdes_rx_tdata/w_ptr_reg[1]/Q
                         net (fo=9, routed)           0.237    27.301    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[7].fsic_io_serdes_rx_tdata/w_ptr[1]
    SLICE_X50Y79         LUT3 (Prop_lut3_I0_O)        0.102    27.403 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[7].fsic_io_serdes_rx_tdata/w_ptr[0]_i_1__6/O
                         net (fo=1, routed)           0.000    27.403    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[7].fsic_io_serdes_rx_tdata/w_ptr[0]_i_1__6_n_0
    SLICE_X50Y79         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[7].fsic_io_serdes_rx_tdata/w_ptr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945    25.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    24.219 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    24.971    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         1.308    26.308    design_1_i/ps_axil_0/inst/PL_IS/ioclk
    SLICE_X53Y48         LUT2 (Prop_lut2_I0_O)        0.056    26.364 f  design_1_i/ps_axil_0/inst/PL_IS/serial_tclk_INST_0/O
                         net (fo=1, routed)           0.404    26.768    design_1_i/ps_axil_0/inst/PL_IS/serial_tclk
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029    26.797 f  design_1_i/ps_axil_0/inst/PL_IS/serial_tclk_BUFG_inst/O
                         net (fo=105, routed)         0.809    27.606    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[7].fsic_io_serdes_rx_tdata/serial_rclk
    SLICE_X50Y79         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[7].fsic_io_serdes_rx_tdata/w_ptr_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.417    27.189    
    SLICE_X50Y79         FDCE (Hold_fdce_C_D)         0.135    27.324    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[7].fsic_io_serdes_rx_tdata/w_ptr_reg[0]
  -------------------------------------------------------------------
                         required time                        -27.324    
                         arrival time                          27.403    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[7].fsic_io_serdes_rx_tdata/w_ptr_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[7].fsic_io_serdes_rx_tdata/RxFifo_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@25.000ns - clk_out2_design_1_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        0.469ns  (logic 0.232ns (49.423%)  route 0.237ns (50.577%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.606ns = ( 27.606 - 25.000 ) 
    Source Clock Delay      (SCD):    1.931ns = ( 26.931 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.417ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672    25.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    24.277 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    24.974    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         0.959    25.959    design_1_i/ps_axil_0/inst/PL_IS/ioclk
    SLICE_X53Y48         LUT2 (Prop_lut2_I0_O)        0.045    26.004 f  design_1_i/ps_axil_0/inst/PL_IS/serial_tclk_INST_0/O
                         net (fo=1, routed)           0.355    26.359    design_1_i/ps_axil_0/inst/PL_IS/serial_tclk
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026    26.385 f  design_1_i/ps_axil_0/inst/PL_IS/serial_tclk_BUFG_inst/O
                         net (fo=105, routed)         0.546    26.931    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[7].fsic_io_serdes_rx_tdata/serial_rclk
    SLICE_X49Y79         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[7].fsic_io_serdes_rx_tdata/w_ptr_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y79         FDCE (Prop_fdce_C_Q)         0.133    27.064 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[7].fsic_io_serdes_rx_tdata/w_ptr_reg[1]/Q
                         net (fo=9, routed)           0.237    27.301    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[7].fsic_io_serdes_rx_tdata/w_ptr[1]
    SLICE_X50Y79         LUT5 (Prop_lut5_I3_O)        0.099    27.400 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[7].fsic_io_serdes_rx_tdata/RxFifo[4]_i_1/O
                         net (fo=1, routed)           0.000    27.400    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[7].fsic_io_serdes_rx_tdata/RxFifo[4]_i_1_n_0
    SLICE_X50Y79         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[7].fsic_io_serdes_rx_tdata/RxFifo_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945    25.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    24.219 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    24.971    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         1.308    26.308    design_1_i/ps_axil_0/inst/PL_IS/ioclk
    SLICE_X53Y48         LUT2 (Prop_lut2_I0_O)        0.056    26.364 f  design_1_i/ps_axil_0/inst/PL_IS/serial_tclk_INST_0/O
                         net (fo=1, routed)           0.404    26.768    design_1_i/ps_axil_0/inst/PL_IS/serial_tclk
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029    26.797 f  design_1_i/ps_axil_0/inst/PL_IS/serial_tclk_BUFG_inst/O
                         net (fo=105, routed)         0.809    27.606    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[7].fsic_io_serdes_rx_tdata/serial_rclk
    SLICE_X50Y79         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[7].fsic_io_serdes_rx_tdata/RxFifo_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.417    27.189    
    SLICE_X50Y79         FDCE (Hold_fdce_C_D)         0.125    27.314    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[7].fsic_io_serdes_rx_tdata/RxFifo_reg[4]
  -------------------------------------------------------------------
                         required time                        -27.314    
                         arrival time                          27.400    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[5].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[5].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.128ns (33.904%)  route 0.250ns (66.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.813ns
    Source Clock Delay      (SCD):    0.542ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         0.542     0.542    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[5].fsic_io_serdes_rx_tdata/ioclk
    SLICE_X52Y78         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[5].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y78         FDCE (Prop_fdce_C_Q)         0.128     0.670 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[5].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[3]/Q
                         net (fo=2, routed)           0.250     0.919    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[5].fsic_io_serdes_rx_tdata/rx_shift_reg_reg_n_0_[3]
    SLICE_X40Y79         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[5].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         0.813     0.813    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[5].fsic_io_serdes_rx_tdata/ioclk
    SLICE_X40Y79         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[5].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[2]/C
                         clock pessimism             -0.005     0.808    
    SLICE_X40Y79         FDCE (Hold_fdce_C_D)         0.019     0.827    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[5].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.827    
                         arrival time                           0.919    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[1].fsic_io_serdes_rx_tdata/rx_start_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[1].fsic_io_serdes_rx_tdata/rx_start_delay_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.164ns (38.745%)  route 0.259ns (61.255%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.544ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         0.544     0.544    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[1].fsic_io_serdes_rx_tdata/ioclk
    SLICE_X50Y80         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[1].fsic_io_serdes_rx_tdata/rx_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y80         FDCE (Prop_fdce_C_Q)         0.164     0.708 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[1].fsic_io_serdes_rx_tdata/rx_start_reg/Q
                         net (fo=12, routed)          0.259     0.967    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[1].fsic_io_serdes_rx_tdata/rx_start
    SLICE_X46Y81         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[1].fsic_io_serdes_rx_tdata/rx_start_delay_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         0.815     0.815    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[1].fsic_io_serdes_rx_tdata/ioclk
    SLICE_X46Y81         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[1].fsic_io_serdes_rx_tdata/rx_start_delay_reg[0]/C
                         clock pessimism             -0.005     0.810    
    SLICE_X46Y81         FDCE (Hold_fdce_C_D)         0.063     0.873    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[1].fsic_io_serdes_rx_tdata/rx_start_delay_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.873    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[7].fsic_io_serdes_rx_tdata/w_ptr_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[7].fsic_io_serdes_rx_tdata/w_ptr_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@25.000ns - clk_out2_design_1_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        0.489ns  (logic 0.236ns (48.221%)  route 0.253ns (51.780%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.606ns = ( 27.606 - 25.000 ) 
    Source Clock Delay      (SCD):    1.931ns = ( 26.931 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.417ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672    25.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    24.277 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    24.974    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         0.959    25.959    design_1_i/ps_axil_0/inst/PL_IS/ioclk
    SLICE_X53Y48         LUT2 (Prop_lut2_I0_O)        0.045    26.004 f  design_1_i/ps_axil_0/inst/PL_IS/serial_tclk_INST_0/O
                         net (fo=1, routed)           0.355    26.359    design_1_i/ps_axil_0/inst/PL_IS/serial_tclk
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026    26.385 f  design_1_i/ps_axil_0/inst/PL_IS/serial_tclk_BUFG_inst/O
                         net (fo=105, routed)         0.546    26.931    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[7].fsic_io_serdes_rx_tdata/serial_rclk
    SLICE_X49Y79         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[7].fsic_io_serdes_rx_tdata/w_ptr_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y79         FDCE (Prop_fdce_C_Q)         0.133    27.064 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[7].fsic_io_serdes_rx_tdata/w_ptr_reg[1]/Q
                         net (fo=9, routed)           0.253    27.317    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[7].fsic_io_serdes_rx_tdata/w_ptr[1]
    SLICE_X50Y79         LUT3 (Prop_lut3_I0_O)        0.103    27.420 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[7].fsic_io_serdes_rx_tdata/w_ptr[2]_i_1/O
                         net (fo=1, routed)           0.000    27.420    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[7].fsic_io_serdes_rx_tdata/w_ptr[2]_i_1_n_0
    SLICE_X50Y79         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[7].fsic_io_serdes_rx_tdata/w_ptr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945    25.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    24.219 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    24.971    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         1.308    26.308    design_1_i/ps_axil_0/inst/PL_IS/ioclk
    SLICE_X53Y48         LUT2 (Prop_lut2_I0_O)        0.056    26.364 f  design_1_i/ps_axil_0/inst/PL_IS/serial_tclk_INST_0/O
                         net (fo=1, routed)           0.404    26.768    design_1_i/ps_axil_0/inst/PL_IS/serial_tclk
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029    26.797 f  design_1_i/ps_axil_0/inst/PL_IS/serial_tclk_BUFG_inst/O
                         net (fo=105, routed)         0.809    27.606    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[7].fsic_io_serdes_rx_tdata/serial_rclk
    SLICE_X50Y79         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[7].fsic_io_serdes_rx_tdata/w_ptr_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.417    27.189    
    SLICE_X50Y79         FDCE (Hold_fdce_C_D)         0.135    27.324    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[7].fsic_io_serdes_rx_tdata/w_ptr_reg[2]
  -------------------------------------------------------------------
                         required time                        -27.324    
                         arrival time                          27.420    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/genblk2[6].fsic_io_serdes_rx_tdata/RxFifo_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@25.000ns - clk_out2_design_1_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        2.959ns  (logic 0.352ns (11.896%)  route 2.607ns (88.104%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.733ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.300ns = ( 28.300 - 25.000 ) 
    Source Clock Delay      (SCD):    0.567ns = ( 25.567 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672    25.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    24.277 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    24.974    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         0.567    25.567    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/ioclk
    SLICE_X67Y73         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y73         FDCE (Prop_fdce_C_Q)         0.146    25.713 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_reg/Q
                         net (fo=18, routed)          0.605    26.318    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen
    SLICE_X63Y66         LUT2 (Prop_lut2_I1_O)        0.049    26.367 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/serial_txd[6]_INST_0/O
                         net (fo=1, routed)           0.503    26.870    design_1_i/caravel_0/inst/gpio_control_in_2[9]/serial_txd[0]
    SLICE_X63Y59         LUT6 (Prop_lut6_I5_O)        0.112    26.982 r  design_1_i/caravel_0/inst/gpio_control_in_2[9]/mprj_o[28]_INST_0/O
                         net (fo=5, routed)           1.499    28.481    design_1_i/ps_axil_0/inst/PL_IS/genblk2[6].fsic_io_serdes_rx_tdata/serial_rxd[0]
    SLICE_X86Y27         LUT5 (Prop_lut5_I0_O)        0.045    28.526 r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[6].fsic_io_serdes_rx_tdata/RxFifo[0]_i_1/O
                         net (fo=1, routed)           0.000    28.526    design_1_i/ps_axil_0/inst/PL_IS/genblk2[6].fsic_io_serdes_rx_tdata/RxFifo[0]_i_1_n_0
    SLICE_X86Y27         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[6].fsic_io_serdes_rx_tdata/RxFifo_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945    25.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    24.219 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    24.971    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         1.114    26.114    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/ioclk
    SLICE_X63Y66         LUT2 (Prop_lut2_I0_O)        0.056    26.170 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/serial_tclk_INST_0/O
                         net (fo=1, routed)           0.899    27.069    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/serial_tclk
    SLICE_X50Y51         LUT6 (Prop_lut6_I5_O)        0.056    27.125 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[35]_INST_0/O
                         net (fo=1, routed)           0.301    27.426    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    27.455 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]_BUFG_inst/O
                         net (fo=104, routed)         0.845    28.300    design_1_i/ps_axil_0/inst/PL_IS/genblk2[6].fsic_io_serdes_rx_tdata/serial_rclk
    SLICE_X86Y27         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[6].fsic_io_serdes_rx_tdata/RxFifo_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000    28.300    
    SLICE_X86Y27         FDCE (Hold_fdce_C_D)         0.124    28.424    design_1_i/ps_axil_0/inst/PL_IS/genblk2[6].fsic_io_serdes_rx_tdata/RxFifo_reg[0]
  -------------------------------------------------------------------
                         required time                        -28.424    
                         arrival time                          28.526    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[7].fsic_io_serdes_rx_tdata/w_ptr_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[7].fsic_io_serdes_rx_tdata/RxFifo_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@25.000ns - clk_out2_design_1_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        0.485ns  (logic 0.232ns (47.794%)  route 0.253ns (52.206%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.606ns = ( 27.606 - 25.000 ) 
    Source Clock Delay      (SCD):    1.931ns = ( 26.931 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.417ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672    25.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    24.277 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    24.974    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         0.959    25.959    design_1_i/ps_axil_0/inst/PL_IS/ioclk
    SLICE_X53Y48         LUT2 (Prop_lut2_I0_O)        0.045    26.004 f  design_1_i/ps_axil_0/inst/PL_IS/serial_tclk_INST_0/O
                         net (fo=1, routed)           0.355    26.359    design_1_i/ps_axil_0/inst/PL_IS/serial_tclk
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026    26.385 f  design_1_i/ps_axil_0/inst/PL_IS/serial_tclk_BUFG_inst/O
                         net (fo=105, routed)         0.546    26.931    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[7].fsic_io_serdes_rx_tdata/serial_rclk
    SLICE_X49Y79         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[7].fsic_io_serdes_rx_tdata/w_ptr_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y79         FDCE (Prop_fdce_C_Q)         0.133    27.064 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[7].fsic_io_serdes_rx_tdata/w_ptr_reg[1]/Q
                         net (fo=9, routed)           0.253    27.317    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[7].fsic_io_serdes_rx_tdata/w_ptr[1]
    SLICE_X50Y79         LUT5 (Prop_lut5_I2_O)        0.099    27.416 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[7].fsic_io_serdes_rx_tdata/RxFifo[2]_i_1/O
                         net (fo=1, routed)           0.000    27.416    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[7].fsic_io_serdes_rx_tdata/RxFifo[2]_i_1_n_0
    SLICE_X50Y79         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[7].fsic_io_serdes_rx_tdata/RxFifo_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945    25.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    24.219 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    24.971    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         1.308    26.308    design_1_i/ps_axil_0/inst/PL_IS/ioclk
    SLICE_X53Y48         LUT2 (Prop_lut2_I0_O)        0.056    26.364 f  design_1_i/ps_axil_0/inst/PL_IS/serial_tclk_INST_0/O
                         net (fo=1, routed)           0.404    26.768    design_1_i/ps_axil_0/inst/PL_IS/serial_tclk
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029    26.797 f  design_1_i/ps_axil_0/inst/PL_IS/serial_tclk_BUFG_inst/O
                         net (fo=105, routed)         0.809    27.606    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[7].fsic_io_serdes_rx_tdata/serial_rclk
    SLICE_X50Y79         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[7].fsic_io_serdes_rx_tdata/RxFifo_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.417    27.189    
    SLICE_X50Y79         FDCE (Hold_fdce_C_D)         0.125    27.314    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[7].fsic_io_serdes_rx_tdata/RxFifo_reg[2]
  -------------------------------------------------------------------
                         required time                        -27.314    
                         arrival time                          27.416    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[7].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[7].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.128ns (32.961%)  route 0.260ns (67.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.543ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         0.543     0.543    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[7].fsic_io_serdes_rx_tdata/ioclk
    SLICE_X51Y79         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[7].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y79         FDCE (Prop_fdce_C_Q)         0.128     0.671 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[7].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[3]/Q
                         net (fo=2, routed)           0.260     0.931    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[7].fsic_io_serdes_rx_tdata/rx_shift_reg_reg_n_0_[3]
    SLICE_X46Y84         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[7].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         0.818     0.818    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[7].fsic_io_serdes_rx_tdata/ioclk
    SLICE_X46Y84         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[7].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[2]/C
                         clock pessimism             -0.005     0.813    
    SLICE_X46Y84         FDCE (Hold_fdce_C_D)         0.010     0.823    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[7].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.823    
                         arrival time                           0.931    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[5].fsic_io_serdes_rx_tdata/rx_start_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[5].fsic_io_serdes_rx_tdata/rx_start_delay_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.141ns (31.112%)  route 0.312ns (68.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.812ns
    Source Clock Delay      (SCD):    0.543ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         0.543     0.543    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[5].fsic_io_serdes_rx_tdata/ioclk
    SLICE_X53Y79         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[5].fsic_io_serdes_rx_tdata/rx_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y79         FDCE (Prop_fdce_C_Q)         0.141     0.684 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[5].fsic_io_serdes_rx_tdata/rx_start_reg/Q
                         net (fo=12, routed)          0.312     0.996    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[5].fsic_io_serdes_rx_tdata/rx_start
    SLICE_X41Y78         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[5].fsic_io_serdes_rx_tdata/rx_start_delay_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         0.812     0.812    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[5].fsic_io_serdes_rx_tdata/ioclk
    SLICE_X41Y78         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[5].fsic_io_serdes_rx_tdata/rx_start_delay_reg[0]/C
                         clock pessimism             -0.005     0.807    
    SLICE_X41Y78         FDCE (Hold_fdce_C_D)         0.070     0.877    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[5].fsic_io_serdes_rx_tdata/rx_start_delay_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.877    
                         arrival time                           0.996    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[5].fsic_io_serdes_rx_tdata/w_ptr_pre_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[5].fsic_io_serdes_rx_tdata/w_ptr_sync_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.809ns
    Source Clock Delay      (SCD):    0.543ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         0.543     0.543    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[5].fsic_io_serdes_rx_tdata/ioclk
    SLICE_X53Y79         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[5].fsic_io_serdes_rx_tdata/w_ptr_pre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y79         FDCE (Prop_fdce_C_Q)         0.141     0.684 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[5].fsic_io_serdes_rx_tdata/w_ptr_pre_reg/Q
                         net (fo=1, routed)           0.056     0.740    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[5].fsic_io_serdes_rx_tdata/w_ptr_pre_reg_n_0
    SLICE_X53Y79         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[5].fsic_io_serdes_rx_tdata/w_ptr_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         0.809     0.809    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[5].fsic_io_serdes_rx_tdata/ioclk
    SLICE_X53Y79         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[5].fsic_io_serdes_rx_tdata/w_ptr_sync_reg/C
                         clock pessimism             -0.266     0.543    
    SLICE_X53Y79         FDCE (Hold_fdce_C_D)         0.075     0.618    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[5].fsic_io_serdes_rx_tdata/w_ptr_sync_reg
  -------------------------------------------------------------------
                         required time                         -0.618    
                         arrival time                           0.740    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]_BUFG_inst/I
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y25   design_1_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y27   design_1_i/ps_axil_0/inst/PL_IS/serial_tclk_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X66Y84     design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X80Y82     design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X80Y82     design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X66Y84     design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X66Y83     design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X66Y83     design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X66Y84     design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X66Y84     design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X80Y82     design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X80Y82     design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X80Y82     design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X80Y82     design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X66Y84     design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X66Y84     design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X66Y83     design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X66Y83     design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X66Y84     design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X66Y84     design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X80Y82     design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X80Y82     design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X80Y82     design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X80Y82     design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X66Y84     design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X66Y84     design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X66Y83     design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X66Y83     design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         100.000     97.845     BUFGCTRL_X0Y23   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       100.000     0.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       12.534ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.446ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.534ns  (required time - arrival time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[13]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@200.000ns - clk_out2_design_1_clk_wiz_0_0 fall@175.000ns)
  Data Path Delay:        11.375ns  (logic 1.572ns (13.820%)  route 9.803ns (86.180%))
  Logic Levels:           7  (BUFG=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.541ns = ( 201.541 - 200.000 ) 
    Source Clock Delay      (SCD):    1.739ns = ( 176.739 - 175.000 ) 
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                    175.000   175.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   175.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980   176.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287   172.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206   174.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101   175.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         1.739   176.739    design_1_i/ps_axil_0/inst/PL_IS/ioclk
    SLICE_X87Y46         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y46         FDCE (Prop_fdce_C_Q)         0.459   177.198 r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/Q
                         net (fo=18, routed)          2.751   179.949    design_1_i/ps_axil_0/inst/PL_IS/txen
    SLICE_X53Y48         LUT2 (Prop_lut2_I1_O)        0.124   180.073 r  design_1_i/ps_axil_0/inst/PL_IS/serial_tclk_INST_0/O
                         net (fo=1, routed)           0.958   181.031    design_1_i/ps_axil_0/inst/PL_IS/serial_tclk
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101   181.132 r  design_1_i/ps_axil_0/inst/PL_IS/serial_tclk_BUFG_inst/O
                         net (fo=105, routed)         1.787   182.919    design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_i[21]
    SLICE_X48Y73         LUT4 (Prop_lut4_I0_O)        0.124   183.043 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[29]_i_26/O
                         net (fo=1, routed)           0.444   183.487    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[29]_i_26_n_0
    SLICE_X48Y73         LUT5 (Prop_lut5_I4_O)        0.124   183.611 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[29]_i_18/O
                         net (fo=1, routed)           0.770   184.382    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[29]_i_18_n_0
    SLICE_X44Y75         LUT6 (Prop_lut6_I0_O)        0.124   184.506 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[29]_i_11/O
                         net (fo=1, routed)           0.000   184.506    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[29]_i_11_n_0
    SLICE_X44Y75         MUXF7 (Prop_muxf7_I1_O)      0.217   184.723 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[29]_i_4/O
                         net (fo=1, routed)           0.586   185.309    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[29]_i_4_n_0
    SLICE_X46Y74         LUT6 (Prop_lut6_I4_O)        0.299   185.608 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[29]_i_1/O
                         net (fo=5, routed)           2.506   188.114    design_1_i/caravel_0/inst/housekeeping/hkspi_n_64
    SLICE_X85Y63         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000   200.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   201.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873   197.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   199.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091   200.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       1.541   201.541    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X85Y63         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[13]/C
                         clock pessimism             -0.204   201.337    
                         clock uncertainty           -0.584   200.753    
    SLICE_X85Y63         FDSE (Setup_fdse_C_D)       -0.105   200.648    design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[13]
  -------------------------------------------------------------------
                         required time                        200.648    
                         arrival time                        -188.114    
  -------------------------------------------------------------------
                         slack                                 12.534    

Slack (MET) :             12.622ns  (required time - arrival time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[25]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@200.000ns - clk_out2_design_1_clk_wiz_0_0 fall@175.000ns)
  Data Path Delay:        11.113ns  (logic 1.835ns (16.512%)  route 9.278ns (83.488%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.541ns = ( 201.541 - 200.000 ) 
    Source Clock Delay      (SCD):    1.739ns = ( 176.739 - 175.000 ) 
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                    175.000   175.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   175.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980   176.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287   172.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206   174.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101   175.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         1.739   176.739    design_1_i/ps_axil_0/inst/PL_IS/ioclk
    SLICE_X87Y46         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y46         FDCE (Prop_fdce_C_Q)         0.459   177.198 r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/Q
                         net (fo=18, routed)          3.649   180.847    design_1_i/ps_axil_0/inst/PL_IS/txen
    SLICE_X83Y48         LUT2 (Prop_lut2_I1_O)        0.152   180.999 r  design_1_i/ps_axil_0/inst/PL_IS/serial_txd[9]_INST_0/O
                         net (fo=6, routed)           2.222   183.221    design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_i[17]
    SLICE_X61Y73         LUT4 (Prop_lut4_I0_O)        0.326   183.547 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[9]_i_34/O
                         net (fo=1, routed)           0.000   183.547    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[9]_i_34_n_0
    SLICE_X61Y73         MUXF7 (Prop_muxf7_I0_O)      0.212   183.759 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[9]_i_22/O
                         net (fo=1, routed)           0.000   183.759    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[9]_i_22_n_0
    SLICE_X61Y73         MUXF8 (Prop_muxf8_I1_O)      0.094   183.853 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[9]_i_10/O
                         net (fo=1, routed)           0.469   184.322    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[9]_i_10_n_0
    SLICE_X61Y74         LUT6 (Prop_lut6_I0_O)        0.316   184.638 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[9]_i_4/O
                         net (fo=1, routed)           1.095   185.732    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[9]_i_4_n_0
    SLICE_X61Y69         LUT6 (Prop_lut6_I4_O)        0.124   185.856 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[9]_i_1/O
                         net (fo=5, routed)           1.433   187.289    design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_busy_reg_31
    SLICE_X84Y64         LUT5 (Prop_lut5_I4_O)        0.152   187.441 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[25]_i_1/O
                         net (fo=1, routed)           0.411   187.852    design_1_i/caravel_0/inst/housekeeping/hkspi_n_74
    SLICE_X85Y64         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000   200.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   201.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873   197.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   199.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091   200.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       1.541   201.541    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X85Y64         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[25]/C
                         clock pessimism             -0.204   201.337    
                         clock uncertainty           -0.584   200.753    
    SLICE_X85Y64         FDSE (Setup_fdse_C_D)       -0.279   200.474    design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[25]
  -------------------------------------------------------------------
                         required time                        200.474    
                         arrival time                        -187.852    
  -------------------------------------------------------------------
                         slack                                 12.622    

Slack (MET) :             12.701ns  (required time - arrival time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[29]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@200.000ns - clk_out2_design_1_clk_wiz_0_0 fall@175.000ns)
  Data Path Delay:        11.266ns  (logic 1.572ns (13.954%)  route 9.694ns (86.046%))
  Logic Levels:           7  (BUFG=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.539ns = ( 201.539 - 200.000 ) 
    Source Clock Delay      (SCD):    1.739ns = ( 176.739 - 175.000 ) 
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                    175.000   175.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   175.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980   176.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287   172.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206   174.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101   175.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         1.739   176.739    design_1_i/ps_axil_0/inst/PL_IS/ioclk
    SLICE_X87Y46         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y46         FDCE (Prop_fdce_C_Q)         0.459   177.198 r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/Q
                         net (fo=18, routed)          2.751   179.949    design_1_i/ps_axil_0/inst/PL_IS/txen
    SLICE_X53Y48         LUT2 (Prop_lut2_I1_O)        0.124   180.073 r  design_1_i/ps_axil_0/inst/PL_IS/serial_tclk_INST_0/O
                         net (fo=1, routed)           0.958   181.031    design_1_i/ps_axil_0/inst/PL_IS/serial_tclk
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101   181.132 r  design_1_i/ps_axil_0/inst/PL_IS/serial_tclk_BUFG_inst/O
                         net (fo=105, routed)         1.787   182.919    design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_i[21]
    SLICE_X48Y73         LUT4 (Prop_lut4_I0_O)        0.124   183.043 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[29]_i_26/O
                         net (fo=1, routed)           0.444   183.487    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[29]_i_26_n_0
    SLICE_X48Y73         LUT5 (Prop_lut5_I4_O)        0.124   183.611 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[29]_i_18/O
                         net (fo=1, routed)           0.770   184.382    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[29]_i_18_n_0
    SLICE_X44Y75         LUT6 (Prop_lut6_I0_O)        0.124   184.506 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[29]_i_11/O
                         net (fo=1, routed)           0.000   184.506    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[29]_i_11_n_0
    SLICE_X44Y75         MUXF7 (Prop_muxf7_I1_O)      0.217   184.723 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[29]_i_4/O
                         net (fo=1, routed)           0.586   185.309    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[29]_i_4_n_0
    SLICE_X46Y74         LUT6 (Prop_lut6_I4_O)        0.299   185.608 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[29]_i_1/O
                         net (fo=5, routed)           2.397   188.005    design_1_i/caravel_0/inst/housekeeping/hkspi_n_64
    SLICE_X86Y66         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000   200.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   201.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873   197.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   199.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091   200.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       1.539   201.539    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X86Y66         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[29]/C
                         clock pessimism             -0.204   201.335    
                         clock uncertainty           -0.584   200.751    
    SLICE_X86Y66         FDSE (Setup_fdse_C_D)       -0.045   200.706    design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[29]
  -------------------------------------------------------------------
                         required time                        200.706    
                         arrival time                        -188.005    
  -------------------------------------------------------------------
                         slack                                 12.701    

Slack (MET) :             12.724ns  (required time - arrival time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[15]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@200.000ns - clk_out2_design_1_clk_wiz_0_0 fall@175.000ns)
  Data Path Delay:        11.181ns  (logic 1.575ns (14.087%)  route 9.606ns (85.913%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.541ns = ( 201.541 - 200.000 ) 
    Source Clock Delay      (SCD):    1.739ns = ( 176.739 - 175.000 ) 
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                    175.000   175.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   175.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980   176.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287   172.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206   174.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101   175.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         1.739   176.739    design_1_i/ps_axil_0/inst/PL_IS/ioclk
    SLICE_X87Y46         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y46         FDCE (Prop_fdce_C_Q)         0.459   177.198 r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/Q
                         net (fo=18, routed)          3.186   180.384    design_1_i/ps_axil_0/inst/PL_IS/txen
    SLICE_X64Y48         LUT2 (Prop_lut2_I1_O)        0.150   180.534 r  design_1_i/ps_axil_0/inst/PL_IS/serial_txd[7]_INST_0/O
                         net (fo=6, routed)           2.814   183.349    design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_i[15]
    SLICE_X44Y73         LUT5 (Prop_lut5_I0_O)        0.326   183.675 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[31]_i_22/O
                         net (fo=1, routed)           0.805   184.480    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[31]_i_22_n_0
    SLICE_X43Y73         LUT6 (Prop_lut6_I0_O)        0.124   184.604 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[31]_i_14/O
                         net (fo=1, routed)           0.000   184.604    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[31]_i_14_n_0
    SLICE_X43Y73         MUXF7 (Prop_muxf7_I1_O)      0.217   184.821 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[31]_i_7/O
                         net (fo=1, routed)           0.467   185.288    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[31]_i_7_n_0
    SLICE_X44Y73         LUT6 (Prop_lut6_I4_O)        0.299   185.587 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[31]_i_3/O
                         net (fo=5, routed)           2.333   187.919    design_1_i/caravel_0/inst/housekeeping/hkspi_n_66
    SLICE_X85Y63         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000   200.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   201.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873   197.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   199.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091   200.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       1.541   201.541    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X85Y63         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[15]/C
                         clock pessimism             -0.204   201.337    
                         clock uncertainty           -0.584   200.753    
    SLICE_X85Y63         FDSE (Setup_fdse_C_D)       -0.109   200.644    design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[15]
  -------------------------------------------------------------------
                         required time                        200.644    
                         arrival time                        -187.919    
  -------------------------------------------------------------------
                         slack                                 12.724    

Slack (MET) :             12.812ns  (required time - arrival time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[21]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@200.000ns - clk_out2_design_1_clk_wiz_0_0 fall@175.000ns)
  Data Path Delay:        11.120ns  (logic 1.572ns (14.137%)  route 9.548ns (85.863%))
  Logic Levels:           7  (BUFG=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.540ns = ( 201.540 - 200.000 ) 
    Source Clock Delay      (SCD):    1.739ns = ( 176.739 - 175.000 ) 
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                    175.000   175.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   175.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980   176.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287   172.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206   174.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101   175.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         1.739   176.739    design_1_i/ps_axil_0/inst/PL_IS/ioclk
    SLICE_X87Y46         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y46         FDCE (Prop_fdce_C_Q)         0.459   177.198 r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/Q
                         net (fo=18, routed)          2.751   179.949    design_1_i/ps_axil_0/inst/PL_IS/txen
    SLICE_X53Y48         LUT2 (Prop_lut2_I1_O)        0.124   180.073 r  design_1_i/ps_axil_0/inst/PL_IS/serial_tclk_INST_0/O
                         net (fo=1, routed)           0.958   181.031    design_1_i/ps_axil_0/inst/PL_IS/serial_tclk
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101   181.132 r  design_1_i/ps_axil_0/inst/PL_IS/serial_tclk_BUFG_inst/O
                         net (fo=105, routed)         1.787   182.919    design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_i[21]
    SLICE_X48Y73         LUT4 (Prop_lut4_I0_O)        0.124   183.043 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[29]_i_26/O
                         net (fo=1, routed)           0.444   183.487    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[29]_i_26_n_0
    SLICE_X48Y73         LUT5 (Prop_lut5_I4_O)        0.124   183.611 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[29]_i_18/O
                         net (fo=1, routed)           0.770   184.382    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[29]_i_18_n_0
    SLICE_X44Y75         LUT6 (Prop_lut6_I0_O)        0.124   184.506 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[29]_i_11/O
                         net (fo=1, routed)           0.000   184.506    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[29]_i_11_n_0
    SLICE_X44Y75         MUXF7 (Prop_muxf7_I1_O)      0.217   184.723 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[29]_i_4/O
                         net (fo=1, routed)           0.586   185.309    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[29]_i_4_n_0
    SLICE_X46Y74         LUT6 (Prop_lut6_I4_O)        0.299   185.608 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[29]_i_1/O
                         net (fo=5, routed)           2.251   187.859    design_1_i/caravel_0/inst/housekeeping/hkspi_n_64
    SLICE_X88Y65         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000   200.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   201.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873   197.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   199.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091   200.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       1.540   201.540    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X88Y65         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[21]/C
                         clock pessimism             -0.204   201.336    
                         clock uncertainty           -0.584   200.752    
    SLICE_X88Y65         FDSE (Setup_fdse_C_D)       -0.081   200.671    design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[21]
  -------------------------------------------------------------------
                         required time                        200.671    
                         arrival time                        -187.859    
  -------------------------------------------------------------------
                         slack                                 12.812    

Slack (MET) :             13.074ns  (required time - arrival time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@200.000ns - clk_out2_design_1_clk_wiz_0_0 fall@175.000ns)
  Data Path Delay:        10.971ns  (logic 1.696ns (15.458%)  route 9.275ns (84.542%))
  Logic Levels:           8  (BUFG=1 LUT2=1 LUT4=2 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.541ns = ( 201.541 - 200.000 ) 
    Source Clock Delay      (SCD):    1.739ns = ( 176.739 - 175.000 ) 
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                    175.000   175.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   175.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980   176.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287   172.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206   174.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101   175.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         1.739   176.739    design_1_i/ps_axil_0/inst/PL_IS/ioclk
    SLICE_X87Y46         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y46         FDCE (Prop_fdce_C_Q)         0.459   177.198 r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/Q
                         net (fo=18, routed)          2.751   179.949    design_1_i/ps_axil_0/inst/PL_IS/txen
    SLICE_X53Y48         LUT2 (Prop_lut2_I1_O)        0.124   180.073 r  design_1_i/ps_axil_0/inst/PL_IS/serial_tclk_INST_0/O
                         net (fo=1, routed)           0.958   181.031    design_1_i/ps_axil_0/inst/PL_IS/serial_tclk
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101   181.132 r  design_1_i/ps_axil_0/inst/PL_IS/serial_tclk_BUFG_inst/O
                         net (fo=105, routed)         1.787   182.919    design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_i[21]
    SLICE_X48Y73         LUT4 (Prop_lut4_I0_O)        0.124   183.043 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[29]_i_26/O
                         net (fo=1, routed)           0.444   183.487    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[29]_i_26_n_0
    SLICE_X48Y73         LUT5 (Prop_lut5_I4_O)        0.124   183.611 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[29]_i_18/O
                         net (fo=1, routed)           0.770   184.382    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[29]_i_18_n_0
    SLICE_X44Y75         LUT6 (Prop_lut6_I0_O)        0.124   184.506 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[29]_i_11/O
                         net (fo=1, routed)           0.000   184.506    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[29]_i_11_n_0
    SLICE_X44Y75         MUXF7 (Prop_muxf7_I1_O)      0.217   184.723 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[29]_i_4/O
                         net (fo=1, routed)           0.586   185.309    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[29]_i_4_n_0
    SLICE_X46Y74         LUT6 (Prop_lut6_I4_O)        0.299   185.608 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[29]_i_1/O
                         net (fo=5, routed)           1.978   187.586    design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_busy_reg_27
    SLICE_X84Y64         LUT4 (Prop_lut4_I3_O)        0.124   187.710 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[5]_i_1/O
                         net (fo=1, routed)           0.000   187.710    design_1_i/caravel_0/inst/housekeeping/hkspi_n_81
    SLICE_X84Y64         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000   200.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   201.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873   197.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   199.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091   200.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       1.541   201.541    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X84Y64         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[5]/C
                         clock pessimism             -0.204   201.337    
                         clock uncertainty           -0.584   200.753    
    SLICE_X84Y64         FDSE (Setup_fdse_C_D)        0.031   200.784    design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[5]
  -------------------------------------------------------------------
                         required time                        200.784    
                         arrival time                        -187.710    
  -------------------------------------------------------------------
                         slack                                 13.074    

Slack (MET) :             13.114ns  (required time - arrival time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@200.000ns - clk_out2_design_1_clk_wiz_0_0 fall@175.000ns)
  Data Path Delay:        10.975ns  (logic 1.728ns (15.745%)  route 9.247ns (84.255%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.541ns = ( 201.541 - 200.000 ) 
    Source Clock Delay      (SCD):    1.739ns = ( 176.739 - 175.000 ) 
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                    175.000   175.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   175.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980   176.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287   172.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206   174.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101   175.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         1.739   176.739    design_1_i/ps_axil_0/inst/PL_IS/ioclk
    SLICE_X87Y46         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y46         FDCE (Prop_fdce_C_Q)         0.459   177.198 r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/Q
                         net (fo=18, routed)          3.186   180.384    design_1_i/ps_axil_0/inst/PL_IS/txen
    SLICE_X64Y48         LUT2 (Prop_lut2_I1_O)        0.150   180.534 r  design_1_i/ps_axil_0/inst/PL_IS/serial_txd[7]_INST_0/O
                         net (fo=6, routed)           2.814   183.349    design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_i[15]
    SLICE_X44Y73         LUT5 (Prop_lut5_I0_O)        0.326   183.675 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[31]_i_22/O
                         net (fo=1, routed)           0.805   184.480    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[31]_i_22_n_0
    SLICE_X43Y73         LUT6 (Prop_lut6_I0_O)        0.124   184.604 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[31]_i_14/O
                         net (fo=1, routed)           0.000   184.604    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[31]_i_14_n_0
    SLICE_X43Y73         MUXF7 (Prop_muxf7_I1_O)      0.217   184.821 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[31]_i_7/O
                         net (fo=1, routed)           0.467   185.288    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[31]_i_7_n_0
    SLICE_X44Y73         LUT6 (Prop_lut6_I4_O)        0.299   185.587 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[31]_i_3/O
                         net (fo=5, routed)           1.974   187.561    design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_busy_reg_28
    SLICE_X84Y64         LUT4 (Prop_lut4_I3_O)        0.153   187.714 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[7]_i_2/O
                         net (fo=1, routed)           0.000   187.714    design_1_i/caravel_0/inst/housekeeping/hkspi_n_80
    SLICE_X84Y64         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000   200.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   201.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873   197.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   199.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091   200.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       1.541   201.541    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X84Y64         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[7]/C
                         clock pessimism             -0.204   201.337    
                         clock uncertainty           -0.584   200.753    
    SLICE_X84Y64         FDSE (Setup_fdse_C_D)        0.075   200.828    design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[7]
  -------------------------------------------------------------------
                         required time                        200.828    
                         arrival time                        -187.714    
  -------------------------------------------------------------------
                         slack                                 13.114    

Slack (MET) :             13.157ns  (required time - arrival time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@200.000ns - clk_out2_design_1_clk_wiz_0_0 fall@175.000ns)
  Data Path Delay:        10.573ns  (logic 1.556ns (14.717%)  route 9.017ns (85.283%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.540ns = ( 201.540 - 200.000 ) 
    Source Clock Delay      (SCD):    1.739ns = ( 176.739 - 175.000 ) 
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                    175.000   175.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   175.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980   176.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287   172.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206   174.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101   175.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         1.739   176.739    design_1_i/ps_axil_0/inst/PL_IS/ioclk
    SLICE_X87Y46         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y46         FDCE (Prop_fdce_C_Q)         0.459   177.198 r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/Q
                         net (fo=18, routed)          3.258   180.456    design_1_i/ps_axil_0/inst/PL_IS/txen
    SLICE_X83Y48         LUT2 (Prop_lut2_I1_O)        0.119   180.575 r  design_1_i/ps_axil_0/inst/PL_IS/serial_txd[12]_INST_0/O
                         net (fo=6, routed)           2.204   182.779    design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_i[20]
    SLICE_X53Y66         LUT5 (Prop_lut5_I0_O)        0.332   183.111 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[28]_i_22/O
                         net (fo=1, routed)           0.647   183.758    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[28]_i_22_n_0
    SLICE_X54Y66         LUT6 (Prop_lut6_I5_O)        0.124   183.882 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[28]_i_13/O
                         net (fo=1, routed)           0.306   184.188    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[28]_i_13_n_0
    SLICE_X54Y67         LUT6 (Prop_lut6_I0_O)        0.124   184.312 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[28]_i_6/O
                         net (fo=1, routed)           0.498   184.810    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[28]_i_6_n_0
    SLICE_X55Y67         LUT6 (Prop_lut6_I0_O)        0.124   184.934 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[28]_i_3/O
                         net (fo=1, routed)           0.433   185.367    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[28]_i_3_n_0
    SLICE_X55Y67         LUT6 (Prop_lut6_I4_O)        0.124   185.491 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[28]_i_1/O
                         net (fo=5, routed)           1.288   186.779    design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_addr_reg[5]
    SLICE_X83Y65         LUT4 (Prop_lut4_I3_O)        0.150   186.929 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[4]_i_1/O
                         net (fo=1, routed)           0.382   187.312    design_1_i/caravel_0/inst/housekeeping/hkspi_n_82
    SLICE_X83Y65         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000   200.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   201.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873   197.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   199.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091   200.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       1.540   201.540    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X83Y65         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[4]/C
                         clock pessimism             -0.204   201.336    
                         clock uncertainty           -0.584   200.752    
    SLICE_X83Y65         FDSE (Setup_fdse_C_D)       -0.283   200.469    design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[4]
  -------------------------------------------------------------------
                         required time                        200.469    
                         arrival time                        -187.312    
  -------------------------------------------------------------------
                         slack                                 13.157    

Slack (MET) :             13.217ns  (required time - arrival time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[23]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@200.000ns - clk_out2_design_1_clk_wiz_0_0 fall@175.000ns)
  Data Path Delay:        10.738ns  (logic 1.575ns (14.668%)  route 9.163ns (85.332%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.540ns = ( 201.540 - 200.000 ) 
    Source Clock Delay      (SCD):    1.739ns = ( 176.739 - 175.000 ) 
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                    175.000   175.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   175.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980   176.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287   172.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206   174.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101   175.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         1.739   176.739    design_1_i/ps_axil_0/inst/PL_IS/ioclk
    SLICE_X87Y46         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y46         FDCE (Prop_fdce_C_Q)         0.459   177.198 r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/Q
                         net (fo=18, routed)          3.186   180.384    design_1_i/ps_axil_0/inst/PL_IS/txen
    SLICE_X64Y48         LUT2 (Prop_lut2_I1_O)        0.150   180.534 r  design_1_i/ps_axil_0/inst/PL_IS/serial_txd[7]_INST_0/O
                         net (fo=6, routed)           2.814   183.349    design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_i[15]
    SLICE_X44Y73         LUT5 (Prop_lut5_I0_O)        0.326   183.675 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[31]_i_22/O
                         net (fo=1, routed)           0.805   184.480    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[31]_i_22_n_0
    SLICE_X43Y73         LUT6 (Prop_lut6_I0_O)        0.124   184.604 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[31]_i_14/O
                         net (fo=1, routed)           0.000   184.604    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[31]_i_14_n_0
    SLICE_X43Y73         MUXF7 (Prop_muxf7_I1_O)      0.217   184.821 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[31]_i_7/O
                         net (fo=1, routed)           0.467   185.288    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[31]_i_7_n_0
    SLICE_X44Y73         LUT6 (Prop_lut6_I4_O)        0.299   185.587 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[31]_i_3/O
                         net (fo=5, routed)           1.890   187.477    design_1_i/caravel_0/inst/housekeeping/hkspi_n_66
    SLICE_X88Y65         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000   200.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   201.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873   197.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   199.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091   200.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       1.540   201.540    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X88Y65         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[23]/C
                         clock pessimism             -0.204   201.336    
                         clock uncertainty           -0.584   200.752    
    SLICE_X88Y65         FDSE (Setup_fdse_C_D)       -0.058   200.694    design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[23]
  -------------------------------------------------------------------
                         required time                        200.694    
                         arrival time                        -187.477    
  -------------------------------------------------------------------
                         slack                                 13.217    

Slack (MET) :             13.255ns  (required time - arrival time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[31]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@200.000ns - clk_out2_design_1_clk_wiz_0_0 fall@175.000ns)
  Data Path Delay:        10.729ns  (logic 1.575ns (14.680%)  route 9.154ns (85.320%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.539ns = ( 201.539 - 200.000 ) 
    Source Clock Delay      (SCD):    1.739ns = ( 176.739 - 175.000 ) 
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                    175.000   175.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   175.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980   176.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287   172.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206   174.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101   175.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         1.739   176.739    design_1_i/ps_axil_0/inst/PL_IS/ioclk
    SLICE_X87Y46         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y46         FDCE (Prop_fdce_C_Q)         0.459   177.198 r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/Q
                         net (fo=18, routed)          3.186   180.384    design_1_i/ps_axil_0/inst/PL_IS/txen
    SLICE_X64Y48         LUT2 (Prop_lut2_I1_O)        0.150   180.534 r  design_1_i/ps_axil_0/inst/PL_IS/serial_txd[7]_INST_0/O
                         net (fo=6, routed)           2.814   183.349    design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_i[15]
    SLICE_X44Y73         LUT5 (Prop_lut5_I0_O)        0.326   183.675 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[31]_i_22/O
                         net (fo=1, routed)           0.805   184.480    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[31]_i_22_n_0
    SLICE_X43Y73         LUT6 (Prop_lut6_I0_O)        0.124   184.604 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[31]_i_14/O
                         net (fo=1, routed)           0.000   184.604    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[31]_i_14_n_0
    SLICE_X43Y73         MUXF7 (Prop_muxf7_I1_O)      0.217   184.821 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[31]_i_7/O
                         net (fo=1, routed)           0.467   185.288    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[31]_i_7_n_0
    SLICE_X44Y73         LUT6 (Prop_lut6_I4_O)        0.299   185.587 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[31]_i_3/O
                         net (fo=5, routed)           1.881   187.468    design_1_i/caravel_0/inst/housekeeping/hkspi_n_66
    SLICE_X86Y66         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000   200.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   201.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873   197.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   199.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091   200.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       1.539   201.539    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X86Y66         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[31]/C
                         clock pessimism             -0.204   201.335    
                         clock uncertainty           -0.584   200.751    
    SLICE_X86Y66         FDSE (Setup_fdse_C_D)       -0.028   200.723    design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[31]
  -------------------------------------------------------------------
                         required time                        200.723    
                         arrival time                        -187.468    
  -------------------------------------------------------------------
                         slack                                 13.255    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_out2_design_1_clk_wiz_0_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[28]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.716ns  (logic 0.251ns (9.240%)  route 2.465ns (90.760%))
  Logic Levels:           6  (BUFG=1 LUT5=1 LUT6=4)
  Clock Path Skew:        1.627ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         0.631     0.631    design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_i[36]
    SLICE_X53Y66         LUT5 (Prop_lut5_I2_O)        0.045     0.676 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[28]_i_22/O
                         net (fo=1, routed)           0.283     0.959    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[28]_i_22_n_0
    SLICE_X54Y66         LUT6 (Prop_lut6_I5_O)        0.045     1.004 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[28]_i_13/O
                         net (fo=1, routed)           0.112     1.116    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[28]_i_13_n_0
    SLICE_X54Y67         LUT6 (Prop_lut6_I0_O)        0.045     1.161 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[28]_i_6/O
                         net (fo=1, routed)           0.158     1.320    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[28]_i_6_n_0
    SLICE_X55Y67         LUT6 (Prop_lut6_I0_O)        0.045     1.365 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[28]_i_3/O
                         net (fo=1, routed)           0.135     1.500    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[28]_i_3_n_0
    SLICE_X55Y67         LUT6 (Prop_lut6_I4_O)        0.045     1.545 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[28]_i_1/O
                         net (fo=5, routed)           0.449     1.994    design_1_i/caravel_0/inst/housekeeping/hkspi_n_67
    SLICE_X86Y66         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       0.846     0.846    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X86Y66         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[28]/C
                         clock pessimism              0.059     0.905    
                         clock uncertainty            0.584     1.488    
    SLICE_X86Y66         FDSE (Hold_fdse_C_D)         0.059     1.547    design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.482ns  (arrival time - required time)
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_out2_design_1_clk_wiz_0_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[20]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.764ns  (logic 0.251ns (9.080%)  route 2.513ns (90.920%))
  Logic Levels:           6  (BUFG=1 LUT5=1 LUT6=4)
  Clock Path Skew:        1.628ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         0.631     0.631    design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_i[36]
    SLICE_X53Y66         LUT5 (Prop_lut5_I2_O)        0.045     0.676 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[28]_i_22/O
                         net (fo=1, routed)           0.283     0.959    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[28]_i_22_n_0
    SLICE_X54Y66         LUT6 (Prop_lut6_I5_O)        0.045     1.004 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[28]_i_13/O
                         net (fo=1, routed)           0.112     1.116    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[28]_i_13_n_0
    SLICE_X54Y67         LUT6 (Prop_lut6_I0_O)        0.045     1.161 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[28]_i_6/O
                         net (fo=1, routed)           0.158     1.320    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[28]_i_6_n_0
    SLICE_X55Y67         LUT6 (Prop_lut6_I0_O)        0.045     1.365 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[28]_i_3/O
                         net (fo=1, routed)           0.135     1.500    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[28]_i_3_n_0
    SLICE_X55Y67         LUT6 (Prop_lut6_I4_O)        0.045     1.545 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[28]_i_1/O
                         net (fo=5, routed)           0.497     2.042    design_1_i/caravel_0/inst/housekeeping/hkspi_n_67
    SLICE_X88Y65         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       0.847     0.847    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X88Y65         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[20]/C
                         clock pessimism              0.059     0.906    
                         clock uncertainty            0.584     1.489    
    SLICE_X88Y65         FDSE (Hold_fdse_C_D)         0.070     1.559    design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           2.042    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             0.563ns  (arrival time - required time)
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_out2_design_1_clk_wiz_0_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[12]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.832ns  (logic 0.251ns (8.862%)  route 2.581ns (91.138%))
  Logic Levels:           6  (BUFG=1 LUT5=1 LUT6=4)
  Clock Path Skew:        1.628ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         0.631     0.631    design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_i[36]
    SLICE_X53Y66         LUT5 (Prop_lut5_I2_O)        0.045     0.676 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[28]_i_22/O
                         net (fo=1, routed)           0.283     0.959    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[28]_i_22_n_0
    SLICE_X54Y66         LUT6 (Prop_lut6_I5_O)        0.045     1.004 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[28]_i_13/O
                         net (fo=1, routed)           0.112     1.116    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[28]_i_13_n_0
    SLICE_X54Y67         LUT6 (Prop_lut6_I0_O)        0.045     1.161 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[28]_i_6/O
                         net (fo=1, routed)           0.158     1.320    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[28]_i_6_n_0
    SLICE_X55Y67         LUT6 (Prop_lut6_I0_O)        0.045     1.365 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[28]_i_3/O
                         net (fo=1, routed)           0.135     1.500    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[28]_i_3_n_0
    SLICE_X55Y67         LUT6 (Prop_lut6_I4_O)        0.045     1.545 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[28]_i_1/O
                         net (fo=5, routed)           0.565     2.110    design_1_i/caravel_0/inst/housekeeping/hkspi_n_67
    SLICE_X85Y63         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       0.847     0.847    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X85Y63         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[12]/C
                         clock pessimism              0.059     0.906    
                         clock uncertainty            0.584     1.489    
    SLICE_X85Y63         FDSE (Hold_fdse_C_D)         0.057     1.546    design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           2.110    
  -------------------------------------------------------------------
                         slack                                  0.563    

Slack (MET) :             0.572ns  (arrival time - required time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/as_is_tdata_buf_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/multiregimpl136_regs0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.575ns  (logic 0.341ns (21.647%)  route 1.234ns (78.353%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.578ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         0.578     0.578    design_1_i/ps_axil_0/inst/PL_IS/ioclk
    SLICE_X79Y28         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/as_is_tdata_buf_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y28         FDCE (Prop_fdce_C_Q)         0.141     0.719 r  design_1_i/ps_axil_0/inst/PL_IS/as_is_tdata_buf_reg[16]/Q
                         net (fo=1, routed)           0.156     0.875    design_1_i/ps_axil_0/inst/PL_IS/as_is_tdata_buf_reg_n_0_[16]
    SLICE_X79Y28         LUT6 (Prop_lut6_I1_O)        0.045     0.920 r  design_1_i/ps_axil_0/inst/PL_IS/serial_txd[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.575     1.495    design_1_i/ps_axil_0/inst/PL_IS/Serial_Data_Out_tdata18_in
    SLICE_X65Y47         LUT2 (Prop_lut2_I0_O)        0.043     1.538 r  design_1_i/ps_axil_0/inst/PL_IS/serial_txd[4]_INST_0/O
                         net (fo=7, routed)           0.503     2.041    design_1_i/caravel_0/inst/housekeeping/mprj_i[12]
    SLICE_X65Y59         LUT2 (Prop_lut2_I1_O)        0.112     2.153 r  design_1_i/caravel_0/inst/housekeeping/multiregimpl136_regs0_i_1/O
                         net (fo=1, routed)           0.000     2.153    design_1_i/caravel_0/inst/soc/core/user_irq[3]
    SLICE_X65Y59         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/multiregimpl136_regs0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       0.847     0.847    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X65Y59         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/multiregimpl136_regs0_reg/C
                         clock pessimism              0.059     0.906    
                         clock uncertainty            0.584     1.489    
    SLICE_X65Y59         FDRE (Hold_fdre_C_D)         0.091     1.580    design_1_i/caravel_0/inst/soc/core/multiregimpl136_regs0_reg
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           2.153    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.757ns  (arrival time - required time)
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_out2_design_1_clk_wiz_0_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.972ns  (logic 0.293ns (9.860%)  route 2.679ns (90.140%))
  Logic Levels:           7  (BUFG=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        1.627ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         0.631     0.631    design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_i[36]
    SLICE_X53Y66         LUT5 (Prop_lut5_I2_O)        0.045     0.676 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[28]_i_22/O
                         net (fo=1, routed)           0.283     0.959    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[28]_i_22_n_0
    SLICE_X54Y66         LUT6 (Prop_lut6_I5_O)        0.045     1.004 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[28]_i_13/O
                         net (fo=1, routed)           0.112     1.116    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[28]_i_13_n_0
    SLICE_X54Y67         LUT6 (Prop_lut6_I0_O)        0.045     1.161 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[28]_i_6/O
                         net (fo=1, routed)           0.158     1.320    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[28]_i_6_n_0
    SLICE_X55Y67         LUT6 (Prop_lut6_I0_O)        0.045     1.365 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[28]_i_3/O
                         net (fo=1, routed)           0.135     1.500    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[28]_i_3_n_0
    SLICE_X55Y67         LUT6 (Prop_lut6_I4_O)        0.045     1.545 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[28]_i_1/O
                         net (fo=5, routed)           0.543     2.088    design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_addr_reg[5]
    SLICE_X83Y65         LUT4 (Prop_lut4_I3_O)        0.042     2.130 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[4]_i_1/O
                         net (fo=1, routed)           0.119     2.249    design_1_i/caravel_0/inst/housekeeping/hkspi_n_82
    SLICE_X83Y65         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       0.846     0.846    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X83Y65         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[4]/C
                         clock pessimism              0.059     0.905    
                         clock uncertainty            0.584     1.488    
    SLICE_X83Y65         FDSE (Hold_fdse_C_D)         0.004     1.492    design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.492    
                         arrival time                           2.249    
  -------------------------------------------------------------------
                         slack                                  0.757    

Slack (MET) :             0.818ns  (arrival time - required time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/as_is_tdata_buf_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.814ns  (logic 0.445ns (24.529%)  route 1.369ns (75.471%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         0.580     0.580    design_1_i/ps_axil_0/inst/PL_IS/ioclk
    SLICE_X78Y30         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/as_is_tdata_buf_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y30         FDCE (Prop_fdce_C_Q)         0.141     0.721 r  design_1_i/ps_axil_0/inst/PL_IS/as_is_tdata_buf_reg[15]/Q
                         net (fo=1, routed)           0.122     0.842    design_1_i/ps_axil_0/inst/PL_IS/as_is_tdata_buf_reg_n_0_[15]
    SLICE_X78Y30         LUT6 (Prop_lut6_I2_O)        0.045     0.887 r  design_1_i/ps_axil_0/inst/PL_IS/serial_txd[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.515     1.402    design_1_i/ps_axil_0/inst/PL_IS/Serial_Data_Out_tdata16_in
    SLICE_X65Y47         LUT2 (Prop_lut2_I0_O)        0.042     1.444 r  design_1_i/ps_axil_0/inst/PL_IS/serial_txd[3]_INST_0/O
                         net (fo=7, routed)           0.384     1.829    design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_i[11]
    SLICE_X65Y62         LUT5 (Prop_lut5_I2_O)        0.110     1.939 r  design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_o[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.348     2.287    design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/mgmt_io_out_hk[0]
    SLICE_X56Y63         LUT6 (Prop_lut6_I1_O)        0.107     2.394 r  design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/mprj_o[1]_INST_0/O
                         net (fo=1, routed)           0.000     2.394    design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io1_i
    SLICE_X56Y63         FDRE                                         r  design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       0.842     0.842    design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    SLICE_X56Y63         FDRE                                         r  design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C
                         clock pessimism              0.059     0.901    
                         clock uncertainty            0.584     1.484    
    SLICE_X56Y63         FDRE (Hold_fdre_C_D)         0.091     1.575    design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           2.394    
  -------------------------------------------------------------------
                         slack                                  0.818    

Slack (MET) :             1.701ns  (arrival time - required time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/as_is_tstrb_buf_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.670ns  (logic 0.579ns (21.683%)  route 2.091ns (78.317%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         0.590     0.590    design_1_i/ps_axil_0/inst/PL_IS/ioclk
    SLICE_X84Y48         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/as_is_tstrb_buf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y48         FDCE (Prop_fdce_C_Q)         0.141     0.731 r  design_1_i/ps_axil_0/inst/PL_IS/as_is_tstrb_buf_reg[0]/Q
                         net (fo=1, routed)           0.096     0.827    design_1_i/ps_axil_0/inst/PL_IS/as_is_tstrb_buf[0]
    SLICE_X83Y48         LUT6 (Prop_lut6_I5_O)        0.045     0.872 r  design_1_i/ps_axil_0/inst/PL_IS/serial_txd[8]_INST_0_i_1/O
                         net (fo=1, routed)           0.235     1.107    design_1_i/ps_axil_0/inst/PL_IS/Serial_Data_Out_tstrb0
    SLICE_X82Y48         LUT2 (Prop_lut2_I0_O)        0.043     1.150 r  design_1_i/ps_axil_0/inst/PL_IS/serial_txd[8]_INST_0/O
                         net (fo=6, routed)           0.841     1.991    design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_i[16]
    SLICE_X58Y72         LUT4 (Prop_lut4_I0_O)        0.111     2.102 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[8]_i_35/O
                         net (fo=1, routed)           0.000     2.102    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[8]_i_35_n_0
    SLICE_X58Y72         MUXF7 (Prop_muxf7_I0_O)      0.062     2.164 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[8]_i_22/O
                         net (fo=1, routed)           0.000     2.164    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[8]_i_22_n_0
    SLICE_X58Y72         MUXF8 (Prop_muxf8_I1_O)      0.019     2.183 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[8]_i_10/O
                         net (fo=1, routed)           0.157     2.340    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[8]_i_10_n_0
    SLICE_X57Y72         LUT6 (Prop_lut6_I0_O)        0.113     2.453 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[8]_i_4/O
                         net (fo=1, routed)           0.082     2.535    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[8]_i_4_n_0
    SLICE_X57Y72         LUT6 (Prop_lut6_I4_O)        0.045     2.580 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[8]_i_1/O
                         net (fo=5, routed)           0.680     3.260    design_1_i/caravel_0/inst/housekeeping/hkspi_n_8
    SLICE_X83Y64         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       0.847     0.847    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X83Y64         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[8]/C
                         clock pessimism              0.059     0.906    
                         clock uncertainty            0.584     1.489    
    SLICE_X83Y64         FDSE (Hold_fdse_C_D)         0.070     1.559    design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           3.260    
  -------------------------------------------------------------------
                         slack                                  1.701    

Slack (MET) :             1.788ns  (arrival time - required time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/as_is_tstrb_buf_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.779ns  (logic 0.624ns (22.456%)  route 2.155ns (77.544%))
  Logic Levels:           8  (LUT2=1 LUT4=2 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         0.590     0.590    design_1_i/ps_axil_0/inst/PL_IS/ioclk
    SLICE_X84Y48         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/as_is_tstrb_buf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y48         FDCE (Prop_fdce_C_Q)         0.141     0.731 r  design_1_i/ps_axil_0/inst/PL_IS/as_is_tstrb_buf_reg[0]/Q
                         net (fo=1, routed)           0.096     0.827    design_1_i/ps_axil_0/inst/PL_IS/as_is_tstrb_buf[0]
    SLICE_X83Y48         LUT6 (Prop_lut6_I5_O)        0.045     0.872 r  design_1_i/ps_axil_0/inst/PL_IS/serial_txd[8]_INST_0_i_1/O
                         net (fo=1, routed)           0.235     1.107    design_1_i/ps_axil_0/inst/PL_IS/Serial_Data_Out_tstrb0
    SLICE_X82Y48         LUT2 (Prop_lut2_I0_O)        0.043     1.150 r  design_1_i/ps_axil_0/inst/PL_IS/serial_txd[8]_INST_0/O
                         net (fo=6, routed)           0.841     1.991    design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_i[16]
    SLICE_X58Y72         LUT4 (Prop_lut4_I0_O)        0.111     2.102 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[8]_i_35/O
                         net (fo=1, routed)           0.000     2.102    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[8]_i_35_n_0
    SLICE_X58Y72         MUXF7 (Prop_muxf7_I0_O)      0.062     2.164 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[8]_i_22/O
                         net (fo=1, routed)           0.000     2.164    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[8]_i_22_n_0
    SLICE_X58Y72         MUXF8 (Prop_muxf8_I1_O)      0.019     2.183 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[8]_i_10/O
                         net (fo=1, routed)           0.157     2.340    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[8]_i_10_n_0
    SLICE_X57Y72         LUT6 (Prop_lut6_I0_O)        0.113     2.453 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[8]_i_4/O
                         net (fo=1, routed)           0.082     2.535    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[8]_i_4_n_0
    SLICE_X57Y72         LUT6 (Prop_lut6_I4_O)        0.045     2.580 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[8]_i_1/O
                         net (fo=5, routed)           0.743     3.323    design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_busy_reg
    SLICE_X84Y64         LUT4 (Prop_lut4_I3_O)        0.045     3.368 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[0]_i_1/O
                         net (fo=1, routed)           0.000     3.368    design_1_i/caravel_0/inst/housekeeping/hkspi_n_86
    SLICE_X84Y64         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       0.847     0.847    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X84Y64         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[0]/C
                         clock pessimism              0.059     0.906    
                         clock uncertainty            0.584     1.489    
    SLICE_X84Y64         FDSE (Hold_fdse_C_D)         0.091     1.580    design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           3.368    
  -------------------------------------------------------------------
                         slack                                  1.788    

Slack (MET) :             1.812ns  (arrival time - required time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/as_is_tdata_buf_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.792ns  (logic 0.557ns (19.949%)  route 2.235ns (80.051%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         0.580     0.580    design_1_i/ps_axil_0/inst/PL_IS/ioclk
    SLICE_X81Y29         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/as_is_tdata_buf_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y29         FDCE (Prop_fdce_C_Q)         0.128     0.708 r  design_1_i/ps_axil_0/inst/PL_IS/as_is_tdata_buf_reg[9]/Q
                         net (fo=1, routed)           0.116     0.823    design_1_i/ps_axil_0/inst/PL_IS/as_is_tdata_buf_reg_n_0_[9]
    SLICE_X81Y29         LUT6 (Prop_lut6_I0_O)        0.098     0.921 r  design_1_i/ps_axil_0/inst/PL_IS/serial_txd[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.575     1.496    design_1_i/ps_axil_0/inst/PL_IS/Serial_Data_Out_tdata14_in
    SLICE_X65Y47         LUT2 (Prop_lut2_I0_O)        0.045     1.541 r  design_1_i/ps_axil_0/inst/PL_IS/serial_txd[2]_INST_0/O
                         net (fo=6, routed)           0.565     2.106    design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_i[10]
    SLICE_X57Y67         LUT5 (Prop_lut5_I4_O)        0.045     2.151 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[10]_i_35/O
                         net (fo=1, routed)           0.000     2.151    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[10]_i_35_n_0
    SLICE_X57Y67         MUXF7 (Prop_muxf7_I1_O)      0.065     2.216 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[10]_i_22/O
                         net (fo=1, routed)           0.000     2.216    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[10]_i_22_n_0
    SLICE_X57Y67         MUXF8 (Prop_muxf8_I1_O)      0.019     2.235 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[10]_i_10/O
                         net (fo=1, routed)           0.233     2.469    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[10]_i_10_n_0
    SLICE_X56Y71         LUT6 (Prop_lut6_I0_O)        0.112     2.581 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[10]_i_4/O
                         net (fo=1, routed)           0.153     2.733    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[10]_i_4_n_0
    SLICE_X56Y70         LUT6 (Prop_lut6_I4_O)        0.045     2.778 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[10]_i_1/O
                         net (fo=5, routed)           0.593     3.372    design_1_i/caravel_0/inst/housekeeping/hkspi_n_69
    SLICE_X83Y64         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       0.847     0.847    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X83Y64         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[10]/C
                         clock pessimism              0.059     0.906    
                         clock uncertainty            0.584     1.489    
    SLICE_X83Y64         FDSE (Hold_fdse_C_D)         0.070     1.559    design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           3.372    
  -------------------------------------------------------------------
                         slack                                  1.812    

Slack (MET) :             1.824ns  (arrival time - required time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/as_is_tkeep_buf_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[17]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.844ns  (logic 0.620ns (21.803%)  route 2.224ns (78.197%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         0.590     0.590    design_1_i/ps_axil_0/inst/PL_IS/ioclk
    SLICE_X84Y48         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/as_is_tkeep_buf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y48         FDCE (Prop_fdce_C_Q)         0.141     0.731 r  design_1_i/ps_axil_0/inst/PL_IS/as_is_tkeep_buf_reg[0]/Q
                         net (fo=1, routed)           0.101     0.831    design_1_i/ps_axil_0/inst/PL_IS/as_is_tkeep_buf[0]
    SLICE_X83Y48         LUT6 (Prop_lut6_I5_O)        0.045     0.876 r  design_1_i/ps_axil_0/inst/PL_IS/serial_txd[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.221     1.097    design_1_i/ps_axil_0/inst/PL_IS/Serial_Data_Out_tkeep0
    SLICE_X83Y48         LUT2 (Prop_lut2_I0_O)        0.044     1.141 r  design_1_i/ps_axil_0/inst/PL_IS/serial_txd[9]_INST_0/O
                         net (fo=6, routed)           0.936     2.077    design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_i[17]
    SLICE_X61Y73         LUT4 (Prop_lut4_I0_O)        0.107     2.184 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[9]_i_34/O
                         net (fo=1, routed)           0.000     2.184    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[9]_i_34_n_0
    SLICE_X61Y73         MUXF7 (Prop_muxf7_I0_O)      0.062     2.246 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[9]_i_22/O
                         net (fo=1, routed)           0.000     2.246    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[9]_i_22_n_0
    SLICE_X61Y73         MUXF8 (Prop_muxf8_I1_O)      0.019     2.265 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[9]_i_10/O
                         net (fo=1, routed)           0.173     2.438    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[9]_i_10_n_0
    SLICE_X61Y74         LUT6 (Prop_lut6_I0_O)        0.112     2.550 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[9]_i_4/O
                         net (fo=1, routed)           0.396     2.945    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[9]_i_4_n_0
    SLICE_X61Y69         LUT6 (Prop_lut6_I4_O)        0.045     2.990 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[9]_i_1/O
                         net (fo=5, routed)           0.398     3.388    design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_busy_reg_31
    SLICE_X82Y64         LUT5 (Prop_lut5_I4_O)        0.045     3.433 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[17]_i_1/O
                         net (fo=1, routed)           0.000     3.433    design_1_i/caravel_0/inst/housekeeping/hkspi_n_78
    SLICE_X82Y64         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       0.847     0.847    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X82Y64         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[17]/C
                         clock pessimism              0.059     0.906    
                         clock uncertainty            0.584     1.489    
    SLICE_X82Y64         FDSE (Hold_fdse_C_D)         0.120     1.609    design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           3.433    
  -------------------------------------------------------------------
                         slack                                  1.824    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       21.199ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.199ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_ctl_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@25.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.562ns  (logic 0.670ns (26.155%)  route 1.892ns (73.845%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.526ns = ( 26.526 - 25.000 ) 
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       1.711     1.711    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/axi_clk
    SLICE_X86Y81         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_ctl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y81         FDCE (Prop_fdce_C_Q)         0.518     2.229 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_ctl_reg/Q
                         net (fo=2, routed)           1.368     3.597    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_coreclk_phase_cnt_0/axi_rdata[0]
    SLICE_X67Y74         LUT5 (Prop_lut5_I2_O)        0.152     3.749 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_coreclk_phase_cnt_0/txen_i_1/O
                         net (fo=1, routed)           0.524     4.273    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_coreclk_phase_cnt_0_n_1
    SLICE_X67Y73         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    26.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    22.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    24.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         1.526    26.526    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/ioclk
    SLICE_X67Y73         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_reg/C  (IS_INVERTED)
                         clock pessimism             -0.204    26.322    
                         clock uncertainty           -0.584    25.738    
    SLICE_X67Y73         FDCE (Setup_fdce_C_D)       -0.266    25.472    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_reg
  -------------------------------------------------------------------
                         required time                         25.472    
                         arrival time                          -4.273    
  -------------------------------------------------------------------
                         slack                                 21.199    

Slack (MET) :             21.318ns  (required time - arrival time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/txen_ctl_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/txen_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@25.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.428ns  (logic 0.612ns (25.201%)  route 1.816ns (74.799%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.563ns = ( 26.563 - 25.000 ) 
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       1.734     1.734    design_1_i/ps_axil_0/inst/PL_IS/axi_clk
    SLICE_X77Y42         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/txen_ctl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y42         FDCE (Prop_fdce_C_Q)         0.456     2.190 r  design_1_i/ps_axil_0/inst/PL_IS/txen_ctl_reg/Q
                         net (fo=2, routed)           1.483     3.673    design_1_i/ps_axil_0/inst/PL_IS/fsic_coreclk_phase_cnt_0/axi_rdata[0]
    SLICE_X86Y45         LUT5 (Prop_lut5_I2_O)        0.156     3.829 r  design_1_i/ps_axil_0/inst/PL_IS/fsic_coreclk_phase_cnt_0/txen_i_1/O
                         net (fo=1, routed)           0.334     4.162    design_1_i/ps_axil_0/inst/PL_IS/fsic_coreclk_phase_cnt_0_n_1
    SLICE_X87Y46         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    26.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    22.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    24.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         1.563    26.563    design_1_i/ps_axil_0/inst/PL_IS/ioclk
    SLICE_X87Y46         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C  (IS_INVERTED)
                         clock pessimism             -0.204    26.360    
                         clock uncertainty           -0.584    25.776    
    SLICE_X87Y46         FDCE (Setup_fdce_C_D)       -0.295    25.481    design_1_i/ps_axil_0/inst/PL_IS/txen_reg
  -------------------------------------------------------------------
                         required time                         25.481    
                         arrival time                          -4.162    
  -------------------------------------------------------------------
                         slack                                 21.318    

Slack (MET) :             22.105ns  (required time - arrival time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/rxen_ctl_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/rxen_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@25.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.952ns  (logic 0.580ns (29.710%)  route 1.372ns (70.290%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.547ns = ( 26.547 - 25.000 ) 
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       1.734     1.734    design_1_i/ps_axil_0/inst/PL_IS/axi_clk
    SLICE_X77Y42         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/rxen_ctl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y42         FDCE (Prop_fdce_C_Q)         0.456     2.190 r  design_1_i/ps_axil_0/inst/PL_IS/rxen_ctl_reg/Q
                         net (fo=2, routed)           1.372     3.562    design_1_i/ps_axil_0/inst/PL_IS/axi_rdata[0]
    SLICE_X78Y27         LUT2 (Prop_lut2_I0_O)        0.124     3.686 r  design_1_i/ps_axil_0/inst/PL_IS/rxen_i_1/O
                         net (fo=1, routed)           0.000     3.686    design_1_i/ps_axil_0/inst/PL_IS/rxen_i_1_n_0
    SLICE_X78Y27         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/rxen_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    26.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    22.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    24.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         1.547    26.547    design_1_i/ps_axil_0/inst/PL_IS/ioclk
    SLICE_X78Y27         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/rxen_reg/C  (IS_INVERTED)
                         clock pessimism             -0.204    26.344    
                         clock uncertainty           -0.584    25.760    
    SLICE_X78Y27         FDCE (Setup_fdce_C_D)        0.032    25.792    design_1_i/ps_axil_0/inst/PL_IS/rxen_reg
  -------------------------------------------------------------------
                         required time                         25.792    
                         arrival time                          -3.686    
  -------------------------------------------------------------------
                         slack                                 22.105    

Slack (MET) :             22.286ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/soc/core/spi_enabled_storage_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/RxFifo_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@25.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.393ns  (logic 1.056ns (16.519%)  route 5.337ns (83.481%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.150ns = ( 31.150 - 25.000 ) 
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       1.718     1.718    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X89Y62         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/spi_enabled_storage_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y62         FDRE (Prop_fdre_C_Q)         0.456     2.174 r  design_1_i/caravel_0/inst/soc/core/spi_enabled_storage_reg/Q
                         net (fo=7, routed)           1.206     3.380    design_1_i/caravel_0/inst/gpio_control_in_2[14]/spi_enabled
    SLICE_X63Y63         LUT6 (Prop_lut6_I4_O)        0.124     3.504 r  design_1_i/caravel_0/inst/gpio_control_in_2[14]/mprj_o[33]_INST_0_i_1/O
                         net (fo=1, routed)           0.575     4.079    design_1_i/caravel_0/inst/gpio_control_in_2[14]/mprj_o[33]_INST_0_i_1_n_0
    SLICE_X63Y63         LUT3 (Prop_lut3_I0_O)        0.150     4.229 r  design_1_i/caravel_0/inst/gpio_control_in_2[14]/mprj_o[33]_INST_0/O
                         net (fo=5, routed)           3.556     7.785    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/serial_rxd[0]
    SLICE_X85Y30         LUT5 (Prop_lut5_I0_O)        0.326     8.111 r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/RxFifo[4]_i_1/O
                         net (fo=1, routed)           0.000     8.111    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/RxFifo[4]_i_1_n_0
    SLICE_X85Y30         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/RxFifo_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    26.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    22.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    24.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         2.055    27.055    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/ioclk
    SLICE_X63Y66         LUT2 (Prop_lut2_I0_O)        0.100    27.155 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/serial_tclk_INST_0/O
                         net (fo=1, routed)           1.624    28.779    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/serial_tclk
    SLICE_X50Y51         LUT6 (Prop_lut6_I5_O)        0.100    28.879 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[35]_INST_0/O
                         net (fo=1, routed)           0.628    29.508    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    29.599 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]_BUFG_inst/O
                         net (fo=104, routed)         1.551    31.150    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/serial_rclk
    SLICE_X85Y30         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/RxFifo_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.204    30.946    
                         clock uncertainty           -0.584    30.362    
    SLICE_X85Y30         FDCE (Setup_fdce_C_D)        0.034    30.396    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/RxFifo_reg[4]
  -------------------------------------------------------------------
                         required time                         30.396    
                         arrival time                          -8.111    
  -------------------------------------------------------------------
                         slack                                 22.286    

Slack (MET) :             22.349ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/soc/core/spi_enabled_storage_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/RxFifo_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@25.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.328ns  (logic 1.056ns (16.689%)  route 5.272ns (83.311%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.150ns = ( 31.150 - 25.000 ) 
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       1.718     1.718    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X89Y62         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/spi_enabled_storage_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y62         FDRE (Prop_fdre_C_Q)         0.456     2.174 r  design_1_i/caravel_0/inst/soc/core/spi_enabled_storage_reg/Q
                         net (fo=7, routed)           1.206     3.380    design_1_i/caravel_0/inst/gpio_control_in_2[14]/spi_enabled
    SLICE_X63Y63         LUT6 (Prop_lut6_I4_O)        0.124     3.504 r  design_1_i/caravel_0/inst/gpio_control_in_2[14]/mprj_o[33]_INST_0_i_1/O
                         net (fo=1, routed)           0.575     4.079    design_1_i/caravel_0/inst/gpio_control_in_2[14]/mprj_o[33]_INST_0_i_1_n_0
    SLICE_X63Y63         LUT3 (Prop_lut3_I0_O)        0.150     4.229 r  design_1_i/caravel_0/inst/gpio_control_in_2[14]/mprj_o[33]_INST_0/O
                         net (fo=5, routed)           3.491     7.720    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/serial_rxd[0]
    SLICE_X85Y30         LUT5 (Prop_lut5_I0_O)        0.326     8.046 r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/RxFifo[2]_i_1/O
                         net (fo=1, routed)           0.000     8.046    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/RxFifo[2]_i_1_n_0
    SLICE_X85Y30         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/RxFifo_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    26.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    22.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    24.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         2.055    27.055    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/ioclk
    SLICE_X63Y66         LUT2 (Prop_lut2_I0_O)        0.100    27.155 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/serial_tclk_INST_0/O
                         net (fo=1, routed)           1.624    28.779    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/serial_tclk
    SLICE_X50Y51         LUT6 (Prop_lut6_I5_O)        0.100    28.879 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[35]_INST_0/O
                         net (fo=1, routed)           0.628    29.508    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    29.599 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]_BUFG_inst/O
                         net (fo=104, routed)         1.551    31.150    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/serial_rclk
    SLICE_X85Y30         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/RxFifo_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.204    30.946    
                         clock uncertainty           -0.584    30.362    
    SLICE_X85Y30         FDCE (Setup_fdce_C_D)        0.032    30.394    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/RxFifo_reg[2]
  -------------------------------------------------------------------
                         required time                         30.394    
                         arrival time                          -8.046    
  -------------------------------------------------------------------
                         slack                                 22.349    

Slack (MET) :             22.435ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/soc/core/spi_enabled_storage_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/RxFifo_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@25.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.237ns  (logic 1.058ns (16.963%)  route 5.179ns (83.037%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.146ns = ( 31.146 - 25.000 ) 
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       1.718     1.718    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X89Y62         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/spi_enabled_storage_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y62         FDRE (Prop_fdre_C_Q)         0.456     2.174 r  design_1_i/caravel_0/inst/soc/core/spi_enabled_storage_reg/Q
                         net (fo=7, routed)           1.179     3.353    design_1_i/caravel_0/inst/gpio_control_in_2[13]/spi_enabled
    SLICE_X67Y62         LUT6 (Prop_lut6_I4_O)        0.124     3.477 r  design_1_i/caravel_0/inst/gpio_control_in_2[13]/mprj_o[32]_INST_0_i_1/O
                         net (fo=1, routed)           0.846     4.323    design_1_i/caravel_0/inst/gpio_control_in_2[13]/mprj_o[32]_INST_0_i_1_n_0
    SLICE_X67Y62         LUT3 (Prop_lut3_I0_O)        0.152     4.475 r  design_1_i/caravel_0/inst/gpio_control_in_2[13]/mprj_o[32]_INST_0/O
                         net (fo=5, routed)           3.154     7.629    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/serial_rxd[0]
    SLICE_X74Y21         LUT5 (Prop_lut5_I0_O)        0.326     7.955 r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/RxFifo[0]_i_1/O
                         net (fo=1, routed)           0.000     7.955    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/RxFifo[0]_i_1_n_0
    SLICE_X74Y21         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/RxFifo_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    26.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    22.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    24.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         2.055    27.055    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/ioclk
    SLICE_X63Y66         LUT2 (Prop_lut2_I0_O)        0.100    27.155 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/serial_tclk_INST_0/O
                         net (fo=1, routed)           1.624    28.779    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/serial_tclk
    SLICE_X50Y51         LUT6 (Prop_lut6_I5_O)        0.100    28.879 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[35]_INST_0/O
                         net (fo=1, routed)           0.628    29.508    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    29.599 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]_BUFG_inst/O
                         net (fo=104, routed)         1.547    31.146    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/serial_rclk
    SLICE_X74Y21         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/RxFifo_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.204    30.942    
                         clock uncertainty           -0.584    30.358    
    SLICE_X74Y21         FDCE (Setup_fdce_C_D)        0.032    30.390    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/RxFifo_reg[0]
  -------------------------------------------------------------------
                         required time                         30.390    
                         arrival time                          -7.955    
  -------------------------------------------------------------------
                         slack                                 22.435    

Slack (MET) :             22.445ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/soc/core/spi_enabled_storage_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/RxFifo_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@25.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.230ns  (logic 1.058ns (16.983%)  route 5.172ns (83.017%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.146ns = ( 31.146 - 25.000 ) 
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       1.718     1.718    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X89Y62         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/spi_enabled_storage_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y62         FDRE (Prop_fdre_C_Q)         0.456     2.174 r  design_1_i/caravel_0/inst/soc/core/spi_enabled_storage_reg/Q
                         net (fo=7, routed)           1.179     3.353    design_1_i/caravel_0/inst/gpio_control_in_2[13]/spi_enabled
    SLICE_X67Y62         LUT6 (Prop_lut6_I4_O)        0.124     3.477 r  design_1_i/caravel_0/inst/gpio_control_in_2[13]/mprj_o[32]_INST_0_i_1/O
                         net (fo=1, routed)           0.846     4.323    design_1_i/caravel_0/inst/gpio_control_in_2[13]/mprj_o[32]_INST_0_i_1_n_0
    SLICE_X67Y62         LUT3 (Prop_lut3_I0_O)        0.152     4.475 r  design_1_i/caravel_0/inst/gpio_control_in_2[13]/mprj_o[32]_INST_0/O
                         net (fo=5, routed)           3.147     7.622    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/serial_rxd[0]
    SLICE_X74Y21         LUT5 (Prop_lut5_I0_O)        0.326     7.948 r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/RxFifo[1]_i_1/O
                         net (fo=1, routed)           0.000     7.948    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/RxFifo[1]_i_1_n_0
    SLICE_X74Y21         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/RxFifo_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    26.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    22.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    24.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         2.055    27.055    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/ioclk
    SLICE_X63Y66         LUT2 (Prop_lut2_I0_O)        0.100    27.155 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/serial_tclk_INST_0/O
                         net (fo=1, routed)           1.624    28.779    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/serial_tclk
    SLICE_X50Y51         LUT6 (Prop_lut6_I5_O)        0.100    28.879 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[35]_INST_0/O
                         net (fo=1, routed)           0.628    29.508    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    29.599 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]_BUFG_inst/O
                         net (fo=104, routed)         1.547    31.146    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/serial_rclk
    SLICE_X74Y21         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/RxFifo_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.204    30.942    
                         clock uncertainty           -0.584    30.358    
    SLICE_X74Y21         FDCE (Setup_fdce_C_D)        0.034    30.392    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/RxFifo_reg[1]
  -------------------------------------------------------------------
                         required time                         30.392    
                         arrival time                          -7.948    
  -------------------------------------------------------------------
                         slack                                 22.445    

Slack (MET) :             22.504ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/soc/core/spi_enabled_storage_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/RxFifo_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@25.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.174ns  (logic 1.056ns (17.103%)  route 5.118ns (82.897%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.150ns = ( 31.150 - 25.000 ) 
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       1.718     1.718    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X89Y62         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/spi_enabled_storage_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y62         FDRE (Prop_fdre_C_Q)         0.456     2.174 r  design_1_i/caravel_0/inst/soc/core/spi_enabled_storage_reg/Q
                         net (fo=7, routed)           1.206     3.380    design_1_i/caravel_0/inst/gpio_control_in_2[14]/spi_enabled
    SLICE_X63Y63         LUT6 (Prop_lut6_I4_O)        0.124     3.504 r  design_1_i/caravel_0/inst/gpio_control_in_2[14]/mprj_o[33]_INST_0_i_1/O
                         net (fo=1, routed)           0.575     4.079    design_1_i/caravel_0/inst/gpio_control_in_2[14]/mprj_o[33]_INST_0_i_1_n_0
    SLICE_X63Y63         LUT3 (Prop_lut3_I0_O)        0.150     4.229 r  design_1_i/caravel_0/inst/gpio_control_in_2[14]/mprj_o[33]_INST_0/O
                         net (fo=5, routed)           3.338     7.566    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/serial_rxd[0]
    SLICE_X84Y30         LUT5 (Prop_lut5_I0_O)        0.326     7.892 r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/RxFifo[3]_i_1/O
                         net (fo=1, routed)           0.000     7.892    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/RxFifo[3]_i_1_n_0
    SLICE_X84Y30         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/RxFifo_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    26.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    22.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    24.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         2.055    27.055    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/ioclk
    SLICE_X63Y66         LUT2 (Prop_lut2_I0_O)        0.100    27.155 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/serial_tclk_INST_0/O
                         net (fo=1, routed)           1.624    28.779    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/serial_tclk
    SLICE_X50Y51         LUT6 (Prop_lut6_I5_O)        0.100    28.879 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[35]_INST_0/O
                         net (fo=1, routed)           0.628    29.508    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    29.599 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]_BUFG_inst/O
                         net (fo=104, routed)         1.551    31.150    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/serial_rclk
    SLICE_X84Y30         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/RxFifo_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.204    30.946    
                         clock uncertainty           -0.584    30.362    
    SLICE_X84Y30         FDCE (Setup_fdce_C_D)        0.034    30.396    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/RxFifo_reg[3]
  -------------------------------------------------------------------
                         required time                         30.396    
                         arrival time                          -7.892    
  -------------------------------------------------------------------
                         slack                                 22.504    

Slack (MET) :             22.559ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/soc/core/spi_enabled_storage_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/RxFifo_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@25.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.120ns  (logic 1.056ns (17.256%)  route 5.064ns (82.744%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.150ns = ( 31.150 - 25.000 ) 
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       1.718     1.718    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X89Y62         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/spi_enabled_storage_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y62         FDRE (Prop_fdre_C_Q)         0.456     2.174 r  design_1_i/caravel_0/inst/soc/core/spi_enabled_storage_reg/Q
                         net (fo=7, routed)           1.206     3.380    design_1_i/caravel_0/inst/gpio_control_in_2[14]/spi_enabled
    SLICE_X63Y63         LUT6 (Prop_lut6_I4_O)        0.124     3.504 r  design_1_i/caravel_0/inst/gpio_control_in_2[14]/mprj_o[33]_INST_0_i_1/O
                         net (fo=1, routed)           0.575     4.079    design_1_i/caravel_0/inst/gpio_control_in_2[14]/mprj_o[33]_INST_0_i_1_n_0
    SLICE_X63Y63         LUT3 (Prop_lut3_I0_O)        0.150     4.229 r  design_1_i/caravel_0/inst/gpio_control_in_2[14]/mprj_o[33]_INST_0/O
                         net (fo=5, routed)           3.283     7.512    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/serial_rxd[0]
    SLICE_X84Y30         LUT5 (Prop_lut5_I0_O)        0.326     7.838 r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/RxFifo[0]_i_1/O
                         net (fo=1, routed)           0.000     7.838    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/RxFifo[0]_i_1_n_0
    SLICE_X84Y30         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/RxFifo_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    26.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    22.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    24.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         2.055    27.055    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/ioclk
    SLICE_X63Y66         LUT2 (Prop_lut2_I0_O)        0.100    27.155 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/serial_tclk_INST_0/O
                         net (fo=1, routed)           1.624    28.779    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/serial_tclk
    SLICE_X50Y51         LUT6 (Prop_lut6_I5_O)        0.100    28.879 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[35]_INST_0/O
                         net (fo=1, routed)           0.628    29.508    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    29.599 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]_BUFG_inst/O
                         net (fo=104, routed)         1.551    31.150    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/serial_rclk
    SLICE_X84Y30         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/RxFifo_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.204    30.946    
                         clock uncertainty           -0.584    30.362    
    SLICE_X84Y30         FDCE (Setup_fdce_C_D)        0.034    30.396    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/RxFifo_reg[0]
  -------------------------------------------------------------------
                         required time                         30.396    
                         arrival time                          -7.838    
  -------------------------------------------------------------------
                         slack                                 22.559    

Slack (MET) :             22.594ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/soc/core/spi_enabled_storage_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/RxFifo_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@25.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.079ns  (logic 1.058ns (17.405%)  route 5.021ns (82.595%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.146ns = ( 31.146 - 25.000 ) 
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       1.718     1.718    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X89Y62         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/spi_enabled_storage_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y62         FDRE (Prop_fdre_C_Q)         0.456     2.174 r  design_1_i/caravel_0/inst/soc/core/spi_enabled_storage_reg/Q
                         net (fo=7, routed)           1.179     3.353    design_1_i/caravel_0/inst/gpio_control_in_2[13]/spi_enabled
    SLICE_X67Y62         LUT6 (Prop_lut6_I4_O)        0.124     3.477 r  design_1_i/caravel_0/inst/gpio_control_in_2[13]/mprj_o[32]_INST_0_i_1/O
                         net (fo=1, routed)           0.846     4.323    design_1_i/caravel_0/inst/gpio_control_in_2[13]/mprj_o[32]_INST_0_i_1_n_0
    SLICE_X67Y62         LUT3 (Prop_lut3_I0_O)        0.152     4.475 r  design_1_i/caravel_0/inst/gpio_control_in_2[13]/mprj_o[32]_INST_0/O
                         net (fo=5, routed)           2.996     7.471    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/serial_rxd[0]
    SLICE_X73Y21         LUT5 (Prop_lut5_I0_O)        0.326     7.797 r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/RxFifo[3]_i_1/O
                         net (fo=1, routed)           0.000     7.797    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/RxFifo[3]_i_1_n_0
    SLICE_X73Y21         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/RxFifo_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    26.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    22.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    24.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         2.055    27.055    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/ioclk
    SLICE_X63Y66         LUT2 (Prop_lut2_I0_O)        0.100    27.155 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/serial_tclk_INST_0/O
                         net (fo=1, routed)           1.624    28.779    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/serial_tclk
    SLICE_X50Y51         LUT6 (Prop_lut6_I5_O)        0.100    28.879 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[35]_INST_0/O
                         net (fo=1, routed)           0.628    29.508    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    29.599 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]_BUFG_inst/O
                         net (fo=104, routed)         1.547    31.146    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/serial_rclk
    SLICE_X73Y21         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/RxFifo_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.204    30.942    
                         clock uncertainty           -0.584    30.358    
    SLICE_X73Y21         FDCE (Setup_fdce_C_D)        0.032    30.390    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/RxFifo_reg[3]
  -------------------------------------------------------------------
                         required time                         30.390    
                         arrival time                          -7.797    
  -------------------------------------------------------------------
                         slack                                 22.594    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tupsb_tlast_tvalid_tready_buf_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/as_is_tupsb_tlast_tvalid_tready_buf_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 fall@100.000ns)
  Data Path Delay:        1.059ns  (logic 0.151ns (14.253%)  route 0.908ns (85.747%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns = ( 100.876 - 100.000 ) 
    Source Clock Delay      (SCD):    0.608ns = ( 100.608 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.058ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672   100.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    99.277 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    99.974    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       0.608   100.608    design_1_i/ps_axil_0/inst/PL_IS/axis_clk
    SLICE_X92Y35         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tupsb_tlast_tvalid_tready_buf_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y35         FDCE (Prop_fdce_C_Q)         0.151   100.759 r  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tupsb_tlast_tvalid_tready_buf_reg[3]/Q
                         net (fo=1, routed)           0.908   101.667    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tupsb_tlast_tvalid_tready_buf_reg_n_0_[3]
    SLICE_X91Y35         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/as_is_tupsb_tlast_tvalid_tready_buf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945   100.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    99.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    99.971    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029   100.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         0.876   100.876    design_1_i/ps_axil_0/inst/PL_IS/ioclk
    SLICE_X91Y35         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/as_is_tupsb_tlast_tvalid_tready_buf_reg[3]/C
                         clock pessimism              0.058   100.934    
                         clock uncertainty            0.584   101.518    
    SLICE_X91Y35         FDCE (Hold_fdce_C_D)         0.017   101.535    design_1_i/ps_axil_0/inst/PL_IS/as_is_tupsb_tlast_tvalid_tready_buf_reg[3]
  -------------------------------------------------------------------
                         required time                       -101.535    
                         arrival time                         101.667    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tid_tuser_buf_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tid_tuser_buf_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 fall@100.000ns)
  Data Path Delay:        1.054ns  (logic 0.133ns (12.614%)  route 0.921ns (87.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns = ( 100.838 - 100.000 ) 
    Source Clock Delay      (SCD):    0.571ns = ( 100.571 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.058ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672   100.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    99.277 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    99.974    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       0.571   100.571    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/axis_clk
    SLICE_X67Y80         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tid_tuser_buf_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y80         FDCE (Prop_fdce_C_Q)         0.133   100.704 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tid_tuser_buf_reg[1]/Q
                         net (fo=1, routed)           0.921   101.625    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tid_tuser_buf[1]
    SLICE_X63Y80         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tid_tuser_buf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945   100.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    99.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    99.971    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029   100.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         0.838   100.838    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/ioclk
    SLICE_X63Y80         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tid_tuser_buf_reg[1]/C
                         clock pessimism              0.058   100.896    
                         clock uncertainty            0.584   101.480    
    SLICE_X63Y80         FDCE (Hold_fdce_C_D)         0.013   101.493    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tid_tuser_buf_reg[1]
  -------------------------------------------------------------------
                         required time                       -101.493    
                         arrival time                         101.625    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[16]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 fall@100.000ns)
  Data Path Delay:        1.112ns  (logic 0.146ns (13.127%)  route 0.966ns (86.873%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns = ( 100.837 - 100.000 ) 
    Source Clock Delay      (SCD):    0.571ns = ( 100.571 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.058ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672   100.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    99.277 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    99.974    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       0.571   100.571    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/axis_clk
    SLICE_X67Y80         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y80         FDCE (Prop_fdce_C_Q)         0.146   100.717 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[16]/Q
                         net (fo=1, routed)           0.966   101.683    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf[16]
    SLICE_X67Y79         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945   100.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    99.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    99.971    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029   100.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         0.837   100.837    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/ioclk
    SLICE_X67Y79         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[16]/C
                         clock pessimism              0.058   100.895    
                         clock uncertainty            0.584   101.479    
    SLICE_X67Y79         FDCE (Hold_fdce_C_D)         0.070   101.549    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[16]
  -------------------------------------------------------------------
                         required time                       -101.549    
                         arrival time                         101.683    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tupsb_4_1_buf_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/as_is_tupsb_4_1_buf_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 fall@100.000ns)
  Data Path Delay:        1.068ns  (logic 0.133ns (12.452%)  route 0.935ns (87.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns = ( 100.859 - 100.000 ) 
    Source Clock Delay      (SCD):    0.590ns = ( 100.590 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.058ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672   100.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    99.277 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    99.974    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       0.590   100.590    design_1_i/ps_axil_0/inst/PL_IS/axis_clk
    SLICE_X85Y48         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tupsb_4_1_buf_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y48         FDCE (Prop_fdce_C_Q)         0.133   100.723 r  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tupsb_4_1_buf_reg[2]/Q
                         net (fo=1, routed)           0.935   101.658    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tupsb_4_1_buf[2]
    SLICE_X84Y48         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/as_is_tupsb_4_1_buf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945   100.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    99.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    99.971    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029   100.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         0.859   100.859    design_1_i/ps_axil_0/inst/PL_IS/ioclk
    SLICE_X84Y48         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/as_is_tupsb_4_1_buf_reg[2]/C
                         clock pessimism              0.058   100.917    
                         clock uncertainty            0.584   101.501    
    SLICE_X84Y48         FDCE (Hold_fdce_C_D)         0.018   101.519    design_1_i/ps_axil_0/inst/PL_IS/as_is_tupsb_4_1_buf_reg[2]
  -------------------------------------------------------------------
                         required time                       -101.519    
                         arrival time                         101.658    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tstrb_buf_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/as_is_tstrb_buf_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 fall@100.000ns)
  Data Path Delay:        1.101ns  (logic 0.146ns (13.256%)  route 0.955ns (86.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns = ( 100.859 - 100.000 ) 
    Source Clock Delay      (SCD):    0.590ns = ( 100.590 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.058ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672   100.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    99.277 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    99.974    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       0.590   100.590    design_1_i/ps_axil_0/inst/PL_IS/axis_clk
    SLICE_X85Y48         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tstrb_buf_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y48         FDCE (Prop_fdce_C_Q)         0.146   100.736 r  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tstrb_buf_reg[0]/Q
                         net (fo=1, routed)           0.955   101.691    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tstrb_buf[0]
    SLICE_X84Y48         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/as_is_tstrb_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945   100.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    99.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    99.971    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029   100.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         0.859   100.859    design_1_i/ps_axil_0/inst/PL_IS/ioclk
    SLICE_X84Y48         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/as_is_tstrb_buf_reg[0]/C
                         clock pessimism              0.058   100.917    
                         clock uncertainty            0.584   101.501    
    SLICE_X84Y48         FDCE (Hold_fdce_C_D)         0.047   101.548    design_1_i/ps_axil_0/inst/PL_IS/as_is_tstrb_buf_reg[0]
  -------------------------------------------------------------------
                         required time                       -101.548    
                         arrival time                         101.691    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tupsb_tlast_tvalid_tready_buf_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tupsb_tlast_tvalid_tready_buf_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 fall@100.000ns)
  Data Path Delay:        1.124ns  (logic 0.146ns (12.992%)  route 0.978ns (87.008%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns = ( 100.839 - 100.000 ) 
    Source Clock Delay      (SCD):    0.572ns = ( 100.572 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.058ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672   100.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    99.277 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    99.974    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       0.572   100.572    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/axis_clk
    SLICE_X63Y81         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tupsb_tlast_tvalid_tready_buf_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y81         FDCE (Prop_fdce_C_Q)         0.146   100.718 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tupsb_tlast_tvalid_tready_buf_reg[1]/Q
                         net (fo=1, routed)           0.978   101.695    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tupsb_tlast_tvalid_tready_buf_reg_n_0_[1]
    SLICE_X64Y81         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tupsb_tlast_tvalid_tready_buf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945   100.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    99.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    99.971    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029   100.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         0.839   100.839    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/ioclk
    SLICE_X64Y81         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tupsb_tlast_tvalid_tready_buf_reg[1]/C
                         clock pessimism              0.058   100.897    
                         clock uncertainty            0.584   101.481    
    SLICE_X64Y81         FDCE (Hold_fdce_C_D)         0.066   101.547    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tupsb_tlast_tvalid_tready_buf_reg[1]
  -------------------------------------------------------------------
                         required time                       -101.547    
                         arrival time                         101.695    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tupsb_tlast_tvalid_tready_buf_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/as_is_tupsb_tlast_tvalid_tready_buf_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 fall@100.000ns)
  Data Path Delay:        1.138ns  (logic 0.146ns (12.830%)  route 0.992ns (87.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns = ( 100.876 - 100.000 ) 
    Source Clock Delay      (SCD):    0.608ns = ( 100.608 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.058ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672   100.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    99.277 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    99.974    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       0.608   100.608    design_1_i/ps_axil_0/inst/PL_IS/axis_clk
    SLICE_X91Y34         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tupsb_tlast_tvalid_tready_buf_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y34         FDCE (Prop_fdce_C_Q)         0.146   100.754 r  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tupsb_tlast_tvalid_tready_buf_reg[1]/Q
                         net (fo=1, routed)           0.992   101.746    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tupsb_tlast_tvalid_tready_buf_reg_n_0_[1]
    SLICE_X91Y35         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/as_is_tupsb_tlast_tvalid_tready_buf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945   100.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    99.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    99.971    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029   100.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         0.876   100.876    design_1_i/ps_axil_0/inst/PL_IS/ioclk
    SLICE_X91Y35         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/as_is_tupsb_tlast_tvalid_tready_buf_reg[1]/C
                         clock pessimism              0.058   100.934    
                         clock uncertainty            0.584   101.518    
    SLICE_X91Y35         FDCE (Hold_fdce_C_D)         0.070   101.588    design_1_i/ps_axil_0/inst/PL_IS/as_is_tupsb_tlast_tvalid_tready_buf_reg[1]
  -------------------------------------------------------------------
                         required time                       -101.588    
                         arrival time                         101.746    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[15]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 fall@100.000ns)
  Data Path Delay:        1.130ns  (logic 0.146ns (12.918%)  route 0.984ns (87.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns = ( 100.841 - 100.000 ) 
    Source Clock Delay      (SCD):    0.574ns = ( 100.574 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.058ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672   100.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    99.277 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    99.974    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       0.574   100.574    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/axis_clk
    SLICE_X67Y83         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y83         FDCE (Prop_fdce_C_Q)         0.146   100.720 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[15]/Q
                         net (fo=1, routed)           0.984   101.704    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf[15]
    SLICE_X66Y83         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945   100.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    99.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    99.971    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029   100.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         0.841   100.841    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/ioclk
    SLICE_X66Y83         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[15]/C
                         clock pessimism              0.058   100.899    
                         clock uncertainty            0.584   101.483    
    SLICE_X66Y83         FDCE (Hold_fdce_C_D)         0.063   101.546    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[15]
  -------------------------------------------------------------------
                         required time                       -101.546    
                         arrival time                         101.704    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[22]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/as_is_tdata_buf_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 fall@100.000ns)
  Data Path Delay:        1.141ns  (logic 0.146ns (12.790%)  route 0.995ns (87.210%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns = ( 100.844 - 100.000 ) 
    Source Clock Delay      (SCD):    0.579ns = ( 100.579 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.058ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672   100.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    99.277 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    99.974    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       0.579   100.579    design_1_i/ps_axil_0/inst/PL_IS/axis_clk
    SLICE_X81Y28         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[22]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y28         FDCE (Prop_fdce_C_Q)         0.146   100.725 r  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[22]/Q
                         net (fo=1, routed)           0.995   101.720    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf[22]
    SLICE_X81Y27         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/as_is_tdata_buf_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945   100.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    99.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    99.971    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029   100.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         0.844   100.844    design_1_i/ps_axil_0/inst/PL_IS/ioclk
    SLICE_X81Y27         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/as_is_tdata_buf_reg[22]/C
                         clock pessimism              0.058   100.902    
                         clock uncertainty            0.584   101.486    
    SLICE_X81Y27         FDCE (Hold_fdce_C_D)         0.070   101.556    design_1_i/ps_axil_0/inst/PL_IS/as_is_tdata_buf_reg[22]
  -------------------------------------------------------------------
                         required time                       -101.556    
                         arrival time                         101.720    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tupsb_4_1_buf_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tupsb_4_1_buf_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 fall@100.000ns)
  Data Path Delay:        1.084ns  (logic 0.151ns (13.934%)  route 0.933ns (86.066%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns = ( 100.836 - 100.000 ) 
    Source Clock Delay      (SCD):    0.569ns = ( 100.569 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.058ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672   100.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    99.277 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    99.974    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       0.569   100.569    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/axis_clk
    SLICE_X66Y72         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tupsb_4_1_buf_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y72         FDCE (Prop_fdce_C_Q)         0.151   100.720 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tupsb_4_1_buf_reg[0]/Q
                         net (fo=1, routed)           0.933   101.652    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tupsb_4_1_buf[0]
    SLICE_X66Y71         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tupsb_4_1_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945   100.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    99.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    99.971    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029   100.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         0.836   100.836    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/ioclk
    SLICE_X66Y71         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tupsb_4_1_buf_reg[0]/C
                         clock pessimism              0.058   100.894    
                         clock uncertainty            0.584   101.478    
    SLICE_X66Y71         FDCE (Hold_fdce_C_D)         0.006   101.484    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tupsb_4_1_buf_reg[0]
  -------------------------------------------------------------------
                         required time                       -101.484    
                         arrival time                         101.652    
  -------------------------------------------------------------------
                         slack                                  0.168    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       93.195ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.585ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             93.195ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.797ns  (logic 0.718ns (12.385%)  route 5.079ns (87.615%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.550ns = ( 101.550 - 100.000 ) 
    Source Clock Delay      (SCD):    1.797ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       1.797     1.797    design_1_i/rst_ps7_0_10M/U0/slowest_sync_clk
    SLICE_X95Y36         FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y36         FDRE (Prop_fdre_C_Q)         0.419     2.216 r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=153, routed)         3.227     5.443    design_1_i/ps_axil_0/inst/PL_IS/axis_rst_n
    SLICE_X86Y48         LUT2 (Prop_lut2_I0_O)        0.299     5.742 f  design_1_i/ps_axil_0/inst/PL_IS/is_as_tready_out_i_2/O
                         net (fo=54, routed)          1.852     7.594    design_1_i/ps_axil_0/inst/PL_IS/is_as_tready_out_i_2_n_0
    SLICE_X81Y28         FDCE                                         f  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   101.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    97.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    99.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       1.550   101.550    design_1_i/ps_axil_0/inst/PL_IS/axis_clk
    SLICE_X81Y28         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.105   101.655    
                         clock uncertainty           -0.464   101.191    
    SLICE_X81Y28         FDCE (Recov_fdce_C_CLR)     -0.402   100.789    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[11]
  -------------------------------------------------------------------
                         required time                        100.789    
                         arrival time                          -7.594    
  -------------------------------------------------------------------
                         slack                                 93.195    

Slack (MET) :             93.195ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[19]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.797ns  (logic 0.718ns (12.385%)  route 5.079ns (87.615%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.550ns = ( 101.550 - 100.000 ) 
    Source Clock Delay      (SCD):    1.797ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       1.797     1.797    design_1_i/rst_ps7_0_10M/U0/slowest_sync_clk
    SLICE_X95Y36         FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y36         FDRE (Prop_fdre_C_Q)         0.419     2.216 r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=153, routed)         3.227     5.443    design_1_i/ps_axil_0/inst/PL_IS/axis_rst_n
    SLICE_X86Y48         LUT2 (Prop_lut2_I0_O)        0.299     5.742 f  design_1_i/ps_axil_0/inst/PL_IS/is_as_tready_out_i_2/O
                         net (fo=54, routed)          1.852     7.594    design_1_i/ps_axil_0/inst/PL_IS/is_as_tready_out_i_2_n_0
    SLICE_X81Y28         FDCE                                         f  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   101.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    97.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    99.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       1.550   101.550    design_1_i/ps_axil_0/inst/PL_IS/axis_clk
    SLICE_X81Y28         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[19]/C  (IS_INVERTED)
                         clock pessimism              0.105   101.655    
                         clock uncertainty           -0.464   101.191    
    SLICE_X81Y28         FDCE (Recov_fdce_C_CLR)     -0.402   100.789    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[19]
  -------------------------------------------------------------------
                         required time                        100.789    
                         arrival time                          -7.594    
  -------------------------------------------------------------------
                         slack                                 93.195    

Slack (MET) :             93.195ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[21]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.797ns  (logic 0.718ns (12.385%)  route 5.079ns (87.615%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.550ns = ( 101.550 - 100.000 ) 
    Source Clock Delay      (SCD):    1.797ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       1.797     1.797    design_1_i/rst_ps7_0_10M/U0/slowest_sync_clk
    SLICE_X95Y36         FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y36         FDRE (Prop_fdre_C_Q)         0.419     2.216 r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=153, routed)         3.227     5.443    design_1_i/ps_axil_0/inst/PL_IS/axis_rst_n
    SLICE_X86Y48         LUT2 (Prop_lut2_I0_O)        0.299     5.742 f  design_1_i/ps_axil_0/inst/PL_IS/is_as_tready_out_i_2/O
                         net (fo=54, routed)          1.852     7.594    design_1_i/ps_axil_0/inst/PL_IS/is_as_tready_out_i_2_n_0
    SLICE_X81Y28         FDCE                                         f  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   101.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    97.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    99.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       1.550   101.550    design_1_i/ps_axil_0/inst/PL_IS/axis_clk
    SLICE_X81Y28         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[21]/C  (IS_INVERTED)
                         clock pessimism              0.105   101.655    
                         clock uncertainty           -0.464   101.191    
    SLICE_X81Y28         FDCE (Recov_fdce_C_CLR)     -0.402   100.789    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[21]
  -------------------------------------------------------------------
                         required time                        100.789    
                         arrival time                          -7.594    
  -------------------------------------------------------------------
                         slack                                 93.195    

Slack (MET) :             93.195ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[22]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.797ns  (logic 0.718ns (12.385%)  route 5.079ns (87.615%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.550ns = ( 101.550 - 100.000 ) 
    Source Clock Delay      (SCD):    1.797ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       1.797     1.797    design_1_i/rst_ps7_0_10M/U0/slowest_sync_clk
    SLICE_X95Y36         FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y36         FDRE (Prop_fdre_C_Q)         0.419     2.216 r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=153, routed)         3.227     5.443    design_1_i/ps_axil_0/inst/PL_IS/axis_rst_n
    SLICE_X86Y48         LUT2 (Prop_lut2_I0_O)        0.299     5.742 f  design_1_i/ps_axil_0/inst/PL_IS/is_as_tready_out_i_2/O
                         net (fo=54, routed)          1.852     7.594    design_1_i/ps_axil_0/inst/PL_IS/is_as_tready_out_i_2_n_0
    SLICE_X81Y28         FDCE                                         f  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   101.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    97.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    99.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       1.550   101.550    design_1_i/ps_axil_0/inst/PL_IS/axis_clk
    SLICE_X81Y28         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[22]/C  (IS_INVERTED)
                         clock pessimism              0.105   101.655    
                         clock uncertainty           -0.464   101.191    
    SLICE_X81Y28         FDCE (Recov_fdce_C_CLR)     -0.402   100.789    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[22]
  -------------------------------------------------------------------
                         required time                        100.789    
                         arrival time                          -7.594    
  -------------------------------------------------------------------
                         slack                                 93.195    

Slack (MET) :             93.195ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.797ns  (logic 0.718ns (12.385%)  route 5.079ns (87.615%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.550ns = ( 101.550 - 100.000 ) 
    Source Clock Delay      (SCD):    1.797ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       1.797     1.797    design_1_i/rst_ps7_0_10M/U0/slowest_sync_clk
    SLICE_X95Y36         FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y36         FDRE (Prop_fdre_C_Q)         0.419     2.216 r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=153, routed)         3.227     5.443    design_1_i/ps_axil_0/inst/PL_IS/axis_rst_n
    SLICE_X86Y48         LUT2 (Prop_lut2_I0_O)        0.299     5.742 f  design_1_i/ps_axil_0/inst/PL_IS/is_as_tready_out_i_2/O
                         net (fo=54, routed)          1.852     7.594    design_1_i/ps_axil_0/inst/PL_IS/is_as_tready_out_i_2_n_0
    SLICE_X81Y28         FDCE                                         f  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   101.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    97.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    99.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       1.550   101.550    design_1_i/ps_axil_0/inst/PL_IS/axis_clk
    SLICE_X81Y28         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.105   101.655    
                         clock uncertainty           -0.464   101.191    
    SLICE_X81Y28         FDCE (Recov_fdce_C_CLR)     -0.402   100.789    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[4]
  -------------------------------------------------------------------
                         required time                        100.789    
                         arrival time                          -7.594    
  -------------------------------------------------------------------
                         slack                                 93.195    

Slack (MET) :             93.195ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.797ns  (logic 0.718ns (12.385%)  route 5.079ns (87.615%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.550ns = ( 101.550 - 100.000 ) 
    Source Clock Delay      (SCD):    1.797ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       1.797     1.797    design_1_i/rst_ps7_0_10M/U0/slowest_sync_clk
    SLICE_X95Y36         FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y36         FDRE (Prop_fdre_C_Q)         0.419     2.216 r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=153, routed)         3.227     5.443    design_1_i/ps_axil_0/inst/PL_IS/axis_rst_n
    SLICE_X86Y48         LUT2 (Prop_lut2_I0_O)        0.299     5.742 f  design_1_i/ps_axil_0/inst/PL_IS/is_as_tready_out_i_2/O
                         net (fo=54, routed)          1.852     7.594    design_1_i/ps_axil_0/inst/PL_IS/is_as_tready_out_i_2_n_0
    SLICE_X81Y28         FDCE                                         f  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   101.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    97.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    99.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       1.550   101.550    design_1_i/ps_axil_0/inst/PL_IS/axis_clk
    SLICE_X81Y28         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.105   101.655    
                         clock uncertainty           -0.464   101.191    
    SLICE_X81Y28         FDCE (Recov_fdce_C_CLR)     -0.402   100.789    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[5]
  -------------------------------------------------------------------
                         required time                        100.789    
                         arrival time                          -7.594    
  -------------------------------------------------------------------
                         slack                                 93.195    

Slack (MET) :             93.195ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.797ns  (logic 0.718ns (12.385%)  route 5.079ns (87.615%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.550ns = ( 101.550 - 100.000 ) 
    Source Clock Delay      (SCD):    1.797ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       1.797     1.797    design_1_i/rst_ps7_0_10M/U0/slowest_sync_clk
    SLICE_X95Y36         FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y36         FDRE (Prop_fdre_C_Q)         0.419     2.216 r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=153, routed)         3.227     5.443    design_1_i/ps_axil_0/inst/PL_IS/axis_rst_n
    SLICE_X86Y48         LUT2 (Prop_lut2_I0_O)        0.299     5.742 f  design_1_i/ps_axil_0/inst/PL_IS/is_as_tready_out_i_2/O
                         net (fo=54, routed)          1.852     7.594    design_1_i/ps_axil_0/inst/PL_IS/is_as_tready_out_i_2_n_0
    SLICE_X81Y28         FDCE                                         f  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   101.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    97.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    99.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       1.550   101.550    design_1_i/ps_axil_0/inst/PL_IS/axis_clk
    SLICE_X81Y28         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.105   101.655    
                         clock uncertainty           -0.464   101.191    
    SLICE_X81Y28         FDCE (Recov_fdce_C_CLR)     -0.402   100.789    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[6]
  -------------------------------------------------------------------
                         required time                        100.789    
                         arrival time                          -7.594    
  -------------------------------------------------------------------
                         slack                                 93.195    

Slack (MET) :             93.195ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.797ns  (logic 0.718ns (12.385%)  route 5.079ns (87.615%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.550ns = ( 101.550 - 100.000 ) 
    Source Clock Delay      (SCD):    1.797ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       1.797     1.797    design_1_i/rst_ps7_0_10M/U0/slowest_sync_clk
    SLICE_X95Y36         FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y36         FDRE (Prop_fdre_C_Q)         0.419     2.216 r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=153, routed)         3.227     5.443    design_1_i/ps_axil_0/inst/PL_IS/axis_rst_n
    SLICE_X86Y48         LUT2 (Prop_lut2_I0_O)        0.299     5.742 f  design_1_i/ps_axil_0/inst/PL_IS/is_as_tready_out_i_2/O
                         net (fo=54, routed)          1.852     7.594    design_1_i/ps_axil_0/inst/PL_IS/is_as_tready_out_i_2_n_0
    SLICE_X81Y28         FDCE                                         f  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   101.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    97.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    99.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       1.550   101.550    design_1_i/ps_axil_0/inst/PL_IS/axis_clk
    SLICE_X81Y28         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.105   101.655    
                         clock uncertainty           -0.464   101.191    
    SLICE_X81Y28         FDCE (Recov_fdce_C_CLR)     -0.402   100.789    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[9]
  -------------------------------------------------------------------
                         required time                        100.789    
                         arrival time                          -7.594    
  -------------------------------------------------------------------
                         slack                                 93.195    

Slack (MET) :             93.228ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[16]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.762ns  (logic 0.718ns (12.462%)  route 5.044ns (87.538%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.548ns = ( 101.548 - 100.000 ) 
    Source Clock Delay      (SCD):    1.797ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       1.797     1.797    design_1_i/rst_ps7_0_10M/U0/slowest_sync_clk
    SLICE_X95Y36         FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y36         FDRE (Prop_fdre_C_Q)         0.419     2.216 r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=153, routed)         3.227     5.443    design_1_i/ps_axil_0/inst/PL_IS/axis_rst_n
    SLICE_X86Y48         LUT2 (Prop_lut2_I0_O)        0.299     5.742 f  design_1_i/ps_axil_0/inst/PL_IS/is_as_tready_out_i_2/O
                         net (fo=54, routed)          1.816     7.559    design_1_i/ps_axil_0/inst/PL_IS/is_as_tready_out_i_2_n_0
    SLICE_X80Y27         FDCE                                         f  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   101.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    97.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    99.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       1.548   101.548    design_1_i/ps_axil_0/inst/PL_IS/axis_clk
    SLICE_X80Y27         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[16]/C  (IS_INVERTED)
                         clock pessimism              0.105   101.653    
                         clock uncertainty           -0.464   101.189    
    SLICE_X80Y27         FDCE (Recov_fdce_C_CLR)     -0.402   100.787    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[16]
  -------------------------------------------------------------------
                         required time                        100.787    
                         arrival time                          -7.559    
  -------------------------------------------------------------------
                         slack                                 93.228    

Slack (MET) :             93.228ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[18]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.762ns  (logic 0.718ns (12.462%)  route 5.044ns (87.538%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.548ns = ( 101.548 - 100.000 ) 
    Source Clock Delay      (SCD):    1.797ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       1.797     1.797    design_1_i/rst_ps7_0_10M/U0/slowest_sync_clk
    SLICE_X95Y36         FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y36         FDRE (Prop_fdre_C_Q)         0.419     2.216 r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=153, routed)         3.227     5.443    design_1_i/ps_axil_0/inst/PL_IS/axis_rst_n
    SLICE_X86Y48         LUT2 (Prop_lut2_I0_O)        0.299     5.742 f  design_1_i/ps_axil_0/inst/PL_IS/is_as_tready_out_i_2/O
                         net (fo=54, routed)          1.816     7.559    design_1_i/ps_axil_0/inst/PL_IS/is_as_tready_out_i_2_n_0
    SLICE_X80Y27         FDCE                                         f  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   101.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    97.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    99.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       1.548   101.548    design_1_i/ps_axil_0/inst/PL_IS/axis_clk
    SLICE_X80Y27         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[18]/C  (IS_INVERTED)
                         clock pessimism              0.105   101.653    
                         clock uncertainty           -0.464   101.189    
    SLICE_X80Y27         FDCE (Recov_fdce_C_CLR)     -0.402   100.787    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[18]
  -------------------------------------------------------------------
                         required time                        100.787    
                         arrival time                          -7.559    
  -------------------------------------------------------------------
                         slack                                 93.228    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.186ns (36.514%)  route 0.323ns (63.486%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.892ns
    Source Clock Delay      (SCD):    0.623ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       0.623     0.623    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y39          FDRE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.141     0.764 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.192     0.956    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X7Y39          LUT3 (Prop_lut3_I0_O)        0.045     1.001 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.131     1.132    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X7Y39          FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       0.892     0.892    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X7Y39          FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.253     0.639    
    SLICE_X7Y39          FDCE (Remov_fdce_C_CLR)     -0.092     0.547    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -0.547    
                         arrival time                           1.132    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.588ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.186ns (36.514%)  route 0.323ns (63.486%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.892ns
    Source Clock Delay      (SCD):    0.623ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       0.623     0.623    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y39          FDRE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.141     0.764 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.192     0.956    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X7Y39          LUT3 (Prop_lut3_I0_O)        0.045     1.001 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.131     1.132    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X7Y39          FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       0.892     0.892    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X7Y39          FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.253     0.639    
    SLICE_X7Y39          FDPE (Remov_fdpe_C_PRE)     -0.095     0.544    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.544    
                         arrival time                           1.132    
  -------------------------------------------------------------------
                         slack                                  0.588    

Slack (MET) :             0.588ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.186ns (36.514%)  route 0.323ns (63.486%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.892ns
    Source Clock Delay      (SCD):    0.623ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       0.623     0.623    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y39          FDRE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.141     0.764 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.192     0.956    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X7Y39          LUT3 (Prop_lut3_I0_O)        0.045     1.001 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.131     1.132    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X7Y39          FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       0.892     0.892    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X7Y39          FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.253     0.639    
    SLICE_X7Y39          FDPE (Remov_fdpe_C_PRE)     -0.095     0.544    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -0.544    
                         arrival time                           1.132    
  -------------------------------------------------------------------
                         slack                                  0.588    

Slack (MET) :             0.623ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.186ns (32.542%)  route 0.386ns (67.458%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.894ns
    Source Clock Delay      (SCD):    0.625ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       0.625     0.625    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y43          FDRE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDRE (Prop_fdre_C_Q)         0.141     0.766 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.168     0.934    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X5Y43          LUT3 (Prop_lut3_I1_O)        0.045     0.979 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.217     1.196    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X4Y44          FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       0.894     0.894    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X4Y44          FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.253     0.641    
    SLICE_X4Y44          FDCE (Remov_fdce_C_CLR)     -0.067     0.574    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.574    
                         arrival time                           1.196    
  -------------------------------------------------------------------
                         slack                                  0.623    

Slack (MET) :             0.623ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.186ns (32.542%)  route 0.386ns (67.458%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.894ns
    Source Clock Delay      (SCD):    0.625ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       0.625     0.625    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y43          FDRE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDRE (Prop_fdre_C_Q)         0.141     0.766 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.168     0.934    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X5Y43          LUT3 (Prop_lut3_I1_O)        0.045     0.979 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.217     1.196    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X4Y44          FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       0.894     0.894    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X4Y44          FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.253     0.641    
    SLICE_X4Y44          FDCE (Remov_fdce_C_CLR)     -0.067     0.574    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.574    
                         arrival time                           1.196    
  -------------------------------------------------------------------
                         slack                                  0.623    

Slack (MET) :             0.623ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.186ns (32.542%)  route 0.386ns (67.458%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.894ns
    Source Clock Delay      (SCD):    0.625ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       0.625     0.625    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y43          FDRE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDRE (Prop_fdre_C_Q)         0.141     0.766 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.168     0.934    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X5Y43          LUT3 (Prop_lut3_I1_O)        0.045     0.979 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.217     1.196    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X4Y44          FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       0.894     0.894    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X4Y44          FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.253     0.641    
    SLICE_X4Y44          FDCE (Remov_fdce_C_CLR)     -0.067     0.574    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.574    
                         arrival time                           1.196    
  -------------------------------------------------------------------
                         slack                                  0.623    

Slack (MET) :             0.623ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.186ns (32.542%)  route 0.386ns (67.458%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.894ns
    Source Clock Delay      (SCD):    0.625ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       0.625     0.625    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y43          FDRE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDRE (Prop_fdre_C_Q)         0.141     0.766 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.168     0.934    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X5Y43          LUT3 (Prop_lut3_I1_O)        0.045     0.979 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.217     1.196    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X4Y44          FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       0.894     0.894    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X4Y44          FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.253     0.641    
    SLICE_X4Y44          FDCE (Remov_fdce_C_CLR)     -0.067     0.574    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.574    
                         arrival time                           1.196    
  -------------------------------------------------------------------
                         slack                                  0.623    

Slack (MET) :             0.623ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.186ns (32.542%)  route 0.386ns (67.458%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.894ns
    Source Clock Delay      (SCD):    0.625ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       0.625     0.625    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y43          FDRE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDRE (Prop_fdre_C_Q)         0.141     0.766 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.168     0.934    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X5Y43          LUT3 (Prop_lut3_I1_O)        0.045     0.979 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.217     1.196    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X4Y44          FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       0.894     0.894    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X4Y44          FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism             -0.253     0.641    
    SLICE_X4Y44          FDCE (Remov_fdce_C_CLR)     -0.067     0.574    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.574    
                         arrival time                           1.196    
  -------------------------------------------------------------------
                         slack                                  0.623    

Slack (MET) :             0.627ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.186ns (32.542%)  route 0.386ns (67.458%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.894ns
    Source Clock Delay      (SCD):    0.625ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       0.625     0.625    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y43          FDRE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDRE (Prop_fdre_C_Q)         0.141     0.766 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.168     0.934    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X5Y43          LUT3 (Prop_lut3_I1_O)        0.045     0.979 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.217     1.196    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X4Y44          FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       0.894     0.894    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X4Y44          FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.253     0.641    
    SLICE_X4Y44          FDPE (Remov_fdpe_C_PRE)     -0.071     0.570    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.570    
                         arrival time                           1.196    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.648ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.186ns (32.542%)  route 0.386ns (67.458%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.894ns
    Source Clock Delay      (SCD):    0.625ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       0.625     0.625    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y43          FDRE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDRE (Prop_fdre_C_Q)         0.141     0.766 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.168     0.934    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X5Y43          LUT3 (Prop_lut3_I1_O)        0.045     0.979 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.217     1.196    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X5Y44          FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       0.894     0.894    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X5Y44          FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.253     0.641    
    SLICE_X5Y44          FDCE (Remov_fdce_C_CLR)     -0.092     0.549    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.549    
                         arrival time                           1.196    
  -------------------------------------------------------------------
                         slack                                  0.648    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       20.504ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       24.720ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.504ns  (required time - arrival time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@100.000ns - clk_out2_design_1_clk_wiz_0_0 fall@75.000ns)
  Data Path Delay:        3.118ns  (logic 0.583ns (18.699%)  route 2.535ns (81.302%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.550ns = ( 101.550 - 100.000 ) 
    Source Clock Delay      (SCD):    1.739ns = ( 76.739 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     75.000    75.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    75.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980    76.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    72.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    74.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    75.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         1.739    76.739    design_1_i/ps_axil_0/inst/PL_IS/ioclk
    SLICE_X87Y46         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y46         FDCE (Prop_fdce_C_Q)         0.459    77.198 r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/Q
                         net (fo=18, routed)          0.683    77.881    design_1_i/ps_axil_0/inst/PL_IS/txen
    SLICE_X86Y48         LUT2 (Prop_lut2_I1_O)        0.124    78.005 f  design_1_i/ps_axil_0/inst/PL_IS/is_as_tready_out_i_2/O
                         net (fo=54, routed)          1.852    79.857    design_1_i/ps_axil_0/inst/PL_IS/is_as_tready_out_i_2_n_0
    SLICE_X81Y28         FDCE                                         f  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   101.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    97.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    99.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       1.550   101.550    design_1_i/ps_axil_0/inst/PL_IS/axis_clk
    SLICE_X81Y28         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[11]/C  (IS_INVERTED)
                         clock pessimism             -0.204   101.347    
                         clock uncertainty           -0.584   100.763    
    SLICE_X81Y28         FDCE (Recov_fdce_C_CLR)     -0.402   100.361    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[11]
  -------------------------------------------------------------------
                         required time                        100.361    
                         arrival time                         -79.857    
  -------------------------------------------------------------------
                         slack                                 20.504    

Slack (MET) :             20.504ns  (required time - arrival time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[19]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@100.000ns - clk_out2_design_1_clk_wiz_0_0 fall@75.000ns)
  Data Path Delay:        3.118ns  (logic 0.583ns (18.699%)  route 2.535ns (81.302%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.550ns = ( 101.550 - 100.000 ) 
    Source Clock Delay      (SCD):    1.739ns = ( 76.739 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     75.000    75.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    75.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980    76.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    72.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    74.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    75.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         1.739    76.739    design_1_i/ps_axil_0/inst/PL_IS/ioclk
    SLICE_X87Y46         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y46         FDCE (Prop_fdce_C_Q)         0.459    77.198 r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/Q
                         net (fo=18, routed)          0.683    77.881    design_1_i/ps_axil_0/inst/PL_IS/txen
    SLICE_X86Y48         LUT2 (Prop_lut2_I1_O)        0.124    78.005 f  design_1_i/ps_axil_0/inst/PL_IS/is_as_tready_out_i_2/O
                         net (fo=54, routed)          1.852    79.857    design_1_i/ps_axil_0/inst/PL_IS/is_as_tready_out_i_2_n_0
    SLICE_X81Y28         FDCE                                         f  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   101.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    97.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    99.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       1.550   101.550    design_1_i/ps_axil_0/inst/PL_IS/axis_clk
    SLICE_X81Y28         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[19]/C  (IS_INVERTED)
                         clock pessimism             -0.204   101.347    
                         clock uncertainty           -0.584   100.763    
    SLICE_X81Y28         FDCE (Recov_fdce_C_CLR)     -0.402   100.361    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[19]
  -------------------------------------------------------------------
                         required time                        100.361    
                         arrival time                         -79.857    
  -------------------------------------------------------------------
                         slack                                 20.504    

Slack (MET) :             20.504ns  (required time - arrival time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[21]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@100.000ns - clk_out2_design_1_clk_wiz_0_0 fall@75.000ns)
  Data Path Delay:        3.118ns  (logic 0.583ns (18.699%)  route 2.535ns (81.302%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.550ns = ( 101.550 - 100.000 ) 
    Source Clock Delay      (SCD):    1.739ns = ( 76.739 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     75.000    75.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    75.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980    76.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    72.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    74.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    75.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         1.739    76.739    design_1_i/ps_axil_0/inst/PL_IS/ioclk
    SLICE_X87Y46         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y46         FDCE (Prop_fdce_C_Q)         0.459    77.198 r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/Q
                         net (fo=18, routed)          0.683    77.881    design_1_i/ps_axil_0/inst/PL_IS/txen
    SLICE_X86Y48         LUT2 (Prop_lut2_I1_O)        0.124    78.005 f  design_1_i/ps_axil_0/inst/PL_IS/is_as_tready_out_i_2/O
                         net (fo=54, routed)          1.852    79.857    design_1_i/ps_axil_0/inst/PL_IS/is_as_tready_out_i_2_n_0
    SLICE_X81Y28         FDCE                                         f  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   101.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    97.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    99.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       1.550   101.550    design_1_i/ps_axil_0/inst/PL_IS/axis_clk
    SLICE_X81Y28         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[21]/C  (IS_INVERTED)
                         clock pessimism             -0.204   101.347    
                         clock uncertainty           -0.584   100.763    
    SLICE_X81Y28         FDCE (Recov_fdce_C_CLR)     -0.402   100.361    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[21]
  -------------------------------------------------------------------
                         required time                        100.361    
                         arrival time                         -79.857    
  -------------------------------------------------------------------
                         slack                                 20.504    

Slack (MET) :             20.504ns  (required time - arrival time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[22]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@100.000ns - clk_out2_design_1_clk_wiz_0_0 fall@75.000ns)
  Data Path Delay:        3.118ns  (logic 0.583ns (18.699%)  route 2.535ns (81.302%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.550ns = ( 101.550 - 100.000 ) 
    Source Clock Delay      (SCD):    1.739ns = ( 76.739 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     75.000    75.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    75.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980    76.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    72.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    74.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    75.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         1.739    76.739    design_1_i/ps_axil_0/inst/PL_IS/ioclk
    SLICE_X87Y46         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y46         FDCE (Prop_fdce_C_Q)         0.459    77.198 r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/Q
                         net (fo=18, routed)          0.683    77.881    design_1_i/ps_axil_0/inst/PL_IS/txen
    SLICE_X86Y48         LUT2 (Prop_lut2_I1_O)        0.124    78.005 f  design_1_i/ps_axil_0/inst/PL_IS/is_as_tready_out_i_2/O
                         net (fo=54, routed)          1.852    79.857    design_1_i/ps_axil_0/inst/PL_IS/is_as_tready_out_i_2_n_0
    SLICE_X81Y28         FDCE                                         f  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   101.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    97.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    99.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       1.550   101.550    design_1_i/ps_axil_0/inst/PL_IS/axis_clk
    SLICE_X81Y28         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[22]/C  (IS_INVERTED)
                         clock pessimism             -0.204   101.347    
                         clock uncertainty           -0.584   100.763    
    SLICE_X81Y28         FDCE (Recov_fdce_C_CLR)     -0.402   100.361    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[22]
  -------------------------------------------------------------------
                         required time                        100.361    
                         arrival time                         -79.857    
  -------------------------------------------------------------------
                         slack                                 20.504    

Slack (MET) :             20.504ns  (required time - arrival time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@100.000ns - clk_out2_design_1_clk_wiz_0_0 fall@75.000ns)
  Data Path Delay:        3.118ns  (logic 0.583ns (18.699%)  route 2.535ns (81.302%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.550ns = ( 101.550 - 100.000 ) 
    Source Clock Delay      (SCD):    1.739ns = ( 76.739 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     75.000    75.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    75.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980    76.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    72.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    74.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    75.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         1.739    76.739    design_1_i/ps_axil_0/inst/PL_IS/ioclk
    SLICE_X87Y46         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y46         FDCE (Prop_fdce_C_Q)         0.459    77.198 r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/Q
                         net (fo=18, routed)          0.683    77.881    design_1_i/ps_axil_0/inst/PL_IS/txen
    SLICE_X86Y48         LUT2 (Prop_lut2_I1_O)        0.124    78.005 f  design_1_i/ps_axil_0/inst/PL_IS/is_as_tready_out_i_2/O
                         net (fo=54, routed)          1.852    79.857    design_1_i/ps_axil_0/inst/PL_IS/is_as_tready_out_i_2_n_0
    SLICE_X81Y28         FDCE                                         f  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   101.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    97.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    99.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       1.550   101.550    design_1_i/ps_axil_0/inst/PL_IS/axis_clk
    SLICE_X81Y28         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.204   101.347    
                         clock uncertainty           -0.584   100.763    
    SLICE_X81Y28         FDCE (Recov_fdce_C_CLR)     -0.402   100.361    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[4]
  -------------------------------------------------------------------
                         required time                        100.361    
                         arrival time                         -79.857    
  -------------------------------------------------------------------
                         slack                                 20.504    

Slack (MET) :             20.504ns  (required time - arrival time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@100.000ns - clk_out2_design_1_clk_wiz_0_0 fall@75.000ns)
  Data Path Delay:        3.118ns  (logic 0.583ns (18.699%)  route 2.535ns (81.302%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.550ns = ( 101.550 - 100.000 ) 
    Source Clock Delay      (SCD):    1.739ns = ( 76.739 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     75.000    75.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    75.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980    76.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    72.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    74.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    75.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         1.739    76.739    design_1_i/ps_axil_0/inst/PL_IS/ioclk
    SLICE_X87Y46         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y46         FDCE (Prop_fdce_C_Q)         0.459    77.198 r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/Q
                         net (fo=18, routed)          0.683    77.881    design_1_i/ps_axil_0/inst/PL_IS/txen
    SLICE_X86Y48         LUT2 (Prop_lut2_I1_O)        0.124    78.005 f  design_1_i/ps_axil_0/inst/PL_IS/is_as_tready_out_i_2/O
                         net (fo=54, routed)          1.852    79.857    design_1_i/ps_axil_0/inst/PL_IS/is_as_tready_out_i_2_n_0
    SLICE_X81Y28         FDCE                                         f  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   101.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    97.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    99.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       1.550   101.550    design_1_i/ps_axil_0/inst/PL_IS/axis_clk
    SLICE_X81Y28         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.204   101.347    
                         clock uncertainty           -0.584   100.763    
    SLICE_X81Y28         FDCE (Recov_fdce_C_CLR)     -0.402   100.361    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[5]
  -------------------------------------------------------------------
                         required time                        100.361    
                         arrival time                         -79.857    
  -------------------------------------------------------------------
                         slack                                 20.504    

Slack (MET) :             20.504ns  (required time - arrival time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@100.000ns - clk_out2_design_1_clk_wiz_0_0 fall@75.000ns)
  Data Path Delay:        3.118ns  (logic 0.583ns (18.699%)  route 2.535ns (81.302%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.550ns = ( 101.550 - 100.000 ) 
    Source Clock Delay      (SCD):    1.739ns = ( 76.739 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     75.000    75.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    75.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980    76.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    72.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    74.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    75.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         1.739    76.739    design_1_i/ps_axil_0/inst/PL_IS/ioclk
    SLICE_X87Y46         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y46         FDCE (Prop_fdce_C_Q)         0.459    77.198 r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/Q
                         net (fo=18, routed)          0.683    77.881    design_1_i/ps_axil_0/inst/PL_IS/txen
    SLICE_X86Y48         LUT2 (Prop_lut2_I1_O)        0.124    78.005 f  design_1_i/ps_axil_0/inst/PL_IS/is_as_tready_out_i_2/O
                         net (fo=54, routed)          1.852    79.857    design_1_i/ps_axil_0/inst/PL_IS/is_as_tready_out_i_2_n_0
    SLICE_X81Y28         FDCE                                         f  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   101.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    97.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    99.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       1.550   101.550    design_1_i/ps_axil_0/inst/PL_IS/axis_clk
    SLICE_X81Y28         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.204   101.347    
                         clock uncertainty           -0.584   100.763    
    SLICE_X81Y28         FDCE (Recov_fdce_C_CLR)     -0.402   100.361    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[6]
  -------------------------------------------------------------------
                         required time                        100.361    
                         arrival time                         -79.857    
  -------------------------------------------------------------------
                         slack                                 20.504    

Slack (MET) :             20.504ns  (required time - arrival time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@100.000ns - clk_out2_design_1_clk_wiz_0_0 fall@75.000ns)
  Data Path Delay:        3.118ns  (logic 0.583ns (18.699%)  route 2.535ns (81.302%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.550ns = ( 101.550 - 100.000 ) 
    Source Clock Delay      (SCD):    1.739ns = ( 76.739 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     75.000    75.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    75.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980    76.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    72.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    74.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    75.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         1.739    76.739    design_1_i/ps_axil_0/inst/PL_IS/ioclk
    SLICE_X87Y46         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y46         FDCE (Prop_fdce_C_Q)         0.459    77.198 r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/Q
                         net (fo=18, routed)          0.683    77.881    design_1_i/ps_axil_0/inst/PL_IS/txen
    SLICE_X86Y48         LUT2 (Prop_lut2_I1_O)        0.124    78.005 f  design_1_i/ps_axil_0/inst/PL_IS/is_as_tready_out_i_2/O
                         net (fo=54, routed)          1.852    79.857    design_1_i/ps_axil_0/inst/PL_IS/is_as_tready_out_i_2_n_0
    SLICE_X81Y28         FDCE                                         f  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   101.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    97.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    99.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       1.550   101.550    design_1_i/ps_axil_0/inst/PL_IS/axis_clk
    SLICE_X81Y28         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[9]/C  (IS_INVERTED)
                         clock pessimism             -0.204   101.347    
                         clock uncertainty           -0.584   100.763    
    SLICE_X81Y28         FDCE (Recov_fdce_C_CLR)     -0.402   100.361    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[9]
  -------------------------------------------------------------------
                         required time                        100.361    
                         arrival time                         -79.857    
  -------------------------------------------------------------------
                         slack                                 20.504    

Slack (MET) :             20.537ns  (required time - arrival time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[16]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@100.000ns - clk_out2_design_1_clk_wiz_0_0 fall@75.000ns)
  Data Path Delay:        3.082ns  (logic 0.583ns (18.915%)  route 2.499ns (81.085%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.548ns = ( 101.548 - 100.000 ) 
    Source Clock Delay      (SCD):    1.739ns = ( 76.739 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     75.000    75.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    75.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980    76.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    72.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    74.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    75.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         1.739    76.739    design_1_i/ps_axil_0/inst/PL_IS/ioclk
    SLICE_X87Y46         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y46         FDCE (Prop_fdce_C_Q)         0.459    77.198 r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/Q
                         net (fo=18, routed)          0.683    77.881    design_1_i/ps_axil_0/inst/PL_IS/txen
    SLICE_X86Y48         LUT2 (Prop_lut2_I1_O)        0.124    78.005 f  design_1_i/ps_axil_0/inst/PL_IS/is_as_tready_out_i_2/O
                         net (fo=54, routed)          1.816    79.821    design_1_i/ps_axil_0/inst/PL_IS/is_as_tready_out_i_2_n_0
    SLICE_X80Y27         FDCE                                         f  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   101.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    97.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    99.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       1.548   101.548    design_1_i/ps_axil_0/inst/PL_IS/axis_clk
    SLICE_X80Y27         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[16]/C  (IS_INVERTED)
                         clock pessimism             -0.204   101.345    
                         clock uncertainty           -0.584   100.761    
    SLICE_X80Y27         FDCE (Recov_fdce_C_CLR)     -0.402   100.359    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[16]
  -------------------------------------------------------------------
                         required time                        100.359    
                         arrival time                         -79.821    
  -------------------------------------------------------------------
                         slack                                 20.537    

Slack (MET) :             20.537ns  (required time - arrival time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[18]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@100.000ns - clk_out2_design_1_clk_wiz_0_0 fall@75.000ns)
  Data Path Delay:        3.082ns  (logic 0.583ns (18.915%)  route 2.499ns (81.085%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.548ns = ( 101.548 - 100.000 ) 
    Source Clock Delay      (SCD):    1.739ns = ( 76.739 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     75.000    75.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    75.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980    76.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    72.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    74.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    75.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         1.739    76.739    design_1_i/ps_axil_0/inst/PL_IS/ioclk
    SLICE_X87Y46         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y46         FDCE (Prop_fdce_C_Q)         0.459    77.198 r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/Q
                         net (fo=18, routed)          0.683    77.881    design_1_i/ps_axil_0/inst/PL_IS/txen
    SLICE_X86Y48         LUT2 (Prop_lut2_I1_O)        0.124    78.005 f  design_1_i/ps_axil_0/inst/PL_IS/is_as_tready_out_i_2/O
                         net (fo=54, routed)          1.816    79.821    design_1_i/ps_axil_0/inst/PL_IS/is_as_tready_out_i_2_n_0
    SLICE_X80Y27         FDCE                                         f  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   101.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    97.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    99.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       1.548   101.548    design_1_i/ps_axil_0/inst/PL_IS/axis_clk
    SLICE_X80Y27         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[18]/C  (IS_INVERTED)
                         clock pessimism             -0.204   101.345    
                         clock uncertainty           -0.584   100.761    
    SLICE_X80Y27         FDCE (Recov_fdce_C_CLR)     -0.402   100.359    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[18]
  -------------------------------------------------------------------
                         required time                        100.359    
                         arrival time                         -79.821    
  -------------------------------------------------------------------
                         slack                                 20.537    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.720ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tkeep_buf_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@100.000ns - clk_out2_design_1_clk_wiz_0_0 fall@125.000ns)
  Data Path Delay:        0.501ns  (logic 0.194ns (38.691%)  route 0.307ns (61.309%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns = ( 100.835 - 100.000 ) 
    Source Clock Delay      (SCD):    0.567ns = ( 125.567 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                    125.000   125.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   125.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672   125.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395   124.277 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696   124.974    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026   125.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         0.567   125.567    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/ioclk
    SLICE_X67Y73         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y73         FDCE (Prop_fdce_C_Q)         0.146   125.713 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_reg/Q
                         net (fo=18, routed)          0.114   125.826    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen
    SLICE_X66Y73         LUT2 (Prop_lut2_I1_O)        0.048   125.874 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/is_as_tready_out_i_2/O
                         net (fo=54, routed)          0.194   126.068    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/is_as_tready_out_i_2_n_0
    SLICE_X66Y72         FDCE                                         f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tkeep_buf_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945   100.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    99.219 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    99.971    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       0.835   100.835    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/axis_clk
    SLICE_X66Y72         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tkeep_buf_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.059   100.893    
                         clock uncertainty            0.584   101.477    
    SLICE_X66Y72         FDCE (Remov_fdce_C_CLR)     -0.129   101.348    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tkeep_buf_reg[2]
  -------------------------------------------------------------------
                         required time                       -101.348    
                         arrival time                         126.068    
  -------------------------------------------------------------------
                         slack                                 24.720    

Slack (MET) :             24.720ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tkeep_buf_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@100.000ns - clk_out2_design_1_clk_wiz_0_0 fall@125.000ns)
  Data Path Delay:        0.501ns  (logic 0.194ns (38.691%)  route 0.307ns (61.309%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns = ( 100.835 - 100.000 ) 
    Source Clock Delay      (SCD):    0.567ns = ( 125.567 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                    125.000   125.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   125.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672   125.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395   124.277 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696   124.974    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026   125.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         0.567   125.567    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/ioclk
    SLICE_X67Y73         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y73         FDCE (Prop_fdce_C_Q)         0.146   125.713 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_reg/Q
                         net (fo=18, routed)          0.114   125.826    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen
    SLICE_X66Y73         LUT2 (Prop_lut2_I1_O)        0.048   125.874 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/is_as_tready_out_i_2/O
                         net (fo=54, routed)          0.194   126.068    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/is_as_tready_out_i_2_n_0
    SLICE_X66Y72         FDCE                                         f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tkeep_buf_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945   100.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    99.219 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    99.971    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       0.835   100.835    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/axis_clk
    SLICE_X66Y72         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tkeep_buf_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.059   100.893    
                         clock uncertainty            0.584   101.477    
    SLICE_X66Y72         FDCE (Remov_fdce_C_CLR)     -0.129   101.348    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tkeep_buf_reg[3]
  -------------------------------------------------------------------
                         required time                       -101.348    
                         arrival time                         126.068    
  -------------------------------------------------------------------
                         slack                                 24.720    

Slack (MET) :             24.720ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tstrb_buf_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@100.000ns - clk_out2_design_1_clk_wiz_0_0 fall@125.000ns)
  Data Path Delay:        0.501ns  (logic 0.194ns (38.691%)  route 0.307ns (61.309%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns = ( 100.835 - 100.000 ) 
    Source Clock Delay      (SCD):    0.567ns = ( 125.567 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                    125.000   125.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   125.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672   125.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395   124.277 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696   124.974    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026   125.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         0.567   125.567    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/ioclk
    SLICE_X67Y73         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y73         FDCE (Prop_fdce_C_Q)         0.146   125.713 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_reg/Q
                         net (fo=18, routed)          0.114   125.826    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen
    SLICE_X66Y73         LUT2 (Prop_lut2_I1_O)        0.048   125.874 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/is_as_tready_out_i_2/O
                         net (fo=54, routed)          0.194   126.068    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/is_as_tready_out_i_2_n_0
    SLICE_X66Y72         FDCE                                         f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tstrb_buf_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945   100.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    99.219 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    99.971    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       0.835   100.835    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/axis_clk
    SLICE_X66Y72         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tstrb_buf_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.059   100.893    
                         clock uncertainty            0.584   101.477    
    SLICE_X66Y72         FDCE (Remov_fdce_C_CLR)     -0.129   101.348    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tstrb_buf_reg[2]
  -------------------------------------------------------------------
                         required time                       -101.348    
                         arrival time                         126.068    
  -------------------------------------------------------------------
                         slack                                 24.720    

Slack (MET) :             24.720ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tstrb_buf_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@100.000ns - clk_out2_design_1_clk_wiz_0_0 fall@125.000ns)
  Data Path Delay:        0.501ns  (logic 0.194ns (38.691%)  route 0.307ns (61.309%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns = ( 100.835 - 100.000 ) 
    Source Clock Delay      (SCD):    0.567ns = ( 125.567 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                    125.000   125.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   125.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672   125.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395   124.277 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696   124.974    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026   125.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         0.567   125.567    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/ioclk
    SLICE_X67Y73         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y73         FDCE (Prop_fdce_C_Q)         0.146   125.713 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_reg/Q
                         net (fo=18, routed)          0.114   125.826    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen
    SLICE_X66Y73         LUT2 (Prop_lut2_I1_O)        0.048   125.874 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/is_as_tready_out_i_2/O
                         net (fo=54, routed)          0.194   126.068    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/is_as_tready_out_i_2_n_0
    SLICE_X66Y72         FDCE                                         f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tstrb_buf_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945   100.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    99.219 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    99.971    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       0.835   100.835    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/axis_clk
    SLICE_X66Y72         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tstrb_buf_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.059   100.893    
                         clock uncertainty            0.584   101.477    
    SLICE_X66Y72         FDCE (Remov_fdce_C_CLR)     -0.129   101.348    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tstrb_buf_reg[3]
  -------------------------------------------------------------------
                         required time                       -101.348    
                         arrival time                         126.068    
  -------------------------------------------------------------------
                         slack                                 24.720    

Slack (MET) :             24.720ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tupsb_4_1_buf_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@100.000ns - clk_out2_design_1_clk_wiz_0_0 fall@125.000ns)
  Data Path Delay:        0.501ns  (logic 0.194ns (38.691%)  route 0.307ns (61.309%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns = ( 100.835 - 100.000 ) 
    Source Clock Delay      (SCD):    0.567ns = ( 125.567 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                    125.000   125.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   125.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672   125.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395   124.277 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696   124.974    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026   125.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         0.567   125.567    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/ioclk
    SLICE_X67Y73         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y73         FDCE (Prop_fdce_C_Q)         0.146   125.713 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_reg/Q
                         net (fo=18, routed)          0.114   125.826    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen
    SLICE_X66Y73         LUT2 (Prop_lut2_I1_O)        0.048   125.874 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/is_as_tready_out_i_2/O
                         net (fo=54, routed)          0.194   126.068    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/is_as_tready_out_i_2_n_0
    SLICE_X66Y72         FDCE                                         f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tupsb_4_1_buf_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945   100.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    99.219 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    99.971    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       0.835   100.835    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/axis_clk
    SLICE_X66Y72         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tupsb_4_1_buf_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.059   100.893    
                         clock uncertainty            0.584   101.477    
    SLICE_X66Y72         FDCE (Remov_fdce_C_CLR)     -0.129   101.348    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tupsb_4_1_buf_reg[0]
  -------------------------------------------------------------------
                         required time                       -101.348    
                         arrival time                         126.068    
  -------------------------------------------------------------------
                         slack                                 24.720    

Slack (MET) :             24.720ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tupsb_4_1_buf_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@100.000ns - clk_out2_design_1_clk_wiz_0_0 fall@125.000ns)
  Data Path Delay:        0.501ns  (logic 0.194ns (38.691%)  route 0.307ns (61.309%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns = ( 100.835 - 100.000 ) 
    Source Clock Delay      (SCD):    0.567ns = ( 125.567 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                    125.000   125.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   125.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672   125.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395   124.277 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696   124.974    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026   125.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         0.567   125.567    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/ioclk
    SLICE_X67Y73         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y73         FDCE (Prop_fdce_C_Q)         0.146   125.713 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_reg/Q
                         net (fo=18, routed)          0.114   125.826    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen
    SLICE_X66Y73         LUT2 (Prop_lut2_I1_O)        0.048   125.874 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/is_as_tready_out_i_2/O
                         net (fo=54, routed)          0.194   126.068    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/is_as_tready_out_i_2_n_0
    SLICE_X66Y72         FDCE                                         f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tupsb_4_1_buf_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945   100.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    99.219 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    99.971    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       0.835   100.835    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/axis_clk
    SLICE_X66Y72         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tupsb_4_1_buf_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.059   100.893    
                         clock uncertainty            0.584   101.477    
    SLICE_X66Y72         FDCE (Remov_fdce_C_CLR)     -0.129   101.348    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tupsb_4_1_buf_reg[1]
  -------------------------------------------------------------------
                         required time                       -101.348    
                         arrival time                         126.068    
  -------------------------------------------------------------------
                         slack                                 24.720    

Slack (MET) :             24.720ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tupsb_4_1_buf_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@100.000ns - clk_out2_design_1_clk_wiz_0_0 fall@125.000ns)
  Data Path Delay:        0.501ns  (logic 0.194ns (38.691%)  route 0.307ns (61.309%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns = ( 100.835 - 100.000 ) 
    Source Clock Delay      (SCD):    0.567ns = ( 125.567 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                    125.000   125.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   125.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672   125.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395   124.277 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696   124.974    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026   125.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         0.567   125.567    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/ioclk
    SLICE_X67Y73         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y73         FDCE (Prop_fdce_C_Q)         0.146   125.713 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_reg/Q
                         net (fo=18, routed)          0.114   125.826    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen
    SLICE_X66Y73         LUT2 (Prop_lut2_I1_O)        0.048   125.874 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/is_as_tready_out_i_2/O
                         net (fo=54, routed)          0.194   126.068    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/is_as_tready_out_i_2_n_0
    SLICE_X66Y72         FDCE                                         f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tupsb_4_1_buf_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945   100.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    99.219 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    99.971    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       0.835   100.835    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/axis_clk
    SLICE_X66Y72         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tupsb_4_1_buf_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.059   100.893    
                         clock uncertainty            0.584   101.477    
    SLICE_X66Y72         FDCE (Remov_fdce_C_CLR)     -0.129   101.348    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tupsb_4_1_buf_reg[2]
  -------------------------------------------------------------------
                         required time                       -101.348    
                         arrival time                         126.068    
  -------------------------------------------------------------------
                         slack                                 24.720    

Slack (MET) :             24.720ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tupsb_4_1_buf_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@100.000ns - clk_out2_design_1_clk_wiz_0_0 fall@125.000ns)
  Data Path Delay:        0.501ns  (logic 0.194ns (38.691%)  route 0.307ns (61.309%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns = ( 100.835 - 100.000 ) 
    Source Clock Delay      (SCD):    0.567ns = ( 125.567 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                    125.000   125.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   125.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672   125.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395   124.277 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696   124.974    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026   125.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         0.567   125.567    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/ioclk
    SLICE_X67Y73         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y73         FDCE (Prop_fdce_C_Q)         0.146   125.713 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_reg/Q
                         net (fo=18, routed)          0.114   125.826    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen
    SLICE_X66Y73         LUT2 (Prop_lut2_I1_O)        0.048   125.874 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/is_as_tready_out_i_2/O
                         net (fo=54, routed)          0.194   126.068    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/is_as_tready_out_i_2_n_0
    SLICE_X66Y72         FDCE                                         f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tupsb_4_1_buf_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945   100.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    99.219 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    99.971    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       0.835   100.835    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/axis_clk
    SLICE_X66Y72         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tupsb_4_1_buf_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.059   100.893    
                         clock uncertainty            0.584   101.477    
    SLICE_X66Y72         FDCE (Remov_fdce_C_CLR)     -0.129   101.348    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tupsb_4_1_buf_reg[3]
  -------------------------------------------------------------------
                         required time                       -101.348    
                         arrival time                         126.068    
  -------------------------------------------------------------------
                         slack                                 24.720    

Slack (MET) :             24.751ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tkeep_buf_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@100.000ns - clk_out2_design_1_clk_wiz_0_0 fall@125.000ns)
  Data Path Delay:        0.509ns  (logic 0.194ns (38.140%)  route 0.315ns (61.860%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns = ( 100.833 - 100.000 ) 
    Source Clock Delay      (SCD):    0.567ns = ( 125.567 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                    125.000   125.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   125.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672   125.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395   124.277 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696   124.974    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026   125.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         0.567   125.567    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/ioclk
    SLICE_X67Y73         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y73         FDCE (Prop_fdce_C_Q)         0.146   125.713 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_reg/Q
                         net (fo=18, routed)          0.114   125.826    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen
    SLICE_X66Y73         LUT2 (Prop_lut2_I1_O)        0.048   125.874 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/is_as_tready_out_i_2/O
                         net (fo=54, routed)          0.201   126.075    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/is_as_tready_out_i_2_n_0
    SLICE_X65Y73         FDCE                                         f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tkeep_buf_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945   100.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    99.219 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    99.971    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       0.833   100.833    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/axis_clk
    SLICE_X65Y73         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tkeep_buf_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.059   100.891    
                         clock uncertainty            0.584   101.475    
    SLICE_X65Y73         FDCE (Remov_fdce_C_CLR)     -0.151   101.324    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tkeep_buf_reg[0]
  -------------------------------------------------------------------
                         required time                       -101.324    
                         arrival time                         126.075    
  -------------------------------------------------------------------
                         slack                                 24.751    

Slack (MET) :             24.751ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tkeep_buf_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@100.000ns - clk_out2_design_1_clk_wiz_0_0 fall@125.000ns)
  Data Path Delay:        0.509ns  (logic 0.194ns (38.140%)  route 0.315ns (61.860%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns = ( 100.833 - 100.000 ) 
    Source Clock Delay      (SCD):    0.567ns = ( 125.567 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                    125.000   125.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   125.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672   125.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395   124.277 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696   124.974    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026   125.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         0.567   125.567    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/ioclk
    SLICE_X67Y73         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y73         FDCE (Prop_fdce_C_Q)         0.146   125.713 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_reg/Q
                         net (fo=18, routed)          0.114   125.826    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen
    SLICE_X66Y73         LUT2 (Prop_lut2_I1_O)        0.048   125.874 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/is_as_tready_out_i_2/O
                         net (fo=54, routed)          0.201   126.075    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/is_as_tready_out_i_2_n_0
    SLICE_X65Y73         FDCE                                         f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tkeep_buf_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945   100.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    99.219 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    99.971    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       0.833   100.833    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/axis_clk
    SLICE_X65Y73         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tkeep_buf_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.059   100.891    
                         clock uncertainty            0.584   101.475    
    SLICE_X65Y73         FDCE (Remov_fdce_C_CLR)     -0.151   101.324    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tkeep_buf_reg[1]
  -------------------------------------------------------------------
                         required time                       -101.324    
                         arrival time                         126.075    
  -------------------------------------------------------------------
                         slack                                 24.751    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       15.159ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.586ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.159ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tstrb/rx_sync_fifo_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@25.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.637ns  (logic 0.580ns (6.715%)  route 8.057ns (93.285%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.684ns = ( 26.684 - 25.000 ) 
    Source Clock Delay      (SCD):    1.698ns
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       1.698     1.698    design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/clock
    SLICE_X67Y72         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y72         FDCE (Prop_fdce_C_Q)         0.456     2.154 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/Q
                         net (fo=23, routed)          1.574     3.728    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_fc/axis_rst_n
    SLICE_X66Y73         LUT1 (Prop_lut1_I0_O)        0.124     3.852 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_fc/rx_sync_fifo[3]_i_1/O
                         net (fo=313, routed)         6.483    10.335    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tstrb/rx_shift_reg_reg[0]_0
    SLICE_X107Y97        FDCE                                         f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tstrb/rx_sync_fifo_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    26.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    22.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    24.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         1.684    26.684    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tstrb/ioclk
    SLICE_X107Y97        FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tstrb/rx_sync_fifo_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.204    26.480    
                         clock uncertainty           -0.584    25.896    
    SLICE_X107Y97        FDCE (Recov_fdce_C_CLR)     -0.402    25.494    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tstrb/rx_sync_fifo_reg[0]
  -------------------------------------------------------------------
                         required time                         25.494    
                         arrival time                         -10.335    
  -------------------------------------------------------------------
                         slack                                 15.159    

Slack (MET) :             15.159ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tstrb/rx_sync_fifo_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@25.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.637ns  (logic 0.580ns (6.715%)  route 8.057ns (93.285%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.684ns = ( 26.684 - 25.000 ) 
    Source Clock Delay      (SCD):    1.698ns
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       1.698     1.698    design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/clock
    SLICE_X67Y72         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y72         FDCE (Prop_fdce_C_Q)         0.456     2.154 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/Q
                         net (fo=23, routed)          1.574     3.728    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_fc/axis_rst_n
    SLICE_X66Y73         LUT1 (Prop_lut1_I0_O)        0.124     3.852 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_fc/rx_sync_fifo[3]_i_1/O
                         net (fo=313, routed)         6.483    10.335    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tstrb/rx_shift_reg_reg[0]_0
    SLICE_X107Y97        FDCE                                         f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tstrb/rx_sync_fifo_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    26.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    22.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    24.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         1.684    26.684    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tstrb/ioclk
    SLICE_X107Y97        FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tstrb/rx_sync_fifo_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.204    26.480    
                         clock uncertainty           -0.584    25.896    
    SLICE_X107Y97        FDCE (Recov_fdce_C_CLR)     -0.402    25.494    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tstrb/rx_sync_fifo_reg[1]
  -------------------------------------------------------------------
                         required time                         25.494    
                         arrival time                         -10.335    
  -------------------------------------------------------------------
                         slack                                 15.159    

Slack (MET) :             15.159ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tstrb/rx_sync_fifo_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@25.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.637ns  (logic 0.580ns (6.715%)  route 8.057ns (93.285%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.684ns = ( 26.684 - 25.000 ) 
    Source Clock Delay      (SCD):    1.698ns
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       1.698     1.698    design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/clock
    SLICE_X67Y72         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y72         FDCE (Prop_fdce_C_Q)         0.456     2.154 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/Q
                         net (fo=23, routed)          1.574     3.728    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_fc/axis_rst_n
    SLICE_X66Y73         LUT1 (Prop_lut1_I0_O)        0.124     3.852 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_fc/rx_sync_fifo[3]_i_1/O
                         net (fo=313, routed)         6.483    10.335    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tstrb/rx_shift_reg_reg[0]_0
    SLICE_X107Y97        FDCE                                         f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tstrb/rx_sync_fifo_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    26.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    22.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    24.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         1.684    26.684    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tstrb/ioclk
    SLICE_X107Y97        FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tstrb/rx_sync_fifo_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.204    26.480    
                         clock uncertainty           -0.584    25.896    
    SLICE_X107Y97        FDCE (Recov_fdce_C_CLR)     -0.402    25.494    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tstrb/rx_sync_fifo_reg[2]
  -------------------------------------------------------------------
                         required time                         25.494    
                         arrival time                         -10.335    
  -------------------------------------------------------------------
                         slack                                 15.159    

Slack (MET) :             15.159ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tstrb/rx_sync_fifo_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@25.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.637ns  (logic 0.580ns (6.715%)  route 8.057ns (93.285%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.684ns = ( 26.684 - 25.000 ) 
    Source Clock Delay      (SCD):    1.698ns
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       1.698     1.698    design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/clock
    SLICE_X67Y72         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y72         FDCE (Prop_fdce_C_Q)         0.456     2.154 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/Q
                         net (fo=23, routed)          1.574     3.728    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_fc/axis_rst_n
    SLICE_X66Y73         LUT1 (Prop_lut1_I0_O)        0.124     3.852 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_fc/rx_sync_fifo[3]_i_1/O
                         net (fo=313, routed)         6.483    10.335    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tstrb/rx_shift_reg_reg[0]_0
    SLICE_X107Y97        FDCE                                         f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tstrb/rx_sync_fifo_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    26.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    22.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    24.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         1.684    26.684    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tstrb/ioclk
    SLICE_X107Y97        FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tstrb/rx_sync_fifo_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.204    26.480    
                         clock uncertainty           -0.584    25.896    
    SLICE_X107Y97        FDCE (Recov_fdce_C_CLR)     -0.402    25.494    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tstrb/rx_sync_fifo_reg[3]
  -------------------------------------------------------------------
                         required time                         25.494    
                         arrival time                         -10.335    
  -------------------------------------------------------------------
                         slack                                 15.159    

Slack (MET) :             15.776ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tkeep/rx_sync_fifo_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@25.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.018ns  (logic 0.580ns (7.233%)  route 7.438ns (92.767%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.683ns = ( 26.683 - 25.000 ) 
    Source Clock Delay      (SCD):    1.698ns
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       1.698     1.698    design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/clock
    SLICE_X67Y72         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y72         FDCE (Prop_fdce_C_Q)         0.456     2.154 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/Q
                         net (fo=23, routed)          1.574     3.728    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_fc/axis_rst_n
    SLICE_X66Y73         LUT1 (Prop_lut1_I0_O)        0.124     3.852 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_fc/rx_sync_fifo[3]_i_1/O
                         net (fo=313, routed)         5.865     9.716    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tkeep/rx_shift_reg_reg[0]_0
    SLICE_X109Y95        FDCE                                         f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tkeep/rx_sync_fifo_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    26.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    22.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    24.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         1.683    26.683    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tkeep/ioclk
    SLICE_X109Y95        FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tkeep/rx_sync_fifo_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.204    26.479    
                         clock uncertainty           -0.584    25.895    
    SLICE_X109Y95        FDCE (Recov_fdce_C_CLR)     -0.402    25.493    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tkeep/rx_sync_fifo_reg[0]
  -------------------------------------------------------------------
                         required time                         25.493    
                         arrival time                          -9.716    
  -------------------------------------------------------------------
                         slack                                 15.776    

Slack (MET) :             15.776ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tkeep/rx_sync_fifo_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@25.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.018ns  (logic 0.580ns (7.233%)  route 7.438ns (92.767%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.683ns = ( 26.683 - 25.000 ) 
    Source Clock Delay      (SCD):    1.698ns
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       1.698     1.698    design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/clock
    SLICE_X67Y72         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y72         FDCE (Prop_fdce_C_Q)         0.456     2.154 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/Q
                         net (fo=23, routed)          1.574     3.728    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_fc/axis_rst_n
    SLICE_X66Y73         LUT1 (Prop_lut1_I0_O)        0.124     3.852 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_fc/rx_sync_fifo[3]_i_1/O
                         net (fo=313, routed)         5.865     9.716    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tkeep/rx_shift_reg_reg[0]_0
    SLICE_X109Y95        FDCE                                         f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tkeep/rx_sync_fifo_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    26.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    22.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    24.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         1.683    26.683    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tkeep/ioclk
    SLICE_X109Y95        FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tkeep/rx_sync_fifo_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.204    26.479    
                         clock uncertainty           -0.584    25.895    
    SLICE_X109Y95        FDCE (Recov_fdce_C_CLR)     -0.402    25.493    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tkeep/rx_sync_fifo_reg[1]
  -------------------------------------------------------------------
                         required time                         25.493    
                         arrival time                          -9.716    
  -------------------------------------------------------------------
                         slack                                 15.776    

Slack (MET) :             15.776ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tkeep/rx_sync_fifo_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@25.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.018ns  (logic 0.580ns (7.233%)  route 7.438ns (92.767%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.683ns = ( 26.683 - 25.000 ) 
    Source Clock Delay      (SCD):    1.698ns
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       1.698     1.698    design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/clock
    SLICE_X67Y72         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y72         FDCE (Prop_fdce_C_Q)         0.456     2.154 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/Q
                         net (fo=23, routed)          1.574     3.728    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_fc/axis_rst_n
    SLICE_X66Y73         LUT1 (Prop_lut1_I0_O)        0.124     3.852 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_fc/rx_sync_fifo[3]_i_1/O
                         net (fo=313, routed)         5.865     9.716    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tkeep/rx_shift_reg_reg[0]_0
    SLICE_X109Y95        FDCE                                         f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tkeep/rx_sync_fifo_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    26.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    22.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    24.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         1.683    26.683    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tkeep/ioclk
    SLICE_X109Y95        FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tkeep/rx_sync_fifo_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.204    26.479    
                         clock uncertainty           -0.584    25.895    
    SLICE_X109Y95        FDCE (Recov_fdce_C_CLR)     -0.402    25.493    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tkeep/rx_sync_fifo_reg[2]
  -------------------------------------------------------------------
                         required time                         25.493    
                         arrival time                          -9.716    
  -------------------------------------------------------------------
                         slack                                 15.776    

Slack (MET) :             15.776ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tkeep/rx_sync_fifo_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@25.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.018ns  (logic 0.580ns (7.233%)  route 7.438ns (92.767%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.683ns = ( 26.683 - 25.000 ) 
    Source Clock Delay      (SCD):    1.698ns
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       1.698     1.698    design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/clock
    SLICE_X67Y72         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y72         FDCE (Prop_fdce_C_Q)         0.456     2.154 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/Q
                         net (fo=23, routed)          1.574     3.728    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_fc/axis_rst_n
    SLICE_X66Y73         LUT1 (Prop_lut1_I0_O)        0.124     3.852 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_fc/rx_sync_fifo[3]_i_1/O
                         net (fo=313, routed)         5.865     9.716    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tkeep/rx_shift_reg_reg[0]_0
    SLICE_X109Y95        FDCE                                         f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tkeep/rx_sync_fifo_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    26.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    22.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    24.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         1.683    26.683    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tkeep/ioclk
    SLICE_X109Y95        FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tkeep/rx_sync_fifo_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.204    26.479    
                         clock uncertainty           -0.584    25.895    
    SLICE_X109Y95        FDCE (Recov_fdce_C_CLR)     -0.402    25.493    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tkeep/rx_sync_fifo_reg[3]
  -------------------------------------------------------------------
                         required time                         25.493    
                         arrival time                          -9.716    
  -------------------------------------------------------------------
                         slack                                 15.776    

Slack (MET) :             16.312ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/genblk2[2].fsic_io_serdes_rx_tdata/rx_sync_fifo_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@25.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.247ns  (logic 0.718ns (9.907%)  route 6.529ns (90.093%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.546ns = ( 26.546 - 25.000 ) 
    Source Clock Delay      (SCD):    1.797ns
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       1.797     1.797    design_1_i/rst_ps7_0_10M/U0/slowest_sync_clk
    SLICE_X95Y36         FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y36         FDRE (Prop_fdre_C_Q)         0.419     2.216 r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=153, routed)         2.896     5.112    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/axis_rst_n
    SLICE_X78Y27         LUT1 (Prop_lut1_I0_O)        0.299     5.411 f  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/rx_sync_fifo[3]_i_1/O
                         net (fo=313, routed)         3.633     9.044    design_1_i/ps_axil_0/inst/PL_IS/genblk2[2].fsic_io_serdes_rx_tdata/rx_start_delay_reg[0]_0
    SLICE_X60Y18         FDCE                                         f  design_1_i/ps_axil_0/inst/PL_IS/genblk2[2].fsic_io_serdes_rx_tdata/rx_sync_fifo_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    26.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    22.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    24.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         1.546    26.546    design_1_i/ps_axil_0/inst/PL_IS/genblk2[2].fsic_io_serdes_rx_tdata/ioclk
    SLICE_X60Y18         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[2].fsic_io_serdes_rx_tdata/rx_sync_fifo_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.204    26.343    
                         clock uncertainty           -0.584    25.759    
    SLICE_X60Y18         FDCE (Recov_fdce_C_CLR)     -0.402    25.357    design_1_i/ps_axil_0/inst/PL_IS/genblk2[2].fsic_io_serdes_rx_tdata/rx_sync_fifo_reg[0]
  -------------------------------------------------------------------
                         required time                         25.357    
                         arrival time                          -9.044    
  -------------------------------------------------------------------
                         slack                                 16.312    

Slack (MET) :             16.312ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/genblk2[2].fsic_io_serdes_rx_tdata/rx_sync_fifo_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@25.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.247ns  (logic 0.718ns (9.907%)  route 6.529ns (90.093%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.546ns = ( 26.546 - 25.000 ) 
    Source Clock Delay      (SCD):    1.797ns
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       1.797     1.797    design_1_i/rst_ps7_0_10M/U0/slowest_sync_clk
    SLICE_X95Y36         FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y36         FDRE (Prop_fdre_C_Q)         0.419     2.216 r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=153, routed)         2.896     5.112    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/axis_rst_n
    SLICE_X78Y27         LUT1 (Prop_lut1_I0_O)        0.299     5.411 f  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/rx_sync_fifo[3]_i_1/O
                         net (fo=313, routed)         3.633     9.044    design_1_i/ps_axil_0/inst/PL_IS/genblk2[2].fsic_io_serdes_rx_tdata/rx_start_delay_reg[0]_0
    SLICE_X60Y18         FDCE                                         f  design_1_i/ps_axil_0/inst/PL_IS/genblk2[2].fsic_io_serdes_rx_tdata/rx_sync_fifo_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    26.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    22.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    24.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         1.546    26.546    design_1_i/ps_axil_0/inst/PL_IS/genblk2[2].fsic_io_serdes_rx_tdata/ioclk
    SLICE_X60Y18         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[2].fsic_io_serdes_rx_tdata/rx_sync_fifo_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.204    26.343    
                         clock uncertainty           -0.584    25.759    
    SLICE_X60Y18         FDCE (Recov_fdce_C_CLR)     -0.402    25.357    design_1_i/ps_axil_0/inst/PL_IS/genblk2[2].fsic_io_serdes_rx_tdata/rx_sync_fifo_reg[1]
  -------------------------------------------------------------------
                         required time                         25.357    
                         arrival time                          -9.044    
  -------------------------------------------------------------------
                         slack                                 16.312    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.586ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_coreclk_phase_cnt_0/pre_core_clk_toggle_reg/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.400ns  (logic 0.186ns (13.288%)  route 1.214ns (86.712%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       0.569     0.569    design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/clock
    SLICE_X67Y72         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y72         FDCE (Prop_fdce_C_Q)         0.141     0.710 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/Q
                         net (fo=23, routed)          0.605     1.315    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_fc/axis_rst_n
    SLICE_X66Y73         LUT1 (Prop_lut1_I0_O)        0.045     1.360 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_fc/rx_sync_fifo[3]_i_1/O
                         net (fo=313, routed)         0.609     1.968    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_coreclk_phase_cnt_0/clk_seq_reg[0]_0
    SLICE_X63Y75         FDCE                                         f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_coreclk_phase_cnt_0/pre_core_clk_toggle_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         0.832     0.832    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_coreclk_phase_cnt_0/ioclk
    SLICE_X63Y75         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_coreclk_phase_cnt_0/pre_core_clk_toggle_reg/C
                         clock pessimism              0.059     0.891    
                         clock uncertainty            0.584     1.474    
    SLICE_X63Y75         FDCE (Remov_fdce_C_CLR)     -0.092     1.382    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_coreclk_phase_cnt_0/pre_core_clk_toggle_reg
  -------------------------------------------------------------------
                         required time                         -1.382    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.589ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/tx_shift_phase_cnt_reg[0]/PRE
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.400ns  (logic 0.186ns (13.288%)  route 1.214ns (86.712%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       0.569     0.569    design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/clock
    SLICE_X67Y72         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y72         FDCE (Prop_fdce_C_Q)         0.141     0.710 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/Q
                         net (fo=23, routed)          0.605     1.315    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_fc/axis_rst_n
    SLICE_X66Y73         LUT1 (Prop_lut1_I0_O)        0.045     1.360 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_fc/rx_sync_fifo[3]_i_1/O
                         net (fo=313, routed)         0.609     1.968    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_fc_n_0
    SLICE_X63Y75         FDPE                                         f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/tx_shift_phase_cnt_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         0.832     0.832    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/ioclk
    SLICE_X63Y75         FDPE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/tx_shift_phase_cnt_reg[0]/C
                         clock pessimism              0.059     0.891    
                         clock uncertainty            0.584     1.474    
    SLICE_X63Y75         FDPE (Remov_fdpe_C_PRE)     -0.095     1.379    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/tx_shift_phase_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.379    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             0.589ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/tx_shift_phase_cnt_reg[1]/PRE
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.400ns  (logic 0.186ns (13.288%)  route 1.214ns (86.712%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       0.569     0.569    design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/clock
    SLICE_X67Y72         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y72         FDCE (Prop_fdce_C_Q)         0.141     0.710 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/Q
                         net (fo=23, routed)          0.605     1.315    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_fc/axis_rst_n
    SLICE_X66Y73         LUT1 (Prop_lut1_I0_O)        0.045     1.360 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_fc/rx_sync_fifo[3]_i_1/O
                         net (fo=313, routed)         0.609     1.968    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_fc_n_0
    SLICE_X63Y75         FDPE                                         f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/tx_shift_phase_cnt_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         0.832     0.832    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/ioclk
    SLICE_X63Y75         FDPE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/tx_shift_phase_cnt_reg[1]/C
                         clock pessimism              0.059     0.891    
                         clock uncertainty            0.584     1.474    
    SLICE_X63Y75         FDPE (Remov_fdpe_C_PRE)     -0.095     1.379    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/tx_shift_phase_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.379    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             0.739ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_fc/rx_start_reg/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.553ns  (logic 0.186ns (11.980%)  route 1.367ns (88.020%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       0.569     0.569    design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/clock
    SLICE_X67Y72         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y72         FDCE (Prop_fdce_C_Q)         0.141     0.710 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/Q
                         net (fo=23, routed)          0.605     1.315    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_fc/axis_rst_n
    SLICE_X66Y73         LUT1 (Prop_lut1_I0_O)        0.045     1.360 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_fc/rx_sync_fifo[3]_i_1/O
                         net (fo=313, routed)         0.762     2.121    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_fc/axi_reset_nr_reg[2]
    SLICE_X61Y75         FDCE                                         f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_fc/rx_start_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         0.832     0.832    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_fc/ioclk
    SLICE_X61Y75         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_fc/rx_start_reg/C
                         clock pessimism              0.059     0.891    
                         clock uncertainty            0.584     1.474    
    SLICE_X61Y75         FDCE (Remov_fdce_C_CLR)     -0.092     1.382    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_fc/rx_start_reg
  -------------------------------------------------------------------
                         required time                         -1.382    
                         arrival time                           2.121    
  -------------------------------------------------------------------
                         slack                                  0.739    

Slack (MET) :             0.739ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_fc/w_ptr_pre_reg/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.553ns  (logic 0.186ns (11.980%)  route 1.367ns (88.020%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       0.569     0.569    design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/clock
    SLICE_X67Y72         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y72         FDCE (Prop_fdce_C_Q)         0.141     0.710 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/Q
                         net (fo=23, routed)          0.605     1.315    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_fc/axis_rst_n
    SLICE_X66Y73         LUT1 (Prop_lut1_I0_O)        0.045     1.360 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_fc/rx_sync_fifo[3]_i_1/O
                         net (fo=313, routed)         0.762     2.121    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_fc/axi_reset_nr_reg[2]
    SLICE_X61Y75         FDCE                                         f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_fc/w_ptr_pre_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         0.832     0.832    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_fc/ioclk
    SLICE_X61Y75         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_fc/w_ptr_pre_reg/C
                         clock pessimism              0.059     0.891    
                         clock uncertainty            0.584     1.474    
    SLICE_X61Y75         FDCE (Remov_fdce_C_CLR)     -0.092     1.382    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_fc/w_ptr_pre_reg
  -------------------------------------------------------------------
                         required time                         -1.382    
                         arrival time                           2.121    
  -------------------------------------------------------------------
                         slack                                  0.739    

Slack (MET) :             0.739ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_fc/w_ptr_sync_reg/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.553ns  (logic 0.186ns (11.980%)  route 1.367ns (88.020%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       0.569     0.569    design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/clock
    SLICE_X67Y72         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y72         FDCE (Prop_fdce_C_Q)         0.141     0.710 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/Q
                         net (fo=23, routed)          0.605     1.315    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_fc/axis_rst_n
    SLICE_X66Y73         LUT1 (Prop_lut1_I0_O)        0.045     1.360 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_fc/rx_sync_fifo[3]_i_1/O
                         net (fo=313, routed)         0.762     2.121    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_fc/axi_reset_nr_reg[2]
    SLICE_X61Y75         FDCE                                         f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_fc/w_ptr_sync_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         0.832     0.832    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_fc/ioclk
    SLICE_X61Y75         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_fc/w_ptr_sync_reg/C
                         clock pessimism              0.059     0.891    
                         clock uncertainty            0.584     1.474    
    SLICE_X61Y75         FDCE (Remov_fdce_C_CLR)     -0.092     1.382    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_fc/w_ptr_sync_reg
  -------------------------------------------------------------------
                         required time                         -1.382    
                         arrival time                           2.121    
  -------------------------------------------------------------------
                         slack                                  0.739    

Slack (MET) :             0.800ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_coreclk_phase_cnt_0/clk_seq_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.613ns  (logic 0.186ns (11.528%)  route 1.427ns (88.472%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       0.569     0.569    design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/clock
    SLICE_X67Y72         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y72         FDCE (Prop_fdce_C_Q)         0.141     0.710 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/Q
                         net (fo=23, routed)          0.605     1.315    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_fc/axis_rst_n
    SLICE_X66Y73         LUT1 (Prop_lut1_I0_O)        0.045     1.360 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_fc/rx_sync_fifo[3]_i_1/O
                         net (fo=313, routed)         0.823     2.182    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_coreclk_phase_cnt_0/clk_seq_reg[0]_0
    SLICE_X67Y74         FDCE                                         f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_coreclk_phase_cnt_0/clk_seq_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         0.832     0.832    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_coreclk_phase_cnt_0/ioclk
    SLICE_X67Y74         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_coreclk_phase_cnt_0/clk_seq_reg[0]/C
                         clock pessimism              0.059     0.891    
                         clock uncertainty            0.584     1.474    
    SLICE_X67Y74         FDCE (Remov_fdce_C_CLR)     -0.092     1.382    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_coreclk_phase_cnt_0/clk_seq_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.382    
                         arrival time                           2.182    
  -------------------------------------------------------------------
                         slack                                  0.800    

Slack (MET) :             0.800ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_coreclk_phase_cnt_0/clk_seq_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.613ns  (logic 0.186ns (11.528%)  route 1.427ns (88.472%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       0.569     0.569    design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/clock
    SLICE_X67Y72         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y72         FDCE (Prop_fdce_C_Q)         0.141     0.710 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/Q
                         net (fo=23, routed)          0.605     1.315    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_fc/axis_rst_n
    SLICE_X66Y73         LUT1 (Prop_lut1_I0_O)        0.045     1.360 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_fc/rx_sync_fifo[3]_i_1/O
                         net (fo=313, routed)         0.823     2.182    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_coreclk_phase_cnt_0/clk_seq_reg[0]_0
    SLICE_X67Y74         FDCE                                         f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_coreclk_phase_cnt_0/clk_seq_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         0.832     0.832    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_coreclk_phase_cnt_0/ioclk
    SLICE_X67Y74         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_coreclk_phase_cnt_0/clk_seq_reg[1]/C
                         clock pessimism              0.059     0.891    
                         clock uncertainty            0.584     1.474    
    SLICE_X67Y74         FDCE (Remov_fdce_C_CLR)     -0.092     1.382    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_coreclk_phase_cnt_0/clk_seq_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.382    
                         arrival time                           2.182    
  -------------------------------------------------------------------
                         slack                                  0.800    

Slack (MET) :             0.800ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_coreclk_phase_cnt_0/clk_seq_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.613ns  (logic 0.186ns (11.528%)  route 1.427ns (88.472%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       0.569     0.569    design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/clock
    SLICE_X67Y72         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y72         FDCE (Prop_fdce_C_Q)         0.141     0.710 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/Q
                         net (fo=23, routed)          0.605     1.315    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_fc/axis_rst_n
    SLICE_X66Y73         LUT1 (Prop_lut1_I0_O)        0.045     1.360 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_fc/rx_sync_fifo[3]_i_1/O
                         net (fo=313, routed)         0.823     2.182    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_coreclk_phase_cnt_0/clk_seq_reg[0]_0
    SLICE_X67Y74         FDCE                                         f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_coreclk_phase_cnt_0/clk_seq_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         0.832     0.832    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_coreclk_phase_cnt_0/ioclk
    SLICE_X67Y74         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_coreclk_phase_cnt_0/clk_seq_reg[2]/C
                         clock pessimism              0.059     0.891    
                         clock uncertainty            0.584     1.474    
    SLICE_X67Y74         FDCE (Remov_fdce_C_CLR)     -0.092     1.382    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_coreclk_phase_cnt_0/clk_seq_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.382    
                         arrival time                           2.182    
  -------------------------------------------------------------------
                         slack                                  0.800    

Slack (MET) :             0.800ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_coreclk_phase_cnt_0/clk_seq_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.613ns  (logic 0.186ns (11.528%)  route 1.427ns (88.472%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18816, routed)       0.569     0.569    design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/clock
    SLICE_X67Y72         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y72         FDCE (Prop_fdce_C_Q)         0.141     0.710 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]/Q
                         net (fo=23, routed)          0.605     1.315    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_fc/axis_rst_n
    SLICE_X66Y73         LUT1 (Prop_lut1_I0_O)        0.045     1.360 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_fc/rx_sync_fifo[3]_i_1/O
                         net (fo=313, routed)         0.823     2.182    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_coreclk_phase_cnt_0/clk_seq_reg[0]_0
    SLICE_X67Y74         FDCE                                         f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_coreclk_phase_cnt_0/clk_seq_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         0.832     0.832    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_coreclk_phase_cnt_0/ioclk
    SLICE_X67Y74         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_coreclk_phase_cnt_0/clk_seq_reg[3]/C
                         clock pessimism              0.059     0.891    
                         clock uncertainty            0.584     1.474    
    SLICE_X67Y74         FDCE (Remov_fdce_C_CLR)     -0.092     1.382    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_coreclk_phase_cnt_0/clk_seq_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.382    
                         arrival time                           2.182    
  -------------------------------------------------------------------
                         slack                                  0.800    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       42.922ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.135ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             42.922ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/rxen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tkeep/RxFifo_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@75.000ns - clk_out2_design_1_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        9.543ns  (logic 0.611ns (6.403%)  route 8.932ns (93.597%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.457ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.180ns = ( 80.180 - 75.000 ) 
    Source Clock Delay      (SCD):    1.713ns = ( 26.713 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.382ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.761ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980    26.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    22.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    24.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         1.713    26.713    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/ioclk
    SLICE_X87Y82         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/rxen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y82         FDCE (Prop_fdce_C_Q)         0.459    27.172 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/rxen_reg/Q
                         net (fo=2, routed)           3.852    31.024    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[7].fsic_io_serdes_rx_tdata/rxen
    SLICE_X87Y82         LUT2 (Prop_lut2_I1_O)        0.152    31.176 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[7].fsic_io_serdes_rx_tdata/w_ptr[2]_i_2/O
                         net (fo=104, routed)         5.080    36.256    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tkeep/RxFifo_reg[4]_0
    SLICE_X113Y98        FDCE                                         f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tkeep/RxFifo_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     75.000    75.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    75.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    76.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    72.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    74.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    75.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         2.474    77.474    design_1_i/ps_axil_0/inst/PL_IS/ioclk
    SLICE_X53Y48         LUT2 (Prop_lut2_I0_O)        0.100    77.574 f  design_1_i/ps_axil_0/inst/PL_IS/serial_tclk_INST_0/O
                         net (fo=1, routed)           0.828    78.402    design_1_i/ps_axil_0/inst/PL_IS/serial_tclk
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    78.493 f  design_1_i/ps_axil_0/inst/PL_IS/serial_tclk_BUFG_inst/O
                         net (fo=105, routed)         1.687    80.180    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tkeep/serial_rclk
    SLICE_X113Y98        FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tkeep/RxFifo_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.010    80.170    
                         clock uncertainty           -0.382    79.788    
    SLICE_X113Y98        FDCE (Recov_fdce_C_CLR)     -0.610    79.178    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tkeep/RxFifo_reg[1]
  -------------------------------------------------------------------
                         required time                         79.178    
                         arrival time                         -36.256    
  -------------------------------------------------------------------
                         slack                                 42.922    

Slack (MET) :             42.922ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/rxen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tkeep/RxFifo_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@75.000ns - clk_out2_design_1_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        9.543ns  (logic 0.611ns (6.403%)  route 8.932ns (93.597%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.457ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.180ns = ( 80.180 - 75.000 ) 
    Source Clock Delay      (SCD):    1.713ns = ( 26.713 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.382ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.761ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980    26.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    22.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    24.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         1.713    26.713    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/ioclk
    SLICE_X87Y82         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/rxen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y82         FDCE (Prop_fdce_C_Q)         0.459    27.172 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/rxen_reg/Q
                         net (fo=2, routed)           3.852    31.024    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[7].fsic_io_serdes_rx_tdata/rxen
    SLICE_X87Y82         LUT2 (Prop_lut2_I1_O)        0.152    31.176 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[7].fsic_io_serdes_rx_tdata/w_ptr[2]_i_2/O
                         net (fo=104, routed)         5.080    36.256    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tkeep/RxFifo_reg[4]_0
    SLICE_X113Y98        FDCE                                         f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tkeep/RxFifo_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     75.000    75.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    75.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    76.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    72.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    74.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    75.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         2.474    77.474    design_1_i/ps_axil_0/inst/PL_IS/ioclk
    SLICE_X53Y48         LUT2 (Prop_lut2_I0_O)        0.100    77.574 f  design_1_i/ps_axil_0/inst/PL_IS/serial_tclk_INST_0/O
                         net (fo=1, routed)           0.828    78.402    design_1_i/ps_axil_0/inst/PL_IS/serial_tclk
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    78.493 f  design_1_i/ps_axil_0/inst/PL_IS/serial_tclk_BUFG_inst/O
                         net (fo=105, routed)         1.687    80.180    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tkeep/serial_rclk
    SLICE_X113Y98        FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tkeep/RxFifo_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.010    80.170    
                         clock uncertainty           -0.382    79.788    
    SLICE_X113Y98        FDCE (Recov_fdce_C_CLR)     -0.610    79.178    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tkeep/RxFifo_reg[4]
  -------------------------------------------------------------------
                         required time                         79.178    
                         arrival time                         -36.256    
  -------------------------------------------------------------------
                         slack                                 42.922    

Slack (MET) :             42.922ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/rxen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tkeep/w_ptr_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@75.000ns - clk_out2_design_1_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        9.543ns  (logic 0.611ns (6.403%)  route 8.932ns (93.597%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.457ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.180ns = ( 80.180 - 75.000 ) 
    Source Clock Delay      (SCD):    1.713ns = ( 26.713 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.382ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.761ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980    26.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    22.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    24.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         1.713    26.713    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/ioclk
    SLICE_X87Y82         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/rxen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y82         FDCE (Prop_fdce_C_Q)         0.459    27.172 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/rxen_reg/Q
                         net (fo=2, routed)           3.852    31.024    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[7].fsic_io_serdes_rx_tdata/rxen
    SLICE_X87Y82         LUT2 (Prop_lut2_I1_O)        0.152    31.176 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[7].fsic_io_serdes_rx_tdata/w_ptr[2]_i_2/O
                         net (fo=104, routed)         5.080    36.256    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tkeep/RxFifo_reg[4]_0
    SLICE_X113Y98        FDCE                                         f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tkeep/w_ptr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     75.000    75.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    75.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    76.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    72.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    74.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    75.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         2.474    77.474    design_1_i/ps_axil_0/inst/PL_IS/ioclk
    SLICE_X53Y48         LUT2 (Prop_lut2_I0_O)        0.100    77.574 f  design_1_i/ps_axil_0/inst/PL_IS/serial_tclk_INST_0/O
                         net (fo=1, routed)           0.828    78.402    design_1_i/ps_axil_0/inst/PL_IS/serial_tclk
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    78.493 f  design_1_i/ps_axil_0/inst/PL_IS/serial_tclk_BUFG_inst/O
                         net (fo=105, routed)         1.687    80.180    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tkeep/serial_rclk
    SLICE_X113Y98        FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tkeep/w_ptr_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.010    80.170    
                         clock uncertainty           -0.382    79.788    
    SLICE_X113Y98        FDCE (Recov_fdce_C_CLR)     -0.610    79.178    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tkeep/w_ptr_reg[0]
  -------------------------------------------------------------------
                         required time                         79.178    
                         arrival time                         -36.256    
  -------------------------------------------------------------------
                         slack                                 42.922    

Slack (MET) :             43.138ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/rxen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tstrb/RxFifo_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@75.000ns - clk_out2_design_1_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        9.322ns  (logic 0.611ns (6.554%)  route 8.711ns (93.446%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.176ns = ( 80.176 - 75.000 ) 
    Source Clock Delay      (SCD):    1.713ns = ( 26.713 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.382ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.761ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980    26.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    22.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    24.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         1.713    26.713    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/ioclk
    SLICE_X87Y82         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/rxen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y82         FDCE (Prop_fdce_C_Q)         0.459    27.172 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/rxen_reg/Q
                         net (fo=2, routed)           3.852    31.024    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[7].fsic_io_serdes_rx_tdata/rxen
    SLICE_X87Y82         LUT2 (Prop_lut2_I1_O)        0.152    31.176 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[7].fsic_io_serdes_rx_tdata/w_ptr[2]_i_2/O
                         net (fo=104, routed)         4.859    36.035    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tstrb/RxFifo_reg[4]_0
    SLICE_X109Y96        FDCE                                         f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tstrb/RxFifo_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     75.000    75.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    75.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    76.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    72.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    74.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    75.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         2.474    77.474    design_1_i/ps_axil_0/inst/PL_IS/ioclk
    SLICE_X53Y48         LUT2 (Prop_lut2_I0_O)        0.100    77.574 f  design_1_i/ps_axil_0/inst/PL_IS/serial_tclk_INST_0/O
                         net (fo=1, routed)           0.828    78.402    design_1_i/ps_axil_0/inst/PL_IS/serial_tclk
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    78.493 f  design_1_i/ps_axil_0/inst/PL_IS/serial_tclk_BUFG_inst/O
                         net (fo=105, routed)         1.683    80.176    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tstrb/serial_rclk
    SLICE_X109Y96        FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tstrb/RxFifo_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.010    80.166    
                         clock uncertainty           -0.382    79.784    
    SLICE_X109Y96        FDCE (Recov_fdce_C_CLR)     -0.610    79.174    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tstrb/RxFifo_reg[0]
  -------------------------------------------------------------------
                         required time                         79.174    
                         arrival time                         -36.035    
  -------------------------------------------------------------------
                         slack                                 43.138    

Slack (MET) :             43.138ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/rxen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tstrb/RxFifo_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@75.000ns - clk_out2_design_1_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        9.322ns  (logic 0.611ns (6.554%)  route 8.711ns (93.446%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.176ns = ( 80.176 - 75.000 ) 
    Source Clock Delay      (SCD):    1.713ns = ( 26.713 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.382ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.761ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980    26.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    22.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    24.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         1.713    26.713    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/ioclk
    SLICE_X87Y82         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/rxen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y82         FDCE (Prop_fdce_C_Q)         0.459    27.172 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/rxen_reg/Q
                         net (fo=2, routed)           3.852    31.024    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[7].fsic_io_serdes_rx_tdata/rxen
    SLICE_X87Y82         LUT2 (Prop_lut2_I1_O)        0.152    31.176 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[7].fsic_io_serdes_rx_tdata/w_ptr[2]_i_2/O
                         net (fo=104, routed)         4.859    36.035    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tstrb/RxFifo_reg[4]_0
    SLICE_X109Y96        FDCE                                         f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tstrb/RxFifo_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     75.000    75.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    75.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    76.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    72.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    74.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    75.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         2.474    77.474    design_1_i/ps_axil_0/inst/PL_IS/ioclk
    SLICE_X53Y48         LUT2 (Prop_lut2_I0_O)        0.100    77.574 f  design_1_i/ps_axil_0/inst/PL_IS/serial_tclk_INST_0/O
                         net (fo=1, routed)           0.828    78.402    design_1_i/ps_axil_0/inst/PL_IS/serial_tclk
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    78.493 f  design_1_i/ps_axil_0/inst/PL_IS/serial_tclk_BUFG_inst/O
                         net (fo=105, routed)         1.683    80.176    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tstrb/serial_rclk
    SLICE_X109Y96        FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tstrb/RxFifo_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.010    80.166    
                         clock uncertainty           -0.382    79.784    
    SLICE_X109Y96        FDCE (Recov_fdce_C_CLR)     -0.610    79.174    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tstrb/RxFifo_reg[1]
  -------------------------------------------------------------------
                         required time                         79.174    
                         arrival time                         -36.035    
  -------------------------------------------------------------------
                         slack                                 43.138    

Slack (MET) :             43.138ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/rxen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tstrb/RxFifo_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@75.000ns - clk_out2_design_1_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        9.322ns  (logic 0.611ns (6.554%)  route 8.711ns (93.446%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.176ns = ( 80.176 - 75.000 ) 
    Source Clock Delay      (SCD):    1.713ns = ( 26.713 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.382ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.761ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980    26.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    22.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    24.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         1.713    26.713    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/ioclk
    SLICE_X87Y82         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/rxen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y82         FDCE (Prop_fdce_C_Q)         0.459    27.172 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/rxen_reg/Q
                         net (fo=2, routed)           3.852    31.024    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[7].fsic_io_serdes_rx_tdata/rxen
    SLICE_X87Y82         LUT2 (Prop_lut2_I1_O)        0.152    31.176 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[7].fsic_io_serdes_rx_tdata/w_ptr[2]_i_2/O
                         net (fo=104, routed)         4.859    36.035    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tstrb/RxFifo_reg[4]_0
    SLICE_X109Y96        FDCE                                         f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tstrb/RxFifo_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     75.000    75.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    75.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    76.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    72.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    74.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    75.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         2.474    77.474    design_1_i/ps_axil_0/inst/PL_IS/ioclk
    SLICE_X53Y48         LUT2 (Prop_lut2_I0_O)        0.100    77.574 f  design_1_i/ps_axil_0/inst/PL_IS/serial_tclk_INST_0/O
                         net (fo=1, routed)           0.828    78.402    design_1_i/ps_axil_0/inst/PL_IS/serial_tclk
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    78.493 f  design_1_i/ps_axil_0/inst/PL_IS/serial_tclk_BUFG_inst/O
                         net (fo=105, routed)         1.683    80.176    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tstrb/serial_rclk
    SLICE_X109Y96        FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tstrb/RxFifo_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.010    80.166    
                         clock uncertainty           -0.382    79.784    
    SLICE_X109Y96        FDCE (Recov_fdce_C_CLR)     -0.610    79.174    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tstrb/RxFifo_reg[2]
  -------------------------------------------------------------------
                         required time                         79.174    
                         arrival time                         -36.035    
  -------------------------------------------------------------------
                         slack                                 43.138    

Slack (MET) :             43.138ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/rxen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tstrb/RxFifo_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@75.000ns - clk_out2_design_1_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        9.322ns  (logic 0.611ns (6.554%)  route 8.711ns (93.446%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.176ns = ( 80.176 - 75.000 ) 
    Source Clock Delay      (SCD):    1.713ns = ( 26.713 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.382ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.761ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980    26.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    22.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    24.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         1.713    26.713    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/ioclk
    SLICE_X87Y82         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/rxen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y82         FDCE (Prop_fdce_C_Q)         0.459    27.172 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/rxen_reg/Q
                         net (fo=2, routed)           3.852    31.024    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[7].fsic_io_serdes_rx_tdata/rxen
    SLICE_X87Y82         LUT2 (Prop_lut2_I1_O)        0.152    31.176 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[7].fsic_io_serdes_rx_tdata/w_ptr[2]_i_2/O
                         net (fo=104, routed)         4.859    36.035    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tstrb/RxFifo_reg[4]_0
    SLICE_X109Y96        FDCE                                         f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tstrb/RxFifo_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     75.000    75.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    75.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    76.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    72.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    74.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    75.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         2.474    77.474    design_1_i/ps_axil_0/inst/PL_IS/ioclk
    SLICE_X53Y48         LUT2 (Prop_lut2_I0_O)        0.100    77.574 f  design_1_i/ps_axil_0/inst/PL_IS/serial_tclk_INST_0/O
                         net (fo=1, routed)           0.828    78.402    design_1_i/ps_axil_0/inst/PL_IS/serial_tclk
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    78.493 f  design_1_i/ps_axil_0/inst/PL_IS/serial_tclk_BUFG_inst/O
                         net (fo=105, routed)         1.683    80.176    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tstrb/serial_rclk
    SLICE_X109Y96        FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tstrb/RxFifo_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.010    80.166    
                         clock uncertainty           -0.382    79.784    
    SLICE_X109Y96        FDCE (Recov_fdce_C_CLR)     -0.610    79.174    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tstrb/RxFifo_reg[3]
  -------------------------------------------------------------------
                         required time                         79.174    
                         arrival time                         -36.035    
  -------------------------------------------------------------------
                         slack                                 43.138    

Slack (MET) :             43.138ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/rxen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tstrb/w_ptr_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@75.000ns - clk_out2_design_1_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        9.322ns  (logic 0.611ns (6.554%)  route 8.711ns (93.446%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.176ns = ( 80.176 - 75.000 ) 
    Source Clock Delay      (SCD):    1.713ns = ( 26.713 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.382ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.761ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980    26.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    22.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    24.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         1.713    26.713    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/ioclk
    SLICE_X87Y82         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/rxen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y82         FDCE (Prop_fdce_C_Q)         0.459    27.172 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/rxen_reg/Q
                         net (fo=2, routed)           3.852    31.024    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[7].fsic_io_serdes_rx_tdata/rxen
    SLICE_X87Y82         LUT2 (Prop_lut2_I1_O)        0.152    31.176 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[7].fsic_io_serdes_rx_tdata/w_ptr[2]_i_2/O
                         net (fo=104, routed)         4.859    36.035    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tstrb/RxFifo_reg[4]_0
    SLICE_X109Y96        FDCE                                         f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tstrb/w_ptr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     75.000    75.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    75.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    76.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    72.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    74.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    75.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         2.474    77.474    design_1_i/ps_axil_0/inst/PL_IS/ioclk
    SLICE_X53Y48         LUT2 (Prop_lut2_I0_O)        0.100    77.574 f  design_1_i/ps_axil_0/inst/PL_IS/serial_tclk_INST_0/O
                         net (fo=1, routed)           0.828    78.402    design_1_i/ps_axil_0/inst/PL_IS/serial_tclk
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    78.493 f  design_1_i/ps_axil_0/inst/PL_IS/serial_tclk_BUFG_inst/O
                         net (fo=105, routed)         1.683    80.176    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tstrb/serial_rclk
    SLICE_X109Y96        FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tstrb/w_ptr_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.010    80.166    
                         clock uncertainty           -0.382    79.784    
    SLICE_X109Y96        FDCE (Recov_fdce_C_CLR)     -0.610    79.174    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tstrb/w_ptr_reg[1]
  -------------------------------------------------------------------
                         required time                         79.174    
                         arrival time                         -36.035    
  -------------------------------------------------------------------
                         slack                                 43.138    

Slack (MET) :             43.138ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/rxen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tstrb/w_ptr_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@75.000ns - clk_out2_design_1_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        9.322ns  (logic 0.611ns (6.554%)  route 8.711ns (93.446%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.176ns = ( 80.176 - 75.000 ) 
    Source Clock Delay      (SCD):    1.713ns = ( 26.713 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.382ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.761ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980    26.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    22.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    24.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         1.713    26.713    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/ioclk
    SLICE_X87Y82         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/rxen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y82         FDCE (Prop_fdce_C_Q)         0.459    27.172 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/rxen_reg/Q
                         net (fo=2, routed)           3.852    31.024    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[7].fsic_io_serdes_rx_tdata/rxen
    SLICE_X87Y82         LUT2 (Prop_lut2_I1_O)        0.152    31.176 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[7].fsic_io_serdes_rx_tdata/w_ptr[2]_i_2/O
                         net (fo=104, routed)         4.859    36.035    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tstrb/RxFifo_reg[4]_0
    SLICE_X109Y96        FDCE                                         f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tstrb/w_ptr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     75.000    75.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    75.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    76.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    72.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    74.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    75.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         2.474    77.474    design_1_i/ps_axil_0/inst/PL_IS/ioclk
    SLICE_X53Y48         LUT2 (Prop_lut2_I0_O)        0.100    77.574 f  design_1_i/ps_axil_0/inst/PL_IS/serial_tclk_INST_0/O
                         net (fo=1, routed)           0.828    78.402    design_1_i/ps_axil_0/inst/PL_IS/serial_tclk
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    78.493 f  design_1_i/ps_axil_0/inst/PL_IS/serial_tclk_BUFG_inst/O
                         net (fo=105, routed)         1.683    80.176    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tstrb/serial_rclk
    SLICE_X109Y96        FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tstrb/w_ptr_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.010    80.166    
                         clock uncertainty           -0.382    79.784    
    SLICE_X109Y96        FDCE (Recov_fdce_C_CLR)     -0.610    79.174    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tstrb/w_ptr_reg[2]
  -------------------------------------------------------------------
                         required time                         79.174    
                         arrival time                         -36.035    
  -------------------------------------------------------------------
                         slack                                 43.138    

Slack (MET) :             43.184ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/rxen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tstrb/w_ptr_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@75.000ns - clk_out2_design_1_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        9.322ns  (logic 0.611ns (6.554%)  route 8.711ns (93.446%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.176ns = ( 80.176 - 75.000 ) 
    Source Clock Delay      (SCD):    1.713ns = ( 26.713 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.382ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.761ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980    26.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    22.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    24.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         1.713    26.713    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/ioclk
    SLICE_X87Y82         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/rxen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y82         FDCE (Prop_fdce_C_Q)         0.459    27.172 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/rxen_reg/Q
                         net (fo=2, routed)           3.852    31.024    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[7].fsic_io_serdes_rx_tdata/rxen
    SLICE_X87Y82         LUT2 (Prop_lut2_I1_O)        0.152    31.176 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[7].fsic_io_serdes_rx_tdata/w_ptr[2]_i_2/O
                         net (fo=104, routed)         4.859    36.035    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tstrb/RxFifo_reg[4]_0
    SLICE_X108Y96        FDCE                                         f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tstrb/w_ptr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     75.000    75.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    75.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    76.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    72.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    74.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    75.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         2.474    77.474    design_1_i/ps_axil_0/inst/PL_IS/ioclk
    SLICE_X53Y48         LUT2 (Prop_lut2_I0_O)        0.100    77.574 f  design_1_i/ps_axil_0/inst/PL_IS/serial_tclk_INST_0/O
                         net (fo=1, routed)           0.828    78.402    design_1_i/ps_axil_0/inst/PL_IS/serial_tclk
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    78.493 f  design_1_i/ps_axil_0/inst/PL_IS/serial_tclk_BUFG_inst/O
                         net (fo=105, routed)         1.683    80.176    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tstrb/serial_rclk
    SLICE_X108Y96        FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tstrb/w_ptr_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.010    80.166    
                         clock uncertainty           -0.382    79.784    
    SLICE_X108Y96        FDCE (Recov_fdce_C_CLR)     -0.564    79.220    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tstrb/w_ptr_reg[0]
  -------------------------------------------------------------------
                         required time                         79.220    
                         arrival time                         -36.035    
  -------------------------------------------------------------------
                         slack                                 43.184    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/rxen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/genblk2[1].fsic_io_serdes_rx_tdata/RxFifo_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@25.000ns - clk_out2_design_1_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        2.727ns  (logic 0.189ns (6.930%)  route 2.538ns (93.070%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.300ns = ( 28.300 - 25.000 ) 
    Source Clock Delay      (SCD):    0.578ns = ( 25.578 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672    25.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    24.277 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    24.974    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         0.578    25.578    design_1_i/ps_axil_0/inst/PL_IS/ioclk
    SLICE_X78Y27         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/rxen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y27         FDCE (Prop_fdce_C_Q)         0.146    25.724 r  design_1_i/ps_axil_0/inst/PL_IS/rxen_reg/Q
                         net (fo=2, routed)           1.297    27.021    design_1_i/ps_axil_0/inst/PL_IS/genblk2[7].fsic_io_serdes_rx_tdata/rxen
    SLICE_X78Y27         LUT2 (Prop_lut2_I1_O)        0.043    27.064 f  design_1_i/ps_axil_0/inst/PL_IS/genblk2[7].fsic_io_serdes_rx_tdata/w_ptr[2]_i_2/O
                         net (fo=104, routed)         1.241    28.305    design_1_i/ps_axil_0/inst/PL_IS/genblk2[1].fsic_io_serdes_rx_tdata/RxFifo_reg[4]_0
    SLICE_X82Y27         FDCE                                         f  design_1_i/ps_axil_0/inst/PL_IS/genblk2[1].fsic_io_serdes_rx_tdata/RxFifo_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945    25.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    24.219 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    24.971    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         1.114    26.114    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/ioclk
    SLICE_X63Y66         LUT2 (Prop_lut2_I0_O)        0.056    26.170 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/serial_tclk_INST_0/O
                         net (fo=1, routed)           0.899    27.069    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/serial_tclk
    SLICE_X50Y51         LUT6 (Prop_lut6_I5_O)        0.056    27.125 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[35]_INST_0/O
                         net (fo=1, routed)           0.301    27.426    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    27.455 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]_BUFG_inst/O
                         net (fo=104, routed)         0.845    28.300    design_1_i/ps_axil_0/inst/PL_IS/genblk2[1].fsic_io_serdes_rx_tdata/serial_rclk
    SLICE_X82Y27         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[1].fsic_io_serdes_rx_tdata/RxFifo_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000    28.300    
    SLICE_X82Y27         FDCE (Remov_fdce_C_CLR)     -0.130    28.170    design_1_i/ps_axil_0/inst/PL_IS/genblk2[1].fsic_io_serdes_rx_tdata/RxFifo_reg[0]
  -------------------------------------------------------------------
                         required time                        -28.170    
                         arrival time                          28.305    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/rxen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/genblk2[1].fsic_io_serdes_rx_tdata/RxFifo_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@25.000ns - clk_out2_design_1_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        2.727ns  (logic 0.189ns (6.930%)  route 2.538ns (93.070%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.300ns = ( 28.300 - 25.000 ) 
    Source Clock Delay      (SCD):    0.578ns = ( 25.578 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672    25.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    24.277 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    24.974    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         0.578    25.578    design_1_i/ps_axil_0/inst/PL_IS/ioclk
    SLICE_X78Y27         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/rxen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y27         FDCE (Prop_fdce_C_Q)         0.146    25.724 r  design_1_i/ps_axil_0/inst/PL_IS/rxen_reg/Q
                         net (fo=2, routed)           1.297    27.021    design_1_i/ps_axil_0/inst/PL_IS/genblk2[7].fsic_io_serdes_rx_tdata/rxen
    SLICE_X78Y27         LUT2 (Prop_lut2_I1_O)        0.043    27.064 f  design_1_i/ps_axil_0/inst/PL_IS/genblk2[7].fsic_io_serdes_rx_tdata/w_ptr[2]_i_2/O
                         net (fo=104, routed)         1.241    28.305    design_1_i/ps_axil_0/inst/PL_IS/genblk2[1].fsic_io_serdes_rx_tdata/RxFifo_reg[4]_0
    SLICE_X82Y27         FDCE                                         f  design_1_i/ps_axil_0/inst/PL_IS/genblk2[1].fsic_io_serdes_rx_tdata/RxFifo_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945    25.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    24.219 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    24.971    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         1.114    26.114    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/ioclk
    SLICE_X63Y66         LUT2 (Prop_lut2_I0_O)        0.056    26.170 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/serial_tclk_INST_0/O
                         net (fo=1, routed)           0.899    27.069    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/serial_tclk
    SLICE_X50Y51         LUT6 (Prop_lut6_I5_O)        0.056    27.125 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[35]_INST_0/O
                         net (fo=1, routed)           0.301    27.426    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    27.455 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]_BUFG_inst/O
                         net (fo=104, routed)         0.845    28.300    design_1_i/ps_axil_0/inst/PL_IS/genblk2[1].fsic_io_serdes_rx_tdata/serial_rclk
    SLICE_X82Y27         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[1].fsic_io_serdes_rx_tdata/RxFifo_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.000    28.300    
    SLICE_X82Y27         FDCE (Remov_fdce_C_CLR)     -0.130    28.170    design_1_i/ps_axil_0/inst/PL_IS/genblk2[1].fsic_io_serdes_rx_tdata/RxFifo_reg[1]
  -------------------------------------------------------------------
                         required time                        -28.170    
                         arrival time                          28.305    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/rxen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/genblk2[1].fsic_io_serdes_rx_tdata/RxFifo_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@25.000ns - clk_out2_design_1_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        2.727ns  (logic 0.189ns (6.930%)  route 2.538ns (93.070%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.300ns = ( 28.300 - 25.000 ) 
    Source Clock Delay      (SCD):    0.578ns = ( 25.578 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672    25.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    24.277 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    24.974    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         0.578    25.578    design_1_i/ps_axil_0/inst/PL_IS/ioclk
    SLICE_X78Y27         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/rxen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y27         FDCE (Prop_fdce_C_Q)         0.146    25.724 r  design_1_i/ps_axil_0/inst/PL_IS/rxen_reg/Q
                         net (fo=2, routed)           1.297    27.021    design_1_i/ps_axil_0/inst/PL_IS/genblk2[7].fsic_io_serdes_rx_tdata/rxen
    SLICE_X78Y27         LUT2 (Prop_lut2_I1_O)        0.043    27.064 f  design_1_i/ps_axil_0/inst/PL_IS/genblk2[7].fsic_io_serdes_rx_tdata/w_ptr[2]_i_2/O
                         net (fo=104, routed)         1.241    28.305    design_1_i/ps_axil_0/inst/PL_IS/genblk2[1].fsic_io_serdes_rx_tdata/RxFifo_reg[4]_0
    SLICE_X82Y27         FDCE                                         f  design_1_i/ps_axil_0/inst/PL_IS/genblk2[1].fsic_io_serdes_rx_tdata/RxFifo_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945    25.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    24.219 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    24.971    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         1.114    26.114    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/ioclk
    SLICE_X63Y66         LUT2 (Prop_lut2_I0_O)        0.056    26.170 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/serial_tclk_INST_0/O
                         net (fo=1, routed)           0.899    27.069    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/serial_tclk
    SLICE_X50Y51         LUT6 (Prop_lut6_I5_O)        0.056    27.125 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[35]_INST_0/O
                         net (fo=1, routed)           0.301    27.426    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    27.455 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]_BUFG_inst/O
                         net (fo=104, routed)         0.845    28.300    design_1_i/ps_axil_0/inst/PL_IS/genblk2[1].fsic_io_serdes_rx_tdata/serial_rclk
    SLICE_X82Y27         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[1].fsic_io_serdes_rx_tdata/RxFifo_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.000    28.300    
    SLICE_X82Y27         FDCE (Remov_fdce_C_CLR)     -0.130    28.170    design_1_i/ps_axil_0/inst/PL_IS/genblk2[1].fsic_io_serdes_rx_tdata/RxFifo_reg[3]
  -------------------------------------------------------------------
                         required time                        -28.170    
                         arrival time                          28.305    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/rxen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/genblk2[1].fsic_io_serdes_rx_tdata/w_ptr_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@25.000ns - clk_out2_design_1_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        2.727ns  (logic 0.189ns (6.930%)  route 2.538ns (93.070%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.300ns = ( 28.300 - 25.000 ) 
    Source Clock Delay      (SCD):    0.578ns = ( 25.578 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672    25.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    24.277 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    24.974    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         0.578    25.578    design_1_i/ps_axil_0/inst/PL_IS/ioclk
    SLICE_X78Y27         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/rxen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y27         FDCE (Prop_fdce_C_Q)         0.146    25.724 r  design_1_i/ps_axil_0/inst/PL_IS/rxen_reg/Q
                         net (fo=2, routed)           1.297    27.021    design_1_i/ps_axil_0/inst/PL_IS/genblk2[7].fsic_io_serdes_rx_tdata/rxen
    SLICE_X78Y27         LUT2 (Prop_lut2_I1_O)        0.043    27.064 f  design_1_i/ps_axil_0/inst/PL_IS/genblk2[7].fsic_io_serdes_rx_tdata/w_ptr[2]_i_2/O
                         net (fo=104, routed)         1.241    28.305    design_1_i/ps_axil_0/inst/PL_IS/genblk2[1].fsic_io_serdes_rx_tdata/RxFifo_reg[4]_0
    SLICE_X82Y27         FDCE                                         f  design_1_i/ps_axil_0/inst/PL_IS/genblk2[1].fsic_io_serdes_rx_tdata/w_ptr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945    25.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    24.219 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    24.971    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         1.114    26.114    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/ioclk
    SLICE_X63Y66         LUT2 (Prop_lut2_I0_O)        0.056    26.170 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/serial_tclk_INST_0/O
                         net (fo=1, routed)           0.899    27.069    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/serial_tclk
    SLICE_X50Y51         LUT6 (Prop_lut6_I5_O)        0.056    27.125 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[35]_INST_0/O
                         net (fo=1, routed)           0.301    27.426    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    27.455 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]_BUFG_inst/O
                         net (fo=104, routed)         0.845    28.300    design_1_i/ps_axil_0/inst/PL_IS/genblk2[1].fsic_io_serdes_rx_tdata/serial_rclk
    SLICE_X82Y27         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[1].fsic_io_serdes_rx_tdata/w_ptr_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.000    28.300    
    SLICE_X82Y27         FDCE (Remov_fdce_C_CLR)     -0.130    28.170    design_1_i/ps_axil_0/inst/PL_IS/genblk2[1].fsic_io_serdes_rx_tdata/w_ptr_reg[1]
  -------------------------------------------------------------------
                         required time                        -28.170    
                         arrival time                          28.305    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/rxen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/genblk2[1].fsic_io_serdes_rx_tdata/RxFifo_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@25.000ns - clk_out2_design_1_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        2.815ns  (logic 0.189ns (6.714%)  route 2.626ns (93.286%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.300ns = ( 28.300 - 25.000 ) 
    Source Clock Delay      (SCD):    0.578ns = ( 25.578 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672    25.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    24.277 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    24.974    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         0.578    25.578    design_1_i/ps_axil_0/inst/PL_IS/ioclk
    SLICE_X78Y27         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/rxen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y27         FDCE (Prop_fdce_C_Q)         0.146    25.724 r  design_1_i/ps_axil_0/inst/PL_IS/rxen_reg/Q
                         net (fo=2, routed)           1.297    27.021    design_1_i/ps_axil_0/inst/PL_IS/genblk2[7].fsic_io_serdes_rx_tdata/rxen
    SLICE_X78Y27         LUT2 (Prop_lut2_I1_O)        0.043    27.064 f  design_1_i/ps_axil_0/inst/PL_IS/genblk2[7].fsic_io_serdes_rx_tdata/w_ptr[2]_i_2/O
                         net (fo=104, routed)         1.329    28.392    design_1_i/ps_axil_0/inst/PL_IS/genblk2[1].fsic_io_serdes_rx_tdata/RxFifo_reg[4]_0
    SLICE_X85Y27         FDCE                                         f  design_1_i/ps_axil_0/inst/PL_IS/genblk2[1].fsic_io_serdes_rx_tdata/RxFifo_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945    25.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    24.219 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    24.971    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         1.114    26.114    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/ioclk
    SLICE_X63Y66         LUT2 (Prop_lut2_I0_O)        0.056    26.170 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/serial_tclk_INST_0/O
                         net (fo=1, routed)           0.899    27.069    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/serial_tclk
    SLICE_X50Y51         LUT6 (Prop_lut6_I5_O)        0.056    27.125 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[35]_INST_0/O
                         net (fo=1, routed)           0.301    27.426    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    27.455 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]_BUFG_inst/O
                         net (fo=104, routed)         0.845    28.300    design_1_i/ps_axil_0/inst/PL_IS/genblk2[1].fsic_io_serdes_rx_tdata/serial_rclk
    SLICE_X85Y27         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[1].fsic_io_serdes_rx_tdata/RxFifo_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.000    28.300    
    SLICE_X85Y27         FDCE (Remov_fdce_C_CLR)     -0.152    28.148    design_1_i/ps_axil_0/inst/PL_IS/genblk2[1].fsic_io_serdes_rx_tdata/RxFifo_reg[2]
  -------------------------------------------------------------------
                         required time                        -28.148    
                         arrival time                          28.392    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/rxen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/genblk2[1].fsic_io_serdes_rx_tdata/RxFifo_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@25.000ns - clk_out2_design_1_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        2.815ns  (logic 0.189ns (6.714%)  route 2.626ns (93.286%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.300ns = ( 28.300 - 25.000 ) 
    Source Clock Delay      (SCD):    0.578ns = ( 25.578 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672    25.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    24.277 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    24.974    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         0.578    25.578    design_1_i/ps_axil_0/inst/PL_IS/ioclk
    SLICE_X78Y27         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/rxen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y27         FDCE (Prop_fdce_C_Q)         0.146    25.724 r  design_1_i/ps_axil_0/inst/PL_IS/rxen_reg/Q
                         net (fo=2, routed)           1.297    27.021    design_1_i/ps_axil_0/inst/PL_IS/genblk2[7].fsic_io_serdes_rx_tdata/rxen
    SLICE_X78Y27         LUT2 (Prop_lut2_I1_O)        0.043    27.064 f  design_1_i/ps_axil_0/inst/PL_IS/genblk2[7].fsic_io_serdes_rx_tdata/w_ptr[2]_i_2/O
                         net (fo=104, routed)         1.329    28.392    design_1_i/ps_axil_0/inst/PL_IS/genblk2[1].fsic_io_serdes_rx_tdata/RxFifo_reg[4]_0
    SLICE_X85Y27         FDCE                                         f  design_1_i/ps_axil_0/inst/PL_IS/genblk2[1].fsic_io_serdes_rx_tdata/RxFifo_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945    25.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    24.219 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    24.971    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         1.114    26.114    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/ioclk
    SLICE_X63Y66         LUT2 (Prop_lut2_I0_O)        0.056    26.170 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/serial_tclk_INST_0/O
                         net (fo=1, routed)           0.899    27.069    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/serial_tclk
    SLICE_X50Y51         LUT6 (Prop_lut6_I5_O)        0.056    27.125 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[35]_INST_0/O
                         net (fo=1, routed)           0.301    27.426    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    27.455 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]_BUFG_inst/O
                         net (fo=104, routed)         0.845    28.300    design_1_i/ps_axil_0/inst/PL_IS/genblk2[1].fsic_io_serdes_rx_tdata/serial_rclk
    SLICE_X85Y27         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[1].fsic_io_serdes_rx_tdata/RxFifo_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.000    28.300    
    SLICE_X85Y27         FDCE (Remov_fdce_C_CLR)     -0.152    28.148    design_1_i/ps_axil_0/inst/PL_IS/genblk2[1].fsic_io_serdes_rx_tdata/RxFifo_reg[4]
  -------------------------------------------------------------------
                         required time                        -28.148    
                         arrival time                          28.392    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/rxen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/genblk2[1].fsic_io_serdes_rx_tdata/w_ptr_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@25.000ns - clk_out2_design_1_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        2.815ns  (logic 0.189ns (6.714%)  route 2.626ns (93.286%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.300ns = ( 28.300 - 25.000 ) 
    Source Clock Delay      (SCD):    0.578ns = ( 25.578 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672    25.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    24.277 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    24.974    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         0.578    25.578    design_1_i/ps_axil_0/inst/PL_IS/ioclk
    SLICE_X78Y27         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/rxen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y27         FDCE (Prop_fdce_C_Q)         0.146    25.724 r  design_1_i/ps_axil_0/inst/PL_IS/rxen_reg/Q
                         net (fo=2, routed)           1.297    27.021    design_1_i/ps_axil_0/inst/PL_IS/genblk2[7].fsic_io_serdes_rx_tdata/rxen
    SLICE_X78Y27         LUT2 (Prop_lut2_I1_O)        0.043    27.064 f  design_1_i/ps_axil_0/inst/PL_IS/genblk2[7].fsic_io_serdes_rx_tdata/w_ptr[2]_i_2/O
                         net (fo=104, routed)         1.329    28.392    design_1_i/ps_axil_0/inst/PL_IS/genblk2[1].fsic_io_serdes_rx_tdata/RxFifo_reg[4]_0
    SLICE_X85Y27         FDCE                                         f  design_1_i/ps_axil_0/inst/PL_IS/genblk2[1].fsic_io_serdes_rx_tdata/w_ptr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945    25.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    24.219 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    24.971    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         1.114    26.114    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/ioclk
    SLICE_X63Y66         LUT2 (Prop_lut2_I0_O)        0.056    26.170 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/serial_tclk_INST_0/O
                         net (fo=1, routed)           0.899    27.069    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/serial_tclk
    SLICE_X50Y51         LUT6 (Prop_lut6_I5_O)        0.056    27.125 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[35]_INST_0/O
                         net (fo=1, routed)           0.301    27.426    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    27.455 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]_BUFG_inst/O
                         net (fo=104, routed)         0.845    28.300    design_1_i/ps_axil_0/inst/PL_IS/genblk2[1].fsic_io_serdes_rx_tdata/serial_rclk
    SLICE_X85Y27         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[1].fsic_io_serdes_rx_tdata/w_ptr_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000    28.300    
    SLICE_X85Y27         FDCE (Remov_fdce_C_CLR)     -0.152    28.148    design_1_i/ps_axil_0/inst/PL_IS/genblk2[1].fsic_io_serdes_rx_tdata/w_ptr_reg[0]
  -------------------------------------------------------------------
                         required time                        -28.148    
                         arrival time                          28.392    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/rxen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/genblk2[1].fsic_io_serdes_rx_tdata/w_ptr_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@25.000ns - clk_out2_design_1_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        2.815ns  (logic 0.189ns (6.714%)  route 2.626ns (93.286%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.300ns = ( 28.300 - 25.000 ) 
    Source Clock Delay      (SCD):    0.578ns = ( 25.578 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672    25.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    24.277 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    24.974    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         0.578    25.578    design_1_i/ps_axil_0/inst/PL_IS/ioclk
    SLICE_X78Y27         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/rxen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y27         FDCE (Prop_fdce_C_Q)         0.146    25.724 r  design_1_i/ps_axil_0/inst/PL_IS/rxen_reg/Q
                         net (fo=2, routed)           1.297    27.021    design_1_i/ps_axil_0/inst/PL_IS/genblk2[7].fsic_io_serdes_rx_tdata/rxen
    SLICE_X78Y27         LUT2 (Prop_lut2_I1_O)        0.043    27.064 f  design_1_i/ps_axil_0/inst/PL_IS/genblk2[7].fsic_io_serdes_rx_tdata/w_ptr[2]_i_2/O
                         net (fo=104, routed)         1.329    28.392    design_1_i/ps_axil_0/inst/PL_IS/genblk2[1].fsic_io_serdes_rx_tdata/RxFifo_reg[4]_0
    SLICE_X85Y27         FDCE                                         f  design_1_i/ps_axil_0/inst/PL_IS/genblk2[1].fsic_io_serdes_rx_tdata/w_ptr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945    25.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    24.219 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    24.971    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         1.114    26.114    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/ioclk
    SLICE_X63Y66         LUT2 (Prop_lut2_I0_O)        0.056    26.170 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/serial_tclk_INST_0/O
                         net (fo=1, routed)           0.899    27.069    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/serial_tclk
    SLICE_X50Y51         LUT6 (Prop_lut6_I5_O)        0.056    27.125 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[35]_INST_0/O
                         net (fo=1, routed)           0.301    27.426    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    27.455 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]_BUFG_inst/O
                         net (fo=104, routed)         0.845    28.300    design_1_i/ps_axil_0/inst/PL_IS/genblk2[1].fsic_io_serdes_rx_tdata/serial_rclk
    SLICE_X85Y27         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[1].fsic_io_serdes_rx_tdata/w_ptr_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.000    28.300    
    SLICE_X85Y27         FDCE (Remov_fdce_C_CLR)     -0.152    28.148    design_1_i/ps_axil_0/inst/PL_IS/genblk2[1].fsic_io_serdes_rx_tdata/w_ptr_reg[2]
  -------------------------------------------------------------------
                         required time                        -28.148    
                         arrival time                          28.392    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/rxen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/genblk2[6].fsic_io_serdes_rx_tdata/RxFifo_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@25.000ns - clk_out2_design_1_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        2.815ns  (logic 0.189ns (6.714%)  route 2.626ns (93.286%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.300ns = ( 28.300 - 25.000 ) 
    Source Clock Delay      (SCD):    0.578ns = ( 25.578 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672    25.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    24.277 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    24.974    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         0.578    25.578    design_1_i/ps_axil_0/inst/PL_IS/ioclk
    SLICE_X78Y27         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/rxen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y27         FDCE (Prop_fdce_C_Q)         0.146    25.724 r  design_1_i/ps_axil_0/inst/PL_IS/rxen_reg/Q
                         net (fo=2, routed)           1.297    27.021    design_1_i/ps_axil_0/inst/PL_IS/genblk2[7].fsic_io_serdes_rx_tdata/rxen
    SLICE_X78Y27         LUT2 (Prop_lut2_I1_O)        0.043    27.064 f  design_1_i/ps_axil_0/inst/PL_IS/genblk2[7].fsic_io_serdes_rx_tdata/w_ptr[2]_i_2/O
                         net (fo=104, routed)         1.329    28.392    design_1_i/ps_axil_0/inst/PL_IS/genblk2[6].fsic_io_serdes_rx_tdata/RxFifo_reg[4]_0
    SLICE_X85Y27         FDCE                                         f  design_1_i/ps_axil_0/inst/PL_IS/genblk2[6].fsic_io_serdes_rx_tdata/RxFifo_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945    25.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    24.219 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    24.971    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         1.114    26.114    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/ioclk
    SLICE_X63Y66         LUT2 (Prop_lut2_I0_O)        0.056    26.170 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/serial_tclk_INST_0/O
                         net (fo=1, routed)           0.899    27.069    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/serial_tclk
    SLICE_X50Y51         LUT6 (Prop_lut6_I5_O)        0.056    27.125 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[35]_INST_0/O
                         net (fo=1, routed)           0.301    27.426    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    27.455 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]_BUFG_inst/O
                         net (fo=104, routed)         0.845    28.300    design_1_i/ps_axil_0/inst/PL_IS/genblk2[6].fsic_io_serdes_rx_tdata/serial_rclk
    SLICE_X85Y27         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[6].fsic_io_serdes_rx_tdata/RxFifo_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.000    28.300    
    SLICE_X85Y27         FDCE (Remov_fdce_C_CLR)     -0.152    28.148    design_1_i/ps_axil_0/inst/PL_IS/genblk2[6].fsic_io_serdes_rx_tdata/RxFifo_reg[2]
  -------------------------------------------------------------------
                         required time                        -28.148    
                         arrival time                          28.392    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/rxen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/genblk2[6].fsic_io_serdes_rx_tdata/RxFifo_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@25.000ns - clk_out2_design_1_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        2.815ns  (logic 0.189ns (6.714%)  route 2.626ns (93.286%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.300ns = ( 28.300 - 25.000 ) 
    Source Clock Delay      (SCD):    0.578ns = ( 25.578 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672    25.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    24.277 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    24.974    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         0.578    25.578    design_1_i/ps_axil_0/inst/PL_IS/ioclk
    SLICE_X78Y27         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/rxen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y27         FDCE (Prop_fdce_C_Q)         0.146    25.724 r  design_1_i/ps_axil_0/inst/PL_IS/rxen_reg/Q
                         net (fo=2, routed)           1.297    27.021    design_1_i/ps_axil_0/inst/PL_IS/genblk2[7].fsic_io_serdes_rx_tdata/rxen
    SLICE_X78Y27         LUT2 (Prop_lut2_I1_O)        0.043    27.064 f  design_1_i/ps_axil_0/inst/PL_IS/genblk2[7].fsic_io_serdes_rx_tdata/w_ptr[2]_i_2/O
                         net (fo=104, routed)         1.329    28.392    design_1_i/ps_axil_0/inst/PL_IS/genblk2[6].fsic_io_serdes_rx_tdata/RxFifo_reg[4]_0
    SLICE_X85Y27         FDCE                                         f  design_1_i/ps_axil_0/inst/PL_IS/genblk2[6].fsic_io_serdes_rx_tdata/RxFifo_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945    25.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    24.219 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    24.971    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=627, routed)         1.114    26.114    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/ioclk
    SLICE_X63Y66         LUT2 (Prop_lut2_I0_O)        0.056    26.170 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/serial_tclk_INST_0/O
                         net (fo=1, routed)           0.899    27.069    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/serial_tclk
    SLICE_X50Y51         LUT6 (Prop_lut6_I5_O)        0.056    27.125 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[35]_INST_0/O
                         net (fo=1, routed)           0.301    27.426    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    27.455 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]_BUFG_inst/O
                         net (fo=104, routed)         0.845    28.300    design_1_i/ps_axil_0/inst/PL_IS/genblk2[6].fsic_io_serdes_rx_tdata/serial_rclk
    SLICE_X85Y27         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[6].fsic_io_serdes_rx_tdata/RxFifo_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.000    28.300    
    SLICE_X85Y27         FDCE (Remov_fdce_C_CLR)     -0.152    28.148    design_1_i/ps_axil_0/inst/PL_IS/genblk2[6].fsic_io_serdes_rx_tdata/RxFifo_reg[4]
  -------------------------------------------------------------------
                         required time                        -28.148    
                         arrival time                          28.392    
  -------------------------------------------------------------------
                         slack                                  0.244    





