m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg4/stateMachine/simulation/modelsim
vstateMachine
!s110 1699879764
!i10b 1
!s100 cKJ]NBRHEz?EOmUZ1m2c=1
I>T6Me>]<nk[N8gFZhczaU3
Z1 VDg1SIo80bB@j0V0VzS_@n1
R0
w1699879277
8C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg4/stateMachine/stateMachine.v
FC:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg4/stateMachine/stateMachine.v
L0 1
Z2 OV;L;10.5b;63
r1
!s85 0
31
Z3 !s108 1699879764.000000
!s107 C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg4/stateMachine/stateMachine.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg4/stateMachine|C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg4/stateMachine/stateMachine.v|
!i113 1
Z4 o-vlog01compat -work work
Z5 !s92 -vlog01compat -work work +incdir+C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg4/stateMachine
Z6 tCvgOpt 0
nstate@machine
vstateMachineTestBench
!s110 1699879765
!i10b 1
!s100 ]igR6VJ=8o]keaQK@M<Ci3
I`VCSVbOH4hhbTSWNlPN5I0
R1
R0
w1699879552
8C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg4/stateMachine/stateMachineTestbench.v
FC:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg4/stateMachine/stateMachineTestbench.v
L0 1
R2
r1
!s85 0
31
R3
!s107 C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg4/stateMachine/stateMachineTestbench.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg4/stateMachine|C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg4/stateMachine/stateMachineTestbench.v|
!i113 1
R4
R5
R6
nstate@machine@test@bench
