m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA/18.1/quartus/bin64/SRC_Project/FIFO Buffer
valu_control
!s110 1621625189
!i10b 1
!s100 =TJQ98EhT^iPM_]b[^4iz3
ISXbcYDfQ]8afV7]6@Qo6:2
Z0 VDg1SIo80bB@j0V0VzS_@n1
Z1 dC:/Users/Salir/Desktop/DigitalCircuitLab/Ex7
w1621625106
8C:/Users/Salir/Desktop/DigitalCircuitLab/Ex7/alu_control.v
FC:/Users/Salir/Desktop/DigitalCircuitLab/Ex7/alu_control.v
L0 1
Z2 OL;L;10.6d;65
r1
!s85 0
31
!s108 1621625188.000000
!s107 C:/Users/Salir/Desktop/DigitalCircuitLab/Ex7/alu_control.v|
!s90 -reportprogress|300|-work|work|C:/Users/Salir/Desktop/DigitalCircuitLab/Ex7/alu_control.v|
!i113 0
Z3 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z4 tCvgOpt 0
vcontrol
!s110 1621625191
!i10b 1
!s100 RACL1fTAeNNmC1gah7Ozl0
IliTc>Dk5_EUmf7_QEjWNQ3
R0
R1
w1621625142
8C:/Users/Salir/Desktop/DigitalCircuitLab/Ex7/control.v
FC:/Users/Salir/Desktop/DigitalCircuitLab/Ex7/control.v
L0 1
R2
r1
!s85 0
31
!s108 1621625191.000000
!s107 C:/Users/Salir/Desktop/DigitalCircuitLab/Ex7/control.v|
!s90 -reportprogress|300|-work|work|C:/Users/Salir/Desktop/DigitalCircuitLab/Ex7/control.v|
!i113 0
R3
R4
