#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001a4b41be8c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001a4b41bf430 .scope module, "testbench" "testbench" 3 5;
 .timescale 0 0;
v000001a4b426fda0_0 .net "DataAdr", 31 0, v000001a4b420d400_0;  1 drivers
v000001a4b426fb20_0 .net "MemWrite", 0 0, L_000001a4b426fe40;  1 drivers
v000001a4b426f580_0 .net "WriteData", 31 0, L_000001a4b42c95b0;  1 drivers
v000001a4b4270340_0 .var "clk", 0 0;
v000001a4b4270980_0 .var "reset", 0 0;
E_000001a4b41a3e10 .event negedge, v000001a4b41b69d0_0;
S_000001a4b41bfb80 .scope module, "dut" "top" 3 14, 3 40 0, S_000001a4b41bf430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "WriteData";
    .port_info 3 /OUTPUT 32 "DataAdr";
    .port_info 4 /OUTPUT 1 "MemWrite";
v000001a4b426f300_0 .net "DataAdr", 31 0, v000001a4b420d400_0;  alias, 1 drivers
v000001a4b426f8a0_0 .net "Instr", 31 0, L_000001a4b4199a20;  1 drivers
v000001a4b426f940_0 .net "MemWrite", 0 0, L_000001a4b426fe40;  alias, 1 drivers
v000001a4b426f4e0_0 .net "PC", 31 0, v000001a4b420d5e0_0;  1 drivers
v000001a4b426f3a0_0 .net "ReadData", 31 0, L_000001a4b4199d30;  1 drivers
v000001a4b426f9e0_0 .net "WriteData", 31 0, L_000001a4b42c95b0;  alias, 1 drivers
v000001a4b426fa80_0 .net "clk", 0 0, v000001a4b4270340_0;  1 drivers
v000001a4b4270b60_0 .net "reset", 0 0, v000001a4b4270980_0;  1 drivers
S_000001a4b41bfd10 .scope module, "dmem" "dmem" 3 49, 3 293 0, S_000001a4b41bfb80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "wd";
    .port_info 4 /OUTPUT 32 "rd";
L_000001a4b4199d30 .functor BUFZ 32, L_000001a4b42cacd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001a4b41b5990 .array "RAM", 63 0, 31 0;
v000001a4b41b5670_0 .net *"_ivl_0", 31 0, L_000001a4b42cacd0;  1 drivers
v000001a4b41b5cb0_0 .net *"_ivl_3", 29 0, L_000001a4b42cad70;  1 drivers
v000001a4b41b5a30_0 .net "a", 31 0, v000001a4b420d400_0;  alias, 1 drivers
v000001a4b41b69d0_0 .net "clk", 0 0, v000001a4b4270340_0;  alias, 1 drivers
v000001a4b41b6c50_0 .net "rd", 31 0, L_000001a4b4199d30;  alias, 1 drivers
v000001a4b41b5710_0 .net "wd", 31 0, L_000001a4b42c95b0;  alias, 1 drivers
v000001a4b41b57b0_0 .net "we", 0 0, L_000001a4b426fe40;  alias, 1 drivers
E_000001a4b41a3c50 .event posedge, v000001a4b41b69d0_0;
L_000001a4b42cacd0 .array/port v000001a4b41b5990, L_000001a4b42cad70;
L_000001a4b42cad70 .part v000001a4b420d400_0, 2, 30;
S_000001a4b425dbd0 .scope module, "imem" "imem" 3 48, 3 281 0, S_000001a4b41bfb80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /OUTPUT 32 "rd";
L_000001a4b4199a20 .functor BUFZ 32, L_000001a4b42ca0f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001a4b41b6250 .array "RAM", 63 0, 31 0;
v000001a4b41b66b0_0 .net *"_ivl_0", 31 0, L_000001a4b42ca0f0;  1 drivers
v000001a4b41b6110_0 .net *"_ivl_3", 29 0, L_000001a4b42cac30;  1 drivers
v000001a4b41b6a70_0 .net "a", 31 0, v000001a4b420d5e0_0;  alias, 1 drivers
v000001a4b41b58f0_0 .net "rd", 31 0, L_000001a4b4199a20;  alias, 1 drivers
L_000001a4b42ca0f0 .array/port v000001a4b41b6250, L_000001a4b42cac30;
L_000001a4b42cac30 .part v000001a4b420d5e0_0, 2, 30;
S_000001a4b425dd60 .scope module, "rvsingle" "riscvsingle" 3 47, 3 52 0, S_000001a4b41bfb80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /INPUT 32 "Instr";
    .port_info 4 /OUTPUT 1 "MemWrite";
    .port_info 5 /OUTPUT 32 "ALUResult";
    .port_info 6 /OUTPUT 32 "WriteData";
    .port_info 7 /INPUT 32 "ReadData";
v000001a4b4270520_0 .net "ALUControl", 4 0, v000001a4b41b5d50_0;  1 drivers
v000001a4b4270de0_0 .net "ALUResult", 31 0, v000001a4b420d400_0;  alias, 1 drivers
v000001a4b426ff80_0 .net "ALUSrc", 0 0, L_000001a4b4270a20;  1 drivers
v000001a4b426f620_0 .net "ImmSrc", 1 0, L_000001a4b426fd00;  1 drivers
v000001a4b426f760_0 .net "Instr", 31 0, L_000001a4b4199a20;  alias, 1 drivers
v000001a4b4270ca0_0 .net "Jump", 0 0, L_000001a4b4270200;  1 drivers
v000001a4b4270f20_0 .net "MemWrite", 0 0, L_000001a4b426fe40;  alias, 1 drivers
v000001a4b426f260_0 .net "PC", 31 0, v000001a4b420d5e0_0;  alias, 1 drivers
v000001a4b42705c0_0 .net "PCSrc", 0 0, L_000001a4b4199710;  1 drivers
v000001a4b426fee0_0 .net "ReadData", 31 0, L_000001a4b4199d30;  alias, 1 drivers
v000001a4b4270c00_0 .net "RegWrite", 0 0, L_000001a4b426fbc0;  1 drivers
v000001a4b426f1c0_0 .net "ResultSrc", 1 0, L_000001a4b4270020;  1 drivers
v000001a4b4270840_0 .net "WriteData", 31 0, L_000001a4b42c95b0;  alias, 1 drivers
v000001a4b426fc60_0 .net "Zero", 0 0, L_000001a4b42c9790;  1 drivers
v000001a4b426f800_0 .net "clk", 0 0, v000001a4b4270340_0;  alias, 1 drivers
v000001a4b426f440_0 .net "reset", 0 0, v000001a4b4270980_0;  alias, 1 drivers
L_000001a4b4270660 .part L_000001a4b4199a20, 0, 7;
L_000001a4b4270700 .part L_000001a4b4199a20, 12, 3;
L_000001a4b42707a0 .part L_000001a4b4199a20, 30, 1;
S_000001a4b41593c0 .scope module, "c" "controller" 3 65, 3 76 0, S_000001a4b425dd60;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "op";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 1 "funct7b5";
    .port_info 3 /INPUT 1 "Zero";
    .port_info 4 /OUTPUT 2 "ResultSrc";
    .port_info 5 /OUTPUT 1 "MemWrite";
    .port_info 6 /OUTPUT 1 "PCSrc";
    .port_info 7 /OUTPUT 1 "ALUSrc";
    .port_info 8 /OUTPUT 1 "RegWrite";
    .port_info 9 /OUTPUT 1 "Jump";
    .port_info 10 /OUTPUT 2 "ImmSrc";
    .port_info 11 /OUTPUT 5 "ALUControl";
L_000001a4b419a040 .functor AND 1, L_000001a4b42700c0, L_000001a4b42c9790, C4<1>, C4<1>;
L_000001a4b4199710 .functor OR 1, L_000001a4b419a040, L_000001a4b4270200, C4<0>, C4<0>;
v000001a4b41b6ed0_0 .net "ALUControl", 4 0, v000001a4b41b5d50_0;  alias, 1 drivers
v000001a4b41a8770_0 .net "ALUOp", 1 0, L_000001a4b4270160;  1 drivers
v000001a4b420d680_0 .net "ALUSrc", 0 0, L_000001a4b4270a20;  alias, 1 drivers
v000001a4b420ea80_0 .net "Branch", 0 0, L_000001a4b42700c0;  1 drivers
v000001a4b420d220_0 .net "ImmSrc", 1 0, L_000001a4b426fd00;  alias, 1 drivers
v000001a4b420e080_0 .net "Jump", 0 0, L_000001a4b4270200;  alias, 1 drivers
v000001a4b420e6c0_0 .net "MemWrite", 0 0, L_000001a4b426fe40;  alias, 1 drivers
v000001a4b420dae0_0 .net "PCSrc", 0 0, L_000001a4b4199710;  alias, 1 drivers
v000001a4b420e4e0_0 .net "RegWrite", 0 0, L_000001a4b426fbc0;  alias, 1 drivers
v000001a4b420d900_0 .net "ResultSrc", 1 0, L_000001a4b4270020;  alias, 1 drivers
v000001a4b420d0e0_0 .net "Zero", 0 0, L_000001a4b42c9790;  alias, 1 drivers
v000001a4b420d180_0 .net *"_ivl_0", 0 0, L_000001a4b419a040;  1 drivers
v000001a4b420d860_0 .net "funct3", 2 0, L_000001a4b4270700;  1 drivers
v000001a4b420d7c0_0 .net "funct7b5", 0 0, L_000001a4b42707a0;  1 drivers
v000001a4b420d720_0 .net "op", 6 0, L_000001a4b4270660;  1 drivers
S_000001a4b4159550 .scope module, "ad" "aludec" 3 93, 3 126 0, S_000001a4b41593c0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "op";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 1 "funct7b5";
    .port_info 3 /INPUT 2 "ALUOp";
    .port_info 4 /OUTPUT 5 "ALUControl";
L_000001a4b4199cc0 .functor AND 1, L_000001a4b42707a0, L_000001a4b42703e0, C4<1>, C4<1>;
v000001a4b41b5d50_0 .var "ALUControl", 4 0;
v000001a4b41b6430_0 .net "ALUOp", 1 0, L_000001a4b4270160;  alias, 1 drivers
v000001a4b41b6750_0 .net "RtypeSub", 0 0, L_000001a4b4199cc0;  1 drivers
v000001a4b41b6610_0 .net *"_ivl_1", 0 0, L_000001a4b42703e0;  1 drivers
v000001a4b41b6f70_0 .net "funct3", 2 0, L_000001a4b4270700;  alias, 1 drivers
v000001a4b41b5c10_0 .net "funct7b5", 0 0, L_000001a4b42707a0;  alias, 1 drivers
v000001a4b41b5df0_0 .net "op", 6 0, L_000001a4b4270660;  alias, 1 drivers
E_000001a4b41a3310 .event anyedge, v000001a4b41b5df0_0, v000001a4b41b6430_0, v000001a4b41b6f70_0, v000001a4b41b6750_0;
L_000001a4b42703e0 .part L_000001a4b4270660, 5, 1;
S_000001a4b417af00 .scope module, "md" "maindec" 3 90, 3 98 0, S_000001a4b41593c0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "op";
    .port_info 1 /OUTPUT 2 "ResultSrc";
    .port_info 2 /OUTPUT 1 "MemWrite";
    .port_info 3 /OUTPUT 1 "Branch";
    .port_info 4 /OUTPUT 1 "ALUSrc";
    .port_info 5 /OUTPUT 1 "RegWrite";
    .port_info 6 /OUTPUT 1 "Jump";
    .port_info 7 /OUTPUT 2 "ImmSrc";
    .port_info 8 /OUTPUT 2 "ALUOp";
v000001a4b41b5e90_0 .net "ALUOp", 1 0, L_000001a4b4270160;  alias, 1 drivers
v000001a4b41b5fd0_0 .net "ALUSrc", 0 0, L_000001a4b4270a20;  alias, 1 drivers
v000001a4b41b6070_0 .net "Branch", 0 0, L_000001a4b42700c0;  alias, 1 drivers
v000001a4b41b61b0_0 .net "ImmSrc", 1 0, L_000001a4b426fd00;  alias, 1 drivers
v000001a4b41b64d0_0 .net "Jump", 0 0, L_000001a4b4270200;  alias, 1 drivers
v000001a4b41b6bb0_0 .net "MemWrite", 0 0, L_000001a4b426fe40;  alias, 1 drivers
v000001a4b41b6890_0 .net "RegWrite", 0 0, L_000001a4b426fbc0;  alias, 1 drivers
v000001a4b41b6d90_0 .net "ResultSrc", 1 0, L_000001a4b4270020;  alias, 1 drivers
v000001a4b41b6930_0 .net *"_ivl_10", 10 0, v000001a4b41b6b10_0;  1 drivers
v000001a4b41b6b10_0 .var "controls", 10 0;
v000001a4b41b6e30_0 .net "op", 6 0, L_000001a4b4270660;  alias, 1 drivers
E_000001a4b41a3810 .event anyedge, v000001a4b41b5df0_0;
L_000001a4b426fbc0 .part v000001a4b41b6b10_0, 10, 1;
L_000001a4b426fd00 .part v000001a4b41b6b10_0, 8, 2;
L_000001a4b4270a20 .part v000001a4b41b6b10_0, 7, 1;
L_000001a4b426fe40 .part v000001a4b41b6b10_0, 6, 1;
L_000001a4b4270020 .part v000001a4b41b6b10_0, 4, 2;
L_000001a4b42700c0 .part v000001a4b41b6b10_0, 3, 1;
L_000001a4b4270160 .part v000001a4b41b6b10_0, 1, 2;
L_000001a4b4270200 .part v000001a4b41b6b10_0, 0, 1;
S_000001a4b417b090 .scope module, "dp" "datapath" 3 69, 3 157 0, S_000001a4b425dd60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "ResultSrc";
    .port_info 3 /INPUT 1 "PCSrc";
    .port_info 4 /INPUT 1 "ALUSrc";
    .port_info 5 /INPUT 1 "RegWrite";
    .port_info 6 /INPUT 2 "ImmSrc";
    .port_info 7 /INPUT 5 "ALUControl";
    .port_info 8 /OUTPUT 1 "Zero";
    .port_info 9 /OUTPUT 32 "PC";
    .port_info 10 /INPUT 32 "Instr";
    .port_info 11 /OUTPUT 32 "ALUResult";
    .port_info 12 /OUTPUT 32 "WriteData";
    .port_info 13 /INPUT 32 "ReadData";
v000001a4b426c780_0 .net "ALUControl", 4 0, v000001a4b41b5d50_0;  alias, 1 drivers
v000001a4b426c140_0 .net "ALUResult", 31 0, v000001a4b420d400_0;  alias, 1 drivers
v000001a4b426be20_0 .net "ALUSrc", 0 0, L_000001a4b4270a20;  alias, 1 drivers
v000001a4b426bec0_0 .net "ImmExt", 31 0, v000001a4b420e760_0;  1 drivers
v000001a4b426bf60_0 .net "ImmSrc", 1 0, L_000001a4b426fd00;  alias, 1 drivers
v000001a4b426c1e0_0 .net "Instr", 31 0, L_000001a4b4199a20;  alias, 1 drivers
v000001a4b426caa0_0 .net "PC", 31 0, v000001a4b420d5e0_0;  alias, 1 drivers
v000001a4b426c320_0 .net "PCNext", 31 0, L_000001a4b42ca9b0;  1 drivers
v000001a4b426cd20_0 .net "PCPlus4", 31 0, L_000001a4b42708e0;  1 drivers
v000001a4b426c500_0 .net "PCSrc", 0 0, L_000001a4b4199710;  alias, 1 drivers
v000001a4b426c960_0 .net "PCTarget", 31 0, L_000001a4b4270ac0;  1 drivers
v000001a4b426ca00_0 .net "ReadData", 31 0, L_000001a4b4199d30;  alias, 1 drivers
v000001a4b426cb40_0 .net "RegWrite", 0 0, L_000001a4b426fbc0;  alias, 1 drivers
v000001a4b426cbe0_0 .net "Result", 31 0, L_000001a4b42ca050;  1 drivers
v000001a4b426cdc0_0 .net "ResultSrc", 1 0, L_000001a4b4270020;  alias, 1 drivers
v000001a4b426f6c0_0 .net "SrcA", 31 0, L_000001a4b42c9830;  1 drivers
v000001a4b4270d40_0 .net "SrcB", 31 0, L_000001a4b42ca730;  1 drivers
v000001a4b4270fc0_0 .net "WriteData", 31 0, L_000001a4b42c95b0;  alias, 1 drivers
v000001a4b426f120_0 .net "Zero", 0 0, L_000001a4b42c9790;  alias, 1 drivers
v000001a4b42702a0_0 .var "alu_ctrl_ext", 4 0;
v000001a4b4270e80_0 .net "clk", 0 0, v000001a4b4270340_0;  alias, 1 drivers
v000001a4b4270480_0 .net "reset", 0 0, v000001a4b4270980_0;  alias, 1 drivers
E_000001a4b41a3a90 .event anyedge, v000001a4b41b5d50_0, v000001a4b41b58f0_0, v000001a4b41b58f0_0, v000001a4b41b58f0_0;
L_000001a4b42c9f10 .part L_000001a4b4199a20, 15, 5;
L_000001a4b42c9dd0 .part L_000001a4b4199a20, 20, 5;
L_000001a4b42caaf0 .part L_000001a4b4199a20, 7, 5;
L_000001a4b42c9bf0 .part L_000001a4b4199a20, 7, 25;
S_000001a4b4188660 .scope module, "alu_inst" "alu" 3 216, 3 305 0, S_000001a4b417b090;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 5 "alucontrol";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
L_000001a4b4199fd0 .functor NOT 32, L_000001a4b42ca730, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001a4b420dea0_0 .net *"_ivl_1", 0 0, L_000001a4b42c93d0;  1 drivers
v000001a4b420d9a0_0 .net *"_ivl_10", 31 0, L_000001a4b42ca4b0;  1 drivers
L_000001a4b4271370 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a4b420dfe0_0 .net *"_ivl_13", 30 0, L_000001a4b4271370;  1 drivers
L_000001a4b42713b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a4b420d2c0_0 .net/2u *"_ivl_16", 31 0, L_000001a4b42713b8;  1 drivers
v000001a4b420ed00_0 .net *"_ivl_2", 31 0, L_000001a4b4199fd0;  1 drivers
v000001a4b420e260_0 .net *"_ivl_4", 31 0, L_000001a4b42c9970;  1 drivers
v000001a4b420dd60_0 .net *"_ivl_6", 31 0, L_000001a4b42caff0;  1 drivers
v000001a4b420da40_0 .net *"_ivl_9", 0 0, L_000001a4b42cab90;  1 drivers
v000001a4b420d360_0 .net "a", 31 0, L_000001a4b42c9830;  alias, 1 drivers
v000001a4b420e8a0_0 .net "alucontrol", 4 0, v000001a4b42702a0_0;  1 drivers
v000001a4b420e300_0 .net "b", 31 0, L_000001a4b42ca730;  alias, 1 drivers
v000001a4b420d400_0 .var "result", 31 0;
v000001a4b420db80_0 .var/s "sa", 31 0;
v000001a4b420e620_0 .var/s "sb", 31 0;
v000001a4b420cfa0_0 .net "sum", 31 0, L_000001a4b42c9150;  1 drivers
v000001a4b420de00_0 .net "zero", 0 0, L_000001a4b42c9790;  alias, 1 drivers
E_000001a4b41a3450/0 .event anyedge, v000001a4b420e8a0_0, v000001a4b420cfa0_0, v000001a4b420d360_0, v000001a4b420e300_0;
E_000001a4b41a3450/1 .event anyedge, v000001a4b420e300_0, v000001a4b420e9e0_0, v000001a4b420ec60_0;
E_000001a4b41a3450 .event/or E_000001a4b41a3450/0, E_000001a4b41a3450/1;
L_000001a4b42c93d0 .part v000001a4b42702a0_0, 0, 1;
L_000001a4b42c9970 .functor MUXZ 32, L_000001a4b42ca730, L_000001a4b4199fd0, L_000001a4b42c93d0, C4<>;
L_000001a4b42caff0 .arith/sum 32, L_000001a4b42c9830, L_000001a4b42c9970;
L_000001a4b42cab90 .part v000001a4b42702a0_0, 0, 1;
L_000001a4b42ca4b0 .concat [ 1 31 0 0], L_000001a4b42cab90, L_000001a4b4271370;
L_000001a4b42c9150 .arith/sum 32, L_000001a4b42caff0, L_000001a4b42ca4b0;
L_000001a4b42c9790 .cmp/eq 32, v000001a4b420d400_0, L_000001a4b42713b8;
S_000001a4b41887f0 .scope begin, "$unm_blk_16" "$unm_blk_16" 3 351, 3 351 0, S_000001a4b4188660;
 .timescale 0 0;
v000001a4b420e9e0_0 .var "sh", 4 0;
S_000001a4b4186120 .scope begin, "$unm_blk_17" "$unm_blk_17" 3 355, 3 355 0, S_000001a4b4188660;
 .timescale 0 0;
v000001a4b420ec60_0 .var "sh", 4 0;
S_000001a4b41862b0 .scope module, "ext" "extend" 3 182, 3 241 0, S_000001a4b417b090;
 .timescale 0 0;
    .port_info 0 /INPUT 25 "instr";
    .port_info 1 /INPUT 2 "immsrc";
    .port_info 2 /OUTPUT 32 "immext";
v000001a4b420e760_0 .var "immext", 31 0;
v000001a4b420dc20_0 .net "immsrc", 1 0, L_000001a4b426fd00;  alias, 1 drivers
v000001a4b420d4a0_0 .net "instr", 31 7, L_000001a4b42c9bf0;  1 drivers
E_000001a4b41a2f10/0 .event anyedge, v000001a4b41b61b0_0, v000001a4b420d4a0_0, v000001a4b420d4a0_0, v000001a4b420d4a0_0;
E_000001a4b41a2f10/1 .event anyedge, v000001a4b420d4a0_0, v000001a4b420d4a0_0, v000001a4b420d4a0_0, v000001a4b420d4a0_0;
E_000001a4b41a2f10/2 .event anyedge, v000001a4b420d4a0_0, v000001a4b420d4a0_0, v000001a4b420d4a0_0;
E_000001a4b41a2f10 .event/or E_000001a4b41a2f10/0, E_000001a4b41a2f10/1, E_000001a4b41a2f10/2;
S_000001a4b41650f0 .scope module, "pcadd4" "adder" 3 176, 3 236 0, S_000001a4b417b090;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
v000001a4b420dcc0_0 .net "a", 31 0, v000001a4b420d5e0_0;  alias, 1 drivers
L_000001a4b42710e8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001a4b420e1c0_0 .net "b", 31 0, L_000001a4b42710e8;  1 drivers
v000001a4b420eda0_0 .net "y", 31 0, L_000001a4b42708e0;  alias, 1 drivers
L_000001a4b42708e0 .arith/sum 32, v000001a4b420d5e0_0, L_000001a4b42710e8;
S_000001a4b4165280 .scope module, "pcaddbranch" "adder" 3 177, 3 236 0, S_000001a4b417b090;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
v000001a4b420d040_0 .net "a", 31 0, v000001a4b420d5e0_0;  alias, 1 drivers
v000001a4b420ee40_0 .net "b", 31 0, v000001a4b420e760_0;  alias, 1 drivers
v000001a4b420df40_0 .net "y", 31 0, L_000001a4b4270ac0;  alias, 1 drivers
L_000001a4b4270ac0 .arith/sum 32, v000001a4b420d5e0_0, v000001a4b420e760_0;
S_000001a4b418afb0 .scope module, "pcmux" "mux2" 3 178, 3 265 0, S_000001a4b417b090;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_000001a4b41a3010 .param/l "WIDTH" 0 3 265, +C4<00000000000000000000000000100000>;
v000001a4b420eb20_0 .net "d0", 31 0, L_000001a4b42708e0;  alias, 1 drivers
v000001a4b420e120_0 .net "d1", 31 0, L_000001a4b4270ac0;  alias, 1 drivers
v000001a4b420e3a0_0 .net "s", 0 0, L_000001a4b4199710;  alias, 1 drivers
v000001a4b420e800_0 .net "y", 31 0, L_000001a4b42ca9b0;  alias, 1 drivers
L_000001a4b42ca9b0 .functor MUXZ 32, L_000001a4b42708e0, L_000001a4b4270ac0, L_000001a4b4199710, C4<>;
S_000001a4b4268270 .scope module, "pcreg" "flopr" 3 175, 3 255 0, S_000001a4b417b090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_000001a4b41a30d0 .param/l "WIDTH" 0 3 255, +C4<00000000000000000000000000100000>;
v000001a4b420e440_0 .net "clk", 0 0, v000001a4b4270340_0;  alias, 1 drivers
v000001a4b420d540_0 .net "d", 31 0, L_000001a4b42ca9b0;  alias, 1 drivers
v000001a4b420d5e0_0 .var "q", 31 0;
v000001a4b420e580_0 .net "reset", 0 0, v000001a4b4270980_0;  alias, 1 drivers
E_000001a4b41a3110 .event posedge, v000001a4b420e580_0, v000001a4b41b69d0_0;
S_000001a4b4268d60 .scope module, "resultmux" "mux3" 3 217, 3 273 0, S_000001a4b417b090;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 32 "d2";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 32 "y";
P_000001a4b41a4310 .param/l "WIDTH" 0 3 273, +C4<00000000000000000000000000100000>;
v000001a4b420e940_0 .net *"_ivl_1", 0 0, L_000001a4b42ca910;  1 drivers
v000001a4b420ebc0_0 .net *"_ivl_3", 0 0, L_000001a4b42c91f0;  1 drivers
v000001a4b426b6a0_0 .net *"_ivl_4", 31 0, L_000001a4b42c9330;  1 drivers
v000001a4b426cfa0_0 .net "d0", 31 0, v000001a4b420d400_0;  alias, 1 drivers
v000001a4b426c0a0_0 .net "d1", 31 0, L_000001a4b4199d30;  alias, 1 drivers
v000001a4b426b420_0 .net "d2", 31 0, L_000001a4b42708e0;  alias, 1 drivers
v000001a4b426c3c0_0 .net "s", 1 0, L_000001a4b4270020;  alias, 1 drivers
v000001a4b426c640_0 .net "y", 31 0, L_000001a4b42ca050;  alias, 1 drivers
L_000001a4b42ca910 .part L_000001a4b4270020, 1, 1;
L_000001a4b42c91f0 .part L_000001a4b4270020, 0, 1;
L_000001a4b42c9330 .functor MUXZ 32, v000001a4b420d400_0, L_000001a4b4199d30, L_000001a4b42c91f0, C4<>;
L_000001a4b42ca050 .functor MUXZ 32, L_000001a4b42c9330, L_000001a4b42708e0, L_000001a4b42ca910, C4<>;
S_000001a4b4268590 .scope module, "rf" "regfile" 3 181, 3 220 0, S_000001a4b417b090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we3";
    .port_info 2 /INPUT 5 "a1";
    .port_info 3 /INPUT 5 "a2";
    .port_info 4 /INPUT 5 "a3";
    .port_info 5 /INPUT 32 "wd3";
    .port_info 6 /OUTPUT 32 "rd1";
    .port_info 7 /OUTPUT 32 "rd2";
v000001a4b426c460_0 .net *"_ivl_0", 31 0, L_000001a4b42c9a10;  1 drivers
v000001a4b426ba60_0 .net *"_ivl_10", 6 0, L_000001a4b42caeb0;  1 drivers
L_000001a4b42711c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001a4b426b380_0 .net *"_ivl_13", 1 0, L_000001a4b42711c0;  1 drivers
L_000001a4b4271208 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a4b426b4c0_0 .net/2u *"_ivl_14", 31 0, L_000001a4b4271208;  1 drivers
v000001a4b426b100_0 .net *"_ivl_18", 31 0, L_000001a4b42c9ab0;  1 drivers
L_000001a4b4271250 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a4b426cc80_0 .net *"_ivl_21", 26 0, L_000001a4b4271250;  1 drivers
L_000001a4b4271298 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a4b426c5a0_0 .net/2u *"_ivl_22", 31 0, L_000001a4b4271298;  1 drivers
v000001a4b426c280_0 .net *"_ivl_24", 0 0, L_000001a4b42caf50;  1 drivers
v000001a4b426c8c0_0 .net *"_ivl_26", 31 0, L_000001a4b42caa50;  1 drivers
v000001a4b426c6e0_0 .net *"_ivl_28", 6 0, L_000001a4b42c9b50;  1 drivers
L_000001a4b4271130 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a4b426bb00_0 .net *"_ivl_3", 26 0, L_000001a4b4271130;  1 drivers
L_000001a4b42712e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001a4b426b2e0_0 .net *"_ivl_31", 1 0, L_000001a4b42712e0;  1 drivers
L_000001a4b4271328 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a4b426bba0_0 .net/2u *"_ivl_32", 31 0, L_000001a4b4271328;  1 drivers
L_000001a4b4271178 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a4b426bc40_0 .net/2u *"_ivl_4", 31 0, L_000001a4b4271178;  1 drivers
v000001a4b426b7e0_0 .net *"_ivl_6", 0 0, L_000001a4b42c9fb0;  1 drivers
v000001a4b426b1a0_0 .net *"_ivl_8", 31 0, L_000001a4b42c9e70;  1 drivers
v000001a4b426b740_0 .net "a1", 4 0, L_000001a4b42c9f10;  1 drivers
v000001a4b426bce0_0 .net "a2", 4 0, L_000001a4b42c9dd0;  1 drivers
v000001a4b426ce60_0 .net "a3", 4 0, L_000001a4b42caaf0;  1 drivers
v000001a4b426b560_0 .net "clk", 0 0, v000001a4b4270340_0;  alias, 1 drivers
v000001a4b426b600_0 .net "rd1", 31 0, L_000001a4b42c9830;  alias, 1 drivers
v000001a4b426c820_0 .net "rd2", 31 0, L_000001a4b42c95b0;  alias, 1 drivers
v000001a4b426b240 .array "rf", 0 31, 31 0;
v000001a4b426b880_0 .net "wd3", 31 0, L_000001a4b42ca050;  alias, 1 drivers
v000001a4b426cf00_0 .net "we3", 0 0, L_000001a4b426fbc0;  alias, 1 drivers
L_000001a4b42c9a10 .concat [ 5 27 0 0], L_000001a4b42c9f10, L_000001a4b4271130;
L_000001a4b42c9fb0 .cmp/ne 32, L_000001a4b42c9a10, L_000001a4b4271178;
L_000001a4b42c9e70 .array/port v000001a4b426b240, L_000001a4b42caeb0;
L_000001a4b42caeb0 .concat [ 5 2 0 0], L_000001a4b42c9f10, L_000001a4b42711c0;
L_000001a4b42c9830 .functor MUXZ 32, L_000001a4b4271208, L_000001a4b42c9e70, L_000001a4b42c9fb0, C4<>;
L_000001a4b42c9ab0 .concat [ 5 27 0 0], L_000001a4b42c9dd0, L_000001a4b4271250;
L_000001a4b42caf50 .cmp/ne 32, L_000001a4b42c9ab0, L_000001a4b4271298;
L_000001a4b42caa50 .array/port v000001a4b426b240, L_000001a4b42c9b50;
L_000001a4b42c9b50 .concat [ 5 2 0 0], L_000001a4b42c9dd0, L_000001a4b42712e0;
L_000001a4b42c95b0 .functor MUXZ 32, L_000001a4b4271328, L_000001a4b42caa50, L_000001a4b42caf50, C4<>;
S_000001a4b42688b0 .scope module, "srcbmux" "mux2" 3 185, 3 265 0, S_000001a4b417b090;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_000001a4b41a4e50 .param/l "WIDTH" 0 3 265, +C4<00000000000000000000000000100000>;
v000001a4b426bd80_0 .net "d0", 31 0, L_000001a4b42c95b0;  alias, 1 drivers
v000001a4b426b920_0 .net "d1", 31 0, v000001a4b420e760_0;  alias, 1 drivers
v000001a4b426c000_0 .net "s", 0 0, L_000001a4b4270a20;  alias, 1 drivers
v000001a4b426b9c0_0 .net "y", 31 0, L_000001a4b42ca730;  alias, 1 drivers
L_000001a4b42ca730 .functor MUXZ 32, L_000001a4b42c95b0, v000001a4b420e760_0, L_000001a4b4270a20, C4<>;
    .scope S_000001a4b417af00;
T_0 ;
Ewait_0 .event/or E_000001a4b41a3810, E_0x0;
    %wait Ewait_0;
    %load/vec4 v000001a4b41b6e30_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 7;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %pushi/vec4 2047, 2047, 11;
    %store/vec4 v000001a4b41b6b10_0, 0, 11;
    %jmp T_0.8;
T_0.0 ;
    %pushi/vec4 1168, 0, 11;
    %store/vec4 v000001a4b41b6b10_0, 0, 11;
    %jmp T_0.8;
T_0.1 ;
    %pushi/vec4 448, 0, 11;
    %store/vec4 v000001a4b41b6b10_0, 0, 11;
    %jmp T_0.8;
T_0.2 ;
    %pushi/vec4 1796, 768, 11;
    %store/vec4 v000001a4b41b6b10_0, 0, 11;
    %jmp T_0.8;
T_0.3 ;
    %pushi/vec4 522, 0, 11;
    %store/vec4 v000001a4b41b6b10_0, 0, 11;
    %jmp T_0.8;
T_0.4 ;
    %pushi/vec4 1156, 0, 11;
    %store/vec4 v000001a4b41b6b10_0, 0, 11;
    %jmp T_0.8;
T_0.5 ;
    %pushi/vec4 1825, 0, 11;
    %store/vec4 v000001a4b41b6b10_0, 0, 11;
    %jmp T_0.8;
T_0.6 ;
    %pushi/vec4 1796, 768, 11;
    %store/vec4 v000001a4b41b6b10_0, 0, 11;
    %jmp T_0.8;
T_0.8 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001a4b4159550;
T_1 ;
Ewait_1 .event/or E_000001a4b41a3310, E_0x0;
    %wait Ewait_1;
    %load/vec4 v000001a4b41b5df0_0;
    %cmpi/e 11, 0, 7;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001a4b41b5d50_0, 0, 5;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001a4b41b6430_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %load/vec4 v000001a4b41b6f70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001a4b41b5d50_0, 0, 5;
    %jmp T_1.11;
T_1.6 ;
    %load/vec4 v000001a4b41b6750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.12, 8;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001a4b41b5d50_0, 0, 5;
    %jmp T_1.13;
T_1.12 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001a4b41b5d50_0, 0, 5;
T_1.13 ;
    %jmp T_1.11;
T_1.7 ;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v000001a4b41b5d50_0, 0, 5;
    %jmp T_1.11;
T_1.8 ;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v000001a4b41b5d50_0, 0, 5;
    %jmp T_1.11;
T_1.9 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v000001a4b41b5d50_0, 0, 5;
    %jmp T_1.11;
T_1.11 ;
    %pop/vec4 1;
    %jmp T_1.5;
T_1.2 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001a4b41b5d50_0, 0, 5;
    %jmp T_1.5;
T_1.3 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001a4b41b5d50_0, 0, 5;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001a4b4268270;
T_2 ;
    %wait E_000001a4b41a3110;
    %load/vec4 v000001a4b420e580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001a4b420d5e0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001a4b420d540_0;
    %assign/vec4 v000001a4b420d5e0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001a4b4268590;
T_3 ;
    %wait E_000001a4b41a3c50;
    %load/vec4 v000001a4b426cf00_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.2, 9;
    %load/vec4 v000001a4b426ce60_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_3.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v000001a4b426b880_0;
    %load/vec4 v000001a4b426ce60_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a4b426b240, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001a4b41862b0;
T_4 ;
Ewait_2 .event/or E_000001a4b41a2f10, E_0x0;
    %wait Ewait_2;
    %load/vec4 v000001a4b420dc20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v000001a4b420e760_0, 0, 32;
    %jmp T_4.5;
T_4.0 ;
    %load/vec4 v000001a4b420d4a0_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v000001a4b420d4a0_0;
    %parti/s 12, 13, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001a4b420e760_0, 0, 32;
    %jmp T_4.5;
T_4.1 ;
    %load/vec4 v000001a4b420d4a0_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v000001a4b420d4a0_0;
    %parti/s 7, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001a4b420d4a0_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001a4b420e760_0, 0, 32;
    %jmp T_4.5;
T_4.2 ;
    %load/vec4 v000001a4b420d4a0_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v000001a4b420d4a0_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001a4b420d4a0_0;
    %parti/s 6, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001a4b420d4a0_0;
    %parti/s 4, 1, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v000001a4b420e760_0, 0, 32;
    %jmp T_4.5;
T_4.3 ;
    %load/vec4 v000001a4b420d4a0_0;
    %parti/s 1, 24, 6;
    %replicate 12;
    %load/vec4 v000001a4b420d4a0_0;
    %parti/s 8, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001a4b420d4a0_0;
    %parti/s 1, 13, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001a4b420d4a0_0;
    %parti/s 10, 14, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v000001a4b420e760_0, 0, 32;
    %jmp T_4.5;
T_4.5 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001a4b41887f0;
T_5 ;
    %load/vec4 v000001a4b420e300_0;
    %parti/s 5, 0, 2;
    %store/vec4 v000001a4b420e9e0_0, 0, 5;
    %end;
    .thread T_5, $init;
    .scope S_000001a4b4186120;
T_6 ;
    %load/vec4 v000001a4b420e300_0;
    %parti/s 5, 0, 2;
    %store/vec4 v000001a4b420ec60_0, 0, 5;
    %end;
    .thread T_6, $init;
    .scope S_000001a4b4188660;
T_7 ;
Ewait_3 .event/or E_000001a4b41a3450, E_0x0;
    %wait Ewait_3;
    %load/vec4 v000001a4b420e8a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 5;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 5;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 5;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 5;
    %cmp/u;
    %jmp/1 T_7.15, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 5;
    %cmp/u;
    %jmp/1 T_7.16, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 5;
    %cmp/u;
    %jmp/1 T_7.17, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v000001a4b420d400_0, 0, 32;
    %jmp T_7.19;
T_7.0 ;
    %load/vec4 v000001a4b420cfa0_0;
    %store/vec4 v000001a4b420d400_0, 0, 32;
    %jmp T_7.19;
T_7.1 ;
    %load/vec4 v000001a4b420cfa0_0;
    %store/vec4 v000001a4b420d400_0, 0, 32;
    %jmp T_7.19;
T_7.2 ;
    %load/vec4 v000001a4b420d360_0;
    %load/vec4 v000001a4b420e300_0;
    %and;
    %store/vec4 v000001a4b420d400_0, 0, 32;
    %jmp T_7.19;
T_7.3 ;
    %load/vec4 v000001a4b420d360_0;
    %load/vec4 v000001a4b420e300_0;
    %or;
    %store/vec4 v000001a4b420d400_0, 0, 32;
    %jmp T_7.19;
T_7.4 ;
    %load/vec4 v000001a4b420d360_0;
    %load/vec4 v000001a4b420e300_0;
    %xor;
    %store/vec4 v000001a4b420d400_0, 0, 32;
    %jmp T_7.19;
T_7.5 ;
    %load/vec4 v000001a4b420d360_0;
    %store/vec4 v000001a4b420db80_0, 0, 32;
    %load/vec4 v000001a4b420e300_0;
    %store/vec4 v000001a4b420e620_0, 0, 32;
    %load/vec4 v000001a4b420db80_0;
    %load/vec4 v000001a4b420e620_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_7.20, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_7.21, 8;
T_7.20 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.21, 8;
 ; End of false expr.
    %blend;
T_7.21;
    %store/vec4 v000001a4b420d400_0, 0, 32;
    %jmp T_7.19;
T_7.6 ;
    %load/vec4 v000001a4b420d360_0;
    %load/vec4 v000001a4b420e300_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v000001a4b420d400_0, 0, 32;
    %jmp T_7.19;
T_7.7 ;
    %load/vec4 v000001a4b420d360_0;
    %load/vec4 v000001a4b420e300_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v000001a4b420d400_0, 0, 32;
    %jmp T_7.19;
T_7.8 ;
    %load/vec4 v000001a4b420d360_0;
    %load/vec4 v000001a4b420e300_0;
    %inv;
    %and;
    %store/vec4 v000001a4b420d400_0, 0, 32;
    %jmp T_7.19;
T_7.9 ;
    %load/vec4 v000001a4b420d360_0;
    %load/vec4 v000001a4b420e300_0;
    %inv;
    %or;
    %store/vec4 v000001a4b420d400_0, 0, 32;
    %jmp T_7.19;
T_7.10 ;
    %load/vec4 v000001a4b420d360_0;
    %load/vec4 v000001a4b420e300_0;
    %xor;
    %inv;
    %store/vec4 v000001a4b420d400_0, 0, 32;
    %jmp T_7.19;
T_7.11 ;
    %load/vec4 v000001a4b420d360_0;
    %store/vec4 v000001a4b420db80_0, 0, 32;
    %load/vec4 v000001a4b420e300_0;
    %store/vec4 v000001a4b420e620_0, 0, 32;
    %load/vec4 v000001a4b420db80_0;
    %load/vec4 v000001a4b420e620_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_7.22, 8;
    %load/vec4 v000001a4b420d360_0;
    %jmp/1 T_7.23, 8;
T_7.22 ; End of true expr.
    %load/vec4 v000001a4b420e300_0;
    %jmp/0 T_7.23, 8;
 ; End of false expr.
    %blend;
T_7.23;
    %store/vec4 v000001a4b420d400_0, 0, 32;
    %jmp T_7.19;
T_7.12 ;
    %load/vec4 v000001a4b420d360_0;
    %store/vec4 v000001a4b420db80_0, 0, 32;
    %load/vec4 v000001a4b420e300_0;
    %store/vec4 v000001a4b420e620_0, 0, 32;
    %load/vec4 v000001a4b420e620_0;
    %load/vec4 v000001a4b420db80_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_7.24, 8;
    %load/vec4 v000001a4b420d360_0;
    %jmp/1 T_7.25, 8;
T_7.24 ; End of true expr.
    %load/vec4 v000001a4b420e300_0;
    %jmp/0 T_7.25, 8;
 ; End of false expr.
    %blend;
T_7.25;
    %store/vec4 v000001a4b420d400_0, 0, 32;
    %jmp T_7.19;
T_7.13 ;
    %load/vec4 v000001a4b420d360_0;
    %load/vec4 v000001a4b420e300_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_7.26, 8;
    %load/vec4 v000001a4b420d360_0;
    %jmp/1 T_7.27, 8;
T_7.26 ; End of true expr.
    %load/vec4 v000001a4b420e300_0;
    %jmp/0 T_7.27, 8;
 ; End of false expr.
    %blend;
T_7.27;
    %store/vec4 v000001a4b420d400_0, 0, 32;
    %jmp T_7.19;
T_7.14 ;
    %load/vec4 v000001a4b420e300_0;
    %load/vec4 v000001a4b420d360_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_7.28, 8;
    %load/vec4 v000001a4b420d360_0;
    %jmp/1 T_7.29, 8;
T_7.28 ; End of true expr.
    %load/vec4 v000001a4b420e300_0;
    %jmp/0 T_7.29, 8;
 ; End of false expr.
    %blend;
T_7.29;
    %store/vec4 v000001a4b420d400_0, 0, 32;
    %jmp T_7.19;
T_7.15 ;
    %fork t_1, S_000001a4b41887f0;
    %jmp t_0;
    .scope S_000001a4b41887f0;
t_1 ;
    %load/vec4 v000001a4b420e9e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_7.30, 8;
    %load/vec4 v000001a4b420d360_0;
    %jmp/1 T_7.31, 8;
T_7.30 ; End of true expr.
    %load/vec4 v000001a4b420d360_0;
    %ix/getv 4, v000001a4b420e9e0_0;
    %shiftl 4;
    %load/vec4 v000001a4b420d360_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v000001a4b420e9e0_0;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %or;
    %jmp/0 T_7.31, 8;
 ; End of false expr.
    %blend;
T_7.31;
    %store/vec4 v000001a4b420d400_0, 0, 32;
    %end;
    .scope S_000001a4b4188660;
t_0 %join;
    %jmp T_7.19;
T_7.16 ;
    %fork t_3, S_000001a4b4186120;
    %jmp t_2;
    .scope S_000001a4b4186120;
t_3 ;
    %load/vec4 v000001a4b420ec60_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_7.32, 8;
    %load/vec4 v000001a4b420d360_0;
    %jmp/1 T_7.33, 8;
T_7.32 ; End of true expr.
    %load/vec4 v000001a4b420d360_0;
    %ix/getv 4, v000001a4b420ec60_0;
    %shiftr 4;
    %load/vec4 v000001a4b420d360_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v000001a4b420ec60_0;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %or;
    %jmp/0 T_7.33, 8;
 ; End of false expr.
    %blend;
T_7.33;
    %store/vec4 v000001a4b420d400_0, 0, 32;
    %end;
    .scope S_000001a4b4188660;
t_2 %join;
    %jmp T_7.19;
T_7.17 ;
    %load/vec4 v000001a4b420d360_0;
    %store/vec4 v000001a4b420db80_0, 0, 32;
    %load/vec4 v000001a4b420db80_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_mov 8, 5;
    %jmp/0 T_7.34, 8;
    %load/vec4 v000001a4b420d360_0;
    %jmp/1 T_7.35, 8;
T_7.34 ; End of true expr.
    %load/vec4 v000001a4b420d360_0;
    %inv;
    %addi 1, 0, 32;
    %jmp/0 T_7.35, 8;
 ; End of false expr.
    %blend;
T_7.35;
    %store/vec4 v000001a4b420d400_0, 0, 32;
    %jmp T_7.19;
T_7.19 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001a4b417b090;
T_8 ;
Ewait_4 .event/or E_000001a4b41a3a90, E_0x0;
    %wait Ewait_4;
    %load/vec4 v000001a4b426c780_0;
    %store/vec4 v000001a4b42702a0_0, 0, 5;
    %load/vec4 v000001a4b426c1e0_0;
    %parti/s 7, 0, 2;
    %cmpi/e 11, 0, 7;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v000001a4b426c1e0_0;
    %parti/s 7, 25, 6;
    %load/vec4 v000001a4b426c1e0_0;
    %parti/s 3, 12, 5;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 10;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 10;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 10;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 10;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 10;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 10;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 10;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 10;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 10;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 10;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001a4b42702a0_0, 0, 5;
    %jmp T_8.13;
T_8.2 ;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v000001a4b42702a0_0, 0, 5;
    %jmp T_8.13;
T_8.3 ;
    %pushi/vec4 17, 0, 5;
    %store/vec4 v000001a4b42702a0_0, 0, 5;
    %jmp T_8.13;
T_8.4 ;
    %pushi/vec4 18, 0, 5;
    %store/vec4 v000001a4b42702a0_0, 0, 5;
    %jmp T_8.13;
T_8.5 ;
    %pushi/vec4 19, 0, 5;
    %store/vec4 v000001a4b42702a0_0, 0, 5;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 20, 0, 5;
    %store/vec4 v000001a4b42702a0_0, 0, 5;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 21, 0, 5;
    %store/vec4 v000001a4b42702a0_0, 0, 5;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 22, 0, 5;
    %store/vec4 v000001a4b42702a0_0, 0, 5;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 23, 0, 5;
    %store/vec4 v000001a4b42702a0_0, 0, 5;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 24, 0, 5;
    %store/vec4 v000001a4b42702a0_0, 0, 5;
    %jmp T_8.13;
T_8.11 ;
    %pushi/vec4 25, 0, 5;
    %store/vec4 v000001a4b42702a0_0, 0, 5;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.0 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000001a4b425dbd0;
T_9 ;
    %vpi_call/w 3 288 "$readmemh", "riscvtest.txt", v000001a4b41b6250 {0 0 0};
    %end;
    .thread T_9;
    .scope S_000001a4b41bfd10;
T_10 ;
    %wait E_000001a4b41a3c50;
    %load/vec4 v000001a4b41b57b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v000001a4b41b5710_0;
    %load/vec4 v000001a4b41b5a30_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a4b41b5990, 0, 4;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001a4b41bf430;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a4b4270980_0, 0;
    %delay 22, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a4b4270980_0, 0;
    %end;
    .thread T_11;
    .scope S_000001a4b41bf430;
T_12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a4b4270340_0, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a4b4270340_0, 0;
    %delay 5, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001a4b41bf430;
T_13 ;
    %wait E_000001a4b41a3e10;
    %load/vec4 v000001a4b426fb20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v000001a4b426fda0_0;
    %pushi/vec4 100, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v000001a4b426f580_0;
    %pushi/vec4 25, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %vpi_call/w 3 30 "$display", "Simulation succeeded" {0 0 0};
    %vpi_call/w 3 31 "$stop" {0 0 0};
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v000001a4b426fda0_0;
    %cmpi/ne 96, 0, 32;
    %jmp/0xz  T_13.4, 6;
    %vpi_call/w 3 33 "$display", "Simulation failed" {0 0 0};
    %vpi_call/w 3 34 "$stop" {0 0 0};
T_13.4 ;
T_13.3 ;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "-";
    "riscvsingle.sv";
