{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 14 17:36:09 2017 " "Info: Processing started: Sun May 14 17:36:09 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off cursach -c cursach --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off cursach -c cursach --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { -16 -64 104 0 "clk" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "cpu:inst1\|ComRetr:inst3\|jkffre:inst12\|6 " "Info: Detected ripple clock \"cpu:inst1\|ComRetr:inst3\|jkffre:inst12\|6\" as buffer" {  } { { "jkffre.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/jkffre.bdf" { { 120 376 440 200 "6" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu:inst1\|ComRetr:inst3\|jkffre:inst12\|6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register cpu:inst1\|ComRetr:inst3\|instruct:inst8\|lpm_ff:lpm_ff_component\|dffs\[2\] memory memory:inst\|lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_8001:auto_generated\|ram_block1a24~porta_address_reg4 73.14 MHz 13.672 ns Internal " "Info: Clock \"clk\" has Internal fmax of 73.14 MHz between source register \"cpu:inst1\|ComRetr:inst3\|instruct:inst8\|lpm_ff:lpm_ff_component\|dffs\[2\]\" and destination memory \"memory:inst\|lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_8001:auto_generated\|ram_block1a24~porta_address_reg4\" (period= 13.672 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.441 ns + Longest register memory " "Info: + Longest register to memory delay is 4.441 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cpu:inst1\|ComRetr:inst3\|instruct:inst8\|lpm_ff:lpm_ff_component\|dffs\[2\] 1 REG LCFF_X18_Y14_N23 24 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y14_N23; Fanout = 24; REG Node = 'cpu:inst1\|ComRetr:inst3\|instruct:inst8\|lpm_ff:lpm_ff_component\|dffs\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.333 ns) 0.333 ns cpu:inst1\|loadOP2:inst6\|inst23 2 COMB LCCOMB_X18_Y14_N22 15 " "Info: 2: + IC(0.000 ns) + CELL(0.333 ns) = 0.333 ns; Loc. = LCCOMB_X18_Y14_N22; Fanout = 15; COMB Node = 'cpu:inst1\|loadOP2:inst6\|inst23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.333 ns" { cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[2] cpu:inst1|loadOP2:inst6|inst23 } "NODE_NAME" } } { "loadOP2.bdf" "" { Schematic "D:/SIFO/cursach/loadOP2.bdf" { { 520 496 560 568 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.564 ns) + CELL(0.228 ns) 1.125 ns cpu:inst1\|ComRetr:inst3\|lpm_bustri2:inst1\|lpm_bustri:lpm_bustri_component\|dout\[13\]~15 3 COMB LCCOMB_X18_Y14_N10 59 " "Info: 3: + IC(0.564 ns) + CELL(0.228 ns) = 1.125 ns; Loc. = LCCOMB_X18_Y14_N10; Fanout = 59; COMB Node = 'cpu:inst1\|ComRetr:inst3\|lpm_bustri2:inst1\|lpm_bustri:lpm_bustri_component\|dout\[13\]~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.792 ns" { cpu:inst1|loadOP2:inst6|inst23 cpu:inst1|ComRetr:inst3|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component|dout[13]~15 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.756 ns) + CELL(0.366 ns) 2.247 ns cpu:inst1\|ComRetr:inst3\|lpm_bustri2:inst1\|lpm_bustri:lpm_bustri_component\|dout\[4\]~52 4 COMB LCCOMB_X21_Y14_N2 60 " "Info: 4: + IC(0.756 ns) + CELL(0.366 ns) = 2.247 ns; Loc. = LCCOMB_X21_Y14_N2; Fanout = 60; COMB Node = 'cpu:inst1\|ComRetr:inst3\|lpm_bustri2:inst1\|lpm_bustri:lpm_bustri_component\|dout\[4\]~52'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.122 ns" { cpu:inst1|ComRetr:inst3|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component|dout[13]~15 cpu:inst1|ComRetr:inst3|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component|dout[4]~52 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.091 ns) + CELL(0.103 ns) 4.441 ns memory:inst\|lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_8001:auto_generated\|ram_block1a24~porta_address_reg4 5 MEM M4K_X8_Y20 1 " "Info: 5: + IC(2.091 ns) + CELL(0.103 ns) = 4.441 ns; Loc. = M4K_X8_Y20; Fanout = 1; MEM Node = 'memory:inst\|lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_8001:auto_generated\|ram_block1a24~porta_address_reg4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.194 ns" { cpu:inst1|ComRetr:inst3|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component|dout[4]~52 memory:inst|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_8001:auto_generated|ram_block1a24~porta_address_reg4 } "NODE_NAME" } } { "db/altsyncram_8001.tdf" "" { Text "D:/SIFO/cursach/db/altsyncram_8001.tdf" 497 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.030 ns ( 23.19 % ) " "Info: Total cell delay = 1.030 ns ( 23.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.411 ns ( 76.81 % ) " "Info: Total interconnect delay = 3.411 ns ( 76.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.441 ns" { cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[2] cpu:inst1|loadOP2:inst6|inst23 cpu:inst1|ComRetr:inst3|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component|dout[13]~15 cpu:inst1|ComRetr:inst3|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component|dout[4]~52 memory:inst|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_8001:auto_generated|ram_block1a24~porta_address_reg4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.441 ns" { cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[2] {} cpu:inst1|loadOP2:inst6|inst23 {} cpu:inst1|ComRetr:inst3|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component|dout[13]~15 {} cpu:inst1|ComRetr:inst3|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component|dout[4]~52 {} memory:inst|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_8001:auto_generated|ram_block1a24~porta_address_reg4 {} } { 0.000ns 0.000ns 0.564ns 0.756ns 2.091ns } { 0.000ns 0.333ns 0.228ns 0.366ns 0.103ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.279 ns - Smallest " "Info: - Smallest clock skew is -2.279 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.341 ns + Shortest memory " "Info: + Shortest clock path from clock \"clk\" to destination memory is 2.341 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { -16 -64 104 0 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 1039 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1039; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { -16 -64 104 0 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.663 ns) + CELL(0.481 ns) 2.341 ns memory:inst\|lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_8001:auto_generated\|ram_block1a24~porta_address_reg4 3 MEM M4K_X8_Y20 1 " "Info: 3: + IC(0.663 ns) + CELL(0.481 ns) = 2.341 ns; Loc. = M4K_X8_Y20; Fanout = 1; MEM Node = 'memory:inst\|lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_8001:auto_generated\|ram_block1a24~porta_address_reg4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.144 ns" { clk~clkctrl memory:inst|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_8001:auto_generated|ram_block1a24~porta_address_reg4 } "NODE_NAME" } } { "db/altsyncram_8001.tdf" "" { Text "D:/SIFO/cursach/db/altsyncram_8001.tdf" 497 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.335 ns ( 57.03 % ) " "Info: Total cell delay = 1.335 ns ( 57.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.006 ns ( 42.97 % ) " "Info: Total interconnect delay = 1.006 ns ( 42.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.341 ns" { clk clk~clkctrl memory:inst|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_8001:auto_generated|ram_block1a24~porta_address_reg4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.341 ns" { clk {} clk~combout {} clk~clkctrl {} memory:inst|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_8001:auto_generated|ram_block1a24~porta_address_reg4 {} } { 0.000ns 0.000ns 0.343ns 0.663ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 4.620 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 4.620 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { -16 -64 104 0 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.079 ns) + CELL(0.712 ns) 2.645 ns cpu:inst1\|ComRetr:inst3\|jkffre:inst12\|6 2 REG LCFF_X1_Y15_N31 2 " "Info: 2: + IC(1.079 ns) + CELL(0.712 ns) = 2.645 ns; Loc. = LCFF_X1_Y15_N31; Fanout = 2; REG Node = 'cpu:inst1\|ComRetr:inst3\|jkffre:inst12\|6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.791 ns" { clk cpu:inst1|ComRetr:inst3|jkffre:inst12|6 } "NODE_NAME" } } { "jkffre.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/jkffre.bdf" { { 120 376 440 200 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.705 ns) + CELL(0.000 ns) 3.350 ns cpu:inst1\|ComRetr:inst3\|jkffre:inst12\|6~clkctrl 3 COMB CLKCTRL_G1 29 " "Info: 3: + IC(0.705 ns) + CELL(0.000 ns) = 3.350 ns; Loc. = CLKCTRL_G1; Fanout = 29; COMB Node = 'cpu:inst1\|ComRetr:inst3\|jkffre:inst12\|6~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.705 ns" { cpu:inst1|ComRetr:inst3|jkffre:inst12|6 cpu:inst1|ComRetr:inst3|jkffre:inst12|6~clkctrl } "NODE_NAME" } } { "jkffre.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/jkffre.bdf" { { 120 376 440 200 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.652 ns) + CELL(0.618 ns) 4.620 ns cpu:inst1\|ComRetr:inst3\|instruct:inst8\|lpm_ff:lpm_ff_component\|dffs\[2\] 4 REG LCFF_X18_Y14_N23 24 " "Info: 4: + IC(0.652 ns) + CELL(0.618 ns) = 4.620 ns; Loc. = LCFF_X18_Y14_N23; Fanout = 24; REG Node = 'cpu:inst1\|ComRetr:inst3\|instruct:inst8\|lpm_ff:lpm_ff_component\|dffs\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.270 ns" { cpu:inst1|ComRetr:inst3|jkffre:inst12|6~clkctrl cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.184 ns ( 47.27 % ) " "Info: Total cell delay = 2.184 ns ( 47.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.436 ns ( 52.73 % ) " "Info: Total interconnect delay = 2.436 ns ( 52.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.620 ns" { clk cpu:inst1|ComRetr:inst3|jkffre:inst12|6 cpu:inst1|ComRetr:inst3|jkffre:inst12|6~clkctrl cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.620 ns" { clk {} clk~combout {} cpu:inst1|ComRetr:inst3|jkffre:inst12|6 {} cpu:inst1|ComRetr:inst3|jkffre:inst12|6~clkctrl {} cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 1.079ns 0.705ns 0.652ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.341 ns" { clk clk~clkctrl memory:inst|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_8001:auto_generated|ram_block1a24~porta_address_reg4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.341 ns" { clk {} clk~combout {} clk~clkctrl {} memory:inst|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_8001:auto_generated|ram_block1a24~porta_address_reg4 {} } { 0.000ns 0.000ns 0.343ns 0.663ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.620 ns" { clk cpu:inst1|ComRetr:inst3|jkffre:inst12|6 cpu:inst1|ComRetr:inst3|jkffre:inst12|6~clkctrl cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.620 ns" { clk {} clk~combout {} cpu:inst1|ComRetr:inst3|jkffre:inst12|6 {} cpu:inst1|ComRetr:inst3|jkffre:inst12|6~clkctrl {} cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 1.079ns 0.705ns 0.652ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_8001.tdf" "" { Text "D:/SIFO/cursach/db/altsyncram_8001.tdf" 497 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "db/altsyncram_8001.tdf" "" { Text "D:/SIFO/cursach/db/altsyncram_8001.tdf" 497 2 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.441 ns" { cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[2] cpu:inst1|loadOP2:inst6|inst23 cpu:inst1|ComRetr:inst3|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component|dout[13]~15 cpu:inst1|ComRetr:inst3|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component|dout[4]~52 memory:inst|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_8001:auto_generated|ram_block1a24~porta_address_reg4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.441 ns" { cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[2] {} cpu:inst1|loadOP2:inst6|inst23 {} cpu:inst1|ComRetr:inst3|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component|dout[13]~15 {} cpu:inst1|ComRetr:inst3|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component|dout[4]~52 {} memory:inst|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_8001:auto_generated|ram_block1a24~porta_address_reg4 {} } { 0.000ns 0.000ns 0.564ns 0.756ns 2.091ns } { 0.000ns 0.333ns 0.228ns 0.366ns 0.103ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.341 ns" { clk clk~clkctrl memory:inst|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_8001:auto_generated|ram_block1a24~porta_address_reg4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.341 ns" { clk {} clk~combout {} clk~clkctrl {} memory:inst|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_8001:auto_generated|ram_block1a24~porta_address_reg4 {} } { 0.000ns 0.000ns 0.343ns 0.663ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.620 ns" { clk cpu:inst1|ComRetr:inst3|jkffre:inst12|6 cpu:inst1|ComRetr:inst3|jkffre:inst12|6~clkctrl cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.620 ns" { clk {} clk~combout {} cpu:inst1|ComRetr:inst3|jkffre:inst12|6 {} cpu:inst1|ComRetr:inst3|jkffre:inst12|6~clkctrl {} cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 1.079ns 0.705ns 0.652ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 2 " "Warning: Circuit may not operate. Detected 2 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "memory:inst\|lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_ii91:auto_generated\|address_reg_a\[0\] cpu:inst1\|ComRetr:inst3\|reg:inst7\|lpm_ff:lpm_ff_component\|dffs\[3\] clk 406 ps " "Info: Found hold time violation between source  pin or register \"memory:inst\|lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_ii91:auto_generated\|address_reg_a\[0\]\" and destination pin or register \"cpu:inst1\|ComRetr:inst3\|reg:inst7\|lpm_ff:lpm_ff_component\|dffs\[3\]\" for clock \"clk\" (Hold time is 406 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.157 ns + Largest " "Info: + Largest clock skew is 2.157 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 4.616 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 4.616 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { -16 -64 104 0 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.079 ns) + CELL(0.712 ns) 2.645 ns cpu:inst1\|ComRetr:inst3\|jkffre:inst12\|6 2 REG LCFF_X1_Y15_N31 2 " "Info: 2: + IC(1.079 ns) + CELL(0.712 ns) = 2.645 ns; Loc. = LCFF_X1_Y15_N31; Fanout = 2; REG Node = 'cpu:inst1\|ComRetr:inst3\|jkffre:inst12\|6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.791 ns" { clk cpu:inst1|ComRetr:inst3|jkffre:inst12|6 } "NODE_NAME" } } { "jkffre.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/jkffre.bdf" { { 120 376 440 200 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.705 ns) + CELL(0.000 ns) 3.350 ns cpu:inst1\|ComRetr:inst3\|jkffre:inst12\|6~clkctrl 3 COMB CLKCTRL_G1 29 " "Info: 3: + IC(0.705 ns) + CELL(0.000 ns) = 3.350 ns; Loc. = CLKCTRL_G1; Fanout = 29; COMB Node = 'cpu:inst1\|ComRetr:inst3\|jkffre:inst12\|6~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.705 ns" { cpu:inst1|ComRetr:inst3|jkffre:inst12|6 cpu:inst1|ComRetr:inst3|jkffre:inst12|6~clkctrl } "NODE_NAME" } } { "jkffre.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/jkffre.bdf" { { 120 376 440 200 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.648 ns) + CELL(0.618 ns) 4.616 ns cpu:inst1\|ComRetr:inst3\|reg:inst7\|lpm_ff:lpm_ff_component\|dffs\[3\] 4 REG LCFF_X17_Y15_N11 6 " "Info: 4: + IC(0.648 ns) + CELL(0.618 ns) = 4.616 ns; Loc. = LCFF_X17_Y15_N11; Fanout = 6; REG Node = 'cpu:inst1\|ComRetr:inst3\|reg:inst7\|lpm_ff:lpm_ff_component\|dffs\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.266 ns" { cpu:inst1|ComRetr:inst3|jkffre:inst12|6~clkctrl cpu:inst1|ComRetr:inst3|reg:inst7|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.184 ns ( 47.31 % ) " "Info: Total cell delay = 2.184 ns ( 47.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.432 ns ( 52.69 % ) " "Info: Total interconnect delay = 2.432 ns ( 52.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.616 ns" { clk cpu:inst1|ComRetr:inst3|jkffre:inst12|6 cpu:inst1|ComRetr:inst3|jkffre:inst12|6~clkctrl cpu:inst1|ComRetr:inst3|reg:inst7|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.616 ns" { clk {} clk~combout {} cpu:inst1|ComRetr:inst3|jkffre:inst12|6 {} cpu:inst1|ComRetr:inst3|jkffre:inst12|6~clkctrl {} cpu:inst1|ComRetr:inst3|reg:inst7|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 1.079ns 0.705ns 0.648ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.459 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.459 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { -16 -64 104 0 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 1039 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1039; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { -16 -64 104 0 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.644 ns) + CELL(0.618 ns) 2.459 ns memory:inst\|lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_ii91:auto_generated\|address_reg_a\[0\] 3 REG LCFF_X18_Y16_N27 33 " "Info: 3: + IC(0.644 ns) + CELL(0.618 ns) = 2.459 ns; Loc. = LCFF_X18_Y16_N27; Fanout = 33; REG Node = 'memory:inst\|lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_ii91:auto_generated\|address_reg_a\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.262 ns" { clk~clkctrl memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|address_reg_a[0] } "NODE_NAME" } } { "db/altsyncram_ii91.tdf" "" { Text "D:/SIFO/cursach/db/altsyncram_ii91.tdf" 40 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.86 % ) " "Info: Total cell delay = 1.472 ns ( 59.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.987 ns ( 40.14 % ) " "Info: Total interconnect delay = 0.987 ns ( 40.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.459 ns" { clk clk~clkctrl memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|address_reg_a[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.459 ns" { clk {} clk~combout {} clk~clkctrl {} memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|address_reg_a[0] {} } { 0.000ns 0.000ns 0.343ns 0.644ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.616 ns" { clk cpu:inst1|ComRetr:inst3|jkffre:inst12|6 cpu:inst1|ComRetr:inst3|jkffre:inst12|6~clkctrl cpu:inst1|ComRetr:inst3|reg:inst7|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.616 ns" { clk {} clk~combout {} cpu:inst1|ComRetr:inst3|jkffre:inst12|6 {} cpu:inst1|ComRetr:inst3|jkffre:inst12|6~clkctrl {} cpu:inst1|ComRetr:inst3|reg:inst7|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 1.079ns 0.705ns 0.648ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.459 ns" { clk clk~clkctrl memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|address_reg_a[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.459 ns" { clk {} clk~combout {} clk~clkctrl {} memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|address_reg_a[0] {} } { 0.000ns 0.000ns 0.343ns 0.644ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "db/altsyncram_ii91.tdf" "" { Text "D:/SIFO/cursach/db/altsyncram_ii91.tdf" 40 15 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.806 ns - Shortest register register " "Info: - Shortest register to register delay is 1.806 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns memory:inst\|lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_ii91:auto_generated\|address_reg_a\[0\] 1 REG LCFF_X18_Y16_N27 33 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y16_N27; Fanout = 33; REG Node = 'memory:inst\|lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_ii91:auto_generated\|address_reg_a\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|address_reg_a[0] } "NODE_NAME" } } { "db/altsyncram_ii91.tdf" "" { Text "D:/SIFO/cursach/db/altsyncram_ii91.tdf" 40 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.670 ns) + CELL(0.228 ns) 0.898 ns memory:inst\|lpm_bustri0:inst11\|lpm_bustri:lpm_bustri_component\|dout\[3\]~11 2 COMB LCCOMB_X18_Y15_N14 1 " "Info: 2: + IC(0.670 ns) + CELL(0.228 ns) = 0.898 ns; Loc. = LCCOMB_X18_Y15_N14; Fanout = 1; COMB Node = 'memory:inst\|lpm_bustri0:inst11\|lpm_bustri:lpm_bustri_component\|dout\[3\]~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.898 ns" { memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|address_reg_a[0] memory:inst|lpm_bustri0:inst11|lpm_bustri:lpm_bustri_component|dout[3]~11 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(0.053 ns) 1.151 ns memory:inst\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|din\[3\]~27 3 COMB LCCOMB_X18_Y15_N28 15 " "Info: 3: + IC(0.200 ns) + CELL(0.053 ns) = 1.151 ns; Loc. = LCCOMB_X18_Y15_N28; Fanout = 15; COMB Node = 'memory:inst\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|din\[3\]~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.253 ns" { memory:inst|lpm_bustri0:inst11|lpm_bustri:lpm_bustri_component|dout[3]~11 memory:inst|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component|din[3]~27 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.346 ns) + CELL(0.309 ns) 1.806 ns cpu:inst1\|ComRetr:inst3\|reg:inst7\|lpm_ff:lpm_ff_component\|dffs\[3\] 4 REG LCFF_X17_Y15_N11 6 " "Info: 4: + IC(0.346 ns) + CELL(0.309 ns) = 1.806 ns; Loc. = LCFF_X17_Y15_N11; Fanout = 6; REG Node = 'cpu:inst1\|ComRetr:inst3\|reg:inst7\|lpm_ff:lpm_ff_component\|dffs\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.655 ns" { memory:inst|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component|din[3]~27 cpu:inst1|ComRetr:inst3|reg:inst7|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.590 ns ( 32.67 % ) " "Info: Total cell delay = 0.590 ns ( 32.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.216 ns ( 67.33 % ) " "Info: Total interconnect delay = 1.216 ns ( 67.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.806 ns" { memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|address_reg_a[0] memory:inst|lpm_bustri0:inst11|lpm_bustri:lpm_bustri_component|dout[3]~11 memory:inst|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component|din[3]~27 cpu:inst1|ComRetr:inst3|reg:inst7|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.806 ns" { memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|address_reg_a[0] {} memory:inst|lpm_bustri0:inst11|lpm_bustri:lpm_bustri_component|dout[3]~11 {} memory:inst|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component|din[3]~27 {} cpu:inst1|ComRetr:inst3|reg:inst7|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.670ns 0.200ns 0.346ns } { 0.000ns 0.228ns 0.053ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "db/altsyncram_ii91.tdf" "" { Text "D:/SIFO/cursach/db/altsyncram_ii91.tdf" 40 15 0 } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.616 ns" { clk cpu:inst1|ComRetr:inst3|jkffre:inst12|6 cpu:inst1|ComRetr:inst3|jkffre:inst12|6~clkctrl cpu:inst1|ComRetr:inst3|reg:inst7|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.616 ns" { clk {} clk~combout {} cpu:inst1|ComRetr:inst3|jkffre:inst12|6 {} cpu:inst1|ComRetr:inst3|jkffre:inst12|6~clkctrl {} cpu:inst1|ComRetr:inst3|reg:inst7|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 1.079ns 0.705ns 0.648ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.459 ns" { clk clk~clkctrl memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|address_reg_a[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.459 ns" { clk {} clk~combout {} clk~clkctrl {} memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|address_reg_a[0] {} } { 0.000ns 0.000ns 0.343ns 0.644ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.806 ns" { memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|address_reg_a[0] memory:inst|lpm_bustri0:inst11|lpm_bustri:lpm_bustri_component|dout[3]~11 memory:inst|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component|din[3]~27 cpu:inst1|ComRetr:inst3|reg:inst7|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.806 ns" { memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|address_reg_a[0] {} memory:inst|lpm_bustri0:inst11|lpm_bustri:lpm_bustri_component|dout[3]~11 {} memory:inst|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component|din[3]~27 {} cpu:inst1|ComRetr:inst3|reg:inst7|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.670ns 0.200ns 0.346ns } { 0.000ns 0.228ns 0.053ns 0.309ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "memory:inst\|lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_ii91:auto_generated\|ram_block1a9~porta_we_reg write clk 7.654 ns memory " "Info: tsu for memory \"memory:inst\|lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_ii91:auto_generated\|ram_block1a9~porta_we_reg\" (data pin = \"write\", clock pin = \"clk\") is 7.654 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.970 ns + Longest pin memory " "Info: + Longest pin to memory delay is 9.970 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.837 ns) 0.837 ns write 1 PIN PIN_W11 17 " "Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_W11; Fanout = 17; PIN Node = 'write'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { write } "NODE_NAME" } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { -32 -64 104 -16 "write" "" } { -40 104 192 -24 "write" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.370 ns) + CELL(0.225 ns) 6.432 ns memory:inst\|lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_ii91:auto_generated\|decode_3pa:decode3\|eq_node\[1\]~0 2 COMB LCCOMB_X18_Y17_N26 2 " "Info: 2: + IC(5.370 ns) + CELL(0.225 ns) = 6.432 ns; Loc. = LCCOMB_X18_Y17_N26; Fanout = 2; COMB Node = 'memory:inst\|lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_ii91:auto_generated\|decode_3pa:decode3\|eq_node\[1\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.595 ns" { write memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|decode_3pa:decode3|eq_node[1]~0 } "NODE_NAME" } } { "db/decode_3pa.tdf" "" { Text "D:/SIFO/cursach/db/decode_3pa.tdf" 29 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.118 ns) + CELL(0.357 ns) 7.907 ns memory:inst\|lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_ii91:auto_generated\|decode_3pa:decode3\|eq_node\[0\]~2 3 COMB LCCOMB_X19_Y15_N18 15 " "Info: 3: + IC(1.118 ns) + CELL(0.357 ns) = 7.907 ns; Loc. = LCCOMB_X19_Y15_N18; Fanout = 15; COMB Node = 'memory:inst\|lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_ii91:auto_generated\|decode_3pa:decode3\|eq_node\[0\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.475 ns" { memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|decode_3pa:decode3|eq_node[1]~0 memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|decode_3pa:decode3|eq_node[0]~2 } "NODE_NAME" } } { "db/decode_3pa.tdf" "" { Text "D:/SIFO/cursach/db/decode_3pa.tdf" 29 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.829 ns) + CELL(0.234 ns) 9.970 ns memory:inst\|lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_ii91:auto_generated\|ram_block1a9~porta_we_reg 4 MEM M4K_X32_Y7 1 " "Info: 4: + IC(1.829 ns) + CELL(0.234 ns) = 9.970 ns; Loc. = M4K_X32_Y7; Fanout = 1; MEM Node = 'memory:inst\|lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_ii91:auto_generated\|ram_block1a9~porta_we_reg'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.063 ns" { memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|decode_3pa:decode3|eq_node[0]~2 memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|ram_block1a9~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_ii91.tdf" "" { Text "D:/SIFO/cursach/db/altsyncram_ii91.tdf" 215 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.653 ns ( 16.58 % ) " "Info: Total cell delay = 1.653 ns ( 16.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.317 ns ( 83.42 % ) " "Info: Total interconnect delay = 8.317 ns ( 83.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.970 ns" { write memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|decode_3pa:decode3|eq_node[1]~0 memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|decode_3pa:decode3|eq_node[0]~2 memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|ram_block1a9~porta_we_reg } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.970 ns" { write {} write~combout {} memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|decode_3pa:decode3|eq_node[1]~0 {} memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|decode_3pa:decode3|eq_node[0]~2 {} memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|ram_block1a9~porta_we_reg {} } { 0.000ns 0.000ns 5.370ns 1.118ns 1.829ns } { 0.000ns 0.837ns 0.225ns 0.357ns 0.234ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_ii91.tdf" "" { Text "D:/SIFO/cursach/db/altsyncram_ii91.tdf" 215 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.338 ns - Shortest memory " "Info: - Shortest clock path from clock \"clk\" to destination memory is 2.338 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { -16 -64 104 0 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 1039 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1039; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { -16 -64 104 0 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.660 ns) + CELL(0.481 ns) 2.338 ns memory:inst\|lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_ii91:auto_generated\|ram_block1a9~porta_we_reg 3 MEM M4K_X32_Y7 1 " "Info: 3: + IC(0.660 ns) + CELL(0.481 ns) = 2.338 ns; Loc. = M4K_X32_Y7; Fanout = 1; MEM Node = 'memory:inst\|lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_ii91:auto_generated\|ram_block1a9~porta_we_reg'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.141 ns" { clk~clkctrl memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|ram_block1a9~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_ii91.tdf" "" { Text "D:/SIFO/cursach/db/altsyncram_ii91.tdf" 215 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.335 ns ( 57.10 % ) " "Info: Total cell delay = 1.335 ns ( 57.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.003 ns ( 42.90 % ) " "Info: Total interconnect delay = 1.003 ns ( 42.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.338 ns" { clk clk~clkctrl memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|ram_block1a9~porta_we_reg } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.338 ns" { clk {} clk~combout {} clk~clkctrl {} memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|ram_block1a9~porta_we_reg {} } { 0.000ns 0.000ns 0.343ns 0.660ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.970 ns" { write memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|decode_3pa:decode3|eq_node[1]~0 memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|decode_3pa:decode3|eq_node[0]~2 memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|ram_block1a9~porta_we_reg } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.970 ns" { write {} write~combout {} memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|decode_3pa:decode3|eq_node[1]~0 {} memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|decode_3pa:decode3|eq_node[0]~2 {} memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|ram_block1a9~porta_we_reg {} } { 0.000ns 0.000ns 5.370ns 1.118ns 1.829ns } { 0.000ns 0.837ns 0.225ns 0.357ns 0.234ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.338 ns" { clk clk~clkctrl memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|ram_block1a9~porta_we_reg } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.338 ns" { clk {} clk~combout {} clk~clkctrl {} memory:inst|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_ii91:auto_generated|ram_block1a9~porta_we_reg {} } { 0.000ns 0.000ns 0.343ns 0.660ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk mem_out\[10\] cpu:inst1\|ComRetr:inst3\|instruct:inst8\|lpm_ff:lpm_ff_component\|dffs\[2\] 13.016 ns register " "Info: tco from clock \"clk\" to destination pin \"mem_out\[10\]\" through register \"cpu:inst1\|ComRetr:inst3\|instruct:inst8\|lpm_ff:lpm_ff_component\|dffs\[2\]\" is 13.016 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 4.620 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 4.620 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { -16 -64 104 0 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.079 ns) + CELL(0.712 ns) 2.645 ns cpu:inst1\|ComRetr:inst3\|jkffre:inst12\|6 2 REG LCFF_X1_Y15_N31 2 " "Info: 2: + IC(1.079 ns) + CELL(0.712 ns) = 2.645 ns; Loc. = LCFF_X1_Y15_N31; Fanout = 2; REG Node = 'cpu:inst1\|ComRetr:inst3\|jkffre:inst12\|6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.791 ns" { clk cpu:inst1|ComRetr:inst3|jkffre:inst12|6 } "NODE_NAME" } } { "jkffre.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/jkffre.bdf" { { 120 376 440 200 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.705 ns) + CELL(0.000 ns) 3.350 ns cpu:inst1\|ComRetr:inst3\|jkffre:inst12\|6~clkctrl 3 COMB CLKCTRL_G1 29 " "Info: 3: + IC(0.705 ns) + CELL(0.000 ns) = 3.350 ns; Loc. = CLKCTRL_G1; Fanout = 29; COMB Node = 'cpu:inst1\|ComRetr:inst3\|jkffre:inst12\|6~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.705 ns" { cpu:inst1|ComRetr:inst3|jkffre:inst12|6 cpu:inst1|ComRetr:inst3|jkffre:inst12|6~clkctrl } "NODE_NAME" } } { "jkffre.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/jkffre.bdf" { { 120 376 440 200 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.652 ns) + CELL(0.618 ns) 4.620 ns cpu:inst1\|ComRetr:inst3\|instruct:inst8\|lpm_ff:lpm_ff_component\|dffs\[2\] 4 REG LCFF_X18_Y14_N23 24 " "Info: 4: + IC(0.652 ns) + CELL(0.618 ns) = 4.620 ns; Loc. = LCFF_X18_Y14_N23; Fanout = 24; REG Node = 'cpu:inst1\|ComRetr:inst3\|instruct:inst8\|lpm_ff:lpm_ff_component\|dffs\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.270 ns" { cpu:inst1|ComRetr:inst3|jkffre:inst12|6~clkctrl cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.184 ns ( 47.27 % ) " "Info: Total cell delay = 2.184 ns ( 47.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.436 ns ( 52.73 % ) " "Info: Total interconnect delay = 2.436 ns ( 52.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.620 ns" { clk cpu:inst1|ComRetr:inst3|jkffre:inst12|6 cpu:inst1|ComRetr:inst3|jkffre:inst12|6~clkctrl cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.620 ns" { clk {} clk~combout {} cpu:inst1|ComRetr:inst3|jkffre:inst12|6 {} cpu:inst1|ComRetr:inst3|jkffre:inst12|6~clkctrl {} cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 1.079ns 0.705ns 0.652ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.302 ns + Longest register pin " "Info: + Longest register to pin delay is 8.302 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cpu:inst1\|ComRetr:inst3\|instruct:inst8\|lpm_ff:lpm_ff_component\|dffs\[2\] 1 REG LCFF_X18_Y14_N23 24 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y14_N23; Fanout = 24; REG Node = 'cpu:inst1\|ComRetr:inst3\|instruct:inst8\|lpm_ff:lpm_ff_component\|dffs\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.867 ns) + CELL(0.272 ns) 1.139 ns cpu:inst1\|loadOP2:inst6\|lpm_bustri0:inst14\|lpm_bustri:lpm_bustri_component\|dout\[13\]~16 2 COMB LCCOMB_X19_Y15_N22 2 " "Info: 2: + IC(0.867 ns) + CELL(0.272 ns) = 1.139 ns; Loc. = LCCOMB_X19_Y15_N22; Fanout = 2; COMB Node = 'cpu:inst1\|loadOP2:inst6\|lpm_bustri0:inst14\|lpm_bustri:lpm_bustri_component\|dout\[13\]~16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.139 ns" { cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[2] cpu:inst1|loadOP2:inst6|lpm_bustri0:inst14|lpm_bustri:lpm_bustri_component|dout[13]~16 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.217 ns) + CELL(0.225 ns) 1.581 ns cpu:inst1\|ComRetr:inst3\|lpm_bustri2:inst1\|lpm_bustri:lpm_bustri_component\|dout\[13\]~17 3 COMB LCCOMB_X19_Y15_N30 18 " "Info: 3: + IC(0.217 ns) + CELL(0.225 ns) = 1.581 ns; Loc. = LCCOMB_X19_Y15_N30; Fanout = 18; COMB Node = 'cpu:inst1\|ComRetr:inst3\|lpm_bustri2:inst1\|lpm_bustri:lpm_bustri_component\|dout\[13\]~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.442 ns" { cpu:inst1|loadOP2:inst6|lpm_bustri0:inst14|lpm_bustri:lpm_bustri_component|dout[13]~16 cpu:inst1|ComRetr:inst3|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component|dout[13]~17 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.864 ns) + CELL(0.228 ns) 2.673 ns cpu:inst1\|ComRetr:inst3\|lpm_bustri2:inst1\|lpm_bustri:lpm_bustri_component\|dout\[13\]~18 4 COMB LCCOMB_X18_Y16_N22 16 " "Info: 4: + IC(0.864 ns) + CELL(0.228 ns) = 2.673 ns; Loc. = LCCOMB_X18_Y16_N22; Fanout = 16; COMB Node = 'cpu:inst1\|ComRetr:inst3\|lpm_bustri2:inst1\|lpm_bustri:lpm_bustri_component\|dout\[13\]~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.092 ns" { cpu:inst1|ComRetr:inst3|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component|dout[13]~17 cpu:inst1|ComRetr:inst3|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component|dout[13]~18 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.297 ns) + CELL(0.272 ns) 3.242 ns memory:inst\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|din\[10\]~20 5 COMB LCCOMB_X18_Y16_N2 15 " "Info: 5: + IC(0.297 ns) + CELL(0.272 ns) = 3.242 ns; Loc. = LCCOMB_X18_Y16_N2; Fanout = 15; COMB Node = 'memory:inst\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|din\[10\]~20'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.569 ns" { cpu:inst1|ComRetr:inst3|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component|dout[13]~18 memory:inst|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component|din[10]~20 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.916 ns) + CELL(2.144 ns) 8.302 ns mem_out\[10\] 6 PIN PIN_H21 0 " "Info: 6: + IC(2.916 ns) + CELL(2.144 ns) = 8.302 ns; Loc. = PIN_H21; Fanout = 0; PIN Node = 'mem_out\[10\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.060 ns" { memory:inst|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component|din[10]~20 mem_out[10] } "NODE_NAME" } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { -80 456 632 -64 "mem_out\[14..0\]" "" } { -88 384 469 -72 "mem_out\[14..0\]" "" } { 56 112 199 72 "mem_out\[14..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.141 ns ( 37.83 % ) " "Info: Total cell delay = 3.141 ns ( 37.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.161 ns ( 62.17 % ) " "Info: Total interconnect delay = 5.161 ns ( 62.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.302 ns" { cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[2] cpu:inst1|loadOP2:inst6|lpm_bustri0:inst14|lpm_bustri:lpm_bustri_component|dout[13]~16 cpu:inst1|ComRetr:inst3|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component|dout[13]~17 cpu:inst1|ComRetr:inst3|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component|dout[13]~18 memory:inst|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component|din[10]~20 mem_out[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.302 ns" { cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[2] {} cpu:inst1|loadOP2:inst6|lpm_bustri0:inst14|lpm_bustri:lpm_bustri_component|dout[13]~16 {} cpu:inst1|ComRetr:inst3|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component|dout[13]~17 {} cpu:inst1|ComRetr:inst3|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component|dout[13]~18 {} memory:inst|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component|din[10]~20 {} mem_out[10] {} } { 0.000ns 0.867ns 0.217ns 0.864ns 0.297ns 2.916ns } { 0.000ns 0.272ns 0.225ns 0.228ns 0.272ns 2.144ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.620 ns" { clk cpu:inst1|ComRetr:inst3|jkffre:inst12|6 cpu:inst1|ComRetr:inst3|jkffre:inst12|6~clkctrl cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.620 ns" { clk {} clk~combout {} cpu:inst1|ComRetr:inst3|jkffre:inst12|6 {} cpu:inst1|ComRetr:inst3|jkffre:inst12|6~clkctrl {} cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 1.079ns 0.705ns 0.652ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.302 ns" { cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[2] cpu:inst1|loadOP2:inst6|lpm_bustri0:inst14|lpm_bustri:lpm_bustri_component|dout[13]~16 cpu:inst1|ComRetr:inst3|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component|dout[13]~17 cpu:inst1|ComRetr:inst3|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component|dout[13]~18 memory:inst|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component|din[10]~20 mem_out[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.302 ns" { cpu:inst1|ComRetr:inst3|instruct:inst8|lpm_ff:lpm_ff_component|dffs[2] {} cpu:inst1|loadOP2:inst6|lpm_bustri0:inst14|lpm_bustri:lpm_bustri_component|dout[13]~16 {} cpu:inst1|ComRetr:inst3|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component|dout[13]~17 {} cpu:inst1|ComRetr:inst3|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component|dout[13]~18 {} memory:inst|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component|din[10]~20 {} mem_out[10] {} } { 0.000ns 0.867ns 0.217ns 0.864ns 0.297ns 2.916ns } { 0.000ns 0.272ns 0.225ns 0.228ns 0.272ns 2.144ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "write mem_out\[13\] 11.206 ns Longest " "Info: Longest tpd from source pin \"write\" to destination pin \"mem_out\[13\]\" is 11.206 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.837 ns) 0.837 ns write 1 PIN PIN_W11 17 " "Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_W11; Fanout = 17; PIN Node = 'write'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { write } "NODE_NAME" } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { -32 -64 104 -16 "write" "" } { -40 104 192 -24 "write" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.561 ns) + CELL(0.272 ns) 5.670 ns memory:inst\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|din\[14\]~16 2 COMB LCCOMB_X19_Y11_N0 15 " "Info: 2: + IC(4.561 ns) + CELL(0.272 ns) = 5.670 ns; Loc. = LCCOMB_X19_Y11_N0; Fanout = 15; COMB Node = 'memory:inst\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|din\[14\]~16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.833 ns" { write memory:inst|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component|din[14]~16 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.436 ns) + CELL(2.100 ns) 11.206 ns mem_out\[13\] 3 PIN PIN_K8 0 " "Info: 3: + IC(3.436 ns) + CELL(2.100 ns) = 11.206 ns; Loc. = PIN_K8; Fanout = 0; PIN Node = 'mem_out\[13\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.536 ns" { memory:inst|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component|din[14]~16 mem_out[13] } "NODE_NAME" } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { -80 456 632 -64 "mem_out\[14..0\]" "" } { -88 384 469 -72 "mem_out\[14..0\]" "" } { 56 112 199 72 "mem_out\[14..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.209 ns ( 28.64 % ) " "Info: Total cell delay = 3.209 ns ( 28.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.997 ns ( 71.36 % ) " "Info: Total interconnect delay = 7.997 ns ( 71.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.206 ns" { write memory:inst|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component|din[14]~16 mem_out[13] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.206 ns" { write {} write~combout {} memory:inst|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component|din[14]~16 {} mem_out[13] {} } { 0.000ns 0.000ns 4.561ns 3.436ns } { 0.000ns 0.837ns 0.272ns 2.100ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "cpu:inst1\|ComRetr:inst3\|reg:inst7\|lpm_ff:lpm_ff_component\|dffs\[3\] write clk -1.377 ns register " "Info: th for register \"cpu:inst1\|ComRetr:inst3\|reg:inst7\|lpm_ff:lpm_ff_component\|dffs\[3\]\" (data pin = \"write\", clock pin = \"clk\") is -1.377 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 4.616 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 4.616 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { -16 -64 104 0 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.079 ns) + CELL(0.712 ns) 2.645 ns cpu:inst1\|ComRetr:inst3\|jkffre:inst12\|6 2 REG LCFF_X1_Y15_N31 2 " "Info: 2: + IC(1.079 ns) + CELL(0.712 ns) = 2.645 ns; Loc. = LCFF_X1_Y15_N31; Fanout = 2; REG Node = 'cpu:inst1\|ComRetr:inst3\|jkffre:inst12\|6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.791 ns" { clk cpu:inst1|ComRetr:inst3|jkffre:inst12|6 } "NODE_NAME" } } { "jkffre.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/jkffre.bdf" { { 120 376 440 200 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.705 ns) + CELL(0.000 ns) 3.350 ns cpu:inst1\|ComRetr:inst3\|jkffre:inst12\|6~clkctrl 3 COMB CLKCTRL_G1 29 " "Info: 3: + IC(0.705 ns) + CELL(0.000 ns) = 3.350 ns; Loc. = CLKCTRL_G1; Fanout = 29; COMB Node = 'cpu:inst1\|ComRetr:inst3\|jkffre:inst12\|6~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.705 ns" { cpu:inst1|ComRetr:inst3|jkffre:inst12|6 cpu:inst1|ComRetr:inst3|jkffre:inst12|6~clkctrl } "NODE_NAME" } } { "jkffre.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/jkffre.bdf" { { 120 376 440 200 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.648 ns) + CELL(0.618 ns) 4.616 ns cpu:inst1\|ComRetr:inst3\|reg:inst7\|lpm_ff:lpm_ff_component\|dffs\[3\] 4 REG LCFF_X17_Y15_N11 6 " "Info: 4: + IC(0.648 ns) + CELL(0.618 ns) = 4.616 ns; Loc. = LCFF_X17_Y15_N11; Fanout = 6; REG Node = 'cpu:inst1\|ComRetr:inst3\|reg:inst7\|lpm_ff:lpm_ff_component\|dffs\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.266 ns" { cpu:inst1|ComRetr:inst3|jkffre:inst12|6~clkctrl cpu:inst1|ComRetr:inst3|reg:inst7|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.184 ns ( 47.31 % ) " "Info: Total cell delay = 2.184 ns ( 47.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.432 ns ( 52.69 % ) " "Info: Total interconnect delay = 2.432 ns ( 52.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.616 ns" { clk cpu:inst1|ComRetr:inst3|jkffre:inst12|6 cpu:inst1|ComRetr:inst3|jkffre:inst12|6~clkctrl cpu:inst1|ComRetr:inst3|reg:inst7|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.616 ns" { clk {} clk~combout {} cpu:inst1|ComRetr:inst3|jkffre:inst12|6 {} cpu:inst1|ComRetr:inst3|jkffre:inst12|6~clkctrl {} cpu:inst1|ComRetr:inst3|reg:inst7|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 1.079ns 0.705ns 0.648ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.142 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.142 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.837 ns) 0.837 ns write 1 PIN PIN_W11 17 " "Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_W11; Fanout = 17; PIN Node = 'write'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { write } "NODE_NAME" } } { "cursach.bdf" "" { Schematic "D:/SIFO/cursach/cursach.bdf" { { -32 -64 104 -16 "write" "" } { -40 104 192 -24 "write" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.272 ns) + CELL(0.378 ns) 5.487 ns memory:inst\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|din\[3\]~27 2 COMB LCCOMB_X18_Y15_N28 15 " "Info: 2: + IC(4.272 ns) + CELL(0.378 ns) = 5.487 ns; Loc. = LCCOMB_X18_Y15_N28; Fanout = 15; COMB Node = 'memory:inst\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|din\[3\]~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.650 ns" { write memory:inst|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component|din[3]~27 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.346 ns) + CELL(0.309 ns) 6.142 ns cpu:inst1\|ComRetr:inst3\|reg:inst7\|lpm_ff:lpm_ff_component\|dffs\[3\] 3 REG LCFF_X17_Y15_N11 6 " "Info: 3: + IC(0.346 ns) + CELL(0.309 ns) = 6.142 ns; Loc. = LCFF_X17_Y15_N11; Fanout = 6; REG Node = 'cpu:inst1\|ComRetr:inst3\|reg:inst7\|lpm_ff:lpm_ff_component\|dffs\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.655 ns" { memory:inst|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component|din[3]~27 cpu:inst1|ComRetr:inst3|reg:inst7|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.524 ns ( 24.81 % ) " "Info: Total cell delay = 1.524 ns ( 24.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.618 ns ( 75.19 % ) " "Info: Total interconnect delay = 4.618 ns ( 75.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.142 ns" { write memory:inst|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component|din[3]~27 cpu:inst1|ComRetr:inst3|reg:inst7|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.142 ns" { write {} write~combout {} memory:inst|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component|din[3]~27 {} cpu:inst1|ComRetr:inst3|reg:inst7|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 4.272ns 0.346ns } { 0.000ns 0.837ns 0.378ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.616 ns" { clk cpu:inst1|ComRetr:inst3|jkffre:inst12|6 cpu:inst1|ComRetr:inst3|jkffre:inst12|6~clkctrl cpu:inst1|ComRetr:inst3|reg:inst7|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.616 ns" { clk {} clk~combout {} cpu:inst1|ComRetr:inst3|jkffre:inst12|6 {} cpu:inst1|ComRetr:inst3|jkffre:inst12|6~clkctrl {} cpu:inst1|ComRetr:inst3|reg:inst7|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 1.079ns 0.705ns 0.648ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.142 ns" { write memory:inst|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component|din[3]~27 cpu:inst1|ComRetr:inst3|reg:inst7|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.142 ns" { write {} write~combout {} memory:inst|lpm_bustri1:inst12|lpm_bustri:lpm_bustri_component|din[3]~27 {} cpu:inst1|ComRetr:inst3|reg:inst7|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 4.272ns 0.346ns } { 0.000ns 0.837ns 0.378ns 0.309ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "197 " "Info: Peak virtual memory: 197 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 14 17:36:09 2017 " "Info: Processing ended: Sun May 14 17:36:09 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
