// Seed: 1349647710
module module_0 ();
  wor id_1, id_2 = 1;
  id_3(
      .id_0(id_2),
      .id_1(id_2),
      .id_2(1),
      .id_3(id_1),
      .id_4(1),
      .id_5(id_1),
      .id_6(id_4),
      .id_7(id_2),
      .id_8((id_4)),
      .id_9(id_4),
      .id_10(1),
      .id_11(1),
      .id_12(id_4),
      .id_13(1),
      .id_14(1)
  );
  always begin
  end
endmodule
module module_1 (
    output wor   id_0,
    output logic id_1,
    output tri1  id_2
);
  always id_1 <= 1;
  module_0();
endmodule
