<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › media › video › cx23885 › cx23888-ir.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>cx23888-ir.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> *  Driver for the Conexant CX23885/7/8 PCIe bridge</span>
<span class="cm"> *</span>
<span class="cm"> *  CX23888 Integrated Consumer Infrared Controller</span>
<span class="cm"> *</span>
<span class="cm"> *  Copyright (C) 2009  Andy Walls &lt;awalls@md.metrocast.net&gt;</span>
<span class="cm"> *</span>
<span class="cm"> *  This program is free software; you can redistribute it and/or</span>
<span class="cm"> *  modify it under the terms of the GNU General Public License</span>
<span class="cm"> *  as published by the Free Software Foundation; either version 2</span>
<span class="cm"> *  of the License, or (at your option) any later version.</span>
<span class="cm"> *</span>
<span class="cm"> *  This program is distributed in the hope that it will be useful,</span>
<span class="cm"> *  but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> *  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> *  GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> *  You should have received a copy of the GNU General Public License</span>
<span class="cm"> *  along with this program; if not, write to the Free Software</span>
<span class="cm"> *  Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA</span>
<span class="cm"> *  02110-1301, USA.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/kfifo.h&gt;</span>
<span class="cp">#include &lt;linux/slab.h&gt;</span>

<span class="cp">#include &lt;media/v4l2-device.h&gt;</span>
<span class="cp">#include &lt;media/v4l2-chip-ident.h&gt;</span>
<span class="cp">#include &lt;media/rc-core.h&gt;</span>

<span class="cp">#include &quot;cx23885.h&quot;</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ir_888_debug</span><span class="p">;</span>
<span class="n">module_param</span><span class="p">(</span><span class="n">ir_888_debug</span><span class="p">,</span> <span class="kt">int</span><span class="p">,</span> <span class="mo">0644</span><span class="p">);</span>
<span class="n">MODULE_PARM_DESC</span><span class="p">(</span><span class="n">ir_888_debug</span><span class="p">,</span> <span class="s">&quot;enable debug messages [CX23888 IR controller]&quot;</span><span class="p">);</span>

<span class="cp">#define CX23888_IR_REG_BASE 	0x170000</span>
<span class="cm">/*</span>
<span class="cm"> * These CX23888 register offsets have a straightforward one to one mapping</span>
<span class="cm"> * to the CX23885 register offsets of 0x200 through 0x218</span>
<span class="cm"> */</span>
<span class="cp">#define CX23888_IR_CNTRL_REG	0x170000</span>
<span class="cp">#define CNTRL_WIN_3_3	0x00000000</span>
<span class="cp">#define CNTRL_WIN_4_3	0x00000001</span>
<span class="cp">#define CNTRL_WIN_3_4	0x00000002</span>
<span class="cp">#define CNTRL_WIN_4_4	0x00000003</span>
<span class="cp">#define CNTRL_WIN	0x00000003</span>
<span class="cp">#define CNTRL_EDG_NONE	0x00000000</span>
<span class="cp">#define CNTRL_EDG_FALL	0x00000004</span>
<span class="cp">#define CNTRL_EDG_RISE	0x00000008</span>
<span class="cp">#define CNTRL_EDG_BOTH	0x0000000C</span>
<span class="cp">#define CNTRL_EDG	0x0000000C</span>
<span class="cp">#define CNTRL_DMD	0x00000010</span>
<span class="cp">#define CNTRL_MOD	0x00000020</span>
<span class="cp">#define CNTRL_RFE	0x00000040</span>
<span class="cp">#define CNTRL_TFE	0x00000080</span>
<span class="cp">#define CNTRL_RXE	0x00000100</span>
<span class="cp">#define CNTRL_TXE	0x00000200</span>
<span class="cp">#define CNTRL_RIC	0x00000400</span>
<span class="cp">#define CNTRL_TIC	0x00000800</span>
<span class="cp">#define CNTRL_CPL	0x00001000</span>
<span class="cp">#define CNTRL_LBM	0x00002000</span>
<span class="cp">#define CNTRL_R		0x00004000</span>
<span class="cm">/* CX23888 specific control flag */</span>
<span class="cp">#define CNTRL_IVO	0x00008000</span>

<span class="cp">#define CX23888_IR_TXCLK_REG	0x170004</span>
<span class="cp">#define TXCLK_TCD	0x0000FFFF</span>

<span class="cp">#define CX23888_IR_RXCLK_REG	0x170008</span>
<span class="cp">#define RXCLK_RCD	0x0000FFFF</span>

<span class="cp">#define CX23888_IR_CDUTY_REG	0x17000C</span>
<span class="cp">#define CDUTY_CDC	0x0000000F</span>

<span class="cp">#define CX23888_IR_STATS_REG	0x170010</span>
<span class="cp">#define STATS_RTO	0x00000001</span>
<span class="cp">#define STATS_ROR	0x00000002</span>
<span class="cp">#define STATS_RBY	0x00000004</span>
<span class="cp">#define STATS_TBY	0x00000008</span>
<span class="cp">#define STATS_RSR	0x00000010</span>
<span class="cp">#define STATS_TSR	0x00000020</span>

<span class="cp">#define CX23888_IR_IRQEN_REG	0x170014</span>
<span class="cp">#define IRQEN_RTE	0x00000001</span>
<span class="cp">#define IRQEN_ROE	0x00000002</span>
<span class="cp">#define IRQEN_RSE	0x00000010</span>
<span class="cp">#define IRQEN_TSE	0x00000020</span>

<span class="cp">#define CX23888_IR_FILTR_REG	0x170018</span>
<span class="cp">#define FILTR_LPF	0x0000FFFF</span>

<span class="cm">/* This register doesn&#39;t follow the pattern; it&#39;s 0x23C on a CX23885 */</span>
<span class="cp">#define CX23888_IR_FIFO_REG	0x170040</span>
<span class="cp">#define FIFO_RXTX	0x0000FFFF</span>
<span class="cp">#define FIFO_RXTX_LVL	0x00010000</span>
<span class="cp">#define FIFO_RXTX_RTO	0x0001FFFF</span>
<span class="cp">#define FIFO_RX_NDV	0x00020000</span>
<span class="cp">#define FIFO_RX_DEPTH	8</span>
<span class="cp">#define FIFO_TX_DEPTH	8</span>

<span class="cm">/* CX23888 unique registers */</span>
<span class="cp">#define CX23888_IR_SEEDP_REG	0x17001C</span>
<span class="cp">#define CX23888_IR_TIMOL_REG	0x170020</span>
<span class="cp">#define CX23888_IR_WAKE0_REG	0x170024</span>
<span class="cp">#define CX23888_IR_WAKE1_REG	0x170028</span>
<span class="cp">#define CX23888_IR_WAKE2_REG	0x17002C</span>
<span class="cp">#define CX23888_IR_MASK0_REG	0x170030</span>
<span class="cp">#define CX23888_IR_MASK1_REG	0x170034</span>
<span class="cp">#define CX23888_IR_MAKS2_REG	0x170038</span>
<span class="cp">#define CX23888_IR_DPIPG_REG	0x17003C</span>
<span class="cp">#define CX23888_IR_LEARN_REG	0x170044</span>

<span class="cp">#define CX23888_VIDCLK_FREQ	108000000 </span><span class="cm">/* 108 MHz, BT.656 */</span><span class="cp"></span>
<span class="cp">#define CX23888_IR_REFCLK_FREQ	(CX23888_VIDCLK_FREQ / 2)</span>

<span class="cm">/*</span>
<span class="cm"> * We use this union internally for convenience, but callers to tx_write</span>
<span class="cm"> * and rx_read will be expecting records of type struct ir_raw_event.</span>
<span class="cm"> * Always ensure the size of this union is dictated by struct ir_raw_event.</span>
<span class="cm"> */</span>
<span class="k">union</span> <span class="n">cx23888_ir_fifo_rec</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">hw_fifo_data</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ir_raw_event</span> <span class="n">ir_core_data</span><span class="p">;</span>
<span class="p">};</span>

<span class="cp">#define CX23888_IR_RX_KFIFO_SIZE    (256 * sizeof(union cx23888_ir_fifo_rec))</span>
<span class="cp">#define CX23888_IR_TX_KFIFO_SIZE    (256 * sizeof(union cx23888_ir_fifo_rec))</span>

<span class="k">struct</span> <span class="n">cx23888_ir_state</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">v4l2_subdev</span> <span class="n">sd</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cx23885_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">id</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">rev</span><span class="p">;</span>

	<span class="k">struct</span> <span class="n">v4l2_subdev_ir_parameters</span> <span class="n">rx_params</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">mutex</span> <span class="n">rx_params_lock</span><span class="p">;</span>
	<span class="n">atomic_t</span> <span class="n">rxclk_divider</span><span class="p">;</span>
	<span class="n">atomic_t</span> <span class="n">rx_invert</span><span class="p">;</span>

	<span class="k">struct</span> <span class="n">kfifo</span> <span class="n">rx_kfifo</span><span class="p">;</span>
	<span class="n">spinlock_t</span> <span class="n">rx_kfifo_lock</span><span class="p">;</span>

	<span class="k">struct</span> <span class="n">v4l2_subdev_ir_parameters</span> <span class="n">tx_params</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">mutex</span> <span class="n">tx_params_lock</span><span class="p">;</span>
	<span class="n">atomic_t</span> <span class="n">txclk_divider</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="k">struct</span> <span class="n">cx23888_ir_state</span> <span class="o">*</span><span class="nf">to_state</span><span class="p">(</span><span class="k">struct</span> <span class="n">v4l2_subdev</span> <span class="o">*</span><span class="n">sd</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">v4l2_get_subdevdata</span><span class="p">(</span><span class="n">sd</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * IR register block read and write functions</span>
<span class="cm"> */</span>
<span class="k">static</span>
<span class="kr">inline</span> <span class="kt">int</span> <span class="nf">cx23888_ir_write4</span><span class="p">(</span><span class="k">struct</span> <span class="n">cx23885_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">u32</span> <span class="n">addr</span><span class="p">,</span> <span class="n">u32</span> <span class="n">value</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">cx_write</span><span class="p">(</span><span class="n">addr</span><span class="p">,</span> <span class="n">value</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="n">u32</span> <span class="nf">cx23888_ir_read4</span><span class="p">(</span><span class="k">struct</span> <span class="n">cx23885_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">u32</span> <span class="n">addr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">cx_read</span><span class="p">(</span><span class="n">addr</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">cx23888_ir_and_or4</span><span class="p">(</span><span class="k">struct</span> <span class="n">cx23885_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">u32</span> <span class="n">addr</span><span class="p">,</span>
				     <span class="n">u32</span> <span class="n">and_mask</span><span class="p">,</span> <span class="n">u32</span> <span class="n">or_value</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">cx_andor</span><span class="p">(</span><span class="n">addr</span><span class="p">,</span> <span class="o">~</span><span class="n">and_mask</span><span class="p">,</span> <span class="n">or_value</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Rx and Tx Clock Divider register computations</span>
<span class="cm"> *</span>
<span class="cm"> * Note the largest clock divider value of 0xffff corresponds to:</span>
<span class="cm"> * 	(0xffff + 1) * 1000 / 108/2 MHz = 1,213,629.629... ns</span>
<span class="cm"> * which fits in 21 bits, so we&#39;ll use unsigned int for time arguments.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="n">u16</span> <span class="nf">count_to_clock_divider</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">d</span> <span class="o">&gt;</span> <span class="n">RXCLK_RCD</span> <span class="o">+</span> <span class="mi">1</span><span class="p">)</span>
		<span class="n">d</span> <span class="o">=</span> <span class="n">RXCLK_RCD</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">d</span> <span class="o">&lt;</span> <span class="mi">2</span><span class="p">)</span>
		<span class="n">d</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">d</span><span class="o">--</span><span class="p">;</span>
	<span class="k">return</span> <span class="p">(</span><span class="n">u16</span><span class="p">)</span> <span class="n">d</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="n">u16</span> <span class="nf">ns_to_clock_divider</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ns</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">count_to_clock_divider</span><span class="p">(</span>
		<span class="n">DIV_ROUND_CLOSEST</span><span class="p">(</span><span class="n">CX23888_IR_REFCLK_FREQ</span> <span class="o">/</span> <span class="mi">1000000</span> <span class="o">*</span> <span class="n">ns</span><span class="p">,</span> <span class="mi">1000</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="nf">clock_divider_to_ns</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">divider</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* Period of the Rx or Tx clock in ns */</span>
	<span class="k">return</span> <span class="n">DIV_ROUND_CLOSEST</span><span class="p">((</span><span class="n">divider</span> <span class="o">+</span> <span class="mi">1</span><span class="p">)</span> <span class="o">*</span> <span class="mi">1000</span><span class="p">,</span>
				 <span class="n">CX23888_IR_REFCLK_FREQ</span> <span class="o">/</span> <span class="mi">1000000</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="n">u16</span> <span class="nf">carrier_freq_to_clock_divider</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">freq</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">count_to_clock_divider</span><span class="p">(</span>
			  <span class="n">DIV_ROUND_CLOSEST</span><span class="p">(</span><span class="n">CX23888_IR_REFCLK_FREQ</span><span class="p">,</span> <span class="n">freq</span> <span class="o">*</span> <span class="mi">16</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="nf">clock_divider_to_carrier_freq</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">divider</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">DIV_ROUND_CLOSEST</span><span class="p">(</span><span class="n">CX23888_IR_REFCLK_FREQ</span><span class="p">,</span> <span class="p">(</span><span class="n">divider</span> <span class="o">+</span> <span class="mi">1</span><span class="p">)</span> <span class="o">*</span> <span class="mi">16</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="n">u16</span> <span class="nf">freq_to_clock_divider</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">freq</span><span class="p">,</span>
					<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">rollovers</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">count_to_clock_divider</span><span class="p">(</span>
		   <span class="n">DIV_ROUND_CLOSEST</span><span class="p">(</span><span class="n">CX23888_IR_REFCLK_FREQ</span><span class="p">,</span> <span class="n">freq</span> <span class="o">*</span> <span class="n">rollovers</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="nf">clock_divider_to_freq</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">divider</span><span class="p">,</span>
						 <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">rollovers</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">DIV_ROUND_CLOSEST</span><span class="p">(</span><span class="n">CX23888_IR_REFCLK_FREQ</span><span class="p">,</span>
				 <span class="p">(</span><span class="n">divider</span> <span class="o">+</span> <span class="mi">1</span><span class="p">)</span> <span class="o">*</span> <span class="n">rollovers</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Low Pass Filter register calculations</span>
<span class="cm"> *</span>
<span class="cm"> * Note the largest count value of 0xffff corresponds to:</span>
<span class="cm"> * 	0xffff * 1000 / 108/2 MHz = 1,213,611.11... ns</span>
<span class="cm"> * which fits in 21 bits, so we&#39;ll use unsigned int for time arguments.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="n">u16</span> <span class="nf">count_to_lpf_count</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">d</span> <span class="o">&gt;</span> <span class="n">FILTR_LPF</span><span class="p">)</span>
		<span class="n">d</span> <span class="o">=</span> <span class="n">FILTR_LPF</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">d</span> <span class="o">&lt;</span> <span class="mi">4</span><span class="p">)</span>
		<span class="n">d</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">return</span> <span class="p">(</span><span class="n">u16</span><span class="p">)</span> <span class="n">d</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="n">u16</span> <span class="nf">ns_to_lpf_count</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ns</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">count_to_lpf_count</span><span class="p">(</span>
		<span class="n">DIV_ROUND_CLOSEST</span><span class="p">(</span><span class="n">CX23888_IR_REFCLK_FREQ</span> <span class="o">/</span> <span class="mi">1000000</span> <span class="o">*</span> <span class="n">ns</span><span class="p">,</span> <span class="mi">1000</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="nf">lpf_count_to_ns</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">count</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* Duration of the Low Pass Filter rejection window in ns */</span>
	<span class="k">return</span> <span class="n">DIV_ROUND_CLOSEST</span><span class="p">(</span><span class="n">count</span> <span class="o">*</span> <span class="mi">1000</span><span class="p">,</span>
				 <span class="n">CX23888_IR_REFCLK_FREQ</span> <span class="o">/</span> <span class="mi">1000000</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="nf">lpf_count_to_us</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">count</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* Duration of the Low Pass Filter rejection window in us */</span>
	<span class="k">return</span> <span class="n">DIV_ROUND_CLOSEST</span><span class="p">(</span><span class="n">count</span><span class="p">,</span> <span class="n">CX23888_IR_REFCLK_FREQ</span> <span class="o">/</span> <span class="mi">1000000</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * FIFO register pulse width count compuations</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="n">u32</span> <span class="nf">clock_divider_to_resolution</span><span class="p">(</span><span class="n">u16</span> <span class="n">divider</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/*</span>
<span class="cm">	 * Resolution is the duration of 1 tick of the readable portion of</span>
<span class="cm">	 * of the pulse width counter as read from the FIFO.  The two lsb&#39;s are</span>
<span class="cm">	 * not readable, hence the &lt;&lt; 2.  This function returns ns.</span>
<span class="cm">	 */</span>
	<span class="k">return</span> <span class="n">DIV_ROUND_CLOSEST</span><span class="p">((</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">)</span>  <span class="o">*</span> <span class="p">((</span><span class="n">u32</span><span class="p">)</span> <span class="n">divider</span> <span class="o">+</span> <span class="mi">1</span><span class="p">)</span> <span class="o">*</span> <span class="mi">1000</span><span class="p">,</span>
				 <span class="n">CX23888_IR_REFCLK_FREQ</span> <span class="o">/</span> <span class="mi">1000000</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u64</span> <span class="nf">pulse_width_count_to_ns</span><span class="p">(</span><span class="n">u16</span> <span class="n">count</span><span class="p">,</span> <span class="n">u16</span> <span class="n">divider</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u64</span> <span class="n">n</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">rem</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * The 2 lsb&#39;s of the pulse width timer count are not readable, hence</span>
<span class="cm">	 * the (count &lt;&lt; 2) | 0x3</span>
<span class="cm">	 */</span>
	<span class="n">n</span> <span class="o">=</span> <span class="p">(((</span><span class="n">u64</span><span class="p">)</span> <span class="n">count</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">)</span> <span class="o">|</span> <span class="mh">0x3</span><span class="p">)</span> <span class="o">*</span> <span class="p">(</span><span class="n">divider</span> <span class="o">+</span> <span class="mi">1</span><span class="p">)</span> <span class="o">*</span> <span class="mi">1000</span><span class="p">;</span> <span class="cm">/* millicycles */</span>
	<span class="n">rem</span> <span class="o">=</span> <span class="n">do_div</span><span class="p">(</span><span class="n">n</span><span class="p">,</span> <span class="n">CX23888_IR_REFCLK_FREQ</span> <span class="o">/</span> <span class="mi">1000000</span><span class="p">);</span>     <span class="cm">/* / MHz =&gt; ns */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rem</span> <span class="o">&gt;=</span> <span class="n">CX23888_IR_REFCLK_FREQ</span> <span class="o">/</span> <span class="mi">1000000</span> <span class="o">/</span> <span class="mi">2</span><span class="p">)</span>
		<span class="n">n</span><span class="o">++</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">n</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="nf">pulse_width_count_to_us</span><span class="p">(</span><span class="n">u16</span> <span class="n">count</span><span class="p">,</span> <span class="n">u16</span> <span class="n">divider</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u64</span> <span class="n">n</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">rem</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * The 2 lsb&#39;s of the pulse width timer count are not readable, hence</span>
<span class="cm">	 * the (count &lt;&lt; 2) | 0x3</span>
<span class="cm">	 */</span>
	<span class="n">n</span> <span class="o">=</span> <span class="p">(((</span><span class="n">u64</span><span class="p">)</span> <span class="n">count</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">)</span> <span class="o">|</span> <span class="mh">0x3</span><span class="p">)</span> <span class="o">*</span> <span class="p">(</span><span class="n">divider</span> <span class="o">+</span> <span class="mi">1</span><span class="p">);</span>    <span class="cm">/* cycles      */</span>
	<span class="n">rem</span> <span class="o">=</span> <span class="n">do_div</span><span class="p">(</span><span class="n">n</span><span class="p">,</span> <span class="n">CX23888_IR_REFCLK_FREQ</span> <span class="o">/</span> <span class="mi">1000000</span><span class="p">);</span> <span class="cm">/* / MHz =&gt; us */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rem</span> <span class="o">&gt;=</span> <span class="n">CX23888_IR_REFCLK_FREQ</span> <span class="o">/</span> <span class="mi">1000000</span> <span class="o">/</span> <span class="mi">2</span><span class="p">)</span>
		<span class="n">n</span><span class="o">++</span><span class="p">;</span>
	<span class="k">return</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span><span class="p">)</span> <span class="n">n</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Pulse Clocks computations: Combined Pulse Width Count &amp; Rx Clock Counts</span>
<span class="cm"> *</span>
<span class="cm"> * The total pulse clock count is an 18 bit pulse width timer count as the most</span>
<span class="cm"> * significant part and (up to) 16 bit clock divider count as a modulus.</span>
<span class="cm"> * When the Rx clock divider ticks down to 0, it increments the 18 bit pulse</span>
<span class="cm"> * width timer count&#39;s least significant bit.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="n">u64</span> <span class="nf">ns_to_pulse_clocks</span><span class="p">(</span><span class="n">u32</span> <span class="n">ns</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u64</span> <span class="n">clocks</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">rem</span><span class="p">;</span>
	<span class="n">clocks</span> <span class="o">=</span> <span class="n">CX23888_IR_REFCLK_FREQ</span> <span class="o">/</span> <span class="mi">1000000</span> <span class="o">*</span> <span class="p">(</span><span class="n">u64</span><span class="p">)</span> <span class="n">ns</span><span class="p">;</span> <span class="cm">/* millicycles  */</span>
	<span class="n">rem</span> <span class="o">=</span> <span class="n">do_div</span><span class="p">(</span><span class="n">clocks</span><span class="p">,</span> <span class="mi">1000</span><span class="p">);</span>                         <span class="cm">/* /1000 = cycles */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rem</span> <span class="o">&gt;=</span> <span class="mi">1000</span> <span class="o">/</span> <span class="mi">2</span><span class="p">)</span>
		<span class="n">clocks</span><span class="o">++</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">clocks</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u16</span> <span class="nf">pulse_clocks_to_clock_divider</span><span class="p">(</span><span class="n">u64</span> <span class="n">count</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">do_div</span><span class="p">(</span><span class="n">count</span><span class="p">,</span> <span class="p">(</span><span class="n">FIFO_RXTX</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">)</span> <span class="o">|</span> <span class="mh">0x3</span><span class="p">);</span>

	<span class="cm">/* net result needs to be rounded down and decremented by 1 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">count</span> <span class="o">&gt;</span> <span class="n">RXCLK_RCD</span> <span class="o">+</span> <span class="mi">1</span><span class="p">)</span>
		<span class="n">count</span> <span class="o">=</span> <span class="n">RXCLK_RCD</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">count</span> <span class="o">&lt;</span> <span class="mi">2</span><span class="p">)</span>
		<span class="n">count</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">count</span><span class="o">--</span><span class="p">;</span>
	<span class="k">return</span> <span class="p">(</span><span class="n">u16</span><span class="p">)</span> <span class="n">count</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * IR Control Register helpers</span>
<span class="cm"> */</span>
<span class="k">enum</span> <span class="n">tx_fifo_watermark</span> <span class="p">{</span>
	<span class="n">TX_FIFO_HALF_EMPTY</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="n">TX_FIFO_EMPTY</span>      <span class="o">=</span> <span class="n">CNTRL_TIC</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="n">rx_fifo_watermark</span> <span class="p">{</span>
	<span class="n">RX_FIFO_HALF_FULL</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="n">RX_FIFO_NOT_EMPTY</span> <span class="o">=</span> <span class="n">CNTRL_RIC</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">control_tx_irq_watermark</span><span class="p">(</span><span class="k">struct</span> <span class="n">cx23885_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span>
					    <span class="k">enum</span> <span class="n">tx_fifo_watermark</span> <span class="n">level</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">cx23888_ir_and_or4</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">CX23888_IR_CNTRL_REG</span><span class="p">,</span> <span class="o">~</span><span class="n">CNTRL_TIC</span><span class="p">,</span> <span class="n">level</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">control_rx_irq_watermark</span><span class="p">(</span><span class="k">struct</span> <span class="n">cx23885_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span>
					    <span class="k">enum</span> <span class="n">rx_fifo_watermark</span> <span class="n">level</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">cx23888_ir_and_or4</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">CX23888_IR_CNTRL_REG</span><span class="p">,</span> <span class="o">~</span><span class="n">CNTRL_RIC</span><span class="p">,</span> <span class="n">level</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">control_tx_enable</span><span class="p">(</span><span class="k">struct</span> <span class="n">cx23885_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">bool</span> <span class="n">enable</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">cx23888_ir_and_or4</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">CX23888_IR_CNTRL_REG</span><span class="p">,</span> <span class="o">~</span><span class="p">(</span><span class="n">CNTRL_TXE</span> <span class="o">|</span> <span class="n">CNTRL_TFE</span><span class="p">),</span>
			   <span class="n">enable</span> <span class="o">?</span> <span class="p">(</span><span class="n">CNTRL_TXE</span> <span class="o">|</span> <span class="n">CNTRL_TFE</span><span class="p">)</span> <span class="o">:</span> <span class="mi">0</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">control_rx_enable</span><span class="p">(</span><span class="k">struct</span> <span class="n">cx23885_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">bool</span> <span class="n">enable</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">cx23888_ir_and_or4</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">CX23888_IR_CNTRL_REG</span><span class="p">,</span> <span class="o">~</span><span class="p">(</span><span class="n">CNTRL_RXE</span> <span class="o">|</span> <span class="n">CNTRL_RFE</span><span class="p">),</span>
			   <span class="n">enable</span> <span class="o">?</span> <span class="p">(</span><span class="n">CNTRL_RXE</span> <span class="o">|</span> <span class="n">CNTRL_RFE</span><span class="p">)</span> <span class="o">:</span> <span class="mi">0</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">control_tx_modulation_enable</span><span class="p">(</span><span class="k">struct</span> <span class="n">cx23885_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span>
						<span class="n">bool</span> <span class="n">enable</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">cx23888_ir_and_or4</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">CX23888_IR_CNTRL_REG</span><span class="p">,</span> <span class="o">~</span><span class="n">CNTRL_MOD</span><span class="p">,</span>
			   <span class="n">enable</span> <span class="o">?</span> <span class="n">CNTRL_MOD</span> <span class="o">:</span> <span class="mi">0</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">control_rx_demodulation_enable</span><span class="p">(</span><span class="k">struct</span> <span class="n">cx23885_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span>
						  <span class="n">bool</span> <span class="n">enable</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">cx23888_ir_and_or4</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">CX23888_IR_CNTRL_REG</span><span class="p">,</span> <span class="o">~</span><span class="n">CNTRL_DMD</span><span class="p">,</span>
			   <span class="n">enable</span> <span class="o">?</span> <span class="n">CNTRL_DMD</span> <span class="o">:</span> <span class="mi">0</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">control_rx_s_edge_detection</span><span class="p">(</span><span class="k">struct</span> <span class="n">cx23885_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span>
					       <span class="n">u32</span> <span class="n">edge_types</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">cx23888_ir_and_or4</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">CX23888_IR_CNTRL_REG</span><span class="p">,</span> <span class="o">~</span><span class="n">CNTRL_EDG_BOTH</span><span class="p">,</span>
			   <span class="n">edge_types</span> <span class="o">&amp;</span> <span class="n">CNTRL_EDG_BOTH</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">control_rx_s_carrier_window</span><span class="p">(</span><span class="k">struct</span> <span class="n">cx23885_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span>
					<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">carrier</span><span class="p">,</span>
					<span class="kt">unsigned</span> <span class="kt">int</span> <span class="o">*</span><span class="n">carrier_range_low</span><span class="p">,</span>
					<span class="kt">unsigned</span> <span class="kt">int</span> <span class="o">*</span><span class="n">carrier_range_high</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">v</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">c16</span> <span class="o">=</span> <span class="n">carrier</span> <span class="o">*</span> <span class="mi">16</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">*</span><span class="n">carrier_range_low</span> <span class="o">&lt;</span> <span class="n">DIV_ROUND_CLOSEST</span><span class="p">(</span><span class="n">c16</span><span class="p">,</span> <span class="mi">16</span> <span class="o">+</span> <span class="mi">3</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">v</span> <span class="o">=</span> <span class="n">CNTRL_WIN_3_4</span><span class="p">;</span>
		<span class="o">*</span><span class="n">carrier_range_low</span> <span class="o">=</span> <span class="n">DIV_ROUND_CLOSEST</span><span class="p">(</span><span class="n">c16</span><span class="p">,</span> <span class="mi">16</span> <span class="o">+</span> <span class="mi">4</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">v</span> <span class="o">=</span> <span class="n">CNTRL_WIN_3_3</span><span class="p">;</span>
		<span class="o">*</span><span class="n">carrier_range_low</span> <span class="o">=</span> <span class="n">DIV_ROUND_CLOSEST</span><span class="p">(</span><span class="n">c16</span><span class="p">,</span> <span class="mi">16</span> <span class="o">+</span> <span class="mi">3</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">*</span><span class="n">carrier_range_high</span> <span class="o">&gt;</span> <span class="n">DIV_ROUND_CLOSEST</span><span class="p">(</span><span class="n">c16</span><span class="p">,</span> <span class="mi">16</span> <span class="o">-</span> <span class="mi">3</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">v</span> <span class="o">|=</span> <span class="n">CNTRL_WIN_4_3</span><span class="p">;</span>
		<span class="o">*</span><span class="n">carrier_range_high</span> <span class="o">=</span> <span class="n">DIV_ROUND_CLOSEST</span><span class="p">(</span><span class="n">c16</span><span class="p">,</span> <span class="mi">16</span> <span class="o">-</span> <span class="mi">4</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">v</span> <span class="o">|=</span> <span class="n">CNTRL_WIN_3_3</span><span class="p">;</span>
		<span class="o">*</span><span class="n">carrier_range_high</span> <span class="o">=</span> <span class="n">DIV_ROUND_CLOSEST</span><span class="p">(</span><span class="n">c16</span><span class="p">,</span> <span class="mi">16</span> <span class="o">-</span> <span class="mi">3</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">cx23888_ir_and_or4</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">CX23888_IR_CNTRL_REG</span><span class="p">,</span> <span class="o">~</span><span class="n">CNTRL_WIN</span><span class="p">,</span> <span class="n">v</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">control_tx_polarity_invert</span><span class="p">(</span><span class="k">struct</span> <span class="n">cx23885_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span>
					      <span class="n">bool</span> <span class="n">invert</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">cx23888_ir_and_or4</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">CX23888_IR_CNTRL_REG</span><span class="p">,</span> <span class="o">~</span><span class="n">CNTRL_CPL</span><span class="p">,</span>
			   <span class="n">invert</span> <span class="o">?</span> <span class="n">CNTRL_CPL</span> <span class="o">:</span> <span class="mi">0</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">control_tx_level_invert</span><span class="p">(</span><span class="k">struct</span> <span class="n">cx23885_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span>
					  <span class="n">bool</span> <span class="n">invert</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">cx23888_ir_and_or4</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">CX23888_IR_CNTRL_REG</span><span class="p">,</span> <span class="o">~</span><span class="n">CNTRL_IVO</span><span class="p">,</span>
			   <span class="n">invert</span> <span class="o">?</span> <span class="n">CNTRL_IVO</span> <span class="o">:</span> <span class="mi">0</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * IR Rx &amp; Tx Clock Register helpers</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="nf">txclk_tx_s_carrier</span><span class="p">(</span><span class="k">struct</span> <span class="n">cx23885_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span>
				       <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">freq</span><span class="p">,</span>
				       <span class="n">u16</span> <span class="o">*</span><span class="n">divider</span><span class="p">)</span>
<span class="p">{</span>
	<span class="o">*</span><span class="n">divider</span> <span class="o">=</span> <span class="n">carrier_freq_to_clock_divider</span><span class="p">(</span><span class="n">freq</span><span class="p">);</span>
	<span class="n">cx23888_ir_write4</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">CX23888_IR_TXCLK_REG</span><span class="p">,</span> <span class="o">*</span><span class="n">divider</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">clock_divider_to_carrier_freq</span><span class="p">(</span><span class="o">*</span><span class="n">divider</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="nf">rxclk_rx_s_carrier</span><span class="p">(</span><span class="k">struct</span> <span class="n">cx23885_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span>
				       <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">freq</span><span class="p">,</span>
				       <span class="n">u16</span> <span class="o">*</span><span class="n">divider</span><span class="p">)</span>
<span class="p">{</span>
	<span class="o">*</span><span class="n">divider</span> <span class="o">=</span> <span class="n">carrier_freq_to_clock_divider</span><span class="p">(</span><span class="n">freq</span><span class="p">);</span>
	<span class="n">cx23888_ir_write4</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">CX23888_IR_RXCLK_REG</span><span class="p">,</span> <span class="o">*</span><span class="n">divider</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">clock_divider_to_carrier_freq</span><span class="p">(</span><span class="o">*</span><span class="n">divider</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u32</span> <span class="nf">txclk_tx_s_max_pulse_width</span><span class="p">(</span><span class="k">struct</span> <span class="n">cx23885_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">u32</span> <span class="n">ns</span><span class="p">,</span>
				      <span class="n">u16</span> <span class="o">*</span><span class="n">divider</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u64</span> <span class="n">pulse_clocks</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ns</span> <span class="o">&gt;</span> <span class="n">IR_MAX_DURATION</span><span class="p">)</span>
		<span class="n">ns</span> <span class="o">=</span> <span class="n">IR_MAX_DURATION</span><span class="p">;</span>
	<span class="n">pulse_clocks</span> <span class="o">=</span> <span class="n">ns_to_pulse_clocks</span><span class="p">(</span><span class="n">ns</span><span class="p">);</span>
	<span class="o">*</span><span class="n">divider</span> <span class="o">=</span> <span class="n">pulse_clocks_to_clock_divider</span><span class="p">(</span><span class="n">pulse_clocks</span><span class="p">);</span>
	<span class="n">cx23888_ir_write4</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">CX23888_IR_TXCLK_REG</span><span class="p">,</span> <span class="o">*</span><span class="n">divider</span><span class="p">);</span>
	<span class="k">return</span> <span class="p">(</span><span class="n">u32</span><span class="p">)</span> <span class="n">pulse_width_count_to_ns</span><span class="p">(</span><span class="n">FIFO_RXTX</span><span class="p">,</span> <span class="o">*</span><span class="n">divider</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u32</span> <span class="nf">rxclk_rx_s_max_pulse_width</span><span class="p">(</span><span class="k">struct</span> <span class="n">cx23885_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">u32</span> <span class="n">ns</span><span class="p">,</span>
				      <span class="n">u16</span> <span class="o">*</span><span class="n">divider</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u64</span> <span class="n">pulse_clocks</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ns</span> <span class="o">&gt;</span> <span class="n">IR_MAX_DURATION</span><span class="p">)</span>
		<span class="n">ns</span> <span class="o">=</span> <span class="n">IR_MAX_DURATION</span><span class="p">;</span>
	<span class="n">pulse_clocks</span> <span class="o">=</span> <span class="n">ns_to_pulse_clocks</span><span class="p">(</span><span class="n">ns</span><span class="p">);</span>
	<span class="o">*</span><span class="n">divider</span> <span class="o">=</span> <span class="n">pulse_clocks_to_clock_divider</span><span class="p">(</span><span class="n">pulse_clocks</span><span class="p">);</span>
	<span class="n">cx23888_ir_write4</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">CX23888_IR_RXCLK_REG</span><span class="p">,</span> <span class="o">*</span><span class="n">divider</span><span class="p">);</span>
	<span class="k">return</span> <span class="p">(</span><span class="n">u32</span><span class="p">)</span> <span class="n">pulse_width_count_to_ns</span><span class="p">(</span><span class="n">FIFO_RXTX</span><span class="p">,</span> <span class="o">*</span><span class="n">divider</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * IR Tx Carrier Duty Cycle register helpers</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="nf">cduty_tx_s_duty_cycle</span><span class="p">(</span><span class="k">struct</span> <span class="n">cx23885_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span>
					  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">duty_cycle</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">n</span><span class="p">;</span>
	<span class="n">n</span> <span class="o">=</span> <span class="n">DIV_ROUND_CLOSEST</span><span class="p">(</span><span class="n">duty_cycle</span> <span class="o">*</span> <span class="mi">100</span><span class="p">,</span> <span class="mi">625</span><span class="p">);</span> <span class="cm">/* 16ths of 100% */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">n</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">n</span><span class="o">--</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">n</span> <span class="o">&gt;</span> <span class="mi">15</span><span class="p">)</span>
		<span class="n">n</span> <span class="o">=</span> <span class="mi">15</span><span class="p">;</span>
	<span class="n">cx23888_ir_write4</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">CX23888_IR_CDUTY_REG</span><span class="p">,</span> <span class="n">n</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">DIV_ROUND_CLOSEST</span><span class="p">((</span><span class="n">n</span> <span class="o">+</span> <span class="mi">1</span><span class="p">)</span> <span class="o">*</span> <span class="mi">100</span><span class="p">,</span> <span class="mi">16</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * IR Filter Register helpers</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="n">u32</span> <span class="nf">filter_rx_s_min_width</span><span class="p">(</span><span class="k">struct</span> <span class="n">cx23885_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">u32</span> <span class="n">min_width_ns</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">count</span> <span class="o">=</span> <span class="n">ns_to_lpf_count</span><span class="p">(</span><span class="n">min_width_ns</span><span class="p">);</span>
	<span class="n">cx23888_ir_write4</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">CX23888_IR_FILTR_REG</span><span class="p">,</span> <span class="n">count</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">lpf_count_to_ns</span><span class="p">(</span><span class="n">count</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * IR IRQ Enable Register helpers</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">irqenable_rx</span><span class="p">(</span><span class="k">struct</span> <span class="n">cx23885_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">u32</span> <span class="n">mask</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">mask</span> <span class="o">&amp;=</span> <span class="p">(</span><span class="n">IRQEN_RTE</span> <span class="o">|</span> <span class="n">IRQEN_ROE</span> <span class="o">|</span> <span class="n">IRQEN_RSE</span><span class="p">);</span>
	<span class="n">cx23888_ir_and_or4</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">CX23888_IR_IRQEN_REG</span><span class="p">,</span>
			   <span class="o">~</span><span class="p">(</span><span class="n">IRQEN_RTE</span> <span class="o">|</span> <span class="n">IRQEN_ROE</span> <span class="o">|</span> <span class="n">IRQEN_RSE</span><span class="p">),</span> <span class="n">mask</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">irqenable_tx</span><span class="p">(</span><span class="k">struct</span> <span class="n">cx23885_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">u32</span> <span class="n">mask</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">mask</span> <span class="o">&amp;=</span> <span class="n">IRQEN_TSE</span><span class="p">;</span>
	<span class="n">cx23888_ir_and_or4</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">CX23888_IR_IRQEN_REG</span><span class="p">,</span> <span class="o">~</span><span class="n">IRQEN_TSE</span><span class="p">,</span> <span class="n">mask</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * V4L2 Subdevice IR Ops</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">cx23888_ir_irq_handler</span><span class="p">(</span><span class="k">struct</span> <span class="n">v4l2_subdev</span> <span class="o">*</span><span class="n">sd</span><span class="p">,</span> <span class="n">u32</span> <span class="n">status</span><span class="p">,</span>
				  <span class="n">bool</span> <span class="o">*</span><span class="n">handled</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">cx23888_ir_state</span> <span class="o">*</span><span class="n">state</span> <span class="o">=</span> <span class="n">to_state</span><span class="p">(</span><span class="n">sd</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">cx23885_dev</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="n">u32</span> <span class="n">cntrl</span> <span class="o">=</span> <span class="n">cx23888_ir_read4</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">CX23888_IR_CNTRL_REG</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">irqen</span> <span class="o">=</span> <span class="n">cx23888_ir_read4</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">CX23888_IR_IRQEN_REG</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">stats</span> <span class="o">=</span> <span class="n">cx23888_ir_read4</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">CX23888_IR_STATS_REG</span><span class="p">);</span>

	<span class="k">union</span> <span class="n">cx23888_ir_fifo_rec</span> <span class="n">rx_data</span><span class="p">[</span><span class="n">FIFO_RX_DEPTH</span><span class="p">];</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">j</span><span class="p">,</span> <span class="n">k</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">events</span><span class="p">,</span> <span class="n">v</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">tsr</span><span class="p">,</span> <span class="n">rsr</span><span class="p">,</span> <span class="n">rto</span><span class="p">,</span> <span class="n">ror</span><span class="p">,</span> <span class="n">tse</span><span class="p">,</span> <span class="n">rse</span><span class="p">,</span> <span class="n">rte</span><span class="p">,</span> <span class="n">roe</span><span class="p">,</span> <span class="n">kror</span><span class="p">;</span>

	<span class="n">tsr</span> <span class="o">=</span> <span class="n">stats</span> <span class="o">&amp;</span> <span class="n">STATS_TSR</span><span class="p">;</span> <span class="cm">/* Tx FIFO Service Request */</span>
	<span class="n">rsr</span> <span class="o">=</span> <span class="n">stats</span> <span class="o">&amp;</span> <span class="n">STATS_RSR</span><span class="p">;</span> <span class="cm">/* Rx FIFO Service Request */</span>
	<span class="n">rto</span> <span class="o">=</span> <span class="n">stats</span> <span class="o">&amp;</span> <span class="n">STATS_RTO</span><span class="p">;</span> <span class="cm">/* Rx Pulse Width Timer Time Out */</span>
	<span class="n">ror</span> <span class="o">=</span> <span class="n">stats</span> <span class="o">&amp;</span> <span class="n">STATS_ROR</span><span class="p">;</span> <span class="cm">/* Rx FIFO Over Run */</span>

	<span class="n">tse</span> <span class="o">=</span> <span class="n">irqen</span> <span class="o">&amp;</span> <span class="n">IRQEN_TSE</span><span class="p">;</span> <span class="cm">/* Tx FIFO Service Request IRQ Enable */</span>
	<span class="n">rse</span> <span class="o">=</span> <span class="n">irqen</span> <span class="o">&amp;</span> <span class="n">IRQEN_RSE</span><span class="p">;</span> <span class="cm">/* Rx FIFO Service Reuqest IRQ Enable */</span>
	<span class="n">rte</span> <span class="o">=</span> <span class="n">irqen</span> <span class="o">&amp;</span> <span class="n">IRQEN_RTE</span><span class="p">;</span> <span class="cm">/* Rx Pulse Width Timer Time Out IRQ Enable */</span>
	<span class="n">roe</span> <span class="o">=</span> <span class="n">irqen</span> <span class="o">&amp;</span> <span class="n">IRQEN_ROE</span><span class="p">;</span> <span class="cm">/* Rx FIFO Over Run IRQ Enable */</span>

	<span class="o">*</span><span class="n">handled</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
	<span class="n">v4l2_dbg</span><span class="p">(</span><span class="mi">2</span><span class="p">,</span> <span class="n">ir_888_debug</span><span class="p">,</span> <span class="n">sd</span><span class="p">,</span> <span class="s">&quot;IRQ Status:  %s %s %s %s %s %s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		 <span class="n">tsr</span> <span class="o">?</span> <span class="s">&quot;tsr&quot;</span> <span class="o">:</span> <span class="s">&quot;   &quot;</span><span class="p">,</span> <span class="n">rsr</span> <span class="o">?</span> <span class="s">&quot;rsr&quot;</span> <span class="o">:</span> <span class="s">&quot;   &quot;</span><span class="p">,</span>
		 <span class="n">rto</span> <span class="o">?</span> <span class="s">&quot;rto&quot;</span> <span class="o">:</span> <span class="s">&quot;   &quot;</span><span class="p">,</span> <span class="n">ror</span> <span class="o">?</span> <span class="s">&quot;ror&quot;</span> <span class="o">:</span> <span class="s">&quot;   &quot;</span><span class="p">,</span>
		 <span class="n">stats</span> <span class="o">&amp;</span> <span class="n">STATS_TBY</span> <span class="o">?</span> <span class="s">&quot;tby&quot;</span> <span class="o">:</span> <span class="s">&quot;   &quot;</span><span class="p">,</span>
		 <span class="n">stats</span> <span class="o">&amp;</span> <span class="n">STATS_RBY</span> <span class="o">?</span> <span class="s">&quot;rby&quot;</span> <span class="o">:</span> <span class="s">&quot;   &quot;</span><span class="p">);</span>

	<span class="n">v4l2_dbg</span><span class="p">(</span><span class="mi">2</span><span class="p">,</span> <span class="n">ir_888_debug</span><span class="p">,</span> <span class="n">sd</span><span class="p">,</span> <span class="s">&quot;IRQ Enables: %s %s %s %s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		 <span class="n">tse</span> <span class="o">?</span> <span class="s">&quot;tse&quot;</span> <span class="o">:</span> <span class="s">&quot;   &quot;</span><span class="p">,</span> <span class="n">rse</span> <span class="o">?</span> <span class="s">&quot;rse&quot;</span> <span class="o">:</span> <span class="s">&quot;   &quot;</span><span class="p">,</span>
		 <span class="n">rte</span> <span class="o">?</span> <span class="s">&quot;rte&quot;</span> <span class="o">:</span> <span class="s">&quot;   &quot;</span><span class="p">,</span> <span class="n">roe</span> <span class="o">?</span> <span class="s">&quot;roe&quot;</span> <span class="o">:</span> <span class="s">&quot;   &quot;</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Transmitter interrupt service</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">tse</span> <span class="o">&amp;&amp;</span> <span class="n">tsr</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/*</span>
<span class="cm">		 * TODO:</span>
<span class="cm">		 * Check the watermark threshold setting</span>
<span class="cm">		 * Pull FIFO_TX_DEPTH or FIFO_TX_DEPTH/2 entries from tx_kfifo</span>
<span class="cm">		 * Push the data to the hardware FIFO.</span>
<span class="cm">		 * If there was nothing more to send in the tx_kfifo, disable</span>
<span class="cm">		 *	the TSR IRQ and notify the v4l2_device.</span>
<span class="cm">		 * If there was something in the tx_kfifo, check the tx_kfifo</span>
<span class="cm">		 *      level and notify the v4l2_device, if it is low.</span>
<span class="cm">		 */</span>
		<span class="cm">/* For now, inhibit TSR interrupt until Tx is implemented */</span>
		<span class="n">irqenable_tx</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">events</span> <span class="o">=</span> <span class="n">V4L2_SUBDEV_IR_TX_FIFO_SERVICE_REQ</span><span class="p">;</span>
		<span class="n">v4l2_subdev_notify</span><span class="p">(</span><span class="n">sd</span><span class="p">,</span> <span class="n">V4L2_SUBDEV_IR_TX_NOTIFY</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">events</span><span class="p">);</span>
		<span class="o">*</span><span class="n">handled</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * Receiver interrupt service</span>
<span class="cm">	 */</span>
	<span class="n">kror</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">rse</span> <span class="o">&amp;&amp;</span> <span class="n">rsr</span><span class="p">)</span> <span class="o">||</span> <span class="p">(</span><span class="n">rte</span> <span class="o">&amp;&amp;</span> <span class="n">rto</span><span class="p">))</span> <span class="p">{</span>
		<span class="cm">/*</span>
<span class="cm">		 * Receive data on RSR to clear the STATS_RSR.</span>
<span class="cm">		 * Receive data on RTO, since we may not have yet hit the RSR</span>
<span class="cm">		 * watermark when we receive the RTO.</span>
<span class="cm">		 */</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">v</span> <span class="o">=</span> <span class="n">FIFO_RX_NDV</span><span class="p">;</span>
		     <span class="p">(</span><span class="n">v</span> <span class="o">&amp;</span> <span class="n">FIFO_RX_NDV</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">kror</span><span class="p">;</span> <span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">for</span> <span class="p">(</span><span class="n">j</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			     <span class="p">(</span><span class="n">v</span> <span class="o">&amp;</span> <span class="n">FIFO_RX_NDV</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="n">j</span> <span class="o">&lt;</span> <span class="n">FIFO_RX_DEPTH</span><span class="p">;</span> <span class="n">j</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">v</span> <span class="o">=</span> <span class="n">cx23888_ir_read4</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">CX23888_IR_FIFO_REG</span><span class="p">);</span>
				<span class="n">rx_data</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">hw_fifo_data</span> <span class="o">=</span> <span class="n">v</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">FIFO_RX_NDV</span><span class="p">;</span>
				<span class="n">i</span><span class="o">++</span><span class="p">;</span>
			<span class="p">}</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">i</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="n">j</span> <span class="o">=</span> <span class="n">i</span> <span class="o">*</span> <span class="k">sizeof</span><span class="p">(</span><span class="k">union</span> <span class="n">cx23888_ir_fifo_rec</span><span class="p">);</span>
			<span class="n">k</span> <span class="o">=</span> <span class="n">kfifo_in_locked</span><span class="p">(</span><span class="o">&amp;</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">rx_kfifo</span><span class="p">,</span>
				      <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">char</span> <span class="o">*</span><span class="p">)</span> <span class="n">rx_data</span><span class="p">,</span> <span class="n">j</span><span class="p">,</span>
				      <span class="o">&amp;</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">rx_kfifo_lock</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">k</span> <span class="o">!=</span> <span class="n">j</span><span class="p">)</span>
				<span class="n">kror</span><span class="o">++</span><span class="p">;</span> <span class="cm">/* rx_kfifo over run */</span>
		<span class="p">}</span>
		<span class="o">*</span><span class="n">handled</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">events</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">v</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">kror</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">events</span> <span class="o">|=</span> <span class="n">V4L2_SUBDEV_IR_RX_SW_FIFO_OVERRUN</span><span class="p">;</span>
		<span class="n">v4l2_err</span><span class="p">(</span><span class="n">sd</span><span class="p">,</span> <span class="s">&quot;IR receiver software FIFO overrun</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">roe</span> <span class="o">&amp;&amp;</span> <span class="n">ror</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/*</span>
<span class="cm">		 * The RX FIFO Enable (CNTRL_RFE) must be toggled to clear</span>
<span class="cm">		 * the Rx FIFO Over Run status (STATS_ROR)</span>
<span class="cm">		 */</span>
		<span class="n">v</span> <span class="o">|=</span> <span class="n">CNTRL_RFE</span><span class="p">;</span>
		<span class="n">events</span> <span class="o">|=</span> <span class="n">V4L2_SUBDEV_IR_RX_HW_FIFO_OVERRUN</span><span class="p">;</span>
		<span class="n">v4l2_err</span><span class="p">(</span><span class="n">sd</span><span class="p">,</span> <span class="s">&quot;IR receiver hardware FIFO overrun</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rte</span> <span class="o">&amp;&amp;</span> <span class="n">rto</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/*</span>
<span class="cm">		 * The IR Receiver Enable (CNTRL_RXE) must be toggled to clear</span>
<span class="cm">		 * the Rx Pulse Width Timer Time Out (STATS_RTO)</span>
<span class="cm">		 */</span>
		<span class="n">v</span> <span class="o">|=</span> <span class="n">CNTRL_RXE</span><span class="p">;</span>
		<span class="n">events</span> <span class="o">|=</span> <span class="n">V4L2_SUBDEV_IR_RX_END_OF_RX_DETECTED</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">v</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* Clear STATS_ROR &amp; STATS_RTO as needed by reseting hardware */</span>
		<span class="n">cx23888_ir_write4</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">CX23888_IR_CNTRL_REG</span><span class="p">,</span> <span class="n">cntrl</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">v</span><span class="p">);</span>
		<span class="n">cx23888_ir_write4</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">CX23888_IR_CNTRL_REG</span><span class="p">,</span> <span class="n">cntrl</span><span class="p">);</span>
		<span class="o">*</span><span class="n">handled</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">rx_kfifo_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">kfifo_len</span><span class="p">(</span><span class="o">&amp;</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">rx_kfifo</span><span class="p">)</span> <span class="o">&gt;=</span> <span class="n">CX23888_IR_RX_KFIFO_SIZE</span> <span class="o">/</span> <span class="mi">2</span><span class="p">)</span>
		<span class="n">events</span> <span class="o">|=</span> <span class="n">V4L2_SUBDEV_IR_RX_FIFO_SERVICE_REQ</span><span class="p">;</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">rx_kfifo_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">events</span><span class="p">)</span>
		<span class="n">v4l2_subdev_notify</span><span class="p">(</span><span class="n">sd</span><span class="p">,</span> <span class="n">V4L2_SUBDEV_IR_RX_NOTIFY</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">events</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* Receiver */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">cx23888_ir_rx_read</span><span class="p">(</span><span class="k">struct</span> <span class="n">v4l2_subdev</span> <span class="o">*</span><span class="n">sd</span><span class="p">,</span> <span class="n">u8</span> <span class="o">*</span><span class="n">buf</span><span class="p">,</span> <span class="kt">size_t</span> <span class="n">count</span><span class="p">,</span>
			      <span class="kt">ssize_t</span> <span class="o">*</span><span class="n">num</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">cx23888_ir_state</span> <span class="o">*</span><span class="n">state</span> <span class="o">=</span> <span class="n">to_state</span><span class="p">(</span><span class="n">sd</span><span class="p">);</span>
	<span class="n">bool</span> <span class="n">invert</span> <span class="o">=</span> <span class="p">(</span><span class="n">bool</span><span class="p">)</span> <span class="n">atomic_read</span><span class="p">(</span><span class="o">&amp;</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">rx_invert</span><span class="p">);</span>
	<span class="n">u16</span> <span class="n">divider</span> <span class="o">=</span> <span class="p">(</span><span class="n">u16</span><span class="p">)</span> <span class="n">atomic_read</span><span class="p">(</span><span class="o">&amp;</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">rxclk_divider</span><span class="p">);</span>

	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">n</span><span class="p">;</span>
	<span class="k">union</span> <span class="n">cx23888_ir_fifo_rec</span> <span class="o">*</span><span class="n">p</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">u</span><span class="p">,</span> <span class="n">v</span><span class="p">,</span> <span class="n">w</span><span class="p">;</span>

	<span class="n">n</span> <span class="o">=</span> <span class="n">count</span> <span class="o">/</span> <span class="k">sizeof</span><span class="p">(</span><span class="k">union</span> <span class="n">cx23888_ir_fifo_rec</span><span class="p">)</span>
		<span class="o">*</span> <span class="k">sizeof</span><span class="p">(</span><span class="k">union</span> <span class="n">cx23888_ir_fifo_rec</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">n</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="o">*</span><span class="n">num</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">n</span> <span class="o">=</span> <span class="n">kfifo_out_locked</span><span class="p">(</span><span class="o">&amp;</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">rx_kfifo</span><span class="p">,</span> <span class="n">buf</span><span class="p">,</span> <span class="n">n</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">rx_kfifo_lock</span><span class="p">);</span>

	<span class="n">n</span> <span class="o">/=</span> <span class="k">sizeof</span><span class="p">(</span><span class="k">union</span> <span class="n">cx23888_ir_fifo_rec</span><span class="p">);</span>
	<span class="o">*</span><span class="n">num</span> <span class="o">=</span> <span class="n">n</span> <span class="o">*</span> <span class="k">sizeof</span><span class="p">(</span><span class="k">union</span> <span class="n">cx23888_ir_fifo_rec</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">p</span> <span class="o">=</span> <span class="p">(</span><span class="k">union</span> <span class="n">cx23888_ir_fifo_rec</span> <span class="o">*</span><span class="p">)</span> <span class="n">buf</span><span class="p">,</span> <span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">n</span><span class="p">;</span> <span class="n">p</span><span class="o">++</span><span class="p">,</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>

		<span class="k">if</span> <span class="p">((</span><span class="n">p</span><span class="o">-&gt;</span><span class="n">hw_fifo_data</span> <span class="o">&amp;</span> <span class="n">FIFO_RXTX_RTO</span><span class="p">)</span> <span class="o">==</span> <span class="n">FIFO_RXTX_RTO</span><span class="p">)</span> <span class="p">{</span>
			<span class="cm">/* Assume RTO was because of no IR light input */</span>
			<span class="n">u</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="n">w</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">u</span> <span class="o">=</span> <span class="p">(</span><span class="n">p</span><span class="o">-&gt;</span><span class="n">hw_fifo_data</span> <span class="o">&amp;</span> <span class="n">FIFO_RXTX_LVL</span><span class="p">)</span> <span class="o">?</span> <span class="mi">1</span> <span class="o">:</span> <span class="mi">0</span><span class="p">;</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">invert</span><span class="p">)</span>
				<span class="n">u</span> <span class="o">=</span> <span class="n">u</span> <span class="o">?</span> <span class="mi">0</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
			<span class="n">w</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="n">v</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span><span class="p">)</span> <span class="n">pulse_width_count_to_ns</span><span class="p">(</span>
				  <span class="p">(</span><span class="n">u16</span><span class="p">)</span> <span class="p">(</span><span class="n">p</span><span class="o">-&gt;</span><span class="n">hw_fifo_data</span> <span class="o">&amp;</span> <span class="n">FIFO_RXTX</span><span class="p">),</span> <span class="n">divider</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">v</span> <span class="o">&gt;</span> <span class="n">IR_MAX_DURATION</span><span class="p">)</span>
			<span class="n">v</span> <span class="o">=</span> <span class="n">IR_MAX_DURATION</span><span class="p">;</span>

		<span class="n">init_ir_raw_event</span><span class="p">(</span><span class="o">&amp;</span><span class="n">p</span><span class="o">-&gt;</span><span class="n">ir_core_data</span><span class="p">);</span>
		<span class="n">p</span><span class="o">-&gt;</span><span class="n">ir_core_data</span><span class="p">.</span><span class="n">pulse</span> <span class="o">=</span> <span class="n">u</span><span class="p">;</span>
		<span class="n">p</span><span class="o">-&gt;</span><span class="n">ir_core_data</span><span class="p">.</span><span class="n">duration</span> <span class="o">=</span> <span class="n">v</span><span class="p">;</span>
		<span class="n">p</span><span class="o">-&gt;</span><span class="n">ir_core_data</span><span class="p">.</span><span class="n">timeout</span> <span class="o">=</span> <span class="n">w</span><span class="p">;</span>

		<span class="n">v4l2_dbg</span><span class="p">(</span><span class="mi">2</span><span class="p">,</span> <span class="n">ir_888_debug</span><span class="p">,</span> <span class="n">sd</span><span class="p">,</span> <span class="s">&quot;rx read: %10u ns  %s  %s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			 <span class="n">v</span><span class="p">,</span> <span class="n">u</span> <span class="o">?</span> <span class="s">&quot;mark&quot;</span> <span class="o">:</span> <span class="s">&quot;space&quot;</span><span class="p">,</span> <span class="n">w</span> <span class="o">?</span> <span class="s">&quot;(timed out)&quot;</span> <span class="o">:</span> <span class="s">&quot;&quot;</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">w</span><span class="p">)</span>
			<span class="n">v4l2_dbg</span><span class="p">(</span><span class="mi">2</span><span class="p">,</span> <span class="n">ir_888_debug</span><span class="p">,</span> <span class="n">sd</span><span class="p">,</span> <span class="s">&quot;rx read: end of rx</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">cx23888_ir_rx_g_parameters</span><span class="p">(</span><span class="k">struct</span> <span class="n">v4l2_subdev</span> <span class="o">*</span><span class="n">sd</span><span class="p">,</span>
				      <span class="k">struct</span> <span class="n">v4l2_subdev_ir_parameters</span> <span class="o">*</span><span class="n">p</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">cx23888_ir_state</span> <span class="o">*</span><span class="n">state</span> <span class="o">=</span> <span class="n">to_state</span><span class="p">(</span><span class="n">sd</span><span class="p">);</span>
	<span class="n">mutex_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">rx_params_lock</span><span class="p">);</span>
	<span class="n">memcpy</span><span class="p">(</span><span class="n">p</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">rx_params</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">v4l2_subdev_ir_parameters</span><span class="p">));</span>
	<span class="n">mutex_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">rx_params_lock</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">cx23888_ir_rx_shutdown</span><span class="p">(</span><span class="k">struct</span> <span class="n">v4l2_subdev</span> <span class="o">*</span><span class="n">sd</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">cx23888_ir_state</span> <span class="o">*</span><span class="n">state</span> <span class="o">=</span> <span class="n">to_state</span><span class="p">(</span><span class="n">sd</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">cx23885_dev</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>

	<span class="n">mutex_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">rx_params_lock</span><span class="p">);</span>

	<span class="cm">/* Disable or slow down all IR Rx circuits and counters */</span>
	<span class="n">irqenable_rx</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">control_rx_enable</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="nb">false</span><span class="p">);</span>
	<span class="n">control_rx_demodulation_enable</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="nb">false</span><span class="p">);</span>
	<span class="n">control_rx_s_edge_detection</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">CNTRL_EDG_NONE</span><span class="p">);</span>
	<span class="n">filter_rx_s_min_width</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">cx23888_ir_write4</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">CX23888_IR_RXCLK_REG</span><span class="p">,</span> <span class="n">RXCLK_RCD</span><span class="p">);</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">rx_params</span><span class="p">.</span><span class="n">shutdown</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>

	<span class="n">mutex_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">rx_params_lock</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">cx23888_ir_rx_s_parameters</span><span class="p">(</span><span class="k">struct</span> <span class="n">v4l2_subdev</span> <span class="o">*</span><span class="n">sd</span><span class="p">,</span>
				      <span class="k">struct</span> <span class="n">v4l2_subdev_ir_parameters</span> <span class="o">*</span><span class="n">p</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">cx23888_ir_state</span> <span class="o">*</span><span class="n">state</span> <span class="o">=</span> <span class="n">to_state</span><span class="p">(</span><span class="n">sd</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">cx23885_dev</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">v4l2_subdev_ir_parameters</span> <span class="o">*</span><span class="n">o</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">rx_params</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">rxclk_divider</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">p</span><span class="o">-&gt;</span><span class="n">shutdown</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">cx23888_ir_rx_shutdown</span><span class="p">(</span><span class="n">sd</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">p</span><span class="o">-&gt;</span><span class="n">mode</span> <span class="o">!=</span> <span class="n">V4L2_SUBDEV_IR_MODE_PULSE_WIDTH</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOSYS</span><span class="p">;</span>

	<span class="n">mutex_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">rx_params_lock</span><span class="p">);</span>

	<span class="n">o</span><span class="o">-&gt;</span><span class="n">shutdown</span> <span class="o">=</span> <span class="n">p</span><span class="o">-&gt;</span><span class="n">shutdown</span><span class="p">;</span>

	<span class="n">o</span><span class="o">-&gt;</span><span class="n">mode</span> <span class="o">=</span> <span class="n">p</span><span class="o">-&gt;</span><span class="n">mode</span> <span class="o">=</span> <span class="n">V4L2_SUBDEV_IR_MODE_PULSE_WIDTH</span><span class="p">;</span>

	<span class="n">o</span><span class="o">-&gt;</span><span class="n">bytes_per_data_element</span> <span class="o">=</span> <span class="n">p</span><span class="o">-&gt;</span><span class="n">bytes_per_data_element</span>
				  <span class="o">=</span> <span class="k">sizeof</span><span class="p">(</span><span class="k">union</span> <span class="n">cx23888_ir_fifo_rec</span><span class="p">);</span>

	<span class="cm">/* Before we tweak the hardware, we have to disable the receiver */</span>
	<span class="n">irqenable_rx</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">control_rx_enable</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="nb">false</span><span class="p">);</span>

	<span class="n">control_rx_demodulation_enable</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">p</span><span class="o">-&gt;</span><span class="n">modulation</span><span class="p">);</span>
	<span class="n">o</span><span class="o">-&gt;</span><span class="n">modulation</span> <span class="o">=</span> <span class="n">p</span><span class="o">-&gt;</span><span class="n">modulation</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">p</span><span class="o">-&gt;</span><span class="n">modulation</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">p</span><span class="o">-&gt;</span><span class="n">carrier_freq</span> <span class="o">=</span> <span class="n">rxclk_rx_s_carrier</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">p</span><span class="o">-&gt;</span><span class="n">carrier_freq</span><span class="p">,</span>
						     <span class="o">&amp;</span><span class="n">rxclk_divider</span><span class="p">);</span>

		<span class="n">o</span><span class="o">-&gt;</span><span class="n">carrier_freq</span> <span class="o">=</span> <span class="n">p</span><span class="o">-&gt;</span><span class="n">carrier_freq</span><span class="p">;</span>

		<span class="n">o</span><span class="o">-&gt;</span><span class="n">duty_cycle</span> <span class="o">=</span> <span class="n">p</span><span class="o">-&gt;</span><span class="n">duty_cycle</span> <span class="o">=</span> <span class="mi">50</span><span class="p">;</span>

		<span class="n">control_rx_s_carrier_window</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">p</span><span class="o">-&gt;</span><span class="n">carrier_freq</span><span class="p">,</span>
					    <span class="o">&amp;</span><span class="n">p</span><span class="o">-&gt;</span><span class="n">carrier_range_lower</span><span class="p">,</span>
					    <span class="o">&amp;</span><span class="n">p</span><span class="o">-&gt;</span><span class="n">carrier_range_upper</span><span class="p">);</span>
		<span class="n">o</span><span class="o">-&gt;</span><span class="n">carrier_range_lower</span> <span class="o">=</span> <span class="n">p</span><span class="o">-&gt;</span><span class="n">carrier_range_lower</span><span class="p">;</span>
		<span class="n">o</span><span class="o">-&gt;</span><span class="n">carrier_range_upper</span> <span class="o">=</span> <span class="n">p</span><span class="o">-&gt;</span><span class="n">carrier_range_upper</span><span class="p">;</span>

		<span class="n">p</span><span class="o">-&gt;</span><span class="n">max_pulse_width</span> <span class="o">=</span>
			<span class="p">(</span><span class="n">u32</span><span class="p">)</span> <span class="n">pulse_width_count_to_ns</span><span class="p">(</span><span class="n">FIFO_RXTX</span><span class="p">,</span> <span class="n">rxclk_divider</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">p</span><span class="o">-&gt;</span><span class="n">max_pulse_width</span> <span class="o">=</span>
			    <span class="n">rxclk_rx_s_max_pulse_width</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">p</span><span class="o">-&gt;</span><span class="n">max_pulse_width</span><span class="p">,</span>
						       <span class="o">&amp;</span><span class="n">rxclk_divider</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">o</span><span class="o">-&gt;</span><span class="n">max_pulse_width</span> <span class="o">=</span> <span class="n">p</span><span class="o">-&gt;</span><span class="n">max_pulse_width</span><span class="p">;</span>
	<span class="n">atomic_set</span><span class="p">(</span><span class="o">&amp;</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">rxclk_divider</span><span class="p">,</span> <span class="n">rxclk_divider</span><span class="p">);</span>

	<span class="n">p</span><span class="o">-&gt;</span><span class="n">noise_filter_min_width</span> <span class="o">=</span>
			  <span class="n">filter_rx_s_min_width</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">p</span><span class="o">-&gt;</span><span class="n">noise_filter_min_width</span><span class="p">);</span>
	<span class="n">o</span><span class="o">-&gt;</span><span class="n">noise_filter_min_width</span> <span class="o">=</span> <span class="n">p</span><span class="o">-&gt;</span><span class="n">noise_filter_min_width</span><span class="p">;</span>

	<span class="n">p</span><span class="o">-&gt;</span><span class="n">resolution</span> <span class="o">=</span> <span class="n">clock_divider_to_resolution</span><span class="p">(</span><span class="n">rxclk_divider</span><span class="p">);</span>
	<span class="n">o</span><span class="o">-&gt;</span><span class="n">resolution</span> <span class="o">=</span> <span class="n">p</span><span class="o">-&gt;</span><span class="n">resolution</span><span class="p">;</span>

	<span class="cm">/* FIXME - make this dependent on resolution for better performance */</span>
	<span class="n">control_rx_irq_watermark</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">RX_FIFO_HALF_FULL</span><span class="p">);</span>

	<span class="n">control_rx_s_edge_detection</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">CNTRL_EDG_BOTH</span><span class="p">);</span>

	<span class="n">o</span><span class="o">-&gt;</span><span class="n">invert_level</span> <span class="o">=</span> <span class="n">p</span><span class="o">-&gt;</span><span class="n">invert_level</span><span class="p">;</span>
	<span class="n">atomic_set</span><span class="p">(</span><span class="o">&amp;</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">rx_invert</span><span class="p">,</span> <span class="n">p</span><span class="o">-&gt;</span><span class="n">invert_level</span><span class="p">);</span>

	<span class="n">o</span><span class="o">-&gt;</span><span class="n">interrupt_enable</span> <span class="o">=</span> <span class="n">p</span><span class="o">-&gt;</span><span class="n">interrupt_enable</span><span class="p">;</span>
	<span class="n">o</span><span class="o">-&gt;</span><span class="n">enable</span> <span class="o">=</span> <span class="n">p</span><span class="o">-&gt;</span><span class="n">enable</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">p</span><span class="o">-&gt;</span><span class="n">enable</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

		<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">rx_kfifo_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
		<span class="n">kfifo_reset</span><span class="p">(</span><span class="o">&amp;</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">rx_kfifo</span><span class="p">);</span>
		<span class="cm">/* reset tx_fifo too if there is one... */</span>
		<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">rx_kfifo_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">p</span><span class="o">-&gt;</span><span class="n">interrupt_enable</span><span class="p">)</span>
			<span class="n">irqenable_rx</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">IRQEN_RSE</span> <span class="o">|</span> <span class="n">IRQEN_RTE</span> <span class="o">|</span> <span class="n">IRQEN_ROE</span><span class="p">);</span>
		<span class="n">control_rx_enable</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">p</span><span class="o">-&gt;</span><span class="n">enable</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">mutex_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">rx_params_lock</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* Transmitter */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">cx23888_ir_tx_write</span><span class="p">(</span><span class="k">struct</span> <span class="n">v4l2_subdev</span> <span class="o">*</span><span class="n">sd</span><span class="p">,</span> <span class="n">u8</span> <span class="o">*</span><span class="n">buf</span><span class="p">,</span> <span class="kt">size_t</span> <span class="n">count</span><span class="p">,</span>
			       <span class="kt">ssize_t</span> <span class="o">*</span><span class="n">num</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">cx23888_ir_state</span> <span class="o">*</span><span class="n">state</span> <span class="o">=</span> <span class="n">to_state</span><span class="p">(</span><span class="n">sd</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">cx23885_dev</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="cm">/* For now enable the Tx FIFO Service interrupt &amp; pretend we did work */</span>
	<span class="n">irqenable_tx</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">IRQEN_TSE</span><span class="p">);</span>
	<span class="o">*</span><span class="n">num</span> <span class="o">=</span> <span class="n">count</span><span class="p">;</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">cx23888_ir_tx_g_parameters</span><span class="p">(</span><span class="k">struct</span> <span class="n">v4l2_subdev</span> <span class="o">*</span><span class="n">sd</span><span class="p">,</span>
				      <span class="k">struct</span> <span class="n">v4l2_subdev_ir_parameters</span> <span class="o">*</span><span class="n">p</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">cx23888_ir_state</span> <span class="o">*</span><span class="n">state</span> <span class="o">=</span> <span class="n">to_state</span><span class="p">(</span><span class="n">sd</span><span class="p">);</span>
	<span class="n">mutex_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">tx_params_lock</span><span class="p">);</span>
	<span class="n">memcpy</span><span class="p">(</span><span class="n">p</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">tx_params</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">v4l2_subdev_ir_parameters</span><span class="p">));</span>
	<span class="n">mutex_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">tx_params_lock</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">cx23888_ir_tx_shutdown</span><span class="p">(</span><span class="k">struct</span> <span class="n">v4l2_subdev</span> <span class="o">*</span><span class="n">sd</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">cx23888_ir_state</span> <span class="o">*</span><span class="n">state</span> <span class="o">=</span> <span class="n">to_state</span><span class="p">(</span><span class="n">sd</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">cx23885_dev</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>

	<span class="n">mutex_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">tx_params_lock</span><span class="p">);</span>

	<span class="cm">/* Disable or slow down all IR Tx circuits and counters */</span>
	<span class="n">irqenable_tx</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">control_tx_enable</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="nb">false</span><span class="p">);</span>
	<span class="n">control_tx_modulation_enable</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="nb">false</span><span class="p">);</span>
	<span class="n">cx23888_ir_write4</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">CX23888_IR_TXCLK_REG</span><span class="p">,</span> <span class="n">TXCLK_TCD</span><span class="p">);</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">tx_params</span><span class="p">.</span><span class="n">shutdown</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>

	<span class="n">mutex_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">tx_params_lock</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">cx23888_ir_tx_s_parameters</span><span class="p">(</span><span class="k">struct</span> <span class="n">v4l2_subdev</span> <span class="o">*</span><span class="n">sd</span><span class="p">,</span>
				      <span class="k">struct</span> <span class="n">v4l2_subdev_ir_parameters</span> <span class="o">*</span><span class="n">p</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">cx23888_ir_state</span> <span class="o">*</span><span class="n">state</span> <span class="o">=</span> <span class="n">to_state</span><span class="p">(</span><span class="n">sd</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">cx23885_dev</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">v4l2_subdev_ir_parameters</span> <span class="o">*</span><span class="n">o</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">tx_params</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">txclk_divider</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">p</span><span class="o">-&gt;</span><span class="n">shutdown</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">cx23888_ir_tx_shutdown</span><span class="p">(</span><span class="n">sd</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">p</span><span class="o">-&gt;</span><span class="n">mode</span> <span class="o">!=</span> <span class="n">V4L2_SUBDEV_IR_MODE_PULSE_WIDTH</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOSYS</span><span class="p">;</span>

	<span class="n">mutex_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">tx_params_lock</span><span class="p">);</span>

	<span class="n">o</span><span class="o">-&gt;</span><span class="n">shutdown</span> <span class="o">=</span> <span class="n">p</span><span class="o">-&gt;</span><span class="n">shutdown</span><span class="p">;</span>

	<span class="n">o</span><span class="o">-&gt;</span><span class="n">mode</span> <span class="o">=</span> <span class="n">p</span><span class="o">-&gt;</span><span class="n">mode</span> <span class="o">=</span> <span class="n">V4L2_SUBDEV_IR_MODE_PULSE_WIDTH</span><span class="p">;</span>

	<span class="n">o</span><span class="o">-&gt;</span><span class="n">bytes_per_data_element</span> <span class="o">=</span> <span class="n">p</span><span class="o">-&gt;</span><span class="n">bytes_per_data_element</span>
				  <span class="o">=</span> <span class="k">sizeof</span><span class="p">(</span><span class="k">union</span> <span class="n">cx23888_ir_fifo_rec</span><span class="p">);</span>

	<span class="cm">/* Before we tweak the hardware, we have to disable the transmitter */</span>
	<span class="n">irqenable_tx</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">control_tx_enable</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="nb">false</span><span class="p">);</span>

	<span class="n">control_tx_modulation_enable</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">p</span><span class="o">-&gt;</span><span class="n">modulation</span><span class="p">);</span>
	<span class="n">o</span><span class="o">-&gt;</span><span class="n">modulation</span> <span class="o">=</span> <span class="n">p</span><span class="o">-&gt;</span><span class="n">modulation</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">p</span><span class="o">-&gt;</span><span class="n">modulation</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">p</span><span class="o">-&gt;</span><span class="n">carrier_freq</span> <span class="o">=</span> <span class="n">txclk_tx_s_carrier</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">p</span><span class="o">-&gt;</span><span class="n">carrier_freq</span><span class="p">,</span>
						     <span class="o">&amp;</span><span class="n">txclk_divider</span><span class="p">);</span>
		<span class="n">o</span><span class="o">-&gt;</span><span class="n">carrier_freq</span> <span class="o">=</span> <span class="n">p</span><span class="o">-&gt;</span><span class="n">carrier_freq</span><span class="p">;</span>

		<span class="n">p</span><span class="o">-&gt;</span><span class="n">duty_cycle</span> <span class="o">=</span> <span class="n">cduty_tx_s_duty_cycle</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">p</span><span class="o">-&gt;</span><span class="n">duty_cycle</span><span class="p">);</span>
		<span class="n">o</span><span class="o">-&gt;</span><span class="n">duty_cycle</span> <span class="o">=</span> <span class="n">p</span><span class="o">-&gt;</span><span class="n">duty_cycle</span><span class="p">;</span>

		<span class="n">p</span><span class="o">-&gt;</span><span class="n">max_pulse_width</span> <span class="o">=</span>
			<span class="p">(</span><span class="n">u32</span><span class="p">)</span> <span class="n">pulse_width_count_to_ns</span><span class="p">(</span><span class="n">FIFO_RXTX</span><span class="p">,</span> <span class="n">txclk_divider</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">p</span><span class="o">-&gt;</span><span class="n">max_pulse_width</span> <span class="o">=</span>
			    <span class="n">txclk_tx_s_max_pulse_width</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">p</span><span class="o">-&gt;</span><span class="n">max_pulse_width</span><span class="p">,</span>
						       <span class="o">&amp;</span><span class="n">txclk_divider</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">o</span><span class="o">-&gt;</span><span class="n">max_pulse_width</span> <span class="o">=</span> <span class="n">p</span><span class="o">-&gt;</span><span class="n">max_pulse_width</span><span class="p">;</span>
	<span class="n">atomic_set</span><span class="p">(</span><span class="o">&amp;</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">txclk_divider</span><span class="p">,</span> <span class="n">txclk_divider</span><span class="p">);</span>

	<span class="n">p</span><span class="o">-&gt;</span><span class="n">resolution</span> <span class="o">=</span> <span class="n">clock_divider_to_resolution</span><span class="p">(</span><span class="n">txclk_divider</span><span class="p">);</span>
	<span class="n">o</span><span class="o">-&gt;</span><span class="n">resolution</span> <span class="o">=</span> <span class="n">p</span><span class="o">-&gt;</span><span class="n">resolution</span><span class="p">;</span>

	<span class="cm">/* FIXME - make this dependent on resolution for better performance */</span>
	<span class="n">control_tx_irq_watermark</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">TX_FIFO_HALF_EMPTY</span><span class="p">);</span>

	<span class="n">control_tx_polarity_invert</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">p</span><span class="o">-&gt;</span><span class="n">invert_carrier_sense</span><span class="p">);</span>
	<span class="n">o</span><span class="o">-&gt;</span><span class="n">invert_carrier_sense</span> <span class="o">=</span> <span class="n">p</span><span class="o">-&gt;</span><span class="n">invert_carrier_sense</span><span class="p">;</span>

	<span class="n">control_tx_level_invert</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">p</span><span class="o">-&gt;</span><span class="n">invert_level</span><span class="p">);</span>
	<span class="n">o</span><span class="o">-&gt;</span><span class="n">invert_level</span> <span class="o">=</span> <span class="n">p</span><span class="o">-&gt;</span><span class="n">invert_level</span><span class="p">;</span>

	<span class="n">o</span><span class="o">-&gt;</span><span class="n">interrupt_enable</span> <span class="o">=</span> <span class="n">p</span><span class="o">-&gt;</span><span class="n">interrupt_enable</span><span class="p">;</span>
	<span class="n">o</span><span class="o">-&gt;</span><span class="n">enable</span> <span class="o">=</span> <span class="n">p</span><span class="o">-&gt;</span><span class="n">enable</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">p</span><span class="o">-&gt;</span><span class="n">enable</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">p</span><span class="o">-&gt;</span><span class="n">interrupt_enable</span><span class="p">)</span>
			<span class="n">irqenable_tx</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">IRQEN_TSE</span><span class="p">);</span>
		<span class="n">control_tx_enable</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">p</span><span class="o">-&gt;</span><span class="n">enable</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">mutex_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">tx_params_lock</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>


<span class="cm">/*</span>
<span class="cm"> * V4L2 Subdevice Core Ops</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">cx23888_ir_log_status</span><span class="p">(</span><span class="k">struct</span> <span class="n">v4l2_subdev</span> <span class="o">*</span><span class="n">sd</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">cx23888_ir_state</span> <span class="o">*</span><span class="n">state</span> <span class="o">=</span> <span class="n">to_state</span><span class="p">(</span><span class="n">sd</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">cx23885_dev</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="kt">char</span> <span class="o">*</span><span class="n">s</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">j</span><span class="p">;</span>

	<span class="n">u32</span> <span class="n">cntrl</span> <span class="o">=</span> <span class="n">cx23888_ir_read4</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">CX23888_IR_CNTRL_REG</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">txclk</span> <span class="o">=</span> <span class="n">cx23888_ir_read4</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">CX23888_IR_TXCLK_REG</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">TXCLK_TCD</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">rxclk</span> <span class="o">=</span> <span class="n">cx23888_ir_read4</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">CX23888_IR_RXCLK_REG</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">RXCLK_RCD</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">cduty</span> <span class="o">=</span> <span class="n">cx23888_ir_read4</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">CX23888_IR_CDUTY_REG</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">CDUTY_CDC</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">stats</span> <span class="o">=</span> <span class="n">cx23888_ir_read4</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">CX23888_IR_STATS_REG</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">irqen</span> <span class="o">=</span> <span class="n">cx23888_ir_read4</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">CX23888_IR_IRQEN_REG</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">filtr</span> <span class="o">=</span> <span class="n">cx23888_ir_read4</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">CX23888_IR_FILTR_REG</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">FILTR_LPF</span><span class="p">;</span>

	<span class="n">v4l2_info</span><span class="p">(</span><span class="n">sd</span><span class="p">,</span> <span class="s">&quot;IR Receiver:</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="n">v4l2_info</span><span class="p">(</span><span class="n">sd</span><span class="p">,</span> <span class="s">&quot;</span><span class="se">\t</span><span class="s">Enabled:                           %s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		  <span class="n">cntrl</span> <span class="o">&amp;</span> <span class="n">CNTRL_RXE</span> <span class="o">?</span> <span class="s">&quot;yes&quot;</span> <span class="o">:</span> <span class="s">&quot;no&quot;</span><span class="p">);</span>
	<span class="n">v4l2_info</span><span class="p">(</span><span class="n">sd</span><span class="p">,</span> <span class="s">&quot;</span><span class="se">\t</span><span class="s">Demodulation from a carrier:       %s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		  <span class="n">cntrl</span> <span class="o">&amp;</span> <span class="n">CNTRL_DMD</span> <span class="o">?</span> <span class="s">&quot;enabled&quot;</span> <span class="o">:</span> <span class="s">&quot;disabled&quot;</span><span class="p">);</span>
	<span class="n">v4l2_info</span><span class="p">(</span><span class="n">sd</span><span class="p">,</span> <span class="s">&quot;</span><span class="se">\t</span><span class="s">FIFO:                              %s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		  <span class="n">cntrl</span> <span class="o">&amp;</span> <span class="n">CNTRL_RFE</span> <span class="o">?</span> <span class="s">&quot;enabled&quot;</span> <span class="o">:</span> <span class="s">&quot;disabled&quot;</span><span class="p">);</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">cntrl</span> <span class="o">&amp;</span> <span class="n">CNTRL_EDG</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">CNTRL_EDG_NONE</span>:
		<span class="n">s</span> <span class="o">=</span> <span class="s">&quot;disabled&quot;</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">CNTRL_EDG_FALL</span>:
		<span class="n">s</span> <span class="o">=</span> <span class="s">&quot;falling edge&quot;</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">CNTRL_EDG_RISE</span>:
		<span class="n">s</span> <span class="o">=</span> <span class="s">&quot;rising edge&quot;</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">CNTRL_EDG_BOTH</span>:
		<span class="n">s</span> <span class="o">=</span> <span class="s">&quot;rising &amp; falling edges&quot;</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">s</span> <span class="o">=</span> <span class="s">&quot;??? edge&quot;</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">v4l2_info</span><span class="p">(</span><span class="n">sd</span><span class="p">,</span> <span class="s">&quot;</span><span class="se">\t</span><span class="s">Pulse timers&#39; start/stop trigger:  %s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">s</span><span class="p">);</span>
	<span class="n">v4l2_info</span><span class="p">(</span><span class="n">sd</span><span class="p">,</span> <span class="s">&quot;</span><span class="se">\t</span><span class="s">FIFO data on pulse timer overflow: %s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		  <span class="n">cntrl</span> <span class="o">&amp;</span> <span class="n">CNTRL_R</span> <span class="o">?</span> <span class="s">&quot;not loaded&quot;</span> <span class="o">:</span> <span class="s">&quot;overflow marker&quot;</span><span class="p">);</span>
	<span class="n">v4l2_info</span><span class="p">(</span><span class="n">sd</span><span class="p">,</span> <span class="s">&quot;</span><span class="se">\t</span><span class="s">FIFO interrupt watermark:          %s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		  <span class="n">cntrl</span> <span class="o">&amp;</span> <span class="n">CNTRL_RIC</span> <span class="o">?</span> <span class="s">&quot;not empty&quot;</span> <span class="o">:</span> <span class="s">&quot;half full or greater&quot;</span><span class="p">);</span>
	<span class="n">v4l2_info</span><span class="p">(</span><span class="n">sd</span><span class="p">,</span> <span class="s">&quot;</span><span class="se">\t</span><span class="s">Loopback mode:                     %s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		  <span class="n">cntrl</span> <span class="o">&amp;</span> <span class="n">CNTRL_LBM</span> <span class="o">?</span> <span class="s">&quot;loopback active&quot;</span> <span class="o">:</span> <span class="s">&quot;normal receive&quot;</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cntrl</span> <span class="o">&amp;</span> <span class="n">CNTRL_DMD</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">v4l2_info</span><span class="p">(</span><span class="n">sd</span><span class="p">,</span> <span class="s">&quot;</span><span class="se">\t</span><span class="s">Expected carrier (16 clocks):      %u Hz</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			  <span class="n">clock_divider_to_carrier_freq</span><span class="p">(</span><span class="n">rxclk</span><span class="p">));</span>
		<span class="k">switch</span> <span class="p">(</span><span class="n">cntrl</span> <span class="o">&amp;</span> <span class="n">CNTRL_WIN</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="n">CNTRL_WIN_3_3</span>:
			<span class="n">i</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span>
			<span class="n">j</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">CNTRL_WIN_4_3</span>:
			<span class="n">i</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
			<span class="n">j</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">CNTRL_WIN_3_4</span>:
			<span class="n">i</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span>
			<span class="n">j</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">CNTRL_WIN_4_4</span>:
			<span class="n">i</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
			<span class="n">j</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="nl">default:</span>
			<span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="n">j</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">v4l2_info</span><span class="p">(</span><span class="n">sd</span><span class="p">,</span> <span class="s">&quot;</span><span class="se">\t</span><span class="s">Next carrier edge window:          16 clocks &quot;</span>
			  <span class="s">&quot;-%1d/+%1d, %u to %u Hz</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="n">j</span><span class="p">,</span>
			  <span class="n">clock_divider_to_freq</span><span class="p">(</span><span class="n">rxclk</span><span class="p">,</span> <span class="mi">16</span> <span class="o">+</span> <span class="n">j</span><span class="p">),</span>
			  <span class="n">clock_divider_to_freq</span><span class="p">(</span><span class="n">rxclk</span><span class="p">,</span> <span class="mi">16</span> <span class="o">-</span> <span class="n">i</span><span class="p">));</span>
	<span class="p">}</span>
	<span class="n">v4l2_info</span><span class="p">(</span><span class="n">sd</span><span class="p">,</span> <span class="s">&quot;</span><span class="se">\t</span><span class="s">Max measurable pulse width:        %u us, %llu ns</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		  <span class="n">pulse_width_count_to_us</span><span class="p">(</span><span class="n">FIFO_RXTX</span><span class="p">,</span> <span class="n">rxclk</span><span class="p">),</span>
		  <span class="n">pulse_width_count_to_ns</span><span class="p">(</span><span class="n">FIFO_RXTX</span><span class="p">,</span> <span class="n">rxclk</span><span class="p">));</span>
	<span class="n">v4l2_info</span><span class="p">(</span><span class="n">sd</span><span class="p">,</span> <span class="s">&quot;</span><span class="se">\t</span><span class="s">Low pass filter:                   %s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		  <span class="n">filtr</span> <span class="o">?</span> <span class="s">&quot;enabled&quot;</span> <span class="o">:</span> <span class="s">&quot;disabled&quot;</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">filtr</span><span class="p">)</span>
		<span class="n">v4l2_info</span><span class="p">(</span><span class="n">sd</span><span class="p">,</span> <span class="s">&quot;</span><span class="se">\t</span><span class="s">Min acceptable pulse width (LPF):  %u us, &quot;</span>
			  <span class="s">&quot;%u ns</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			  <span class="n">lpf_count_to_us</span><span class="p">(</span><span class="n">filtr</span><span class="p">),</span>
			  <span class="n">lpf_count_to_ns</span><span class="p">(</span><span class="n">filtr</span><span class="p">));</span>
	<span class="n">v4l2_info</span><span class="p">(</span><span class="n">sd</span><span class="p">,</span> <span class="s">&quot;</span><span class="se">\t</span><span class="s">Pulse width timer timed-out:       %s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		  <span class="n">stats</span> <span class="o">&amp;</span> <span class="n">STATS_RTO</span> <span class="o">?</span> <span class="s">&quot;yes&quot;</span> <span class="o">:</span> <span class="s">&quot;no&quot;</span><span class="p">);</span>
	<span class="n">v4l2_info</span><span class="p">(</span><span class="n">sd</span><span class="p">,</span> <span class="s">&quot;</span><span class="se">\t</span><span class="s">Pulse width timer time-out intr:   %s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		  <span class="n">irqen</span> <span class="o">&amp;</span> <span class="n">IRQEN_RTE</span> <span class="o">?</span> <span class="s">&quot;enabled&quot;</span> <span class="o">:</span> <span class="s">&quot;disabled&quot;</span><span class="p">);</span>
	<span class="n">v4l2_info</span><span class="p">(</span><span class="n">sd</span><span class="p">,</span> <span class="s">&quot;</span><span class="se">\t</span><span class="s">FIFO overrun:                      %s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		  <span class="n">stats</span> <span class="o">&amp;</span> <span class="n">STATS_ROR</span> <span class="o">?</span> <span class="s">&quot;yes&quot;</span> <span class="o">:</span> <span class="s">&quot;no&quot;</span><span class="p">);</span>
	<span class="n">v4l2_info</span><span class="p">(</span><span class="n">sd</span><span class="p">,</span> <span class="s">&quot;</span><span class="se">\t</span><span class="s">FIFO overrun interrupt:            %s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		  <span class="n">irqen</span> <span class="o">&amp;</span> <span class="n">IRQEN_ROE</span> <span class="o">?</span> <span class="s">&quot;enabled&quot;</span> <span class="o">:</span> <span class="s">&quot;disabled&quot;</span><span class="p">);</span>
	<span class="n">v4l2_info</span><span class="p">(</span><span class="n">sd</span><span class="p">,</span> <span class="s">&quot;</span><span class="se">\t</span><span class="s">Busy:                              %s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		  <span class="n">stats</span> <span class="o">&amp;</span> <span class="n">STATS_RBY</span> <span class="o">?</span> <span class="s">&quot;yes&quot;</span> <span class="o">:</span> <span class="s">&quot;no&quot;</span><span class="p">);</span>
	<span class="n">v4l2_info</span><span class="p">(</span><span class="n">sd</span><span class="p">,</span> <span class="s">&quot;</span><span class="se">\t</span><span class="s">FIFO service requested:            %s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		  <span class="n">stats</span> <span class="o">&amp;</span> <span class="n">STATS_RSR</span> <span class="o">?</span> <span class="s">&quot;yes&quot;</span> <span class="o">:</span> <span class="s">&quot;no&quot;</span><span class="p">);</span>
	<span class="n">v4l2_info</span><span class="p">(</span><span class="n">sd</span><span class="p">,</span> <span class="s">&quot;</span><span class="se">\t</span><span class="s">FIFO service request interrupt:    %s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		  <span class="n">irqen</span> <span class="o">&amp;</span> <span class="n">IRQEN_RSE</span> <span class="o">?</span> <span class="s">&quot;enabled&quot;</span> <span class="o">:</span> <span class="s">&quot;disabled&quot;</span><span class="p">);</span>

	<span class="n">v4l2_info</span><span class="p">(</span><span class="n">sd</span><span class="p">,</span> <span class="s">&quot;IR Transmitter:</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="n">v4l2_info</span><span class="p">(</span><span class="n">sd</span><span class="p">,</span> <span class="s">&quot;</span><span class="se">\t</span><span class="s">Enabled:                           %s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		  <span class="n">cntrl</span> <span class="o">&amp;</span> <span class="n">CNTRL_TXE</span> <span class="o">?</span> <span class="s">&quot;yes&quot;</span> <span class="o">:</span> <span class="s">&quot;no&quot;</span><span class="p">);</span>
	<span class="n">v4l2_info</span><span class="p">(</span><span class="n">sd</span><span class="p">,</span> <span class="s">&quot;</span><span class="se">\t</span><span class="s">Modulation onto a carrier:         %s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		  <span class="n">cntrl</span> <span class="o">&amp;</span> <span class="n">CNTRL_MOD</span> <span class="o">?</span> <span class="s">&quot;enabled&quot;</span> <span class="o">:</span> <span class="s">&quot;disabled&quot;</span><span class="p">);</span>
	<span class="n">v4l2_info</span><span class="p">(</span><span class="n">sd</span><span class="p">,</span> <span class="s">&quot;</span><span class="se">\t</span><span class="s">FIFO:                              %s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		  <span class="n">cntrl</span> <span class="o">&amp;</span> <span class="n">CNTRL_TFE</span> <span class="o">?</span> <span class="s">&quot;enabled&quot;</span> <span class="o">:</span> <span class="s">&quot;disabled&quot;</span><span class="p">);</span>
	<span class="n">v4l2_info</span><span class="p">(</span><span class="n">sd</span><span class="p">,</span> <span class="s">&quot;</span><span class="se">\t</span><span class="s">FIFO interrupt watermark:          %s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		  <span class="n">cntrl</span> <span class="o">&amp;</span> <span class="n">CNTRL_TIC</span> <span class="o">?</span> <span class="s">&quot;not empty&quot;</span> <span class="o">:</span> <span class="s">&quot;half full or less&quot;</span><span class="p">);</span>
	<span class="n">v4l2_info</span><span class="p">(</span><span class="n">sd</span><span class="p">,</span> <span class="s">&quot;</span><span class="se">\t</span><span class="s">Output pin level inversion         %s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		  <span class="n">cntrl</span> <span class="o">&amp;</span> <span class="n">CNTRL_IVO</span> <span class="o">?</span> <span class="s">&quot;yes&quot;</span> <span class="o">:</span> <span class="s">&quot;no&quot;</span><span class="p">);</span>
	<span class="n">v4l2_info</span><span class="p">(</span><span class="n">sd</span><span class="p">,</span> <span class="s">&quot;</span><span class="se">\t</span><span class="s">Carrier polarity:                  %s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		  <span class="n">cntrl</span> <span class="o">&amp;</span> <span class="n">CNTRL_CPL</span> <span class="o">?</span> <span class="s">&quot;space:burst mark:noburst&quot;</span>
				    <span class="o">:</span> <span class="s">&quot;space:noburst mark:burst&quot;</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cntrl</span> <span class="o">&amp;</span> <span class="n">CNTRL_MOD</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">v4l2_info</span><span class="p">(</span><span class="n">sd</span><span class="p">,</span> <span class="s">&quot;</span><span class="se">\t</span><span class="s">Carrier (16 clocks):               %u Hz</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			  <span class="n">clock_divider_to_carrier_freq</span><span class="p">(</span><span class="n">txclk</span><span class="p">));</span>
		<span class="n">v4l2_info</span><span class="p">(</span><span class="n">sd</span><span class="p">,</span> <span class="s">&quot;</span><span class="se">\t</span><span class="s">Carrier duty cycle:                %2u/16</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			  <span class="n">cduty</span> <span class="o">+</span> <span class="mi">1</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">v4l2_info</span><span class="p">(</span><span class="n">sd</span><span class="p">,</span> <span class="s">&quot;</span><span class="se">\t</span><span class="s">Max pulse width:                   %u us, %llu ns</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		  <span class="n">pulse_width_count_to_us</span><span class="p">(</span><span class="n">FIFO_RXTX</span><span class="p">,</span> <span class="n">txclk</span><span class="p">),</span>
		  <span class="n">pulse_width_count_to_ns</span><span class="p">(</span><span class="n">FIFO_RXTX</span><span class="p">,</span> <span class="n">txclk</span><span class="p">));</span>
	<span class="n">v4l2_info</span><span class="p">(</span><span class="n">sd</span><span class="p">,</span> <span class="s">&quot;</span><span class="se">\t</span><span class="s">Busy:                              %s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		  <span class="n">stats</span> <span class="o">&amp;</span> <span class="n">STATS_TBY</span> <span class="o">?</span> <span class="s">&quot;yes&quot;</span> <span class="o">:</span> <span class="s">&quot;no&quot;</span><span class="p">);</span>
	<span class="n">v4l2_info</span><span class="p">(</span><span class="n">sd</span><span class="p">,</span> <span class="s">&quot;</span><span class="se">\t</span><span class="s">FIFO service requested:            %s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		  <span class="n">stats</span> <span class="o">&amp;</span> <span class="n">STATS_TSR</span> <span class="o">?</span> <span class="s">&quot;yes&quot;</span> <span class="o">:</span> <span class="s">&quot;no&quot;</span><span class="p">);</span>
	<span class="n">v4l2_info</span><span class="p">(</span><span class="n">sd</span><span class="p">,</span> <span class="s">&quot;</span><span class="se">\t</span><span class="s">FIFO service request interrupt:    %s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		  <span class="n">irqen</span> <span class="o">&amp;</span> <span class="n">IRQEN_TSE</span> <span class="o">?</span> <span class="s">&quot;enabled&quot;</span> <span class="o">:</span> <span class="s">&quot;disabled&quot;</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">cx23888_ir_dbg_match</span><span class="p">(</span><span class="k">const</span> <span class="k">struct</span> <span class="n">v4l2_dbg_match</span> <span class="o">*</span><span class="n">match</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">match</span><span class="o">-&gt;</span><span class="n">type</span> <span class="o">==</span> <span class="n">V4L2_CHIP_MATCH_HOST</span> <span class="o">&amp;&amp;</span> <span class="n">match</span><span class="o">-&gt;</span><span class="n">addr</span> <span class="o">==</span> <span class="mi">2</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">cx23888_ir_g_chip_ident</span><span class="p">(</span><span class="k">struct</span> <span class="n">v4l2_subdev</span> <span class="o">*</span><span class="n">sd</span><span class="p">,</span>
				   <span class="k">struct</span> <span class="n">v4l2_dbg_chip_ident</span> <span class="o">*</span><span class="n">chip</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">cx23888_ir_state</span> <span class="o">*</span><span class="n">state</span> <span class="o">=</span> <span class="n">to_state</span><span class="p">(</span><span class="n">sd</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">cx23888_ir_dbg_match</span><span class="p">(</span><span class="o">&amp;</span><span class="n">chip</span><span class="o">-&gt;</span><span class="n">match</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">chip</span><span class="o">-&gt;</span><span class="n">ident</span> <span class="o">=</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">;</span>
		<span class="n">chip</span><span class="o">-&gt;</span><span class="n">revision</span> <span class="o">=</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">rev</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cp">#ifdef CONFIG_VIDEO_ADV_DEBUG</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">cx23888_ir_g_register</span><span class="p">(</span><span class="k">struct</span> <span class="n">v4l2_subdev</span> <span class="o">*</span><span class="n">sd</span><span class="p">,</span>
				 <span class="k">struct</span> <span class="n">v4l2_dbg_register</span> <span class="o">*</span><span class="n">reg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">cx23888_ir_state</span> <span class="o">*</span><span class="n">state</span> <span class="o">=</span> <span class="n">to_state</span><span class="p">(</span><span class="n">sd</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">addr</span> <span class="o">=</span> <span class="n">CX23888_IR_REG_BASE</span> <span class="o">+</span> <span class="p">(</span><span class="n">u32</span><span class="p">)</span> <span class="n">reg</span><span class="o">-&gt;</span><span class="n">reg</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">cx23888_ir_dbg_match</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="o">-&gt;</span><span class="n">match</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">addr</span> <span class="o">&amp;</span> <span class="mh">0x3</span><span class="p">)</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">addr</span> <span class="o">&lt;</span> <span class="n">CX23888_IR_CNTRL_REG</span> <span class="o">||</span> <span class="n">addr</span> <span class="o">&gt;</span> <span class="n">CX23888_IR_LEARN_REG</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">capable</span><span class="p">(</span><span class="n">CAP_SYS_ADMIN</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EPERM</span><span class="p">;</span>
	<span class="n">reg</span><span class="o">-&gt;</span><span class="n">size</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
	<span class="n">reg</span><span class="o">-&gt;</span><span class="n">val</span> <span class="o">=</span> <span class="n">cx23888_ir_read4</span><span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">addr</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">cx23888_ir_s_register</span><span class="p">(</span><span class="k">struct</span> <span class="n">v4l2_subdev</span> <span class="o">*</span><span class="n">sd</span><span class="p">,</span>
				 <span class="k">struct</span> <span class="n">v4l2_dbg_register</span> <span class="o">*</span><span class="n">reg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">cx23888_ir_state</span> <span class="o">*</span><span class="n">state</span> <span class="o">=</span> <span class="n">to_state</span><span class="p">(</span><span class="n">sd</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">addr</span> <span class="o">=</span> <span class="n">CX23888_IR_REG_BASE</span> <span class="o">+</span> <span class="p">(</span><span class="n">u32</span><span class="p">)</span> <span class="n">reg</span><span class="o">-&gt;</span><span class="n">reg</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">cx23888_ir_dbg_match</span><span class="p">(</span><span class="o">&amp;</span><span class="n">reg</span><span class="o">-&gt;</span><span class="n">match</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">addr</span> <span class="o">&amp;</span> <span class="mh">0x3</span><span class="p">)</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">addr</span> <span class="o">&lt;</span> <span class="n">CX23888_IR_CNTRL_REG</span> <span class="o">||</span> <span class="n">addr</span> <span class="o">&gt;</span> <span class="n">CX23888_IR_LEARN_REG</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">capable</span><span class="p">(</span><span class="n">CAP_SYS_ADMIN</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EPERM</span><span class="p">;</span>
	<span class="n">cx23888_ir_write4</span><span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">addr</span><span class="p">,</span> <span class="n">reg</span><span class="o">-&gt;</span><span class="n">val</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="cp">#endif</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">v4l2_subdev_core_ops</span> <span class="n">cx23888_ir_core_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">g_chip_ident</span> <span class="o">=</span> <span class="n">cx23888_ir_g_chip_ident</span><span class="p">,</span>
	<span class="p">.</span><span class="n">log_status</span> <span class="o">=</span> <span class="n">cx23888_ir_log_status</span><span class="p">,</span>
<span class="cp">#ifdef CONFIG_VIDEO_ADV_DEBUG</span>
	<span class="p">.</span><span class="n">g_register</span> <span class="o">=</span> <span class="n">cx23888_ir_g_register</span><span class="p">,</span>
	<span class="p">.</span><span class="n">s_register</span> <span class="o">=</span> <span class="n">cx23888_ir_s_register</span><span class="p">,</span>
<span class="cp">#endif</span>
	<span class="p">.</span><span class="n">interrupt_service_routine</span> <span class="o">=</span> <span class="n">cx23888_ir_irq_handler</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">v4l2_subdev_ir_ops</span> <span class="n">cx23888_ir_ir_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">rx_read</span> <span class="o">=</span> <span class="n">cx23888_ir_rx_read</span><span class="p">,</span>
	<span class="p">.</span><span class="n">rx_g_parameters</span> <span class="o">=</span> <span class="n">cx23888_ir_rx_g_parameters</span><span class="p">,</span>
	<span class="p">.</span><span class="n">rx_s_parameters</span> <span class="o">=</span> <span class="n">cx23888_ir_rx_s_parameters</span><span class="p">,</span>

	<span class="p">.</span><span class="n">tx_write</span> <span class="o">=</span> <span class="n">cx23888_ir_tx_write</span><span class="p">,</span>
	<span class="p">.</span><span class="n">tx_g_parameters</span> <span class="o">=</span> <span class="n">cx23888_ir_tx_g_parameters</span><span class="p">,</span>
	<span class="p">.</span><span class="n">tx_s_parameters</span> <span class="o">=</span> <span class="n">cx23888_ir_tx_s_parameters</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">v4l2_subdev_ops</span> <span class="n">cx23888_ir_controller_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">core</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">cx23888_ir_core_ops</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ir</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">cx23888_ir_ir_ops</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">v4l2_subdev_ir_parameters</span> <span class="n">default_rx_params</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">bytes_per_data_element</span> <span class="o">=</span> <span class="k">sizeof</span><span class="p">(</span><span class="k">union</span> <span class="n">cx23888_ir_fifo_rec</span><span class="p">),</span>
	<span class="p">.</span><span class="n">mode</span> <span class="o">=</span> <span class="n">V4L2_SUBDEV_IR_MODE_PULSE_WIDTH</span><span class="p">,</span>

	<span class="p">.</span><span class="n">enable</span> <span class="o">=</span> <span class="nb">false</span><span class="p">,</span>
	<span class="p">.</span><span class="n">interrupt_enable</span> <span class="o">=</span> <span class="nb">false</span><span class="p">,</span>
	<span class="p">.</span><span class="n">shutdown</span> <span class="o">=</span> <span class="nb">true</span><span class="p">,</span>

	<span class="p">.</span><span class="n">modulation</span> <span class="o">=</span> <span class="nb">true</span><span class="p">,</span>
	<span class="p">.</span><span class="n">carrier_freq</span> <span class="o">=</span> <span class="mi">36000</span><span class="p">,</span> <span class="cm">/* 36 kHz - RC-5, RC-6, and RC-6A carrier */</span>

	<span class="cm">/* RC-5:    666,667 ns = 1/36 kHz * 32 cycles * 1 mark * 0.75 */</span>
	<span class="cm">/* RC-6A:   333,333 ns = 1/36 kHz * 16 cycles * 1 mark * 0.75 */</span>
	<span class="p">.</span><span class="n">noise_filter_min_width</span> <span class="o">=</span> <span class="mi">333333</span><span class="p">,</span> <span class="cm">/* ns */</span>
	<span class="p">.</span><span class="n">carrier_range_lower</span> <span class="o">=</span> <span class="mi">35000</span><span class="p">,</span>
	<span class="p">.</span><span class="n">carrier_range_upper</span> <span class="o">=</span> <span class="mi">37000</span><span class="p">,</span>
	<span class="p">.</span><span class="n">invert_level</span> <span class="o">=</span> <span class="nb">false</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">v4l2_subdev_ir_parameters</span> <span class="n">default_tx_params</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">bytes_per_data_element</span> <span class="o">=</span> <span class="k">sizeof</span><span class="p">(</span><span class="k">union</span> <span class="n">cx23888_ir_fifo_rec</span><span class="p">),</span>
	<span class="p">.</span><span class="n">mode</span> <span class="o">=</span> <span class="n">V4L2_SUBDEV_IR_MODE_PULSE_WIDTH</span><span class="p">,</span>

	<span class="p">.</span><span class="n">enable</span> <span class="o">=</span> <span class="nb">false</span><span class="p">,</span>
	<span class="p">.</span><span class="n">interrupt_enable</span> <span class="o">=</span> <span class="nb">false</span><span class="p">,</span>
	<span class="p">.</span><span class="n">shutdown</span> <span class="o">=</span> <span class="nb">true</span><span class="p">,</span>

	<span class="p">.</span><span class="n">modulation</span> <span class="o">=</span> <span class="nb">true</span><span class="p">,</span>
	<span class="p">.</span><span class="n">carrier_freq</span> <span class="o">=</span> <span class="mi">36000</span><span class="p">,</span> <span class="cm">/* 36 kHz - RC-5 carrier */</span>
	<span class="p">.</span><span class="n">duty_cycle</span> <span class="o">=</span> <span class="mi">25</span><span class="p">,</span>      <span class="cm">/* 25 %   - RC-5 carrier */</span>
	<span class="p">.</span><span class="n">invert_level</span> <span class="o">=</span> <span class="nb">false</span><span class="p">,</span>
	<span class="p">.</span><span class="n">invert_carrier_sense</span> <span class="o">=</span> <span class="nb">false</span><span class="p">,</span>
<span class="p">};</span>

<span class="kt">int</span> <span class="nf">cx23888_ir_probe</span><span class="p">(</span><span class="k">struct</span> <span class="n">cx23885_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">cx23888_ir_state</span> <span class="o">*</span><span class="n">state</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">v4l2_subdev</span> <span class="o">*</span><span class="n">sd</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">v4l2_subdev_ir_parameters</span> <span class="n">default_params</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">state</span> <span class="o">=</span> <span class="n">kzalloc</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">cx23888_ir_state</span><span class="p">),</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">state</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>

	<span class="n">spin_lock_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">rx_kfifo_lock</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">kfifo_alloc</span><span class="p">(</span><span class="o">&amp;</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">rx_kfifo</span><span class="p">,</span> <span class="n">CX23888_IR_RX_KFIFO_SIZE</span><span class="p">,</span> <span class="n">GFP_KERNEL</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">dev</span> <span class="o">=</span> <span class="n">dev</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">id</span> <span class="o">=</span> <span class="n">V4L2_IDENT_CX23888_IR</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">rev</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">sd</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">sd</span><span class="p">;</span>

	<span class="n">v4l2_subdev_init</span><span class="p">(</span><span class="n">sd</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">cx23888_ir_controller_ops</span><span class="p">);</span>
	<span class="n">v4l2_set_subdevdata</span><span class="p">(</span><span class="n">sd</span><span class="p">,</span> <span class="n">state</span><span class="p">);</span>
	<span class="cm">/* FIXME - fix the formatting of dev-&gt;v4l2_dev.name and use it */</span>
	<span class="n">snprintf</span><span class="p">(</span><span class="n">sd</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">sd</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">),</span> <span class="s">&quot;%s/888-ir&quot;</span><span class="p">,</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">);</span>
	<span class="n">sd</span><span class="o">-&gt;</span><span class="n">grp_id</span> <span class="o">=</span> <span class="n">CX23885_HW_888_IR</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">v4l2_device_register_subdev</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">v4l2_dev</span><span class="p">,</span> <span class="n">sd</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/*</span>
<span class="cm">		 * Ensure no interrupts arrive from &#39;888 specific conditions,</span>
<span class="cm">		 * since we ignore them in this driver to have commonality with</span>
<span class="cm">		 * similar IR controller cores.</span>
<span class="cm">		 */</span>
		<span class="n">cx23888_ir_write4</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">CX23888_IR_IRQEN_REG</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

		<span class="n">mutex_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">rx_params_lock</span><span class="p">);</span>
		<span class="n">memcpy</span><span class="p">(</span><span class="o">&amp;</span><span class="n">default_params</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">default_rx_params</span><span class="p">,</span>
		       <span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">v4l2_subdev_ir_parameters</span><span class="p">));</span>
		<span class="n">v4l2_subdev_call</span><span class="p">(</span><span class="n">sd</span><span class="p">,</span> <span class="n">ir</span><span class="p">,</span> <span class="n">rx_s_parameters</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">default_params</span><span class="p">);</span>

		<span class="n">mutex_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">tx_params_lock</span><span class="p">);</span>
		<span class="n">memcpy</span><span class="p">(</span><span class="o">&amp;</span><span class="n">default_params</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">default_tx_params</span><span class="p">,</span>
		       <span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">v4l2_subdev_ir_parameters</span><span class="p">));</span>
		<span class="n">v4l2_subdev_call</span><span class="p">(</span><span class="n">sd</span><span class="p">,</span> <span class="n">ir</span><span class="p">,</span> <span class="n">tx_s_parameters</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">default_params</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">kfifo_free</span><span class="p">(</span><span class="o">&amp;</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">rx_kfifo</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">cx23888_ir_remove</span><span class="p">(</span><span class="k">struct</span> <span class="n">cx23885_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">v4l2_subdev</span> <span class="o">*</span><span class="n">sd</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cx23888_ir_state</span> <span class="o">*</span><span class="n">state</span><span class="p">;</span>

	<span class="n">sd</span> <span class="o">=</span> <span class="n">cx23885_find_hw</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">CX23885_HW_888_IR</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">sd</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>

	<span class="n">cx23888_ir_rx_shutdown</span><span class="p">(</span><span class="n">sd</span><span class="p">);</span>
	<span class="n">cx23888_ir_tx_shutdown</span><span class="p">(</span><span class="n">sd</span><span class="p">);</span>

	<span class="n">state</span> <span class="o">=</span> <span class="n">to_state</span><span class="p">(</span><span class="n">sd</span><span class="p">);</span>
	<span class="n">v4l2_device_unregister_subdev</span><span class="p">(</span><span class="n">sd</span><span class="p">);</span>
	<span class="n">kfifo_free</span><span class="p">(</span><span class="o">&amp;</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">rx_kfifo</span><span class="p">);</span>
	<span class="n">kfree</span><span class="p">(</span><span class="n">state</span><span class="p">);</span>
	<span class="cm">/* Nothing more to free() as state held the actual v4l2_subdev object */</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
