Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri Oct 23 12:29:47 2020
| Host         : Neilsons running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab4_1_timing_summary_routed.rpt -pb lab4_1_timing_summary_routed.pb -rpx lab4_1_timing_summary_routed.rpx -warn_on_violation
| Design       : lab4_1
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (22)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (33)
5. checking no_input_delay (3)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (22)
-------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: o_dir/one_pulsed_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: o_en/one_pulsed_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: slowed_clk_for_4bits_flushing/num_reg[14]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: slowed_clk_for_counting/num_reg[24]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (33)
-------------------------------------------------
 There are 33 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.534        0.000                      0                   55        0.144        0.000                      0                   55        4.500        0.000                       0                    59  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.534        0.000                      0                   55        0.144        0.000                      0                   55        4.500        0.000                       0                    59  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.534ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.534ns  (required time - arrival time)
  Source:                 slowed_clk_for_counting/num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowed_clk_for_counting/num_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.462ns  (logic 1.923ns (78.112%)  route 0.539ns (21.888%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.634     5.155    slowed_clk_for_counting/clk
    SLICE_X62Y12         FDRE                                         r  slowed_clk_for_counting/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y12         FDRE (Prop_fdre_C_Q)         0.456     5.611 r  slowed_clk_for_counting/num_reg[1]/Q
                         net (fo=1, routed)           0.539     6.150    slowed_clk_for_counting/num_reg_n_0_[1]
    SLICE_X62Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.824 r  slowed_clk_for_counting/num_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.824    slowed_clk_for_counting/num_reg[0]_i_1__0_n_0
    SLICE_X62Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.938 r  slowed_clk_for_counting/num_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.938    slowed_clk_for_counting/num_reg[4]_i_1__0_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.052 r  slowed_clk_for_counting/num_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.052    slowed_clk_for_counting/num_reg[8]_i_1__0_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.166 r  slowed_clk_for_counting/num_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.166    slowed_clk_for_counting/num_reg[12]_i_1__0_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.280 r  slowed_clk_for_counting/num_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.280    slowed_clk_for_counting/num_reg[16]_i_1_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.394 r  slowed_clk_for_counting/num_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.394    slowed_clk_for_counting/num_reg[20]_i_1_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.617 r  slowed_clk_for_counting/num_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.617    slowed_clk_for_counting/num_reg[24]_i_1_n_7
    SLICE_X62Y18         FDRE                                         r  slowed_clk_for_counting/num_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.509    14.850    slowed_clk_for_counting/clk
    SLICE_X62Y18         FDRE                                         r  slowed_clk_for_counting/num_reg[24]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X62Y18         FDRE (Setup_fdre_C_D)        0.062    15.151    slowed_clk_for_counting/num_reg[24]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                          -7.617    
  -------------------------------------------------------------------
                         slack                                  7.534    

Slack (MET) :             7.539ns  (required time - arrival time)
  Source:                 slowed_clk_for_counting/num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowed_clk_for_counting/num_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.459ns  (logic 1.920ns (78.085%)  route 0.539ns (21.915%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.634     5.155    slowed_clk_for_counting/clk
    SLICE_X62Y12         FDRE                                         r  slowed_clk_for_counting/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y12         FDRE (Prop_fdre_C_Q)         0.456     5.611 r  slowed_clk_for_counting/num_reg[1]/Q
                         net (fo=1, routed)           0.539     6.150    slowed_clk_for_counting/num_reg_n_0_[1]
    SLICE_X62Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.824 r  slowed_clk_for_counting/num_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.824    slowed_clk_for_counting/num_reg[0]_i_1__0_n_0
    SLICE_X62Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.938 r  slowed_clk_for_counting/num_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.938    slowed_clk_for_counting/num_reg[4]_i_1__0_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.052 r  slowed_clk_for_counting/num_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.052    slowed_clk_for_counting/num_reg[8]_i_1__0_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.166 r  slowed_clk_for_counting/num_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.166    slowed_clk_for_counting/num_reg[12]_i_1__0_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.280 r  slowed_clk_for_counting/num_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.280    slowed_clk_for_counting/num_reg[16]_i_1_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.614 r  slowed_clk_for_counting/num_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.614    slowed_clk_for_counting/num_reg[20]_i_1_n_6
    SLICE_X62Y17         FDRE                                         r  slowed_clk_for_counting/num_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.511    14.852    slowed_clk_for_counting/clk
    SLICE_X62Y17         FDRE                                         r  slowed_clk_for_counting/num_reg[21]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X62Y17         FDRE (Setup_fdre_C_D)        0.062    15.153    slowed_clk_for_counting/num_reg[21]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                          -7.614    
  -------------------------------------------------------------------
                         slack                                  7.539    

Slack (MET) :             7.560ns  (required time - arrival time)
  Source:                 slowed_clk_for_counting/num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowed_clk_for_counting/num_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.438ns  (logic 1.899ns (77.896%)  route 0.539ns (22.104%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.634     5.155    slowed_clk_for_counting/clk
    SLICE_X62Y12         FDRE                                         r  slowed_clk_for_counting/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y12         FDRE (Prop_fdre_C_Q)         0.456     5.611 r  slowed_clk_for_counting/num_reg[1]/Q
                         net (fo=1, routed)           0.539     6.150    slowed_clk_for_counting/num_reg_n_0_[1]
    SLICE_X62Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.824 r  slowed_clk_for_counting/num_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.824    slowed_clk_for_counting/num_reg[0]_i_1__0_n_0
    SLICE_X62Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.938 r  slowed_clk_for_counting/num_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.938    slowed_clk_for_counting/num_reg[4]_i_1__0_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.052 r  slowed_clk_for_counting/num_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.052    slowed_clk_for_counting/num_reg[8]_i_1__0_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.166 r  slowed_clk_for_counting/num_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.166    slowed_clk_for_counting/num_reg[12]_i_1__0_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.280 r  slowed_clk_for_counting/num_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.280    slowed_clk_for_counting/num_reg[16]_i_1_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.593 r  slowed_clk_for_counting/num_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.593    slowed_clk_for_counting/num_reg[20]_i_1_n_4
    SLICE_X62Y17         FDRE                                         r  slowed_clk_for_counting/num_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.511    14.852    slowed_clk_for_counting/clk
    SLICE_X62Y17         FDRE                                         r  slowed_clk_for_counting/num_reg[23]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X62Y17         FDRE (Setup_fdre_C_D)        0.062    15.153    slowed_clk_for_counting/num_reg[23]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                          -7.593    
  -------------------------------------------------------------------
                         slack                                  7.560    

Slack (MET) :             7.634ns  (required time - arrival time)
  Source:                 slowed_clk_for_counting/num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowed_clk_for_counting/num_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.364ns  (logic 1.825ns (77.204%)  route 0.539ns (22.796%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.634     5.155    slowed_clk_for_counting/clk
    SLICE_X62Y12         FDRE                                         r  slowed_clk_for_counting/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y12         FDRE (Prop_fdre_C_Q)         0.456     5.611 r  slowed_clk_for_counting/num_reg[1]/Q
                         net (fo=1, routed)           0.539     6.150    slowed_clk_for_counting/num_reg_n_0_[1]
    SLICE_X62Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.824 r  slowed_clk_for_counting/num_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.824    slowed_clk_for_counting/num_reg[0]_i_1__0_n_0
    SLICE_X62Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.938 r  slowed_clk_for_counting/num_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.938    slowed_clk_for_counting/num_reg[4]_i_1__0_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.052 r  slowed_clk_for_counting/num_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.052    slowed_clk_for_counting/num_reg[8]_i_1__0_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.166 r  slowed_clk_for_counting/num_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.166    slowed_clk_for_counting/num_reg[12]_i_1__0_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.280 r  slowed_clk_for_counting/num_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.280    slowed_clk_for_counting/num_reg[16]_i_1_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.519 r  slowed_clk_for_counting/num_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.519    slowed_clk_for_counting/num_reg[20]_i_1_n_5
    SLICE_X62Y17         FDRE                                         r  slowed_clk_for_counting/num_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.511    14.852    slowed_clk_for_counting/clk
    SLICE_X62Y17         FDRE                                         r  slowed_clk_for_counting/num_reg[22]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X62Y17         FDRE (Setup_fdre_C_D)        0.062    15.153    slowed_clk_for_counting/num_reg[22]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                          -7.519    
  -------------------------------------------------------------------
                         slack                                  7.634    

Slack (MET) :             7.650ns  (required time - arrival time)
  Source:                 slowed_clk_for_counting/num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowed_clk_for_counting/num_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.348ns  (logic 1.809ns (77.049%)  route 0.539ns (22.951%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.634     5.155    slowed_clk_for_counting/clk
    SLICE_X62Y12         FDRE                                         r  slowed_clk_for_counting/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y12         FDRE (Prop_fdre_C_Q)         0.456     5.611 r  slowed_clk_for_counting/num_reg[1]/Q
                         net (fo=1, routed)           0.539     6.150    slowed_clk_for_counting/num_reg_n_0_[1]
    SLICE_X62Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.824 r  slowed_clk_for_counting/num_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.824    slowed_clk_for_counting/num_reg[0]_i_1__0_n_0
    SLICE_X62Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.938 r  slowed_clk_for_counting/num_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.938    slowed_clk_for_counting/num_reg[4]_i_1__0_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.052 r  slowed_clk_for_counting/num_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.052    slowed_clk_for_counting/num_reg[8]_i_1__0_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.166 r  slowed_clk_for_counting/num_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.166    slowed_clk_for_counting/num_reg[12]_i_1__0_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.280 r  slowed_clk_for_counting/num_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.280    slowed_clk_for_counting/num_reg[16]_i_1_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.503 r  slowed_clk_for_counting/num_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.503    slowed_clk_for_counting/num_reg[20]_i_1_n_7
    SLICE_X62Y17         FDRE                                         r  slowed_clk_for_counting/num_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.511    14.852    slowed_clk_for_counting/clk
    SLICE_X62Y17         FDRE                                         r  slowed_clk_for_counting/num_reg[20]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X62Y17         FDRE (Setup_fdre_C_D)        0.062    15.153    slowed_clk_for_counting/num_reg[20]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                          -7.503    
  -------------------------------------------------------------------
                         slack                                  7.650    

Slack (MET) :             7.654ns  (required time - arrival time)
  Source:                 slowed_clk_for_counting/num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowed_clk_for_counting/num_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.345ns  (logic 1.806ns (77.020%)  route 0.539ns (22.980%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.634     5.155    slowed_clk_for_counting/clk
    SLICE_X62Y12         FDRE                                         r  slowed_clk_for_counting/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y12         FDRE (Prop_fdre_C_Q)         0.456     5.611 r  slowed_clk_for_counting/num_reg[1]/Q
                         net (fo=1, routed)           0.539     6.150    slowed_clk_for_counting/num_reg_n_0_[1]
    SLICE_X62Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.824 r  slowed_clk_for_counting/num_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.824    slowed_clk_for_counting/num_reg[0]_i_1__0_n_0
    SLICE_X62Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.938 r  slowed_clk_for_counting/num_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.938    slowed_clk_for_counting/num_reg[4]_i_1__0_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.052 r  slowed_clk_for_counting/num_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.052    slowed_clk_for_counting/num_reg[8]_i_1__0_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.166 r  slowed_clk_for_counting/num_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.166    slowed_clk_for_counting/num_reg[12]_i_1__0_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.500 r  slowed_clk_for_counting/num_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.500    slowed_clk_for_counting/num_reg[16]_i_1_n_6
    SLICE_X62Y16         FDRE                                         r  slowed_clk_for_counting/num_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.512    14.853    slowed_clk_for_counting/clk
    SLICE_X62Y16         FDRE                                         r  slowed_clk_for_counting/num_reg[17]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X62Y16         FDRE (Setup_fdre_C_D)        0.062    15.154    slowed_clk_for_counting/num_reg[17]
  -------------------------------------------------------------------
                         required time                         15.154    
                         arrival time                          -7.500    
  -------------------------------------------------------------------
                         slack                                  7.654    

Slack (MET) :             7.675ns  (required time - arrival time)
  Source:                 slowed_clk_for_counting/num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowed_clk_for_counting/num_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.324ns  (logic 1.785ns (76.812%)  route 0.539ns (23.188%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.634     5.155    slowed_clk_for_counting/clk
    SLICE_X62Y12         FDRE                                         r  slowed_clk_for_counting/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y12         FDRE (Prop_fdre_C_Q)         0.456     5.611 r  slowed_clk_for_counting/num_reg[1]/Q
                         net (fo=1, routed)           0.539     6.150    slowed_clk_for_counting/num_reg_n_0_[1]
    SLICE_X62Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.824 r  slowed_clk_for_counting/num_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.824    slowed_clk_for_counting/num_reg[0]_i_1__0_n_0
    SLICE_X62Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.938 r  slowed_clk_for_counting/num_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.938    slowed_clk_for_counting/num_reg[4]_i_1__0_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.052 r  slowed_clk_for_counting/num_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.052    slowed_clk_for_counting/num_reg[8]_i_1__0_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.166 r  slowed_clk_for_counting/num_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.166    slowed_clk_for_counting/num_reg[12]_i_1__0_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.479 r  slowed_clk_for_counting/num_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.479    slowed_clk_for_counting/num_reg[16]_i_1_n_4
    SLICE_X62Y16         FDRE                                         r  slowed_clk_for_counting/num_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.512    14.853    slowed_clk_for_counting/clk
    SLICE_X62Y16         FDRE                                         r  slowed_clk_for_counting/num_reg[19]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X62Y16         FDRE (Setup_fdre_C_D)        0.062    15.154    slowed_clk_for_counting/num_reg[19]
  -------------------------------------------------------------------
                         required time                         15.154    
                         arrival time                          -7.479    
  -------------------------------------------------------------------
                         slack                                  7.675    

Slack (MET) :             7.684ns  (required time - arrival time)
  Source:                 slowed_clk_for_4bits_flushing/num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowed_clk_for_4bits_flushing/num_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.361ns  (logic 1.732ns (73.352%)  route 0.629ns (26.648%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.631     5.152    slowed_clk_for_4bits_flushing/clk_IBUF_BUFG
    SLICE_X64Y15         FDRE                                         r  slowed_clk_for_4bits_flushing/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y15         FDRE (Prop_fdre_C_Q)         0.518     5.670 r  slowed_clk_for_4bits_flushing/num_reg[1]/Q
                         net (fo=1, routed)           0.629     6.299    slowed_clk_for_4bits_flushing/num_reg_n_0_[1]
    SLICE_X64Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.956 r  slowed_clk_for_4bits_flushing/num_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.956    slowed_clk_for_4bits_flushing/num_reg[0]_i_1_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.073 r  slowed_clk_for_4bits_flushing/num_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.073    slowed_clk_for_4bits_flushing/num_reg[4]_i_1_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.190 r  slowed_clk_for_4bits_flushing/num_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.190    slowed_clk_for_4bits_flushing/num_reg[8]_i_1_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.513 r  slowed_clk_for_4bits_flushing/num_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.513    slowed_clk_for_4bits_flushing/num_reg[12]_i_1_n_6
    SLICE_X64Y18         FDRE                                         r  slowed_clk_for_4bits_flushing/num_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.509    14.850    slowed_clk_for_4bits_flushing/clk_IBUF_BUFG
    SLICE_X64Y18         FDRE                                         r  slowed_clk_for_4bits_flushing/num_reg[13]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X64Y18         FDRE (Setup_fdre_C_D)        0.109    15.198    slowed_clk_for_4bits_flushing/num_reg[13]
  -------------------------------------------------------------------
                         required time                         15.198    
                         arrival time                          -7.513    
  -------------------------------------------------------------------
                         slack                                  7.684    

Slack (MET) :             7.749ns  (required time - arrival time)
  Source:                 slowed_clk_for_counting/num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowed_clk_for_counting/num_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.250ns  (logic 1.711ns (76.049%)  route 0.539ns (23.951%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.634     5.155    slowed_clk_for_counting/clk
    SLICE_X62Y12         FDRE                                         r  slowed_clk_for_counting/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y12         FDRE (Prop_fdre_C_Q)         0.456     5.611 r  slowed_clk_for_counting/num_reg[1]/Q
                         net (fo=1, routed)           0.539     6.150    slowed_clk_for_counting/num_reg_n_0_[1]
    SLICE_X62Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.824 r  slowed_clk_for_counting/num_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.824    slowed_clk_for_counting/num_reg[0]_i_1__0_n_0
    SLICE_X62Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.938 r  slowed_clk_for_counting/num_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.938    slowed_clk_for_counting/num_reg[4]_i_1__0_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.052 r  slowed_clk_for_counting/num_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.052    slowed_clk_for_counting/num_reg[8]_i_1__0_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.166 r  slowed_clk_for_counting/num_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.166    slowed_clk_for_counting/num_reg[12]_i_1__0_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.405 r  slowed_clk_for_counting/num_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.405    slowed_clk_for_counting/num_reg[16]_i_1_n_5
    SLICE_X62Y16         FDRE                                         r  slowed_clk_for_counting/num_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.512    14.853    slowed_clk_for_counting/clk
    SLICE_X62Y16         FDRE                                         r  slowed_clk_for_counting/num_reg[18]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X62Y16         FDRE (Setup_fdre_C_D)        0.062    15.154    slowed_clk_for_counting/num_reg[18]
  -------------------------------------------------------------------
                         required time                         15.154    
                         arrival time                          -7.405    
  -------------------------------------------------------------------
                         slack                                  7.749    

Slack (MET) :             7.765ns  (required time - arrival time)
  Source:                 slowed_clk_for_counting/num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowed_clk_for_counting/num_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.234ns  (logic 1.695ns (75.878%)  route 0.539ns (24.122%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.634     5.155    slowed_clk_for_counting/clk
    SLICE_X62Y12         FDRE                                         r  slowed_clk_for_counting/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y12         FDRE (Prop_fdre_C_Q)         0.456     5.611 r  slowed_clk_for_counting/num_reg[1]/Q
                         net (fo=1, routed)           0.539     6.150    slowed_clk_for_counting/num_reg_n_0_[1]
    SLICE_X62Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.824 r  slowed_clk_for_counting/num_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.824    slowed_clk_for_counting/num_reg[0]_i_1__0_n_0
    SLICE_X62Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.938 r  slowed_clk_for_counting/num_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.938    slowed_clk_for_counting/num_reg[4]_i_1__0_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.052 r  slowed_clk_for_counting/num_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.052    slowed_clk_for_counting/num_reg[8]_i_1__0_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.166 r  slowed_clk_for_counting/num_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.166    slowed_clk_for_counting/num_reg[12]_i_1__0_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.389 r  slowed_clk_for_counting/num_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.389    slowed_clk_for_counting/num_reg[16]_i_1_n_7
    SLICE_X62Y16         FDRE                                         r  slowed_clk_for_counting/num_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.512    14.853    slowed_clk_for_counting/clk
    SLICE_X62Y16         FDRE                                         r  slowed_clk_for_counting/num_reg[16]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X62Y16         FDRE (Setup_fdre_C_D)        0.062    15.154    slowed_clk_for_counting/num_reg[16]
  -------------------------------------------------------------------
                         required time                         15.154    
                         arrival time                          -7.389    
  -------------------------------------------------------------------
                         slack                                  7.765    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 d_dir/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_dir/one_pulsed_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.189ns (65.571%)  route 0.099ns (34.429%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.587     1.470    d_dir/clk_IBUF_BUFG
    SLICE_X61Y18         FDRE                                         r  d_dir/shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  d_dir/shift_reg_reg[1]/Q
                         net (fo=3, routed)           0.099     1.710    d_dir/shift_reg[1]
    SLICE_X60Y18         LUT5 (Prop_lut5_I0_O)        0.048     1.758 r  d_dir/one_pulsed_i_1__1/O
                         net (fo=1, routed)           0.000     1.758    o_dir/one_pulsed_reg_1
    SLICE_X60Y18         FDRE                                         r  o_dir/one_pulsed_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.855     1.982    o_dir/clk_IBUF_BUFG
    SLICE_X60Y18         FDRE                                         r  o_dir/one_pulsed_reg/C
                         clock pessimism             -0.499     1.483    
    SLICE_X60Y18         FDRE (Hold_fdre_C_D)         0.131     1.614    o_dir/one_pulsed_reg
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 d_dir/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_dir/debounced_delay_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.587     1.470    d_dir/clk_IBUF_BUFG
    SLICE_X61Y18         FDRE                                         r  d_dir/shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  d_dir/shift_reg_reg[1]/Q
                         net (fo=3, routed)           0.099     1.710    d_dir/shift_reg[1]
    SLICE_X60Y18         LUT4 (Prop_lut4_I3_O)        0.045     1.755 r  d_dir/debounced/O
                         net (fo=1, routed)           0.000     1.755    o_dir/dir_debounced
    SLICE_X60Y18         FDRE                                         r  o_dir/debounced_delay_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.855     1.982    o_dir/clk_IBUF_BUFG
    SLICE_X60Y18         FDRE                                         r  o_dir/debounced_delay_reg/C
                         clock pessimism             -0.499     1.483    
    SLICE_X60Y18         FDRE (Hold_fdre_C_D)         0.120     1.603    o_dir/debounced_delay_reg
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 d_rst/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_rst/one_pulsed_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.189ns (63.422%)  route 0.109ns (36.578%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.586     1.469    d_rst/clk_IBUF_BUFG
    SLICE_X59Y19         FDRE                                         r  d_rst/shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y19         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  d_rst/shift_reg_reg[1]/Q
                         net (fo=3, routed)           0.109     1.719    d_rst/shift_reg[1]
    SLICE_X58Y19         LUT5 (Prop_lut5_I0_O)        0.048     1.767 r  d_rst/one_pulsed_i_1/O
                         net (fo=1, routed)           0.000     1.767    o_rst/one_pulsed_reg_0
    SLICE_X58Y19         FDRE                                         r  o_rst/one_pulsed_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.854     1.981    o_rst/clk_IBUF_BUFG
    SLICE_X58Y19         FDRE                                         r  o_rst/one_pulsed_reg/C
                         clock pessimism             -0.499     1.482    
    SLICE_X58Y19         FDRE (Hold_fdre_C_D)         0.107     1.589    o_rst/one_pulsed_reg
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 d_rst/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_rst/debounced_delay_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.050%)  route 0.109ns (36.950%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.586     1.469    d_rst/clk_IBUF_BUFG
    SLICE_X59Y19         FDRE                                         r  d_rst/shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y19         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  d_rst/shift_reg_reg[1]/Q
                         net (fo=3, routed)           0.109     1.719    d_rst/shift_reg[1]
    SLICE_X58Y19         LUT4 (Prop_lut4_I3_O)        0.045     1.764 r  d_rst/debounced/O
                         net (fo=1, routed)           0.000     1.764    o_rst/rst_debounced
    SLICE_X58Y19         FDRE                                         r  o_rst/debounced_delay_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.854     1.981    o_rst/clk_IBUF_BUFG
    SLICE_X58Y19         FDRE                                         r  o_rst/debounced_delay_reg/C
                         clock pessimism             -0.499     1.482    
    SLICE_X58Y19         FDRE (Hold_fdre_C_D)         0.091     1.573    o_rst/debounced_delay_reg
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 d_en/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d_en/shift_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.934%)  route 0.130ns (48.066%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.587     1.470    d_en/clk_IBUF_BUFG
    SLICE_X58Y18         FDRE                                         r  d_en/shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y18         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  d_en/shift_reg_reg[1]/Q
                         net (fo=3, routed)           0.130     1.742    d_en/shift_reg[1]
    SLICE_X59Y18         FDRE                                         r  d_en/shift_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.855     1.982    d_en/clk_IBUF_BUFG
    SLICE_X59Y18         FDRE                                         r  d_en/shift_reg_reg[2]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X59Y18         FDRE (Hold_fdre_C_D)         0.066     1.549    d_en/shift_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 d_en/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_en/one_pulsed_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.187ns (55.644%)  route 0.149ns (44.356%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.587     1.470    d_en/clk_IBUF_BUFG
    SLICE_X58Y18         FDRE                                         r  d_en/shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y18         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  d_en/shift_reg_reg[0]/Q
                         net (fo=3, routed)           0.149     1.760    d_en/shift_reg[0]
    SLICE_X59Y18         LUT5 (Prop_lut5_I1_O)        0.046     1.806 r  d_en/one_pulsed_i_1__0/O
                         net (fo=1, routed)           0.000     1.806    o_en/one_pulsed_reg_0
    SLICE_X59Y18         FDRE                                         r  o_en/one_pulsed_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.855     1.982    o_en/clk_IBUF_BUFG
    SLICE_X59Y18         FDRE                                         r  o_en/one_pulsed_reg/C
                         clock pessimism             -0.499     1.483    
    SLICE_X59Y18         FDRE (Hold_fdre_C_D)         0.107     1.590    o_en/one_pulsed_reg
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 d_en/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_en/debounced_delay_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.512%)  route 0.149ns (44.488%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.587     1.470    d_en/clk_IBUF_BUFG
    SLICE_X58Y18         FDRE                                         r  d_en/shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y18         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  d_en/shift_reg_reg[0]/Q
                         net (fo=3, routed)           0.149     1.760    d_en/shift_reg[0]
    SLICE_X59Y18         LUT4 (Prop_lut4_I2_O)        0.045     1.805 r  d_en/debounced/O
                         net (fo=1, routed)           0.000     1.805    o_en/en_debounced
    SLICE_X59Y18         FDRE                                         r  o_en/debounced_delay_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.855     1.982    o_en/clk_IBUF_BUFG
    SLICE_X59Y18         FDRE                                         r  o_en/debounced_delay_reg/C
                         clock pessimism             -0.499     1.483    
    SLICE_X59Y18         FDRE (Hold_fdre_C_D)         0.091     1.574    o_en/debounced_delay_reg
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 d_dir/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d_dir/shift_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.636%)  route 0.175ns (55.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.587     1.470    d_dir/clk_IBUF_BUFG
    SLICE_X58Y18         FDRE                                         r  d_dir/shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y18         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  d_dir/shift_reg_reg[0]/Q
                         net (fo=3, routed)           0.175     1.786    d_dir/shift_reg[0]
    SLICE_X61Y18         FDRE                                         r  d_dir/shift_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.855     1.982    d_dir/clk_IBUF_BUFG
    SLICE_X61Y18         FDRE                                         r  d_dir/shift_reg_reg[1]/C
                         clock pessimism             -0.498     1.484    
    SLICE_X61Y18         FDRE (Hold_fdre_C_D)         0.070     1.554    d_dir/shift_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 d_rst/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d_rst/shift_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.220%)  route 0.185ns (56.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.587     1.470    d_rst/clk_IBUF_BUFG
    SLICE_X58Y18         FDRE                                         r  d_rst/shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y18         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  d_rst/shift_reg_reg[0]/Q
                         net (fo=3, routed)           0.185     1.796    d_rst/shift_reg[0]
    SLICE_X59Y19         FDRE                                         r  d_rst/shift_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.854     1.981    d_rst/clk_IBUF_BUFG
    SLICE_X59Y19         FDRE                                         r  d_rst/shift_reg_reg[1]/C
                         clock pessimism             -0.498     1.483    
    SLICE_X59Y19         FDRE (Hold_fdre_C_D)         0.070     1.553    d_rst/shift_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 d_rst/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d_rst/shift_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.738%)  route 0.181ns (56.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.586     1.469    d_rst/clk_IBUF_BUFG
    SLICE_X59Y19         FDRE                                         r  d_rst/shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y19         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  d_rst/shift_reg_reg[1]/Q
                         net (fo=3, routed)           0.181     1.792    d_rst/shift_reg[1]
    SLICE_X58Y19         FDRE                                         r  d_rst/shift_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.854     1.981    d_rst/clk_IBUF_BUFG
    SLICE_X58Y19         FDRE                                         r  d_rst/shift_reg_reg[2]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X58Y19         FDRE (Hold_fdre_C_D)         0.066     1.548    d_rst/shift_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.243    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y18   d_dir/shift_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y18   d_dir/shift_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y18   d_dir/shift_reg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y18   d_dir/shift_reg_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y18   d_en/shift_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y18   d_en/shift_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y18   d_en/shift_reg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y18   d_en/shift_reg_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y18   d_rst/shift_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y19   d_rst/shift_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   d_rst/shift_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   d_rst/shift_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   o_rst/debounced_delay_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   o_rst/one_pulsed_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y18   d_dir/shift_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y18   d_dir/shift_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y18   d_dir/shift_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y18   d_dir/shift_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y18   d_en/shift_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y15   slowed_clk_for_4bits_flushing/num_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y17   slowed_clk_for_4bits_flushing/num_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y17   slowed_clk_for_4bits_flushing/num_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y15   slowed_clk_for_4bits_flushing/num_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y15   slowed_clk_for_4bits_flushing/num_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y15   slowed_clk_for_4bits_flushing/num_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y16   slowed_clk_for_4bits_flushing/num_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y16   slowed_clk_for_4bits_flushing/num_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y16   slowed_clk_for_4bits_flushing/num_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y16   slowed_clk_for_4bits_flushing/num_reg[5]/C



