{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1612862786992 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1612862786992 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 09 12:56:26 2021 " "Processing started: Tue Feb 09 12:56:26 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1612862786992 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1612862786992 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CA_Project -c CA_Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off CA_Project -c CA_Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1612862786993 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1612862787383 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"(\";  expecting \";\" fdmsakflmcxkmsd_inst.v(1) " "Verilog HDL syntax error at fdmsakflmcxkmsd_inst.v(1) near text \"(\";  expecting \";\"" {  } { { "fdmsakflmcxkmsd_inst.v" "" { Text "D:/Desktop/CE/Courses/(3)Computer_Architecture/Processor_Simulation/fdmsakflmcxkmsd_inst.v" 1 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1612862787446 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects fdmsakflmcxkmsd_inst.v(1) " "Verilog HDL error at fdmsakflmcxkmsd_inst.v(1): declaring global objects is a SystemVerilog feature" {  } { { "fdmsakflmcxkmsd_inst.v" "" { Text "D:/Desktop/CE/Courses/(3)Computer_Architecture/Processor_Simulation/fdmsakflmcxkmsd_inst.v" 1 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Quartus II" 0 -1 1612862787447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fdmsakflmcxkmsd_inst.v 0 0 " "Found 0 design units, including 0 entities, in source file fdmsakflmcxkmsd_inst.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612862787448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fdmsakflmcxkmsd_bb.v 1 1 " "Found 1 design units, including 1 entities, in source file fdmsakflmcxkmsd_bb.v" { { "Info" "ISGN_ENTITY_NAME" "1 fdmsakflmcxkmsd " "Found entity 1: fdmsakflmcxkmsd" {  } { { "fdmsakflmcxkmsd_bb.v" "" { Text "D:/Desktop/CE/Courses/(3)Computer_Architecture/Processor_Simulation/fdmsakflmcxkmsd_bb.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612862787452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612862787452 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "fdmsakflmcxkmsd fdmsakflmcxkmsd.v(39) " "Verilog HDL error at fdmsakflmcxkmsd.v(39): module \"fdmsakflmcxkmsd\" cannot be declared more than once" {  } { { "fdmsakflmcxkmsd.v" "" { Text "D:/Desktop/CE/Courses/(3)Computer_Architecture/Processor_Simulation/fdmsakflmcxkmsd.v" 39 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1612862787455 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "fdmsakflmcxkmsd fdmsakflmcxkmsd_bb.v(34) " "HDL info at fdmsakflmcxkmsd_bb.v(34): see declaration for object \"fdmsakflmcxkmsd\"" {  } { { "fdmsakflmcxkmsd_bb.v" "" { Text "D:/Desktop/CE/Courses/(3)Computer_Architecture/Processor_Simulation/fdmsakflmcxkmsd_bb.v" 34 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612862787456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fdmsakflmcxkmsd.v 0 0 " "Found 0 design units, including 0 entities, in source file fdmsakflmcxkmsd.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612862787457 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"(\";  expecting \";\" lpm_shift_to_right_inst.v(1) " "Verilog HDL syntax error at lpm_shift_to_right_inst.v(1) near text \"(\";  expecting \";\"" {  } { { "lpm_shift_to_right_inst.v" "" { Text "D:/Desktop/CE/Courses/(3)Computer_Architecture/Processor_Simulation/lpm_shift_to_right_inst.v" 1 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1612862787459 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects lpm_shift_to_right_inst.v(1) " "Verilog HDL error at lpm_shift_to_right_inst.v(1): declaring global objects is a SystemVerilog feature" {  } { { "lpm_shift_to_right_inst.v" "" { Text "D:/Desktop/CE/Courses/(3)Computer_Architecture/Processor_Simulation/lpm_shift_to_right_inst.v" 1 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Quartus II" 0 -1 1612862787460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_shift_to_right_inst.v 0 0 " "Found 0 design units, including 0 entities, in source file lpm_shift_to_right_inst.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612862787460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_shift_to_right_bb.v 1 1 " "Found 1 design units, including 1 entities, in source file lpm_shift_to_right_bb.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_shift_to_right " "Found entity 1: lpm_shift_to_right" {  } { { "lpm_shift_to_right_bb.v" "" { Text "D:/Desktop/CE/Courses/(3)Computer_Architecture/Processor_Simulation/lpm_shift_to_right_bb.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612862787462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612862787462 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "lpm_shift_to_right lpm_shift_to_right.v(39) " "Verilog HDL error at lpm_shift_to_right.v(39): module \"lpm_shift_to_right\" cannot be declared more than once" {  } { { "lpm_shift_to_right.v" "" { Text "D:/Desktop/CE/Courses/(3)Computer_Architecture/Processor_Simulation/lpm_shift_to_right.v" 39 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1612862787473 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "lpm_shift_to_right lpm_shift_to_right_bb.v(34) " "HDL info at lpm_shift_to_right_bb.v(34): see declaration for object \"lpm_shift_to_right\"" {  } { { "lpm_shift_to_right_bb.v" "" { Text "D:/Desktop/CE/Courses/(3)Computer_Architecture/Processor_Simulation/lpm_shift_to_right_bb.v" 34 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612862787473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_shift_to_right.v 0 0 " "Found 0 design units, including 0 entities, in source file lpm_shift_to_right.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612862787474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_decode0_bb.v 1 1 " "Found 1 design units, including 1 entities, in source file lpm_decode0_bb.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_decode0 " "Found entity 1: lpm_decode0" {  } { { "lpm_decode0_bb.v" "" { Text "D:/Desktop/CE/Courses/(3)Computer_Architecture/Processor_Simulation/lpm_decode0_bb.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612862787479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612862787479 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"(\";  expecting \";\" lpm_add_to_129_inst.v(1) " "Verilog HDL syntax error at lpm_add_to_129_inst.v(1) near text \"(\";  expecting \";\"" {  } { { "lpm_add_to_129_inst.v" "" { Text "D:/Desktop/CE/Courses/(3)Computer_Architecture/Processor_Simulation/lpm_add_to_129_inst.v" 1 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1612862787481 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects lpm_add_to_129_inst.v(1) " "Verilog HDL error at lpm_add_to_129_inst.v(1): declaring global objects is a SystemVerilog feature" {  } { { "lpm_add_to_129_inst.v" "" { Text "D:/Desktop/CE/Courses/(3)Computer_Architecture/Processor_Simulation/lpm_add_to_129_inst.v" 1 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Quartus II" 0 -1 1612862787482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_add_to_129_inst.v 0 0 " "Found 0 design units, including 0 entities, in source file lpm_add_to_129_inst.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612862787482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_add_to_129_bb.v 1 1 " "Found 1 design units, including 1 entities, in source file lpm_add_to_129_bb.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_to_129 " "Found entity 1: lpm_add_to_129" {  } { { "lpm_add_to_129_bb.v" "" { Text "D:/Desktop/CE/Courses/(3)Computer_Architecture/Processor_Simulation/lpm_add_to_129_bb.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612862787485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612862787485 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "lpm_add_to_129 lpm_add_to_129.v(39) " "Verilog HDL error at lpm_add_to_129.v(39): module \"lpm_add_to_129\" cannot be declared more than once" {  } { { "lpm_add_to_129.v" "" { Text "D:/Desktop/CE/Courses/(3)Computer_Architecture/Processor_Simulation/lpm_add_to_129.v" 39 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1612862787489 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "lpm_add_to_129 lpm_add_to_129_bb.v(34) " "HDL info at lpm_add_to_129_bb.v(34): see declaration for object \"lpm_add_to_129\"" {  } { { "lpm_add_to_129_bb.v" "" { Text "D:/Desktop/CE/Courses/(3)Computer_Architecture/Processor_Simulation/lpm_add_to_129_bb.v" 34 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612862787489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_add_to_129.v 0 0 " "Found 0 design units, including 0 entities, in source file lpm_add_to_129.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612862787489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block2 " "Found entity 1: Block2" {  } { { "Block2.bdf" "" { Schematic "D:/Desktop/CE/Courses/(3)Computer_Architecture/Processor_Simulation/Block2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612862787494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612862787494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ca_project.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ca_project.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CA_Project " "Found entity 1: CA_Project" {  } { { "CA_Project.bdf" "" { Schematic "D:/Desktop/CE/Courses/(3)Computer_Architecture/Processor_Simulation/CA_Project.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612862787496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612862787496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_shiftreg0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_shiftreg0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_shiftreg0-SYN " "Found design unit 1: lpm_shiftreg0-SYN" {  } { { "lpm_shiftreg0.vhd" "" { Text "D:/Desktop/CE/Courses/(3)Computer_Architecture/Processor_Simulation/lpm_shiftreg0.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612862787866 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_shiftreg0 " "Found entity 1: lpm_shiftreg0" {  } { { "lpm_shiftreg0.vhd" "" { Text "D:/Desktop/CE/Courses/(3)Computer_Architecture/Processor_Simulation/lpm_shiftreg0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612862787866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612862787866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_add_sub0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_add_sub0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_add_sub0-SYN " "Found design unit 1: lpm_add_sub0-SYN" {  } { { "lpm_add_sub0.vhd" "" { Text "D:/Desktop/CE/Courses/(3)Computer_Architecture/Processor_Simulation/lpm_add_sub0.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612862787869 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub0 " "Found entity 1: lpm_add_sub0" {  } { { "lpm_add_sub0.vhd" "" { Text "D:/Desktop/CE/Courses/(3)Computer_Architecture/Processor_Simulation/lpm_add_sub0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612862787869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612862787869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altfp_compare0.vhd 4 2 " "Found 4 design units, including 2 entities, in source file altfp_compare0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altfp_compare0_altfp_compare_cmb-RTL " "Found design unit 1: altfp_compare0_altfp_compare_cmb-RTL" {  } { { "altfp_compare0.vhd" "" { Text "D:/Desktop/CE/Courses/(3)Computer_Architecture/Processor_Simulation/altfp_compare0.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612862787916 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 altfp_compare0-RTL " "Found design unit 2: altfp_compare0-RTL" {  } { { "altfp_compare0.vhd" "" { Text "D:/Desktop/CE/Courses/(3)Computer_Architecture/Processor_Simulation/altfp_compare0.vhd" 1045 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612862787916 ""} { "Info" "ISGN_ENTITY_NAME" "1 altfp_compare0_altfp_compare_cmb " "Found entity 1: altfp_compare0_altfp_compare_cmb" {  } { { "altfp_compare0.vhd" "" { Text "D:/Desktop/CE/Courses/(3)Computer_Architecture/Processor_Simulation/altfp_compare0.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612862787916 ""} { "Info" "ISGN_ENTITY_NAME" "2 altfp_compare0 " "Found entity 2: altfp_compare0" {  } { { "altfp_compare0.vhd" "" { Text "D:/Desktop/CE/Courses/(3)Computer_Architecture/Processor_Simulation/altfp_compare0.vhd" 1033 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612862787916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612862787916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_compare0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_compare0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare0-SYN " "Found design unit 1: lpm_compare0-SYN" {  } { { "lpm_compare0.vhd" "" { Text "D:/Desktop/CE/Courses/(3)Computer_Architecture/Processor_Simulation/lpm_compare0.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612862787920 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare0 " "Found entity 1: lpm_compare0" {  } { { "lpm_compare0.vhd" "" { Text "D:/Desktop/CE/Courses/(3)Computer_Architecture/Processor_Simulation/lpm_compare0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612862787920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612862787920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_constant0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant0-SYN " "Found design unit 1: lpm_constant0-SYN" {  } { { "lpm_constant0.vhd" "" { Text "D:/Desktop/CE/Courses/(3)Computer_Architecture/Processor_Simulation/lpm_constant0.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612862787924 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant0 " "Found entity 1: lpm_constant0" {  } { { "lpm_constant0.vhd" "" { Text "D:/Desktop/CE/Courses/(3)Computer_Architecture/Processor_Simulation/lpm_constant0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612862787924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612862787924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_mux0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux0-SYN " "Found design unit 1: lpm_mux0-SYN" {  } { { "lpm_mux0.vhd" "" { Text "D:/Desktop/CE/Courses/(3)Computer_Architecture/Processor_Simulation/lpm_mux0.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612862787927 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux0 " "Found entity 1: lpm_mux0" {  } { { "lpm_mux0.vhd" "" { Text "D:/Desktop/CE/Courses/(3)Computer_Architecture/Processor_Simulation/lpm_mux0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612862787927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612862787927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_mux1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux1-SYN " "Found design unit 1: lpm_mux1-SYN" {  } { { "lpm_mux1.vhd" "" { Text "D:/Desktop/CE/Courses/(3)Computer_Architecture/Processor_Simulation/lpm_mux1.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612862787928 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux1 " "Found entity 1: lpm_mux1" {  } { { "lpm_mux1.vhd" "" { Text "D:/Desktop/CE/Courses/(3)Computer_Architecture/Processor_Simulation/lpm_mux1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612862787928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612862787928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_dual_port.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_dual_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_DUAL_PORT " "Found entity 1: RAM_DUAL_PORT" {  } { { "RAM_DUAL_PORT.v" "" { Text "D:/Desktop/CE/Courses/(3)Computer_Architecture/Processor_Simulation/RAM_DUAL_PORT.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612862787931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612862787931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.v" "" { Text "D:/Desktop/CE/Courses/(3)Computer_Architecture/Processor_Simulation/ROM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612862787933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612862787933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.v" "" { Text "D:/Desktop/CE/Courses/(3)Computer_Architecture/Processor_Simulation/RAM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612862787936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612862787936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file instr_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 INSTR_ROM " "Found entity 1: INSTR_ROM" {  } { { "INSTR_ROM.v" "" { Text "D:/Desktop/CE/Courses/(3)Computer_Architecture/Processor_Simulation/INSTR_ROM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612862787938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612862787938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrl_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file ctrl_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 CTRL_ROM " "Found entity 1: CTRL_ROM" {  } { { "CTRL_ROM.v" "" { Text "D:/Desktop/CE/Courses/(3)Computer_Architecture/Processor_Simulation/CTRL_ROM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612862787941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612862787941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add4.v 1 1 " "Found 1 design units, including 1 entities, in source file add4.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADD4 " "Found entity 1: ADD4" {  } { { "ADD4.v" "" { Text "D:/Desktop/CE/Courses/(3)Computer_Architecture/Processor_Simulation/ADD4.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612862787944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612862787944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zero.v 2 2 " "Found 2 design units, including 2 entities, in source file zero.v" { { "Info" "ISGN_ENTITY_NAME" "1 zero_lpm_constant_r09 " "Found entity 1: zero_lpm_constant_r09" {  } { { "zero.v" "" { Text "D:/Desktop/CE/Courses/(3)Computer_Architecture/Processor_Simulation/zero.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612862787946 ""} { "Info" "ISGN_ENTITY_NAME" "2 zero " "Found entity 2: zero" {  } { { "zero.v" "" { Text "D:/Desktop/CE/Courses/(3)Computer_Architecture/Processor_Simulation/zero.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612862787946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612862787946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "one.v 2 2 " "Found 2 design units, including 2 entities, in source file one.v" { { "Info" "ISGN_ENTITY_NAME" "1 one_lpm_constant_be9 " "Found entity 1: one_lpm_constant_be9" {  } { { "one.v" "" { Text "D:/Desktop/CE/Courses/(3)Computer_Architecture/Processor_Simulation/one.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612862787948 ""} { "Info" "ISGN_ENTITY_NAME" "2 one " "Found entity 2: one" {  } { { "one.v" "" { Text "D:/Desktop/CE/Courses/(3)Computer_Architecture/Processor_Simulation/one.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612862787948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612862787948 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "lpm_decode0 lpm_decode0.v(39) " "Verilog HDL error at lpm_decode0.v(39): module \"lpm_decode0\" cannot be declared more than once" {  } { { "lpm_decode0.v" "" { Text "D:/Desktop/CE/Courses/(3)Computer_Architecture/Processor_Simulation/lpm_decode0.v" 39 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1612862787950 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "lpm_decode0 lpm_decode0_bb.v(34) " "HDL info at lpm_decode0_bb.v(34): see declaration for object \"lpm_decode0\"" {  } { { "lpm_decode0_bb.v" "" { Text "D:/Desktop/CE/Courses/(3)Computer_Architecture/Processor_Simulation/lpm_decode0_bb.v" 34 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612862787950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_decode0.v 0 0 " "Found 0 design units, including 0 entities, in source file lpm_decode0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612862787951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_forward_compare_a.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_forward_compare_a.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_forward_compare_a " "Found entity 1: alu_forward_compare_a" {  } { { "alu_forward_compare_a.v" "" { Text "D:/Desktop/CE/Courses/(3)Computer_Architecture/Processor_Simulation/alu_forward_compare_a.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612862787954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612862787954 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 10 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 10 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4675 " "Peak virtual memory: 4675 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1612862788116 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Feb 09 12:56:28 2021 " "Processing ended: Tue Feb 09 12:56:28 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1612862788116 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1612862788116 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1612862788116 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1612862788116 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 12 s 1  " "Quartus II Full Compilation was unsuccessful. 12 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1612862788713 ""}
