

================================================================
== Vivado HLS Report for 'fir'
================================================================
* Date:           Mon Oct 28 22:17:18 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        FIR_AXI4
* Solution:       Solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     5.806|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   20|   20|   20|   20|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-----+-----+----------+-----------+-----------+------+----------+
        |               |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+-----+-----+----------+-----------+-----------+------+----------+
        |- FILTER_LOOP  |   18|   18|         2|          -|          -|     9|    no    |
        +---------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|      0|    308|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        0|      -|     65|      6|
|Multiplexer      |        -|      -|      -|    435|
|Register         |        -|      -|    374|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      0|    439|    749|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      0|      1|      4|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +-------------+---------------+---------+----+----+------+-----+------+-------------+
    |    Memory   |     Module    | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------------+---------------+---------+----+----+------+-----+------+-------------+
    |coeff_U      |fir_coeff      |        0|   1|   1|    10|    1|     1|           10|
    |data_in_V_U  |fir_data_in_V  |        0|  64|   5|    10|   32|     1|          320|
    +-------------+---------------+---------+----+----+------+-----+------+-------------+
    |Total        |               |        0|  65|   6|    20|   33|     2|          330|
    +-------------+---------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |             Variable Name            | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |acc_V_2_fu_226_p2                     |     +    |      0|  0|  39|          32|          32|
    |acc_V_fu_246_p2                       |     +    |      0|  0|  39|          32|          32|
    |i_1_fu_215_p2                         |     +    |      0|  0|  13|           2|           4|
    |ap_block_state2_io                    |    and   |      0|  0|   2|           1|           1|
    |p_1_fu_240_p2                         |    and   |      0|  0|  32|          32|          32|
    |stream_in_V_data_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |stream_in_V_data_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |stream_in_V_dest_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |stream_in_V_dest_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |stream_in_V_id_V_0_load_A             |    and   |      0|  0|   2|           1|           1|
    |stream_in_V_id_V_0_load_B             |    and   |      0|  0|   2|           1|           1|
    |stream_in_V_keep_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |stream_in_V_keep_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |stream_in_V_last_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |stream_in_V_last_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |stream_in_V_strb_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |stream_in_V_strb_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |stream_in_V_user_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |stream_in_V_user_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_data_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_data_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_dest_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_dest_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_id_V_1_load_A            |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_id_V_1_load_B            |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_keep_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_keep_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_last_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_last_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_strb_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_strb_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_user_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_user_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |stream_in_V_data_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |stream_in_V_dest_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |stream_in_V_id_V_0_state_cmp_full     |   icmp   |      0|  0|   8|           2|           1|
    |stream_in_V_keep_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |stream_in_V_last_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |stream_in_V_strb_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |stream_in_V_user_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |stream_out_V_data_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |stream_out_V_dest_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |stream_out_V_id_V_1_state_cmp_full    |   icmp   |      0|  0|   8|           2|           1|
    |stream_out_V_keep_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |stream_out_V_last_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |stream_out_V_strb_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |stream_out_V_user_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |tmp_2_fu_204_p2                       |   icmp   |      0|  0|   9|           4|           1|
    |ap_block_state1                       |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4                       |    or    |      0|  0|   2|           1|           1|
    |tmp_fu_232_p3                         |  select  |      0|  0|   2|           1|           2|
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                 |          |      0|  0| 308|         162|         148|
    +--------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                       |  27|          5|    1|          5|
    |data_in_V_address0              |  21|          4|    4|         16|
    |data_in_V_d0                    |  15|          3|   32|         96|
    |i_reg_165                       |   9|          2|    4|          8|
    |p_s_reg_153                     |   9|          2|   32|         64|
    |stream_in_TDATA_blk_n           |   9|          2|    1|          2|
    |stream_in_V_data_V_0_data_out   |   9|          2|   32|         64|
    |stream_in_V_data_V_0_state      |  15|          3|    2|          6|
    |stream_in_V_dest_V_0_data_out   |   9|          2|    6|         12|
    |stream_in_V_dest_V_0_state      |  15|          3|    2|          6|
    |stream_in_V_id_V_0_data_out     |   9|          2|    5|         10|
    |stream_in_V_id_V_0_state        |  15|          3|    2|          6|
    |stream_in_V_keep_V_0_data_out   |   9|          2|    4|          8|
    |stream_in_V_keep_V_0_state      |  15|          3|    2|          6|
    |stream_in_V_last_V_0_data_out   |   9|          2|    1|          2|
    |stream_in_V_last_V_0_state      |  15|          3|    2|          6|
    |stream_in_V_strb_V_0_data_out   |   9|          2|    4|          8|
    |stream_in_V_strb_V_0_state      |  15|          3|    2|          6|
    |stream_in_V_user_V_0_data_out   |   9|          2|    2|          4|
    |stream_in_V_user_V_0_state      |  15|          3|    2|          6|
    |stream_out_TDATA_blk_n          |   9|          2|    1|          2|
    |stream_out_V_data_V_1_data_out  |   9|          2|   32|         64|
    |stream_out_V_data_V_1_state     |  15|          3|    2|          6|
    |stream_out_V_dest_V_1_data_out  |   9|          2|    6|         12|
    |stream_out_V_dest_V_1_state     |  15|          3|    2|          6|
    |stream_out_V_id_V_1_data_out    |   9|          2|    5|         10|
    |stream_out_V_id_V_1_state       |  15|          3|    2|          6|
    |stream_out_V_keep_V_1_data_out  |   9|          2|    4|          8|
    |stream_out_V_keep_V_1_state     |  15|          3|    2|          6|
    |stream_out_V_last_V_1_data_out  |   9|          2|    1|          2|
    |stream_out_V_last_V_1_state     |  15|          3|    2|          6|
    |stream_out_V_strb_V_1_data_out  |   9|          2|    4|          8|
    |stream_out_V_strb_V_1_state     |  15|          3|    2|          6|
    |stream_out_V_user_V_1_data_out  |   9|          2|    2|          4|
    |stream_out_V_user_V_1_state     |  15|          3|    2|          6|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           | 435|         90|  211|        493|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                        |   4|   0|    4|          0|
    |i_1_reg_296                      |   4|   0|    4|          0|
    |i_reg_165                        |   4|   0|    4|          0|
    |p_s_reg_153                      |  32|   0|   32|          0|
    |stream_in_V_data_V_0_payload_A   |  32|   0|   32|          0|
    |stream_in_V_data_V_0_payload_B   |  32|   0|   32|          0|
    |stream_in_V_data_V_0_sel_rd      |   1|   0|    1|          0|
    |stream_in_V_data_V_0_sel_wr      |   1|   0|    1|          0|
    |stream_in_V_data_V_0_state       |   2|   0|    2|          0|
    |stream_in_V_dest_V_0_payload_A   |   6|   0|    6|          0|
    |stream_in_V_dest_V_0_payload_B   |   6|   0|    6|          0|
    |stream_in_V_dest_V_0_sel_rd      |   1|   0|    1|          0|
    |stream_in_V_dest_V_0_sel_wr      |   1|   0|    1|          0|
    |stream_in_V_dest_V_0_state       |   2|   0|    2|          0|
    |stream_in_V_id_V_0_payload_A     |   5|   0|    5|          0|
    |stream_in_V_id_V_0_payload_B     |   5|   0|    5|          0|
    |stream_in_V_id_V_0_sel_rd        |   1|   0|    1|          0|
    |stream_in_V_id_V_0_sel_wr        |   1|   0|    1|          0|
    |stream_in_V_id_V_0_state         |   2|   0|    2|          0|
    |stream_in_V_keep_V_0_payload_A   |   4|   0|    4|          0|
    |stream_in_V_keep_V_0_payload_B   |   4|   0|    4|          0|
    |stream_in_V_keep_V_0_sel_rd      |   1|   0|    1|          0|
    |stream_in_V_keep_V_0_sel_wr      |   1|   0|    1|          0|
    |stream_in_V_keep_V_0_state       |   2|   0|    2|          0|
    |stream_in_V_last_V_0_payload_A   |   1|   0|    1|          0|
    |stream_in_V_last_V_0_payload_B   |   1|   0|    1|          0|
    |stream_in_V_last_V_0_sel_rd      |   1|   0|    1|          0|
    |stream_in_V_last_V_0_sel_wr      |   1|   0|    1|          0|
    |stream_in_V_last_V_0_state       |   2|   0|    2|          0|
    |stream_in_V_strb_V_0_payload_A   |   4|   0|    4|          0|
    |stream_in_V_strb_V_0_payload_B   |   4|   0|    4|          0|
    |stream_in_V_strb_V_0_sel_rd      |   1|   0|    1|          0|
    |stream_in_V_strb_V_0_sel_wr      |   1|   0|    1|          0|
    |stream_in_V_strb_V_0_state       |   2|   0|    2|          0|
    |stream_in_V_user_V_0_payload_A   |   2|   0|    2|          0|
    |stream_in_V_user_V_0_payload_B   |   2|   0|    2|          0|
    |stream_in_V_user_V_0_sel_rd      |   1|   0|    1|          0|
    |stream_in_V_user_V_0_sel_wr      |   1|   0|    1|          0|
    |stream_in_V_user_V_0_state       |   2|   0|    2|          0|
    |stream_out_V_data_V_1_payload_A  |  32|   0|   32|          0|
    |stream_out_V_data_V_1_payload_B  |  32|   0|   32|          0|
    |stream_out_V_data_V_1_sel_rd     |   1|   0|    1|          0|
    |stream_out_V_data_V_1_sel_wr     |   1|   0|    1|          0|
    |stream_out_V_data_V_1_state      |   2|   0|    2|          0|
    |stream_out_V_dest_V_1_payload_A  |   6|   0|    6|          0|
    |stream_out_V_dest_V_1_payload_B  |   6|   0|    6|          0|
    |stream_out_V_dest_V_1_sel_rd     |   1|   0|    1|          0|
    |stream_out_V_dest_V_1_sel_wr     |   1|   0|    1|          0|
    |stream_out_V_dest_V_1_state      |   2|   0|    2|          0|
    |stream_out_V_id_V_1_payload_A    |   5|   0|    5|          0|
    |stream_out_V_id_V_1_payload_B    |   5|   0|    5|          0|
    |stream_out_V_id_V_1_sel_rd       |   1|   0|    1|          0|
    |stream_out_V_id_V_1_sel_wr       |   1|   0|    1|          0|
    |stream_out_V_id_V_1_state        |   2|   0|    2|          0|
    |stream_out_V_keep_V_1_payload_A  |   4|   0|    4|          0|
    |stream_out_V_keep_V_1_payload_B  |   4|   0|    4|          0|
    |stream_out_V_keep_V_1_sel_rd     |   1|   0|    1|          0|
    |stream_out_V_keep_V_1_sel_wr     |   1|   0|    1|          0|
    |stream_out_V_keep_V_1_state      |   2|   0|    2|          0|
    |stream_out_V_last_V_1_payload_A  |   1|   0|    1|          0|
    |stream_out_V_last_V_1_payload_B  |   1|   0|    1|          0|
    |stream_out_V_last_V_1_sel_rd     |   1|   0|    1|          0|
    |stream_out_V_last_V_1_sel_wr     |   1|   0|    1|          0|
    |stream_out_V_last_V_1_state      |   2|   0|    2|          0|
    |stream_out_V_strb_V_1_payload_A  |   4|   0|    4|          0|
    |stream_out_V_strb_V_1_payload_B  |   4|   0|    4|          0|
    |stream_out_V_strb_V_1_sel_rd     |   1|   0|    1|          0|
    |stream_out_V_strb_V_1_sel_wr     |   1|   0|    1|          0|
    |stream_out_V_strb_V_1_state      |   2|   0|    2|          0|
    |stream_out_V_user_V_1_payload_A  |   2|   0|    2|          0|
    |stream_out_V_user_V_1_payload_B  |   2|   0|    2|          0|
    |stream_out_V_user_V_1_sel_rd     |   1|   0|    1|          0|
    |stream_out_V_user_V_1_sel_wr     |   1|   0|    1|          0|
    |stream_out_V_user_V_1_state      |   2|   0|    2|          0|
    |tmp_3_reg_291                    |   4|   0|   64|         60|
    |tmp_data_V_reg_252               |  32|   0|   32|          0|
    |tmp_dest_V_reg_283               |   6|   0|    6|          0|
    |tmp_id_V_reg_278                 |   5|   0|    5|          0|
    |tmp_keep_V_reg_258               |   4|   0|    4|          0|
    |tmp_last_V_reg_273               |   1|   0|    1|          0|
    |tmp_strb_V_reg_263               |   4|   0|    4|          0|
    |tmp_user_V_reg_268               |   2|   0|    2|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 374|   0|  434|         60|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+---------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-------------------+-----+-----+------------+---------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |         fir         | return value |
|ap_rst_n           |  in |    1| ap_ctrl_hs |         fir         | return value |
|ap_start           |  in |    1| ap_ctrl_hs |         fir         | return value |
|ap_done            | out |    1| ap_ctrl_hs |         fir         | return value |
|ap_idle            | out |    1| ap_ctrl_hs |         fir         | return value |
|ap_ready           | out |    1| ap_ctrl_hs |         fir         | return value |
|stream_in_TDATA    |  in |   32|    axis    |  stream_in_V_data_V |    pointer   |
|stream_in_TVALID   |  in |    1|    axis    |  stream_in_V_dest_V |    pointer   |
|stream_in_TREADY   | out |    1|    axis    |  stream_in_V_dest_V |    pointer   |
|stream_in_TDEST    |  in |    6|    axis    |  stream_in_V_dest_V |    pointer   |
|stream_in_TKEEP    |  in |    4|    axis    |  stream_in_V_keep_V |    pointer   |
|stream_in_TSTRB    |  in |    4|    axis    |  stream_in_V_strb_V |    pointer   |
|stream_in_TUSER    |  in |    2|    axis    |  stream_in_V_user_V |    pointer   |
|stream_in_TLAST    |  in |    1|    axis    |  stream_in_V_last_V |    pointer   |
|stream_in_TID      |  in |    5|    axis    |   stream_in_V_id_V  |    pointer   |
|stream_out_TDATA   | out |   32|    axis    | stream_out_V_data_V |    pointer   |
|stream_out_TREADY  |  in |    1|    axis    | stream_out_V_data_V |    pointer   |
|stream_out_TVALID  | out |    1|    axis    | stream_out_V_dest_V |    pointer   |
|stream_out_TDEST   | out |    6|    axis    | stream_out_V_dest_V |    pointer   |
|stream_out_TKEEP   | out |    4|    axis    | stream_out_V_keep_V |    pointer   |
|stream_out_TSTRB   | out |    4|    axis    | stream_out_V_strb_V |    pointer   |
|stream_out_TUSER   | out |    2|    axis    | stream_out_V_user_V |    pointer   |
|stream_out_TLAST   | out |    1|    axis    | stream_out_V_last_V |    pointer   |
|stream_out_TID     | out |    5|    axis    |  stream_out_V_id_V  |    pointer   |
+-------------------+-----+-----+------------+---------------------+--------------+

