# ğŸ§ª CMOS Inverter Simulation Notes
### Tool: Cadence Virtuoso (gpdk090) + LTspice  
### Objective: Threshold Voltage, Noise Margins & Parametric Sweep Analysis

---

## ğŸ§© Step 1 â€” Schematic Creation

### âš™ï¸ Components
| Component | Description | Notes |
|------------|--------------|-------|
| NMOS | nmos4 (gpdk090) | Width = 1 Âµm, Length = 0.09 Âµm |
| PMOS | pmos4 (gpdk090) | Width = 2 Âµm (Wp/Wn = 2), Length = 0.09 Âµm |
| VDD | DC supply | 1.2 V |
| Vin | Input pulse/DC source | VIN type voltage source |
| CL | Load capacitor | 10 fF |
| GND | Global ground | Use **gnd!** (from analogLib) |

### âš ï¸ Common Setup Errors
- **GND not connected properly:** Use `gnd!` from `analogLib`, not custom pin named "GND".  
- **Warnings like â€œterminal not foundâ€** â†’ check symbol pin names in schematic.
- Ensure **wires** do not cross without a solder dot.

---

## ğŸ” Step 2 â€” DC Analysis (Switching Threshold & Noise Margins)

### ğŸ§  Purpose
To find **VM (switching threshold)** and observe the **VTC (Voltage Transfer Curve)**.

### ğŸ§¾ Procedure
1. Open **ADE L** â†’ `Analyses â†’ Choose â†’ dc`.
2. Sweep **Vin** from `0 V â†’ 1.2 V` (step = 0.01 V).
3. Set `Save All` in Outputs.  
4. Run simulation (`Netlist and Run`).
5. In **Waveform Viewer (ViVA)**, plot `Vout` vs `Vin` (select *plot vs parameter* if needed).
6. Use **Calculator â†’ cross(VT("/Vout") - VT("/Vin"), 1)**  
   â†’ Gives **Vin** where **Vout = Vin** (Switching threshold).

### âœ… Typical Result
VM â‰ˆ 0.58â€“0.62 V (for Wp/Wn = 2)

---

## ğŸ“‰ Step 3 â€” Transient Analysis (Propagation Delay)

### ğŸ§  Purpose
To measure **rise/fall delays** (tPLH, tPHL) from input to output.

### ğŸ§¾ Procedure
1. Replace DC source with **VPULSE**: V1 VIN 0 PULSE(0 1.2 0 100p 100p 5n 10n)
- Rise/fall time: 100 ps  
- ON time: 5 ns  
- Period: 10 ns
2. Set **Transient Analysis**: Stop Time = 20 ns
Step Time = 1 ps
3. Run simulation â†’ plot `Vin` and `Vout`.
4. Measure delay using **Calculator â†’ delay(VT("/Vin"), VT("/Vout"), 0.6, 'rising/falling)**`.

### âœ… Result Example
| Parameter | Symbol | Typical Value |
|------------|---------|----------------|
| tPLH | 0.35 ns |
| tPHL | 0.28 ns |
| Avg Power | 0.45 ÂµW |

---

## ğŸ§® Step 4 â€” Parametric Sweep (W/L Ratio Effect)

### ğŸ§  Purpose
To study how **PMOS/NMOS sizing** affects switching point and delays.

### ğŸ§¾ Procedure
1. In schematic, define a variable for PMOS width: Wp = Wp_ratio * 1u
2. In ADE L â†’ `Variables â†’ Copy from Cellview`.
3. Set: Wp_ratio = 1.5:3.0:0.25
4. Go to `Tools â†’ Parametric Analysis`.
5. Select output: `Vout` and measurements for VM, delay, power.
6. Run sweep.
7. Export data (`Results â†’ Export â†’ CSV`).

### âœ… Trend
- Higher Wp_ratio â†’ higher VM.
- Slight increase in tPLH due to increased PMOS capacitance.
- Power consumption rises marginally.

---

## âš–ï¸ Step 5 â€” LTspice Simulation (Optional)

### ğŸ§© Schematic Setup
# âš™ï¸ CMOS Inverter Simulation in LTspice â€” Parametric Sweep of W/L Ratio

## ğŸ¯ Objective
Replicate the Cadence Virtuoso CMOS inverter in **LTspice** and perform a **PMOS-to-NMOS width ratio (`Wp_ratio`) parametric sweep** to study its effect on:
- Voltage Transfer Characteristic (VTC)
- Trip Point (VM)
- Propagation Delay (tPLH, tPHL)
- Power Consumption

---

## ğŸ§© Step 1 â€” Create the Schematic
1. Open **LTspice** â†’ `File â†’ New Schematic`.
2. Press `F2` â†’ search for and place **NMOS** and **PMOS** devices.
3. Connect as follows:
   - PMOS source â†’ VDD
   - PMOS drain â†’ output node `VOUT`
   - NMOS drain â†’ output node `VOUT`
   - NMOS source â†’ GND
   - Gates tied together â†’ input node `VIN`
4. Add:
   - Voltage source `V1` for **VDD**
   - Pulse source `V2` for **VIN**
   - Capacitor `Cload = 10fF` between `VOUT` and GND
5. Label the nets as `VIN`, `VOUT`, `VDD`, and `0` (ground).

---

## ğŸ§® Step 2 â€” Add Model Definitions
Use **Spice Directive (S key)** and paste:

```spice
.model NMOSMOD NMOS (LEVEL=1 VTO=0.4 KP=120u LAMBDA=0.02)
.model PMOSMOD PMOS (LEVEL=1 VTO=-0.4 KP=40u LAMBDA=0.02)
```
## ğŸ“ Step 3 â€” Define Transistor Parameters

Right-click NMOS â†’ set: W = 1u, L = 0.1u

Right-click PMOS â†’ set: W = {Wp_ratio * 1u}, L = 0.1u

Add the following Spice parameters:
```spice
.param VDD = 1.2
.param Wp_ratio = 2.5
.param Wn = 1u
```
âš¡ Step 4 â€” Define Power and Input Sources

Add the following Spice directives:
```spice
V1 VDD 0 {VDD}
V2 VIN 0 PULSE(0 {VDD} 0 0.1n 0.1n 5n 10n)
```

This gives a square-wave input (period 10 ns, 50% duty cycle).

## ğŸ“ˆ Step 5 â€” DC Sweep (VTC)

Add:
```spice
.dc VIN 0 {VDD} 0.01
.plot dc V(VIN) V(VOUT)
```

Run the simulation â†’ plot V(VOUT) vs V(VIN).

Observation:

Find the point where VOUT = VIN â†’ thatâ€™s your trip point (VM).

## ğŸ§  Step 6 â€” Transient Analysis (Delay)

Add:
```spice
.tran 0.1n 20n
.meas tran tPLH TRIG V(VIN) VAL={VDD/2} FALL=1 TARG V(VOUT) VAL={VDD/2} RISE=1
.meas tran tPHL TRIG V(VIN) VAL={VDD/2} RISE=1 TARG V(VOUT) VAL={VDD/2} FALL=1
```

Run simulation and check SPICE Error Log (Ctrl + L) for measured delay values.

## ğŸ” Step 7 â€” Parametric Sweep of Wp_ratio

Add:
```spice
.step param Wp_ratio 1.5 3.0 0.25
```

This sweeps the PMOS-to-NMOS width ratio from 1.5 to 3.0 in steps of 0.25.

After running:

Open waveform viewer â†’ Plot Settings â†’ Separate Curves

Hover over each curve to see Wp_ratio values

## âš™ï¸ Step 8 â€” Power Measurement (Optional)

Add:
```spice
.meas tran Pavg AVG V(VDD)*I(V1)
```

Power will appear in the .log file (check Ctrl + L).

## ğŸ“Š Step 9 â€” Export Results

1. In waveform window â†’ File â†’ Export Data as Text (.txt)
2. Choose V(VIN) and V(VOUT)
3. Save as Wp_ratio_sweep_results.txt
4. You can analyze delay or power vs. ratio in Excel or Python.


