
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_group_18_48_6/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_group_18_48_6
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_group_18_48_6.v
# synth_design -part xc7z020clg484-3 -top shift_register_group_18_48_6 -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top shift_register_group_18_48_6 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 97082 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1500.535 ; gain = 24.895 ; free physical = 242779 ; free virtual = 306688
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'shift_register_group_18_48_6' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_group_18_48_6.v:3]
INFO: [Synth 8-6157] synthesizing module 'shift_register_unit_18_6' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_group_18_48_6.v:490]
INFO: [Synth 8-6155] done synthesizing module 'shift_register_unit_18_6' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_group_18_48_6.v:490]
INFO: [Synth 8-6155] done synthesizing module 'shift_register_group_18_48_6' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_group_18_48_6.v:3]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.301 ; gain = 70.660 ; free physical = 242777 ; free virtual = 306686
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.301 ; gain = 70.660 ; free physical = 242782 ; free virtual = 306691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1554.297 ; gain = 78.656 ; free physical = 242782 ; free virtual = 306690
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1562.301 ; gain = 86.660 ; free physical = 242781 ; free virtual = 306690
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 288   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module shift_register_unit_18_6 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1674.867 ; gain = 199.227 ; free physical = 242521 ; free virtual = 306431
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1674.871 ; gain = 199.230 ; free physical = 242522 ; free virtual = 306433
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1687.633 ; gain = 211.992 ; free physical = 242512 ; free virtual = 306423
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1687.637 ; gain = 211.996 ; free physical = 242464 ; free virtual = 306375
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1687.637 ; gain = 211.996 ; free physical = 242461 ; free virtual = 306371
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1687.637 ; gain = 211.996 ; free physical = 242443 ; free virtual = 306353
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1687.637 ; gain = 211.996 ; free physical = 242435 ; free virtual = 306345
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1687.637 ; gain = 211.996 ; free physical = 242433 ; free virtual = 306343
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1687.637 ; gain = 211.996 ; free physical = 242432 ; free virtual = 306343
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-----------------------------+------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                  | RTL Name                                                   | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-----------------------------+------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|shift_register_group_18_48_6 | shift_register_unit_18_6_inst_0/shift_registers_5_reg[17]  | 6      | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_48_6 | shift_register_unit_18_6_inst_1/shift_registers_5_reg[17]  | 6      | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_48_6 | shift_register_unit_18_6_inst_2/shift_registers_5_reg[17]  | 6      | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_48_6 | shift_register_unit_18_6_inst_3/shift_registers_5_reg[17]  | 6      | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_48_6 | shift_register_unit_18_6_inst_4/shift_registers_5_reg[17]  | 6      | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_48_6 | shift_register_unit_18_6_inst_5/shift_registers_5_reg[17]  | 6      | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_48_6 | shift_register_unit_18_6_inst_6/shift_registers_5_reg[17]  | 6      | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_48_6 | shift_register_unit_18_6_inst_7/shift_registers_5_reg[17]  | 6      | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_48_6 | shift_register_unit_18_6_inst_8/shift_registers_5_reg[17]  | 6      | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_48_6 | shift_register_unit_18_6_inst_9/shift_registers_5_reg[17]  | 6      | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_48_6 | shift_register_unit_18_6_inst_10/shift_registers_5_reg[17] | 6      | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_48_6 | shift_register_unit_18_6_inst_11/shift_registers_5_reg[17] | 6      | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_48_6 | shift_register_unit_18_6_inst_12/shift_registers_5_reg[17] | 6      | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_48_6 | shift_register_unit_18_6_inst_13/shift_registers_5_reg[17] | 6      | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_48_6 | shift_register_unit_18_6_inst_14/shift_registers_5_reg[17] | 6      | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_48_6 | shift_register_unit_18_6_inst_15/shift_registers_5_reg[17] | 6      | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_48_6 | shift_register_unit_18_6_inst_16/shift_registers_5_reg[17] | 6      | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_48_6 | shift_register_unit_18_6_inst_17/shift_registers_5_reg[17] | 6      | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_48_6 | shift_register_unit_18_6_inst_18/shift_registers_5_reg[17] | 6      | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_48_6 | shift_register_unit_18_6_inst_19/shift_registers_5_reg[17] | 6      | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_48_6 | shift_register_unit_18_6_inst_20/shift_registers_5_reg[17] | 6      | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_48_6 | shift_register_unit_18_6_inst_21/shift_registers_5_reg[17] | 6      | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_48_6 | shift_register_unit_18_6_inst_22/shift_registers_5_reg[17] | 6      | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_48_6 | shift_register_unit_18_6_inst_23/shift_registers_5_reg[17] | 6      | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_48_6 | shift_register_unit_18_6_inst_24/shift_registers_5_reg[17] | 6      | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_48_6 | shift_register_unit_18_6_inst_25/shift_registers_5_reg[17] | 6      | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_48_6 | shift_register_unit_18_6_inst_26/shift_registers_5_reg[17] | 6      | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_48_6 | shift_register_unit_18_6_inst_27/shift_registers_5_reg[17] | 6      | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_48_6 | shift_register_unit_18_6_inst_28/shift_registers_5_reg[17] | 6      | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_48_6 | shift_register_unit_18_6_inst_29/shift_registers_5_reg[17] | 6      | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_48_6 | shift_register_unit_18_6_inst_30/shift_registers_5_reg[17] | 6      | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_48_6 | shift_register_unit_18_6_inst_31/shift_registers_5_reg[17] | 6      | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_48_6 | shift_register_unit_18_6_inst_32/shift_registers_5_reg[17] | 6      | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_48_6 | shift_register_unit_18_6_inst_33/shift_registers_5_reg[17] | 6      | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_48_6 | shift_register_unit_18_6_inst_34/shift_registers_5_reg[17] | 6      | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_48_6 | shift_register_unit_18_6_inst_35/shift_registers_5_reg[17] | 6      | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_48_6 | shift_register_unit_18_6_inst_36/shift_registers_5_reg[17] | 6      | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_48_6 | shift_register_unit_18_6_inst_37/shift_registers_5_reg[17] | 6      | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_48_6 | shift_register_unit_18_6_inst_38/shift_registers_5_reg[17] | 6      | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_48_6 | shift_register_unit_18_6_inst_39/shift_registers_5_reg[17] | 6      | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_48_6 | shift_register_unit_18_6_inst_40/shift_registers_5_reg[17] | 6      | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_48_6 | shift_register_unit_18_6_inst_41/shift_registers_5_reg[17] | 6      | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_48_6 | shift_register_unit_18_6_inst_42/shift_registers_5_reg[17] | 6      | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_48_6 | shift_register_unit_18_6_inst_43/shift_registers_5_reg[17] | 6      | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_48_6 | shift_register_unit_18_6_inst_44/shift_registers_5_reg[17] | 6      | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_48_6 | shift_register_unit_18_6_inst_45/shift_registers_5_reg[17] | 6      | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_48_6 | shift_register_unit_18_6_inst_46/shift_registers_5_reg[17] | 6      | 18    | YES          | NO                 | YES               | 18     | 0       | 
|shift_register_group_18_48_6 | shift_register_unit_18_6_inst_47/shift_registers_5_reg[17] | 6      | 18    | YES          | NO                 | YES               | 18     | 0       | 
+-----------------------------+------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |LUT2   |   864|
|2     |SRL16E |   864|
|3     |FDRE   |  1733|
+------+-------+------+

Report Instance Areas: 
+------+-----------------------------------+----------------------------+------+
|      |Instance                           |Module                      |Cells |
+------+-----------------------------------+----------------------------+------+
|1     |top                                |                            |  3461|
|2     |  shift_register_unit_18_6_inst_0  |shift_register_unit_18_6    |    77|
|3     |  shift_register_unit_18_6_inst_1  |shift_register_unit_18_6_0  |    72|
|4     |  shift_register_unit_18_6_inst_10 |shift_register_unit_18_6_1  |    72|
|5     |  shift_register_unit_18_6_inst_11 |shift_register_unit_18_6_2  |    72|
|6     |  shift_register_unit_18_6_inst_12 |shift_register_unit_18_6_3  |    72|
|7     |  shift_register_unit_18_6_inst_13 |shift_register_unit_18_6_4  |    72|
|8     |  shift_register_unit_18_6_inst_14 |shift_register_unit_18_6_5  |    72|
|9     |  shift_register_unit_18_6_inst_15 |shift_register_unit_18_6_6  |    72|
|10    |  shift_register_unit_18_6_inst_16 |shift_register_unit_18_6_7  |    72|
|11    |  shift_register_unit_18_6_inst_17 |shift_register_unit_18_6_8  |    72|
|12    |  shift_register_unit_18_6_inst_18 |shift_register_unit_18_6_9  |    72|
|13    |  shift_register_unit_18_6_inst_19 |shift_register_unit_18_6_10 |    72|
|14    |  shift_register_unit_18_6_inst_2  |shift_register_unit_18_6_11 |    72|
|15    |  shift_register_unit_18_6_inst_20 |shift_register_unit_18_6_12 |    72|
|16    |  shift_register_unit_18_6_inst_21 |shift_register_unit_18_6_13 |    72|
|17    |  shift_register_unit_18_6_inst_22 |shift_register_unit_18_6_14 |    72|
|18    |  shift_register_unit_18_6_inst_23 |shift_register_unit_18_6_15 |    72|
|19    |  shift_register_unit_18_6_inst_24 |shift_register_unit_18_6_16 |    72|
|20    |  shift_register_unit_18_6_inst_25 |shift_register_unit_18_6_17 |    72|
|21    |  shift_register_unit_18_6_inst_26 |shift_register_unit_18_6_18 |    72|
|22    |  shift_register_unit_18_6_inst_27 |shift_register_unit_18_6_19 |    72|
|23    |  shift_register_unit_18_6_inst_28 |shift_register_unit_18_6_20 |    72|
|24    |  shift_register_unit_18_6_inst_29 |shift_register_unit_18_6_21 |    72|
|25    |  shift_register_unit_18_6_inst_3  |shift_register_unit_18_6_22 |    72|
|26    |  shift_register_unit_18_6_inst_30 |shift_register_unit_18_6_23 |    72|
|27    |  shift_register_unit_18_6_inst_31 |shift_register_unit_18_6_24 |    72|
|28    |  shift_register_unit_18_6_inst_32 |shift_register_unit_18_6_25 |    72|
|29    |  shift_register_unit_18_6_inst_33 |shift_register_unit_18_6_26 |    72|
|30    |  shift_register_unit_18_6_inst_34 |shift_register_unit_18_6_27 |    72|
|31    |  shift_register_unit_18_6_inst_35 |shift_register_unit_18_6_28 |    72|
|32    |  shift_register_unit_18_6_inst_36 |shift_register_unit_18_6_29 |    72|
|33    |  shift_register_unit_18_6_inst_37 |shift_register_unit_18_6_30 |    72|
|34    |  shift_register_unit_18_6_inst_38 |shift_register_unit_18_6_31 |    72|
|35    |  shift_register_unit_18_6_inst_39 |shift_register_unit_18_6_32 |    72|
|36    |  shift_register_unit_18_6_inst_4  |shift_register_unit_18_6_33 |    72|
|37    |  shift_register_unit_18_6_inst_40 |shift_register_unit_18_6_34 |    72|
|38    |  shift_register_unit_18_6_inst_41 |shift_register_unit_18_6_35 |    72|
|39    |  shift_register_unit_18_6_inst_42 |shift_register_unit_18_6_36 |    72|
|40    |  shift_register_unit_18_6_inst_43 |shift_register_unit_18_6_37 |    72|
|41    |  shift_register_unit_18_6_inst_44 |shift_register_unit_18_6_38 |    72|
|42    |  shift_register_unit_18_6_inst_45 |shift_register_unit_18_6_39 |    72|
|43    |  shift_register_unit_18_6_inst_46 |shift_register_unit_18_6_40 |    72|
|44    |  shift_register_unit_18_6_inst_47 |shift_register_unit_18_6_41 |    72|
|45    |  shift_register_unit_18_6_inst_5  |shift_register_unit_18_6_42 |    72|
|46    |  shift_register_unit_18_6_inst_6  |shift_register_unit_18_6_43 |    72|
|47    |  shift_register_unit_18_6_inst_7  |shift_register_unit_18_6_44 |    72|
|48    |  shift_register_unit_18_6_inst_8  |shift_register_unit_18_6_45 |    72|
|49    |  shift_register_unit_18_6_inst_9  |shift_register_unit_18_6_46 |    72|
+------+-----------------------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1687.637 ; gain = 211.996 ; free physical = 242432 ; free virtual = 306342
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1687.637 ; gain = 211.996 ; free physical = 242429 ; free virtual = 306340
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1687.641 ; gain = 211.996 ; free physical = 242437 ; free virtual = 306347
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1836.805 ; gain = 0.000 ; free physical = 242278 ; free virtual = 306189
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
11 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1836.805 ; gain = 361.262 ; free physical = 242320 ; free virtual = 306231
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2406.469 ; gain = 569.664 ; free physical = 241723 ; free virtual = 305634
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2406.469 ; gain = 0.000 ; free physical = 241723 ; free virtual = 305634
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2430.477 ; gain = 0.000 ; free physical = 241712 ; free virtual = 305628
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_group_18_48_6/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_group_18_48_6/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2535.742 ; gain = 0.004 ; free physical = 241423 ; free virtual = 305336

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 16d7df4c8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2535.742 ; gain = 0.000 ; free physical = 241422 ; free virtual = 305334

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 16d7df4c8

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2535.742 ; gain = 0.000 ; free physical = 241423 ; free virtual = 305336
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 16d7df4c8

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2535.742 ; gain = 0.000 ; free physical = 241420 ; free virtual = 305333
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 16d7df4c8

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2535.742 ; gain = 0.000 ; free physical = 241422 ; free virtual = 305335
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 16d7df4c8

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2535.742 ; gain = 0.000 ; free physical = 241429 ; free virtual = 305342
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 16d7df4c8

Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2535.742 ; gain = 0.000 ; free physical = 241448 ; free virtual = 305361
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 16d7df4c8

Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2535.742 ; gain = 0.000 ; free physical = 241448 ; free virtual = 305361
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2535.742 ; gain = 0.000 ; free physical = 241448 ; free virtual = 305361
Ending Logic Optimization Task | Checksum: 16d7df4c8

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2535.742 ; gain = 0.000 ; free physical = 241448 ; free virtual = 305361

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 16d7df4c8

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2535.742 ; gain = 0.000 ; free physical = 241452 ; free virtual = 305365

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 16d7df4c8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2535.742 ; gain = 0.000 ; free physical = 241453 ; free virtual = 305366

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2535.742 ; gain = 0.000 ; free physical = 241452 ; free virtual = 305365
Ending Netlist Obfuscation Task | Checksum: 16d7df4c8

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2535.742 ; gain = 0.000 ; free physical = 241452 ; free virtual = 305365
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2535.742 ; gain = 0.004 ; free physical = 241452 ; free virtual = 305365
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: 16d7df4c8
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module shift_register_group_18_48_6 ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2567.738 ; gain = 0.000 ; free physical = 241415 ; free virtual = 305328
INFO: [Pwropt 34-9] Applying IDT optimizations ...
IDT: Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2567.738 ; gain = 0.000 ; free physical = 241410 ; free virtual = 305323
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=8.835 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2568.727 ; gain = 0.988 ; free physical = 241438 ; free virtual = 305351
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2757.902 ; gain = 190.164 ; free physical = 241398 ; free virtual = 305313
Power optimization passes: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2757.902 ; gain = 190.164 ; free physical = 241398 ; free virtual = 305313

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2757.902 ; gain = 0.000 ; free physical = 241408 ; free virtual = 305321


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design shift_register_group_18_48_6 ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 1733
Number of SRLs augmented: 0  newly gated: 0 Total: 864
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 16d7df4c8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2757.902 ; gain = 0.000 ; free physical = 241412 ; free virtual = 305325
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 16d7df4c8
Power optimization: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.77 . Memory (MB): peak = 2757.902 ; gain = 222.160 ; free physical = 241414 ; free virtual = 305327
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 27919856 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 16d7df4c8

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2757.902 ; gain = 0.000 ; free physical = 241438 ; free virtual = 305351
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 16d7df4c8

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2757.902 ; gain = 0.000 ; free physical = 241439 ; free virtual = 305352
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 16d7df4c8

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2757.902 ; gain = 0.000 ; free physical = 241438 ; free virtual = 305351
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 16d7df4c8

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2757.902 ; gain = 0.000 ; free physical = 241438 ; free virtual = 305351
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 16d7df4c8

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2757.902 ; gain = 0.000 ; free physical = 241437 ; free virtual = 305350

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2757.902 ; gain = 0.000 ; free physical = 241437 ; free virtual = 305350
Ending Netlist Obfuscation Task | Checksum: 16d7df4c8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2757.902 ; gain = 0.000 ; free physical = 241436 ; free virtual = 305349
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2757.902 ; gain = 0.000 ; free physical = 241367 ; free virtual = 305280
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: a2321a69

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2757.902 ; gain = 0.000 ; free physical = 241367 ; free virtual = 305280
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2757.902 ; gain = 0.000 ; free physical = 241382 ; free virtual = 305295

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: d327dcfb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.98 . Memory (MB): peak = 2757.902 ; gain = 0.000 ; free physical = 241371 ; free virtual = 305285

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: f5e4845e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2757.902 ; gain = 0.000 ; free physical = 241402 ; free virtual = 305315

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: f5e4845e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2757.902 ; gain = 0.000 ; free physical = 241402 ; free virtual = 305315
Phase 1 Placer Initialization | Checksum: f5e4845e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2757.902 ; gain = 0.000 ; free physical = 241402 ; free virtual = 305315

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 11638cc50

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2757.902 ; gain = 0.000 ; free physical = 241401 ; free virtual = 305314

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2757.902 ; gain = 0.000 ; free physical = 241531 ; free virtual = 305443

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 19f2187ec

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2757.902 ; gain = 0.000 ; free physical = 241588 ; free virtual = 305500
Phase 2 Global Placement | Checksum: 18b6aeb4c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2757.902 ; gain = 0.000 ; free physical = 241840 ; free virtual = 305752

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 18b6aeb4c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2757.902 ; gain = 0.000 ; free physical = 241878 ; free virtual = 305790

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 138f85324

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2757.902 ; gain = 0.000 ; free physical = 242583 ; free virtual = 306495

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1a7fb1903

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2757.902 ; gain = 0.000 ; free physical = 242584 ; free virtual = 306495

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1d8a6358a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2757.902 ; gain = 0.000 ; free physical = 242582 ; free virtual = 306494

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 179a63e88

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2757.902 ; gain = 0.000 ; free physical = 242577 ; free virtual = 306489

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 179a63e88

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2757.902 ; gain = 0.000 ; free physical = 242581 ; free virtual = 306492

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1c35ab35d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2757.902 ; gain = 0.000 ; free physical = 242584 ; free virtual = 306496
Phase 3 Detail Placement | Checksum: 1c35ab35d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2757.902 ; gain = 0.000 ; free physical = 242584 ; free virtual = 306496

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 15388bb15

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 15388bb15

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2757.902 ; gain = 0.000 ; free physical = 242659 ; free virtual = 306569
INFO: [Place 30-746] Post Placement Timing Summary WNS=8.452. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1fe7fe9f1

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2757.902 ; gain = 0.000 ; free physical = 242714 ; free virtual = 306624
Phase 4.1 Post Commit Optimization | Checksum: 1fe7fe9f1

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2757.902 ; gain = 0.000 ; free physical = 242836 ; free virtual = 306746

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1fe7fe9f1

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2757.902 ; gain = 0.000 ; free physical = 242983 ; free virtual = 306893

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1fe7fe9f1

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2757.902 ; gain = 0.000 ; free physical = 243152 ; free virtual = 307062

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2757.902 ; gain = 0.000 ; free physical = 243186 ; free virtual = 307096
Phase 4.4 Final Placement Cleanup | Checksum: 1d9509fb5

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2757.902 ; gain = 0.000 ; free physical = 243305 ; free virtual = 307215
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1d9509fb5

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2757.902 ; gain = 0.000 ; free physical = 243443 ; free virtual = 307353
Ending Placer Task | Checksum: 118f3e667

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2757.902 ; gain = 0.000 ; free physical = 243662 ; free virtual = 307573
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2757.902 ; gain = 0.000 ; free physical = 243683 ; free virtual = 307594
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2757.902 ; gain = 0.000 ; free physical = 243663 ; free virtual = 307574
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2757.902 ; gain = 0.000 ; free physical = 243653 ; free virtual = 307564
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2757.902 ; gain = 0.000 ; free physical = 243683 ; free virtual = 307602
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_group_18_48_6/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 6afb53a8 ConstDB: 0 ShapeSum: adf892bf RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "enable" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "enable". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "in_16[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_16[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_16[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_16[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_16[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_16[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_16[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_16[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_16[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_16[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_16[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_16[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_16[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_16[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_16[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_16[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_12[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_12[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_12[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_12[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_16[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_16[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_16[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_16[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_16[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_16[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_16[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_16[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_16[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_16[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_16[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_16[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_16[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_16[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_16[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_16[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_14[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_14[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_14[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_14[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_20[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_20[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_20[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_20[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_29[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_29[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_29[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_29[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_29[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_29[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_29[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_29[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_29[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_29[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_29[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_29[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_29[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_29[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_29[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_29[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_39[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_39[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_39[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_39[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_39[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_39[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_39[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_39[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_39[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_39[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_39[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_39[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_39[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_39[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_39[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_39[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_15[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_15[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_15[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_15[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_15[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_15[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_15[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_15[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_15[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_15[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_15[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_15[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_15[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_15[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_15[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_15[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_38[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_38[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_38[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_38[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_38[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_38[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_38[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_38[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_38[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_38[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_38[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_38[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_38[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_38[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_38[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_38[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_37[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_37[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_37[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_37[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_37[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_37[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_37[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_37[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_37[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_37[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_37[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_37[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_37[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_37[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_37[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_37[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_17[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_17[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_17[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_17[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_17[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_17[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_17[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_17[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_17[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_17[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_17[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_17[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_17[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_17[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_17[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_17[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_17[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_17[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_17[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_17[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_37[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_37[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_37[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_37[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_33[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_33[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_33[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_33[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_31[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_31[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_31[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_31[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_31[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_31[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_31[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_31[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_31[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_31[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_31[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_31[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_31[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_31[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_31[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_31[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_35[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_35[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_35[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_35[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "reset" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "reset". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_0[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_0[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_0[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_0[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_0[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_0[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_0[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_0[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_0[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_0[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_0[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_0[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_0[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_0[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_0[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_0[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_11[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_11[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_11[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_11[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_11[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_11[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_11[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_11[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: c9407ed0

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2757.902 ; gain = 0.000 ; free physical = 243097 ; free virtual = 307170
Post Restoration Checksum: NetGraph: 19ca2ed8 NumContArr: af764ff8 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: c9407ed0

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2757.902 ; gain = 0.000 ; free physical = 243093 ; free virtual = 307166

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: c9407ed0

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2757.902 ; gain = 0.000 ; free physical = 243061 ; free virtual = 307135

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: c9407ed0

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2757.902 ; gain = 0.000 ; free physical = 243061 ; free virtual = 307134
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 18a7c0068

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2757.902 ; gain = 0.000 ; free physical = 243029 ; free virtual = 307103
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.592  | TNS=0.000  | WHS=0.132  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 18ffaa90e

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2757.902 ; gain = 0.000 ; free physical = 243016 ; free virtual = 307090

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 17af6af07

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2757.902 ; gain = 0.000 ; free physical = 242993 ; free virtual = 307066

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.655  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 150750b64

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2757.902 ; gain = 0.000 ; free physical = 242988 ; free virtual = 307061
Phase 4 Rip-up And Reroute | Checksum: 150750b64

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2757.902 ; gain = 0.000 ; free physical = 242988 ; free virtual = 307061

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 150750b64

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2757.902 ; gain = 0.000 ; free physical = 242987 ; free virtual = 307060

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 150750b64

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2757.902 ; gain = 0.000 ; free physical = 242987 ; free virtual = 307061
Phase 5 Delay and Skew Optimization | Checksum: 150750b64

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2757.902 ; gain = 0.000 ; free physical = 242987 ; free virtual = 307061

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 147e45abf

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2757.902 ; gain = 0.000 ; free physical = 242987 ; free virtual = 307060
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.655  | TNS=0.000  | WHS=0.158  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 147e45abf

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2757.902 ; gain = 0.000 ; free physical = 242986 ; free virtual = 307059
Phase 6 Post Hold Fix | Checksum: 147e45abf

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2757.902 ; gain = 0.000 ; free physical = 242986 ; free virtual = 307059

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0106658 %
  Global Horizontal Routing Utilization  = 0.00980392 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 147e45abf

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2757.902 ; gain = 0.000 ; free physical = 242980 ; free virtual = 307053

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 147e45abf

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2757.902 ; gain = 0.000 ; free physical = 242978 ; free virtual = 307052

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1cc28f982

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2757.902 ; gain = 0.000 ; free physical = 242971 ; free virtual = 307044

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=7.655  | TNS=0.000  | WHS=0.158  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1cc28f982

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2757.902 ; gain = 0.000 ; free physical = 242969 ; free virtual = 307043
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2757.902 ; gain = 0.000 ; free physical = 243001 ; free virtual = 307074

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 2757.902 ; gain = 0.000 ; free physical = 243003 ; free virtual = 307076
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2757.902 ; gain = 0.000 ; free physical = 243002 ; free virtual = 307075
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2757.902 ; gain = 0.000 ; free physical = 242991 ; free virtual = 307067
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.60 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2757.902 ; gain = 0.000 ; free physical = 242962 ; free virtual = 307040
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_group_18_48_6/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_group_18_48_6/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_group_18_48_6/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_group_18_48_6/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2903.094 ; gain = 0.000 ; free physical = 240822 ; free virtual = 304899
INFO: [Common 17-206] Exiting Vivado at Tue Jan 11 23:57:41 2022...
