module half_adder_tb();
reg t_a, t_b;
wire SUM, CARRY;

half_adder dut(.a(t_a), .b(t_b), .sum(SUM), .carry(CARRY));

initial begin
t_a = 0; t_b = 0;
#20
t_a = 0; t_b = 1;
#20
t_a = 1; t_b = 0;
#20
t_a = 1; t_b = 1;
#20
$stop;
end
endmodule
