// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _matrixmul_HH_
#define _matrixmul_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct matrixmul : public sc_module {
    // Port declarations 16
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<5> > A_address0;
    sc_out< sc_logic > A_ce0;
    sc_in< sc_lv<1024> > A_q0;
    sc_out< sc_lv<5> > B_address0;
    sc_out< sc_logic > B_ce0;
    sc_in< sc_lv<1024> > B_q0;
    sc_out< sc_lv<10> > AB_address0;
    sc_out< sc_logic > AB_ce0;
    sc_out< sc_logic > AB_we0;
    sc_out< sc_lv<32> > AB_d0;


    // Module declarations
    matrixmul(sc_module_name name);
    SC_HAS_PROCESS(matrixmul);

    ~matrixmul();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    sc_signal< sc_lv<3> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<11> > indvar_flatten_reg_219;
    sc_signal< sc_lv<6> > i_0_reg_230;
    sc_signal< sc_lv<6> > j_0_reg_241;
    sc_signal< sc_lv<1> > icmp_ln11_fu_252_p2;
    sc_signal< sc_lv<1> > icmp_ln11_reg_1230;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter5;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln11_reg_1230_pp0_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln11_reg_1230_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln11_reg_1230_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln11_reg_1230_pp0_iter4_reg;
    sc_signal< sc_lv<11> > add_ln11_fu_258_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<6> > select_ln17_fu_276_p3;
    sc_signal< sc_lv<6> > select_ln17_reg_1239;
    sc_signal< sc_lv<6> > select_ln17_reg_1239_pp0_iter1_reg;
    sc_signal< sc_lv<6> > select_ln17_reg_1239_pp0_iter2_reg;
    sc_signal< sc_lv<6> > select_ln17_reg_1239_pp0_iter3_reg;
    sc_signal< sc_lv<6> > select_ln17_reg_1239_pp0_iter4_reg;
    sc_signal< sc_lv<6> > select_ln17_1_fu_284_p3;
    sc_signal< sc_lv<6> > select_ln17_1_reg_1244;
    sc_signal< sc_lv<6> > select_ln17_1_reg_1244_pp0_iter1_reg;
    sc_signal< sc_lv<6> > select_ln17_1_reg_1244_pp0_iter2_reg;
    sc_signal< sc_lv<6> > select_ln17_1_reg_1244_pp0_iter3_reg;
    sc_signal< sc_lv<6> > select_ln17_1_reg_1244_pp0_iter4_reg;
    sc_signal< sc_lv<6> > j_fu_302_p2;
    sc_signal< sc_lv<32> > trunc_ln17_fu_308_p1;
    sc_signal< sc_lv<32> > trunc_ln17_reg_1265;
    sc_signal< sc_lv<32> > trunc_ln17_1_fu_312_p1;
    sc_signal< sc_lv<32> > trunc_ln17_1_reg_1270;
    sc_signal< sc_lv<32> > tmp_4_reg_1275;
    sc_signal< sc_lv<32> > tmp_5_reg_1280;
    sc_signal< sc_lv<32> > tmp_6_reg_1285;
    sc_signal< sc_lv<32> > tmp_7_reg_1290;
    sc_signal< sc_lv<32> > tmp_8_reg_1295;
    sc_signal< sc_lv<32> > tmp_9_reg_1300;
    sc_signal< sc_lv<32> > tmp_s_reg_1305;
    sc_signal< sc_lv<32> > tmp_2_reg_1310;
    sc_signal< sc_lv<32> > tmp_3_reg_1315;
    sc_signal< sc_lv<32> > tmp_10_reg_1320;
    sc_signal< sc_lv<32> > tmp_11_reg_1325;
    sc_signal< sc_lv<32> > tmp_12_reg_1330;
    sc_signal< sc_lv<32> > tmp_13_reg_1335;
    sc_signal< sc_lv<32> > tmp_14_reg_1340;
    sc_signal< sc_lv<32> > tmp_15_reg_1345;
    sc_signal< sc_lv<32> > tmp_16_reg_1350;
    sc_signal< sc_lv<32> > tmp_17_reg_1355;
    sc_signal< sc_lv<32> > tmp_18_reg_1360;
    sc_signal< sc_lv<32> > tmp_19_reg_1365;
    sc_signal< sc_lv<32> > tmp_20_reg_1370;
    sc_signal< sc_lv<32> > tmp_21_reg_1375;
    sc_signal< sc_lv<32> > tmp_22_reg_1380;
    sc_signal< sc_lv<32> > tmp_23_reg_1385;
    sc_signal< sc_lv<32> > tmp_24_reg_1390;
    sc_signal< sc_lv<32> > tmp_25_reg_1395;
    sc_signal< sc_lv<32> > tmp_26_reg_1400;
    sc_signal< sc_lv<32> > tmp_27_reg_1405;
    sc_signal< sc_lv<32> > tmp_28_reg_1410;
    sc_signal< sc_lv<32> > tmp_29_reg_1415;
    sc_signal< sc_lv<32> > tmp_30_reg_1420;
    sc_signal< sc_lv<32> > tmp_31_reg_1425;
    sc_signal< sc_lv<32> > tmp_32_reg_1430;
    sc_signal< sc_lv<32> > tmp_33_reg_1435;
    sc_signal< sc_lv<32> > tmp_34_reg_1440;
    sc_signal< sc_lv<32> > tmp_35_reg_1445;
    sc_signal< sc_lv<32> > tmp_36_reg_1450;
    sc_signal< sc_lv<32> > tmp_37_reg_1455;
    sc_signal< sc_lv<32> > tmp_38_reg_1460;
    sc_signal< sc_lv<32> > tmp_39_reg_1465;
    sc_signal< sc_lv<32> > tmp_40_reg_1470;
    sc_signal< sc_lv<32> > tmp_41_reg_1475;
    sc_signal< sc_lv<32> > tmp_42_reg_1480;
    sc_signal< sc_lv<32> > tmp_43_reg_1485;
    sc_signal< sc_lv<32> > tmp_44_reg_1490;
    sc_signal< sc_lv<32> > tmp_45_reg_1495;
    sc_signal< sc_lv<32> > tmp_46_reg_1500;
    sc_signal< sc_lv<32> > tmp_47_reg_1505;
    sc_signal< sc_lv<32> > tmp_48_reg_1510;
    sc_signal< sc_lv<32> > tmp_49_reg_1515;
    sc_signal< sc_lv<32> > tmp_50_reg_1520;
    sc_signal< sc_lv<32> > tmp_51_reg_1525;
    sc_signal< sc_lv<32> > tmp_52_reg_1530;
    sc_signal< sc_lv<32> > tmp_53_reg_1535;
    sc_signal< sc_lv<32> > tmp_54_reg_1540;
    sc_signal< sc_lv<32> > tmp_55_reg_1545;
    sc_signal< sc_lv<32> > tmp_56_reg_1550;
    sc_signal< sc_lv<32> > tmp_57_reg_1555;
    sc_signal< sc_lv<32> > tmp_58_reg_1560;
    sc_signal< sc_lv<32> > tmp_59_reg_1565;
    sc_signal< sc_lv<32> > tmp_60_reg_1570;
    sc_signal< sc_lv<32> > tmp_61_reg_1575;
    sc_signal< sc_lv<32> > tmp_62_reg_1580;
    sc_signal< sc_lv<32> > mul_ln17_fu_936_p2;
    sc_signal< sc_lv<32> > mul_ln17_reg_1585;
    sc_signal< sc_lv<32> > mul_ln17_1_fu_940_p2;
    sc_signal< sc_lv<32> > mul_ln17_1_reg_1590;
    sc_signal< sc_lv<32> > mul_ln17_2_fu_944_p2;
    sc_signal< sc_lv<32> > mul_ln17_2_reg_1595;
    sc_signal< sc_lv<32> > mul_ln17_3_fu_948_p2;
    sc_signal< sc_lv<32> > mul_ln17_3_reg_1600;
    sc_signal< sc_lv<32> > mul_ln17_4_fu_952_p2;
    sc_signal< sc_lv<32> > mul_ln17_4_reg_1605;
    sc_signal< sc_lv<32> > mul_ln17_5_fu_956_p2;
    sc_signal< sc_lv<32> > mul_ln17_5_reg_1610;
    sc_signal< sc_lv<32> > mul_ln17_6_fu_960_p2;
    sc_signal< sc_lv<32> > mul_ln17_6_reg_1615;
    sc_signal< sc_lv<32> > mul_ln17_7_fu_964_p2;
    sc_signal< sc_lv<32> > mul_ln17_7_reg_1620;
    sc_signal< sc_lv<32> > mul_ln17_8_fu_968_p2;
    sc_signal< sc_lv<32> > mul_ln17_8_reg_1625;
    sc_signal< sc_lv<32> > mul_ln17_9_fu_972_p2;
    sc_signal< sc_lv<32> > mul_ln17_9_reg_1630;
    sc_signal< sc_lv<32> > mul_ln17_10_fu_976_p2;
    sc_signal< sc_lv<32> > mul_ln17_10_reg_1635;
    sc_signal< sc_lv<32> > mul_ln17_11_fu_980_p2;
    sc_signal< sc_lv<32> > mul_ln17_11_reg_1640;
    sc_signal< sc_lv<32> > mul_ln17_12_fu_984_p2;
    sc_signal< sc_lv<32> > mul_ln17_12_reg_1645;
    sc_signal< sc_lv<32> > mul_ln17_13_fu_988_p2;
    sc_signal< sc_lv<32> > mul_ln17_13_reg_1650;
    sc_signal< sc_lv<32> > mul_ln17_14_fu_992_p2;
    sc_signal< sc_lv<32> > mul_ln17_14_reg_1655;
    sc_signal< sc_lv<32> > mul_ln17_15_fu_996_p2;
    sc_signal< sc_lv<32> > mul_ln17_15_reg_1660;
    sc_signal< sc_lv<32> > mul_ln17_16_fu_1000_p2;
    sc_signal< sc_lv<32> > mul_ln17_16_reg_1665;
    sc_signal< sc_lv<32> > mul_ln17_17_fu_1004_p2;
    sc_signal< sc_lv<32> > mul_ln17_17_reg_1670;
    sc_signal< sc_lv<32> > mul_ln17_18_fu_1008_p2;
    sc_signal< sc_lv<32> > mul_ln17_18_reg_1675;
    sc_signal< sc_lv<32> > mul_ln17_19_fu_1012_p2;
    sc_signal< sc_lv<32> > mul_ln17_19_reg_1680;
    sc_signal< sc_lv<32> > mul_ln17_20_fu_1016_p2;
    sc_signal< sc_lv<32> > mul_ln17_20_reg_1685;
    sc_signal< sc_lv<32> > mul_ln17_21_fu_1020_p2;
    sc_signal< sc_lv<32> > mul_ln17_21_reg_1690;
    sc_signal< sc_lv<32> > mul_ln17_22_fu_1024_p2;
    sc_signal< sc_lv<32> > mul_ln17_22_reg_1695;
    sc_signal< sc_lv<32> > mul_ln17_23_fu_1028_p2;
    sc_signal< sc_lv<32> > mul_ln17_23_reg_1700;
    sc_signal< sc_lv<32> > mul_ln17_24_fu_1032_p2;
    sc_signal< sc_lv<32> > mul_ln17_24_reg_1705;
    sc_signal< sc_lv<32> > mul_ln17_25_fu_1036_p2;
    sc_signal< sc_lv<32> > mul_ln17_25_reg_1710;
    sc_signal< sc_lv<32> > mul_ln17_26_fu_1040_p2;
    sc_signal< sc_lv<32> > mul_ln17_26_reg_1715;
    sc_signal< sc_lv<32> > mul_ln17_27_fu_1044_p2;
    sc_signal< sc_lv<32> > mul_ln17_27_reg_1720;
    sc_signal< sc_lv<32> > mul_ln17_28_fu_1048_p2;
    sc_signal< sc_lv<32> > mul_ln17_28_reg_1725;
    sc_signal< sc_lv<32> > mul_ln17_29_fu_1052_p2;
    sc_signal< sc_lv<32> > mul_ln17_29_reg_1730;
    sc_signal< sc_lv<32> > mul_ln17_30_fu_1056_p2;
    sc_signal< sc_lv<32> > mul_ln17_30_reg_1735;
    sc_signal< sc_lv<32> > mul_ln17_31_fu_1060_p2;
    sc_signal< sc_lv<32> > mul_ln17_31_reg_1740;
    sc_signal< sc_lv<32> > add_ln17_2_fu_1072_p2;
    sc_signal< sc_lv<32> > add_ln17_2_reg_1745;
    sc_signal< sc_lv<32> > add_ln17_3_fu_1078_p2;
    sc_signal< sc_lv<32> > add_ln17_3_reg_1750;
    sc_signal< sc_lv<32> > add_ln17_4_fu_1082_p2;
    sc_signal< sc_lv<32> > add_ln17_4_reg_1755;
    sc_signal< sc_lv<32> > add_ln17_9_fu_1094_p2;
    sc_signal< sc_lv<32> > add_ln17_9_reg_1760;
    sc_signal< sc_lv<32> > add_ln17_12_fu_1108_p2;
    sc_signal< sc_lv<32> > add_ln17_12_reg_1765;
    sc_signal< sc_lv<32> > add_ln17_17_fu_1122_p2;
    sc_signal< sc_lv<32> > add_ln17_17_reg_1770;
    sc_signal< sc_lv<32> > add_ln17_18_fu_1128_p2;
    sc_signal< sc_lv<32> > add_ln17_18_reg_1775;
    sc_signal< sc_lv<32> > add_ln17_19_fu_1132_p2;
    sc_signal< sc_lv<32> > add_ln17_19_reg_1780;
    sc_signal< sc_lv<32> > add_ln17_24_fu_1144_p2;
    sc_signal< sc_lv<32> > add_ln17_24_reg_1785;
    sc_signal< sc_lv<32> > add_ln17_25_fu_1150_p2;
    sc_signal< sc_lv<32> > add_ln17_25_reg_1790;
    sc_signal< sc_lv<32> > add_ln17_26_fu_1154_p2;
    sc_signal< sc_lv<32> > add_ln17_26_reg_1795;
    sc_signal< sc_lv<32> > add_ln17_14_fu_1171_p2;
    sc_signal< sc_lv<32> > add_ln17_14_reg_1800;
    sc_signal< sc_lv<32> > add_ln17_21_fu_1181_p2;
    sc_signal< sc_lv<32> > add_ln17_21_reg_1805;
    sc_signal< sc_lv<32> > add_ln17_28_fu_1190_p2;
    sc_signal< sc_lv<32> > add_ln17_28_reg_1810;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_lv<6> > ap_phi_mux_i_0_phi_fu_234_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<64> > zext_ln17_fu_292_p1;
    sc_signal< sc_lv<64> > zext_ln17_1_fu_297_p1;
    sc_signal< sc_lv<64> > zext_ln19_1_fu_1215_p1;
    sc_signal< sc_lv<1> > icmp_ln12_fu_270_p2;
    sc_signal< sc_lv<6> > i_fu_264_p2;
    sc_signal< sc_lv<32> > add_ln17_fu_1064_p2;
    sc_signal< sc_lv<32> > add_ln17_1_fu_1068_p2;
    sc_signal< sc_lv<32> > add_ln17_7_fu_1086_p2;
    sc_signal< sc_lv<32> > add_ln17_8_fu_1090_p2;
    sc_signal< sc_lv<32> > add_ln17_10_fu_1100_p2;
    sc_signal< sc_lv<32> > add_ln17_11_fu_1104_p2;
    sc_signal< sc_lv<32> > add_ln17_15_fu_1114_p2;
    sc_signal< sc_lv<32> > add_ln17_16_fu_1118_p2;
    sc_signal< sc_lv<32> > add_ln17_22_fu_1136_p2;
    sc_signal< sc_lv<32> > add_ln17_23_fu_1140_p2;
    sc_signal< sc_lv<32> > add_ln17_5_fu_1158_p2;
    sc_signal< sc_lv<32> > add_ln17_6_fu_1162_p2;
    sc_signal< sc_lv<32> > add_ln17_13_fu_1167_p2;
    sc_signal< sc_lv<32> > add_ln17_20_fu_1177_p2;
    sc_signal< sc_lv<32> > add_ln17_27_fu_1186_p2;
    sc_signal< sc_lv<11> > tmp_fu_1195_p3;
    sc_signal< sc_lv<12> > zext_ln12_fu_1202_p1;
    sc_signal< sc_lv<12> > zext_ln19_fu_1206_p1;
    sc_signal< sc_lv<12> > add_ln19_fu_1209_p2;
    sc_signal< sc_lv<32> > add_ln17_29_fu_1220_p2;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_lv<3> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<3> ap_ST_fsm_state1;
    static const sc_lv<3> ap_ST_fsm_pp0_stage0;
    static const sc_lv<3> ap_ST_fsm_state8;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<11> ap_const_lv11_0;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<11> ap_const_lv11_400;
    static const sc_lv<11> ap_const_lv11_1;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<6> ap_const_lv6_20;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<32> ap_const_lv32_3F;
    static const sc_lv<32> ap_const_lv32_40;
    static const sc_lv<32> ap_const_lv32_5F;
    static const sc_lv<32> ap_const_lv32_60;
    static const sc_lv<32> ap_const_lv32_7F;
    static const sc_lv<32> ap_const_lv32_80;
    static const sc_lv<32> ap_const_lv32_9F;
    static const sc_lv<32> ap_const_lv32_A0;
    static const sc_lv<32> ap_const_lv32_BF;
    static const sc_lv<32> ap_const_lv32_C0;
    static const sc_lv<32> ap_const_lv32_DF;
    static const sc_lv<32> ap_const_lv32_E0;
    static const sc_lv<32> ap_const_lv32_FF;
    static const sc_lv<32> ap_const_lv32_100;
    static const sc_lv<32> ap_const_lv32_11F;
    static const sc_lv<32> ap_const_lv32_120;
    static const sc_lv<32> ap_const_lv32_13F;
    static const sc_lv<32> ap_const_lv32_140;
    static const sc_lv<32> ap_const_lv32_15F;
    static const sc_lv<32> ap_const_lv32_160;
    static const sc_lv<32> ap_const_lv32_17F;
    static const sc_lv<32> ap_const_lv32_180;
    static const sc_lv<32> ap_const_lv32_19F;
    static const sc_lv<32> ap_const_lv32_1A0;
    static const sc_lv<32> ap_const_lv32_1BF;
    static const sc_lv<32> ap_const_lv32_1C0;
    static const sc_lv<32> ap_const_lv32_1DF;
    static const sc_lv<32> ap_const_lv32_1E0;
    static const sc_lv<32> ap_const_lv32_1FF;
    static const sc_lv<32> ap_const_lv32_200;
    static const sc_lv<32> ap_const_lv32_21F;
    static const sc_lv<32> ap_const_lv32_220;
    static const sc_lv<32> ap_const_lv32_23F;
    static const sc_lv<32> ap_const_lv32_240;
    static const sc_lv<32> ap_const_lv32_25F;
    static const sc_lv<32> ap_const_lv32_260;
    static const sc_lv<32> ap_const_lv32_27F;
    static const sc_lv<32> ap_const_lv32_280;
    static const sc_lv<32> ap_const_lv32_29F;
    static const sc_lv<32> ap_const_lv32_2A0;
    static const sc_lv<32> ap_const_lv32_2BF;
    static const sc_lv<32> ap_const_lv32_2C0;
    static const sc_lv<32> ap_const_lv32_2DF;
    static const sc_lv<32> ap_const_lv32_2E0;
    static const sc_lv<32> ap_const_lv32_2FF;
    static const sc_lv<32> ap_const_lv32_300;
    static const sc_lv<32> ap_const_lv32_31F;
    static const sc_lv<32> ap_const_lv32_320;
    static const sc_lv<32> ap_const_lv32_33F;
    static const sc_lv<32> ap_const_lv32_340;
    static const sc_lv<32> ap_const_lv32_35F;
    static const sc_lv<32> ap_const_lv32_360;
    static const sc_lv<32> ap_const_lv32_37F;
    static const sc_lv<32> ap_const_lv32_380;
    static const sc_lv<32> ap_const_lv32_39F;
    static const sc_lv<32> ap_const_lv32_3A0;
    static const sc_lv<32> ap_const_lv32_3BF;
    static const sc_lv<32> ap_const_lv32_3C0;
    static const sc_lv<32> ap_const_lv32_3DF;
    static const sc_lv<32> ap_const_lv32_3E0;
    static const sc_lv<32> ap_const_lv32_3FF;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<32> ap_const_lv32_2;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_AB_address0();
    void thread_AB_ce0();
    void thread_AB_d0();
    void thread_AB_we0();
    void thread_A_address0();
    void thread_A_ce0();
    void thread_B_address0();
    void thread_B_ce0();
    void thread_add_ln11_fu_258_p2();
    void thread_add_ln17_10_fu_1100_p2();
    void thread_add_ln17_11_fu_1104_p2();
    void thread_add_ln17_12_fu_1108_p2();
    void thread_add_ln17_13_fu_1167_p2();
    void thread_add_ln17_14_fu_1171_p2();
    void thread_add_ln17_15_fu_1114_p2();
    void thread_add_ln17_16_fu_1118_p2();
    void thread_add_ln17_17_fu_1122_p2();
    void thread_add_ln17_18_fu_1128_p2();
    void thread_add_ln17_19_fu_1132_p2();
    void thread_add_ln17_1_fu_1068_p2();
    void thread_add_ln17_20_fu_1177_p2();
    void thread_add_ln17_21_fu_1181_p2();
    void thread_add_ln17_22_fu_1136_p2();
    void thread_add_ln17_23_fu_1140_p2();
    void thread_add_ln17_24_fu_1144_p2();
    void thread_add_ln17_25_fu_1150_p2();
    void thread_add_ln17_26_fu_1154_p2();
    void thread_add_ln17_27_fu_1186_p2();
    void thread_add_ln17_28_fu_1190_p2();
    void thread_add_ln17_29_fu_1220_p2();
    void thread_add_ln17_2_fu_1072_p2();
    void thread_add_ln17_3_fu_1078_p2();
    void thread_add_ln17_4_fu_1082_p2();
    void thread_add_ln17_5_fu_1158_p2();
    void thread_add_ln17_6_fu_1162_p2();
    void thread_add_ln17_7_fu_1086_p2();
    void thread_add_ln17_8_fu_1090_p2();
    void thread_add_ln17_9_fu_1094_p2();
    void thread_add_ln17_fu_1064_p2();
    void thread_add_ln19_fu_1209_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state8();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage0_iter1();
    void thread_ap_block_state4_pp0_stage0_iter2();
    void thread_ap_block_state5_pp0_stage0_iter3();
    void thread_ap_block_state6_pp0_stage0_iter4();
    void thread_ap_block_state7_pp0_stage0_iter5();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_i_0_phi_fu_234_p4();
    void thread_ap_ready();
    void thread_i_fu_264_p2();
    void thread_icmp_ln11_fu_252_p2();
    void thread_icmp_ln12_fu_270_p2();
    void thread_j_fu_302_p2();
    void thread_mul_ln17_10_fu_976_p2();
    void thread_mul_ln17_11_fu_980_p2();
    void thread_mul_ln17_12_fu_984_p2();
    void thread_mul_ln17_13_fu_988_p2();
    void thread_mul_ln17_14_fu_992_p2();
    void thread_mul_ln17_15_fu_996_p2();
    void thread_mul_ln17_16_fu_1000_p2();
    void thread_mul_ln17_17_fu_1004_p2();
    void thread_mul_ln17_18_fu_1008_p2();
    void thread_mul_ln17_19_fu_1012_p2();
    void thread_mul_ln17_1_fu_940_p2();
    void thread_mul_ln17_20_fu_1016_p2();
    void thread_mul_ln17_21_fu_1020_p2();
    void thread_mul_ln17_22_fu_1024_p2();
    void thread_mul_ln17_23_fu_1028_p2();
    void thread_mul_ln17_24_fu_1032_p2();
    void thread_mul_ln17_25_fu_1036_p2();
    void thread_mul_ln17_26_fu_1040_p2();
    void thread_mul_ln17_27_fu_1044_p2();
    void thread_mul_ln17_28_fu_1048_p2();
    void thread_mul_ln17_29_fu_1052_p2();
    void thread_mul_ln17_2_fu_944_p2();
    void thread_mul_ln17_30_fu_1056_p2();
    void thread_mul_ln17_31_fu_1060_p2();
    void thread_mul_ln17_3_fu_948_p2();
    void thread_mul_ln17_4_fu_952_p2();
    void thread_mul_ln17_5_fu_956_p2();
    void thread_mul_ln17_6_fu_960_p2();
    void thread_mul_ln17_7_fu_964_p2();
    void thread_mul_ln17_8_fu_968_p2();
    void thread_mul_ln17_9_fu_972_p2();
    void thread_mul_ln17_fu_936_p2();
    void thread_select_ln17_1_fu_284_p3();
    void thread_select_ln17_fu_276_p3();
    void thread_tmp_fu_1195_p3();
    void thread_trunc_ln17_1_fu_312_p1();
    void thread_trunc_ln17_fu_308_p1();
    void thread_zext_ln12_fu_1202_p1();
    void thread_zext_ln17_1_fu_297_p1();
    void thread_zext_ln17_fu_292_p1();
    void thread_zext_ln19_1_fu_1215_p1();
    void thread_zext_ln19_fu_1206_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
