

================================================================
== Vivado HLS Report for 'relu_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_relu_config3_s'
================================================================
* Date:           Tue Oct 31 15:29:30 2023

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx485tffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     2.114|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    0|    0|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.11>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%data_7_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data_7_V_read)" [firmware/nnet_utils/nnet_activation.h:39]   --->   Operation 2 'read' 'data_7_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%data_6_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data_6_V_read)" [firmware/nnet_utils/nnet_activation.h:39]   --->   Operation 3 'read' 'data_6_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%data_5_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data_5_V_read)" [firmware/nnet_utils/nnet_activation.h:39]   --->   Operation 4 'read' 'data_5_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%data_4_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data_4_V_read)" [firmware/nnet_utils/nnet_activation.h:39]   --->   Operation 5 'read' 'data_4_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%data_3_V_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data_3_V_read)" [firmware/nnet_utils/nnet_activation.h:39]   --->   Operation 6 'read' 'data_3_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%data_2_V_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data_2_V_read)" [firmware/nnet_utils/nnet_activation.h:39]   --->   Operation 7 'read' 'data_2_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%data_1_V_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data_1_V_read)" [firmware/nnet_utils/nnet_activation.h:39]   --->   Operation 8 'read' 'data_1_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%data_0_V_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data_0_V_read)" [firmware/nnet_utils/nnet_activation.h:39]   --->   Operation 9 'read' 'data_0_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str7) nounwind" [firmware/nnet_utils/nnet_activation.h:40]   --->   Operation 10 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.26ns)   --->   "%tmp_2 = icmp sgt i32 %data_0_V_read_2, 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 11 'icmp' 'tmp_2' <Predicate = true> <Delay = 1.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp = trunc i32 %data_0_V_read_2 to i31" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 12 'trunc' 'tmp' <Predicate = (tmp_2)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.85ns)   --->   "%res_0_V_write_assign = select i1 %tmp_2, i31 %tmp, i31 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 13 'select' 'res_0_V_write_assign' <Predicate = true> <Delay = 0.85> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%res_0_V_write_assign_cast = zext i31 %res_0_V_write_assign to i32" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 14 'zext' 'res_0_V_write_assign_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.26ns)   --->   "%tmp_2_1 = icmp sgt i32 %data_1_V_read_2, 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 15 'icmp' 'tmp_2_1' <Predicate = true> <Delay = 1.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_10 = trunc i32 %data_1_V_read_2 to i31" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 16 'trunc' 'tmp_10' <Predicate = (tmp_2_1)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.85ns)   --->   "%res_1_V_write_assign = select i1 %tmp_2_1, i31 %tmp_10, i31 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 17 'select' 'res_1_V_write_assign' <Predicate = true> <Delay = 0.85> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%res_1_V_write_assign_cast = zext i31 %res_1_V_write_assign to i32" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 18 'zext' 'res_1_V_write_assign_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.26ns)   --->   "%tmp_2_2 = icmp sgt i32 %data_2_V_read_2, 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 19 'icmp' 'tmp_2_2' <Predicate = true> <Delay = 1.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_11 = trunc i32 %data_2_V_read_2 to i31" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 20 'trunc' 'tmp_11' <Predicate = (tmp_2_2)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.85ns)   --->   "%res_2_V_write_assign = select i1 %tmp_2_2, i31 %tmp_11, i31 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 21 'select' 'res_2_V_write_assign' <Predicate = true> <Delay = 0.85> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%res_2_V_write_assign_cast = zext i31 %res_2_V_write_assign to i32" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 22 'zext' 'res_2_V_write_assign_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.26ns)   --->   "%tmp_2_3 = icmp sgt i32 %data_3_V_read_2, 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 23 'icmp' 'tmp_2_3' <Predicate = true> <Delay = 1.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_12 = trunc i32 %data_3_V_read_2 to i31" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 24 'trunc' 'tmp_12' <Predicate = (tmp_2_3)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.85ns)   --->   "%res_3_V_write_assign = select i1 %tmp_2_3, i31 %tmp_12, i31 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 25 'select' 'res_3_V_write_assign' <Predicate = true> <Delay = 0.85> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%res_3_V_write_assign_cast = zext i31 %res_3_V_write_assign to i32" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 26 'zext' 'res_3_V_write_assign_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.26ns)   --->   "%tmp_2_4 = icmp sgt i32 %data_4_V_read_1, 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 27 'icmp' 'tmp_2_4' <Predicate = true> <Delay = 1.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_13 = trunc i32 %data_4_V_read_1 to i31" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 28 'trunc' 'tmp_13' <Predicate = (tmp_2_4)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.85ns)   --->   "%res_4_V_write_assign = select i1 %tmp_2_4, i31 %tmp_13, i31 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 29 'select' 'res_4_V_write_assign' <Predicate = true> <Delay = 0.85> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%res_4_V_write_assign_cast = zext i31 %res_4_V_write_assign to i32" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 30 'zext' 'res_4_V_write_assign_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.26ns)   --->   "%tmp_2_5 = icmp sgt i32 %data_5_V_read_1, 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 31 'icmp' 'tmp_2_5' <Predicate = true> <Delay = 1.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_14 = trunc i32 %data_5_V_read_1 to i31" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 32 'trunc' 'tmp_14' <Predicate = (tmp_2_5)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.85ns)   --->   "%res_5_V_write_assign = select i1 %tmp_2_5, i31 %tmp_14, i31 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 33 'select' 'res_5_V_write_assign' <Predicate = true> <Delay = 0.85> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%res_5_V_write_assign_cast = zext i31 %res_5_V_write_assign to i32" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 34 'zext' 'res_5_V_write_assign_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.26ns)   --->   "%tmp_2_6 = icmp sgt i32 %data_6_V_read_1, 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 35 'icmp' 'tmp_2_6' <Predicate = true> <Delay = 1.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_15 = trunc i32 %data_6_V_read_1 to i31" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 36 'trunc' 'tmp_15' <Predicate = (tmp_2_6)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.85ns)   --->   "%res_6_V_write_assign = select i1 %tmp_2_6, i31 %tmp_15, i31 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 37 'select' 'res_6_V_write_assign' <Predicate = true> <Delay = 0.85> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%res_6_V_write_assign_cast = zext i31 %res_6_V_write_assign to i32" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 38 'zext' 'res_6_V_write_assign_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (1.26ns)   --->   "%tmp_2_7 = icmp sgt i32 %data_7_V_read_1, 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 39 'icmp' 'tmp_2_7' <Predicate = true> <Delay = 1.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_16 = trunc i32 %data_7_V_read_1 to i31" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 40 'trunc' 'tmp_16' <Predicate = (tmp_2_7)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.85ns)   --->   "%res_7_V_write_assign = select i1 %tmp_2_7, i31 %tmp_16, i31 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 41 'select' 'res_7_V_write_assign' <Predicate = true> <Delay = 0.85> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%res_7_V_write_assign_cast = zext i31 %res_7_V_write_assign to i32" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 42 'zext' 'res_7_V_write_assign_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32 } undef, i32 %res_0_V_write_assign_cast, 0" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 43 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %mrv, i32 %res_1_V_write_assign_cast, 1" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 44 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_1, i32 %res_2_V_write_assign_cast, 2" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 45 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_2, i32 %res_3_V_write_assign_cast, 3" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 46 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_3, i32 %res_4_V_write_assign_cast, 4" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 47 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_4, i32 %res_5_V_write_assign_cast, 5" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 48 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_5, i32 %res_6_V_write_assign_cast, 6" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 49 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_6, i32 %res_7_V_write_assign_cast, 7" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 50 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "ret { i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_7" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 51 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_0_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_1_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_2_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_3_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_4_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_5_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_6_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_7_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
data_7_V_read_1           (read        ) [ 00]
data_6_V_read_1           (read        ) [ 00]
data_5_V_read_1           (read        ) [ 00]
data_4_V_read_1           (read        ) [ 00]
data_3_V_read_2           (read        ) [ 00]
data_2_V_read_2           (read        ) [ 00]
data_1_V_read_2           (read        ) [ 00]
data_0_V_read_2           (read        ) [ 00]
StgValue_10               (specpipeline) [ 00]
tmp_2                     (icmp        ) [ 01]
tmp                       (trunc       ) [ 00]
res_0_V_write_assign      (select      ) [ 00]
res_0_V_write_assign_cast (zext        ) [ 00]
tmp_2_1                   (icmp        ) [ 01]
tmp_10                    (trunc       ) [ 00]
res_1_V_write_assign      (select      ) [ 00]
res_1_V_write_assign_cast (zext        ) [ 00]
tmp_2_2                   (icmp        ) [ 01]
tmp_11                    (trunc       ) [ 00]
res_2_V_write_assign      (select      ) [ 00]
res_2_V_write_assign_cast (zext        ) [ 00]
tmp_2_3                   (icmp        ) [ 01]
tmp_12                    (trunc       ) [ 00]
res_3_V_write_assign      (select      ) [ 00]
res_3_V_write_assign_cast (zext        ) [ 00]
tmp_2_4                   (icmp        ) [ 01]
tmp_13                    (trunc       ) [ 00]
res_4_V_write_assign      (select      ) [ 00]
res_4_V_write_assign_cast (zext        ) [ 00]
tmp_2_5                   (icmp        ) [ 01]
tmp_14                    (trunc       ) [ 00]
res_5_V_write_assign      (select      ) [ 00]
res_5_V_write_assign_cast (zext        ) [ 00]
tmp_2_6                   (icmp        ) [ 01]
tmp_15                    (trunc       ) [ 00]
res_6_V_write_assign      (select      ) [ 00]
res_6_V_write_assign_cast (zext        ) [ 00]
tmp_2_7                   (icmp        ) [ 01]
tmp_16                    (trunc       ) [ 00]
res_7_V_write_assign      (select      ) [ 00]
res_7_V_write_assign_cast (zext        ) [ 00]
mrv                       (insertvalue ) [ 00]
mrv_1                     (insertvalue ) [ 00]
mrv_2                     (insertvalue ) [ 00]
mrv_3                     (insertvalue ) [ 00]
mrv_4                     (insertvalue ) [ 00]
mrv_5                     (insertvalue ) [ 00]
mrv_6                     (insertvalue ) [ 00]
mrv_7                     (insertvalue ) [ 00]
StgValue_51               (ret         ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_0_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_0_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_1_V_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_1_V_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_2_V_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_2_V_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_3_V_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_3_V_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data_4_V_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_4_V_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="data_5_V_read">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_5_V_read"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="data_6_V_read">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_6_V_read"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="data_7_V_read">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_7_V_read"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1004" name="data_7_V_read_1_read_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="32" slack="0"/>
<pin id="34" dir="0" index="1" bw="32" slack="0"/>
<pin id="35" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_7_V_read_1/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="data_6_V_read_1_read_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="32" slack="0"/>
<pin id="40" dir="0" index="1" bw="32" slack="0"/>
<pin id="41" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_6_V_read_1/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="data_5_V_read_1_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="32" slack="0"/>
<pin id="46" dir="0" index="1" bw="32" slack="0"/>
<pin id="47" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_5_V_read_1/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="data_4_V_read_1_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="32" slack="0"/>
<pin id="52" dir="0" index="1" bw="32" slack="0"/>
<pin id="53" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_4_V_read_1/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="data_3_V_read_2_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="0"/>
<pin id="59" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_3_V_read_2/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="data_2_V_read_2_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_2_V_read_2/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="data_1_V_read_2_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_1_V_read_2/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="data_0_V_read_2_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_0_V_read_2/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="tmp_2_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="tmp_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="res_0_V_write_assign_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="0" index="1" bw="31" slack="0"/>
<pin id="93" dir="0" index="2" bw="1" slack="0"/>
<pin id="94" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="res_0_V_write_assign/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="res_0_V_write_assign_cast_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="31" slack="0"/>
<pin id="100" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="res_0_V_write_assign_cast/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="tmp_2_1_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2_1/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="tmp_10_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_10/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="res_1_V_write_assign_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="0" index="1" bw="31" slack="0"/>
<pin id="115" dir="0" index="2" bw="1" slack="0"/>
<pin id="116" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="res_1_V_write_assign/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="res_1_V_write_assign_cast_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="31" slack="0"/>
<pin id="122" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="res_1_V_write_assign_cast/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="tmp_2_2_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2_2/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="tmp_11_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_11/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="res_2_V_write_assign_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="0" index="1" bw="31" slack="0"/>
<pin id="137" dir="0" index="2" bw="1" slack="0"/>
<pin id="138" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="res_2_V_write_assign/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="res_2_V_write_assign_cast_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="31" slack="0"/>
<pin id="144" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="res_2_V_write_assign_cast/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="tmp_2_3_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2_3/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="tmp_12_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_12/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="res_3_V_write_assign_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="0" index="1" bw="31" slack="0"/>
<pin id="159" dir="0" index="2" bw="1" slack="0"/>
<pin id="160" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="res_3_V_write_assign/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="res_3_V_write_assign_cast_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="31" slack="0"/>
<pin id="166" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="res_3_V_write_assign_cast/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="tmp_2_4_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2_4/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="tmp_13_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_13/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="res_4_V_write_assign_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="0" index="1" bw="31" slack="0"/>
<pin id="181" dir="0" index="2" bw="1" slack="0"/>
<pin id="182" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="res_4_V_write_assign/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="res_4_V_write_assign_cast_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="31" slack="0"/>
<pin id="188" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="res_4_V_write_assign_cast/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="tmp_2_5_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2_5/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="tmp_14_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_14/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="res_5_V_write_assign_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="0" index="1" bw="31" slack="0"/>
<pin id="203" dir="0" index="2" bw="1" slack="0"/>
<pin id="204" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="res_5_V_write_assign/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="res_5_V_write_assign_cast_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="31" slack="0"/>
<pin id="210" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="res_5_V_write_assign_cast/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="tmp_2_6_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2_6/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="tmp_15_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="0"/>
<pin id="220" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_15/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="res_6_V_write_assign_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="0" index="1" bw="31" slack="0"/>
<pin id="225" dir="0" index="2" bw="1" slack="0"/>
<pin id="226" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="res_6_V_write_assign/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="res_6_V_write_assign_cast_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="31" slack="0"/>
<pin id="232" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="res_6_V_write_assign_cast/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="tmp_2_7_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2_7/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="tmp_16_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="0"/>
<pin id="242" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_16/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="res_7_V_write_assign_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="0" index="1" bw="31" slack="0"/>
<pin id="247" dir="0" index="2" bw="1" slack="0"/>
<pin id="248" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="res_7_V_write_assign/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="res_7_V_write_assign_cast_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="31" slack="0"/>
<pin id="254" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="res_7_V_write_assign_cast/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="mrv_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="256" slack="0"/>
<pin id="258" dir="0" index="1" bw="31" slack="0"/>
<pin id="259" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="mrv_1_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="256" slack="0"/>
<pin id="264" dir="0" index="1" bw="31" slack="0"/>
<pin id="265" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="mrv_2_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="256" slack="0"/>
<pin id="270" dir="0" index="1" bw="31" slack="0"/>
<pin id="271" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="mrv_3_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="256" slack="0"/>
<pin id="276" dir="0" index="1" bw="31" slack="0"/>
<pin id="277" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="mrv_4_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="256" slack="0"/>
<pin id="282" dir="0" index="1" bw="31" slack="0"/>
<pin id="283" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="mrv_5_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="256" slack="0"/>
<pin id="288" dir="0" index="1" bw="31" slack="0"/>
<pin id="289" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_5/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="mrv_6_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="256" slack="0"/>
<pin id="294" dir="0" index="1" bw="31" slack="0"/>
<pin id="295" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_6/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="mrv_7_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="256" slack="0"/>
<pin id="300" dir="0" index="1" bw="31" slack="0"/>
<pin id="301" dir="1" index="2" bw="256" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_7/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="36"><net_src comp="16" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="37"><net_src comp="14" pin="0"/><net_sink comp="32" pin=1"/></net>

<net id="42"><net_src comp="16" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="12" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="48"><net_src comp="16" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="10" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="54"><net_src comp="16" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="8" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="16" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="6" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="16" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="4" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="16" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="2" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="16" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="0" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="74" pin="2"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="24" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="89"><net_src comp="74" pin="2"/><net_sink comp="86" pin=0"/></net>

<net id="95"><net_src comp="80" pin="2"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="86" pin="1"/><net_sink comp="90" pin=1"/></net>

<net id="97"><net_src comp="28" pin="0"/><net_sink comp="90" pin=2"/></net>

<net id="101"><net_src comp="90" pin="3"/><net_sink comp="98" pin=0"/></net>

<net id="106"><net_src comp="68" pin="2"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="24" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="111"><net_src comp="68" pin="2"/><net_sink comp="108" pin=0"/></net>

<net id="117"><net_src comp="102" pin="2"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="108" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="119"><net_src comp="28" pin="0"/><net_sink comp="112" pin=2"/></net>

<net id="123"><net_src comp="112" pin="3"/><net_sink comp="120" pin=0"/></net>

<net id="128"><net_src comp="62" pin="2"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="24" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="133"><net_src comp="62" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="139"><net_src comp="124" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="130" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="141"><net_src comp="28" pin="0"/><net_sink comp="134" pin=2"/></net>

<net id="145"><net_src comp="134" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="150"><net_src comp="56" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="24" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="155"><net_src comp="56" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="161"><net_src comp="146" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="152" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="163"><net_src comp="28" pin="0"/><net_sink comp="156" pin=2"/></net>

<net id="167"><net_src comp="156" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="172"><net_src comp="50" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="24" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="177"><net_src comp="50" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="183"><net_src comp="168" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="174" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="185"><net_src comp="28" pin="0"/><net_sink comp="178" pin=2"/></net>

<net id="189"><net_src comp="178" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="194"><net_src comp="44" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="24" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="199"><net_src comp="44" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="205"><net_src comp="190" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="196" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="207"><net_src comp="28" pin="0"/><net_sink comp="200" pin=2"/></net>

<net id="211"><net_src comp="200" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="216"><net_src comp="38" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="24" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="221"><net_src comp="38" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="227"><net_src comp="212" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="218" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="229"><net_src comp="28" pin="0"/><net_sink comp="222" pin=2"/></net>

<net id="233"><net_src comp="222" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="238"><net_src comp="32" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="24" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="243"><net_src comp="32" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="249"><net_src comp="234" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="240" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="251"><net_src comp="28" pin="0"/><net_sink comp="244" pin=2"/></net>

<net id="255"><net_src comp="244" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="260"><net_src comp="30" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="98" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="256" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="120" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="272"><net_src comp="262" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="142" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="278"><net_src comp="268" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="164" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="284"><net_src comp="274" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="186" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="290"><net_src comp="280" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="208" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="296"><net_src comp="286" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="230" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="302"><net_src comp="292" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="252" pin="1"/><net_sink comp="298" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: relu<ap_fixed<32, 18, 5, 3, 0>, ap_fixed<32, 18, 5, 3, 0>, relu_config3> : data_0_V_read | {1 }
	Port: relu<ap_fixed<32, 18, 5, 3, 0>, ap_fixed<32, 18, 5, 3, 0>, relu_config3> : data_1_V_read | {1 }
	Port: relu<ap_fixed<32, 18, 5, 3, 0>, ap_fixed<32, 18, 5, 3, 0>, relu_config3> : data_2_V_read | {1 }
	Port: relu<ap_fixed<32, 18, 5, 3, 0>, ap_fixed<32, 18, 5, 3, 0>, relu_config3> : data_3_V_read | {1 }
	Port: relu<ap_fixed<32, 18, 5, 3, 0>, ap_fixed<32, 18, 5, 3, 0>, relu_config3> : data_4_V_read | {1 }
	Port: relu<ap_fixed<32, 18, 5, 3, 0>, ap_fixed<32, 18, 5, 3, 0>, relu_config3> : data_5_V_read | {1 }
	Port: relu<ap_fixed<32, 18, 5, 3, 0>, ap_fixed<32, 18, 5, 3, 0>, relu_config3> : data_6_V_read | {1 }
	Port: relu<ap_fixed<32, 18, 5, 3, 0>, ap_fixed<32, 18, 5, 3, 0>, relu_config3> : data_7_V_read | {1 }
  - Chain level:
	State 1
		res_0_V_write_assign : 1
		res_0_V_write_assign_cast : 2
		res_1_V_write_assign : 1
		res_1_V_write_assign_cast : 2
		res_2_V_write_assign : 1
		res_2_V_write_assign_cast : 2
		res_3_V_write_assign : 1
		res_3_V_write_assign_cast : 2
		res_4_V_write_assign : 1
		res_4_V_write_assign_cast : 2
		res_5_V_write_assign : 1
		res_5_V_write_assign_cast : 2
		res_6_V_write_assign : 1
		res_6_V_write_assign_cast : 2
		res_7_V_write_assign : 1
		res_7_V_write_assign_cast : 2
		mrv : 3
		mrv_1 : 4
		mrv_2 : 5
		mrv_3 : 6
		mrv_4 : 7
		mrv_5 : 8
		mrv_6 : 9
		mrv_7 : 10
		StgValue_51 : 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|
| Operation|          Functional Unit         |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|
|          |    res_0_V_write_assign_fu_90    |    0    |    31   |
|          |    res_1_V_write_assign_fu_112   |    0    |    31   |
|          |    res_2_V_write_assign_fu_134   |    0    |    31   |
|  select  |    res_3_V_write_assign_fu_156   |    0    |    31   |
|          |    res_4_V_write_assign_fu_178   |    0    |    31   |
|          |    res_5_V_write_assign_fu_200   |    0    |    31   |
|          |    res_6_V_write_assign_fu_222   |    0    |    31   |
|          |    res_7_V_write_assign_fu_244   |    0    |    31   |
|----------|----------------------------------|---------|---------|
|          |            tmp_2_fu_80           |    0    |    18   |
|          |          tmp_2_1_fu_102          |    0    |    18   |
|          |          tmp_2_2_fu_124          |    0    |    18   |
|   icmp   |          tmp_2_3_fu_146          |    0    |    18   |
|          |          tmp_2_4_fu_168          |    0    |    18   |
|          |          tmp_2_5_fu_190          |    0    |    18   |
|          |          tmp_2_6_fu_212          |    0    |    18   |
|          |          tmp_2_7_fu_234          |    0    |    18   |
|----------|----------------------------------|---------|---------|
|          |    data_7_V_read_1_read_fu_32    |    0    |    0    |
|          |    data_6_V_read_1_read_fu_38    |    0    |    0    |
|          |    data_5_V_read_1_read_fu_44    |    0    |    0    |
|   read   |    data_4_V_read_1_read_fu_50    |    0    |    0    |
|          |    data_3_V_read_2_read_fu_56    |    0    |    0    |
|          |    data_2_V_read_2_read_fu_62    |    0    |    0    |
|          |    data_1_V_read_2_read_fu_68    |    0    |    0    |
|          |    data_0_V_read_2_read_fu_74    |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |             tmp_fu_86            |    0    |    0    |
|          |           tmp_10_fu_108          |    0    |    0    |
|          |           tmp_11_fu_130          |    0    |    0    |
|   trunc  |           tmp_12_fu_152          |    0    |    0    |
|          |           tmp_13_fu_174          |    0    |    0    |
|          |           tmp_14_fu_196          |    0    |    0    |
|          |           tmp_15_fu_218          |    0    |    0    |
|          |           tmp_16_fu_240          |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |  res_0_V_write_assign_cast_fu_98 |    0    |    0    |
|          | res_1_V_write_assign_cast_fu_120 |    0    |    0    |
|          | res_2_V_write_assign_cast_fu_142 |    0    |    0    |
|   zext   | res_3_V_write_assign_cast_fu_164 |    0    |    0    |
|          | res_4_V_write_assign_cast_fu_186 |    0    |    0    |
|          | res_5_V_write_assign_cast_fu_208 |    0    |    0    |
|          | res_6_V_write_assign_cast_fu_230 |    0    |    0    |
|          | res_7_V_write_assign_cast_fu_252 |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |            mrv_fu_256            |    0    |    0    |
|          |           mrv_1_fu_262           |    0    |    0    |
|          |           mrv_2_fu_268           |    0    |    0    |
|insertvalue|           mrv_3_fu_274           |    0    |    0    |
|          |           mrv_4_fu_280           |    0    |    0    |
|          |           mrv_5_fu_286           |    0    |    0    |
|          |           mrv_6_fu_292           |    0    |    0    |
|          |           mrv_7_fu_298           |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   Total  |                                  |    0    |   392   |
|----------|----------------------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   392  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   392  |
+-----------+--------+--------+
