///*** 1_main ***///
START: main_bb0;



FROM: main_bb0;
v0 := nondet();
var__temp_vres.0 := 0;
var__temp_vx.0 := v0;
TO: main_bb1;

FROM: main_bb1;
vres.0 := var__temp_vres.0;
vx.0 := var__temp_vx.0;
TO: main_bb1_end;

FROM: main_bb1_end;
assume(vx.0 > 1);
TO: main_bb2;

FROM: main_bb1_end;
assume(vx.0 <= 1);
TO: main_bb6;

FROM: main_bb2;
v2 := vx.0 - 2;
var__temp_vxtmp.0 := v2;
var__temp_vrestmp.0 := 0;
TO: main_bb3;

FROM: main_bb3;
vxtmp.0 := var__temp_vxtmp.0;
vrestmp.0 := var__temp_vrestmp.0;
TO: main_bb3_end;

FROM: main_bb3_end;
assume(vxtmp.0 > 1);
TO: main_bb4;

FROM: main_bb3_end;
assume(vxtmp.0 <= 1);
TO: main_bb5;

FROM: main_bb4;
v4 := vxtmp.0 - 2;
v5 := vrestmp.0 + 1;
var__temp_vxtmp.0 := v4;
var__temp_vrestmp.0 := v5;
TO: main_bb3;

FROM: main_bb5;
v6 := vxtmp.0 + 1;
v7 := vres.0 + 1;
var__temp_vres.0 := v7;
var__temp_vx.0 := v6;
TO: main_bb1;

FROM: main_bb6;
TO: main_bb6_ret;

