
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 2.40000000000000000000;
2.40000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_32_32_20_1";
mvm_32_32_20_1
set SRC_FILE "test.sv";
test.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./test.sv
Compiling source file ./test.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_32_32_20_1'.
Information: Building the design 'multipath' instantiated from design 'mvm_32_32_20_1' with
	the parameters "32,32,20,1". (HDL-193)

Inferred memory devices in process
	in routine multipath_k32_p32_b20_g1 line 281 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k32_p32_b20_g1' with
	the parameters "6,32". (HDL-193)

Inferred memory devices in process
	in routine increaser_b6_TOP32 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k32_p32_b20_g1' with
	the parameters "1,32,20,1|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./test.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col32_b20_g1 line 157 in file
		'./test.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| genblk1.y_we_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col32_b20_g1 line 173 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col32_b20_g1' with
	the parameters "20,32". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col32_b20_g1' with
	the parameters "40,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col32_b20_g1' with
	the parameters "20,1". (HDL-193)
Warning:  ./test.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./test.sv:42: unsigned to signed assignment occurs. (VER-318)
Warning:  ./test.sv:51: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b20_g1 line 44 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| genblk1.clr_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| genblk1.add_in_reg  | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|     add_out_reg     | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b20_SIZE32' with
	the parameters "20,32,5". (HDL-193)

Inferred memory devices in process
	in routine memory_b20_SIZE32_LOGSIZE5 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b20_SIZE32_LOGSIZE5 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  20   | N  |
=================================================
Statistics for MUX_OPs
=========================================================================
|        block name/line         | Inputs | Outputs | # sel inputs | MB |
=========================================================================
| memory_b20_SIZE32_LOGSIZE5/105 |   32   |   20    |      5       | N  |
=========================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b20_SIZE32' with
	the parameters "5,31". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP31 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "40,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  40   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 1505 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b20_g1_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b40_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b40_SIZE1_0'
  Processing 'increaser_b5_TOP31_0'
  Processing 'memory_b20_SIZE32_LOGSIZE5_0'
  Processing 'seqMemory_b20_SIZE32_0'
  Processing 'singlepath_n_row1_n_col32_b20_g1_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'increaser_b6_TOP32'
  Processing 'multipath_k32_p32_b20_g1'
  Processing 'mvm_32_32_20_1'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b20_g1_1_DW01_add_0'
  Processing 'increaser_b5_TOP31_1_DW01_inc_0'
  Processing 'increaser_b5_TOP31_2_DW01_inc_0'
  Processing 'mac_b20_g1_2_DW01_add_0'
  Processing 'increaser_b5_TOP31_3_DW01_inc_0'
  Processing 'increaser_b5_TOP31_4_DW01_inc_0'
  Processing 'mac_b20_g1_3_DW01_add_0'
  Processing 'increaser_b5_TOP31_5_DW01_inc_0'
  Processing 'increaser_b5_TOP31_6_DW01_inc_0'
  Processing 'mac_b20_g1_4_DW01_add_0'
  Processing 'increaser_b5_TOP31_7_DW01_inc_0'
  Processing 'increaser_b5_TOP31_8_DW01_inc_0'
  Processing 'mac_b20_g1_5_DW01_add_0'
  Processing 'increaser_b5_TOP31_9_DW01_inc_0'
  Processing 'increaser_b5_TOP31_10_DW01_inc_0'
  Processing 'mac_b20_g1_6_DW01_add_0'
  Processing 'increaser_b5_TOP31_11_DW01_inc_0'
  Processing 'increaser_b5_TOP31_12_DW01_inc_0'
  Processing 'mac_b20_g1_7_DW01_add_0'
  Processing 'increaser_b5_TOP31_13_DW01_inc_0'
  Processing 'increaser_b5_TOP31_14_DW01_inc_0'
  Processing 'mac_b20_g1_8_DW01_add_0'
  Processing 'increaser_b5_TOP31_15_DW01_inc_0'
  Processing 'increaser_b5_TOP31_16_DW01_inc_0'
  Processing 'mac_b20_g1_9_DW01_add_0'
  Processing 'increaser_b5_TOP31_17_DW01_inc_0'
  Processing 'increaser_b5_TOP31_18_DW01_inc_0'
  Processing 'mac_b20_g1_10_DW01_add_0'
  Processing 'increaser_b5_TOP31_19_DW01_inc_0'
  Processing 'increaser_b5_TOP31_20_DW01_inc_0'
  Processing 'mac_b20_g1_11_DW01_add_0'
  Processing 'increaser_b5_TOP31_21_DW01_inc_0'
  Processing 'increaser_b5_TOP31_22_DW01_inc_0'
  Processing 'mac_b20_g1_12_DW01_add_0'
  Processing 'increaser_b5_TOP31_23_DW01_inc_0'
  Processing 'increaser_b5_TOP31_24_DW01_inc_0'
  Processing 'mac_b20_g1_13_DW01_add_0'
  Processing 'increaser_b5_TOP31_25_DW01_inc_0'
  Processing 'increaser_b5_TOP31_26_DW01_inc_0'
  Processing 'mac_b20_g1_14_DW01_add_0'
  Processing 'increaser_b5_TOP31_27_DW01_inc_0'
  Processing 'increaser_b5_TOP31_28_DW01_inc_0'
  Processing 'mac_b20_g1_15_DW01_add_0'
  Processing 'increaser_b5_TOP31_29_DW01_inc_0'
  Processing 'increaser_b5_TOP31_30_DW01_inc_0'
  Processing 'mac_b20_g1_16_DW01_add_0'
  Processing 'increaser_b5_TOP31_31_DW01_inc_0'
  Processing 'increaser_b5_TOP31_32_DW01_inc_0'
  Processing 'mac_b20_g1_17_DW01_add_0'
  Processing 'increaser_b5_TOP31_33_DW01_inc_0'
  Processing 'increaser_b5_TOP31_34_DW01_inc_0'
  Processing 'mac_b20_g1_18_DW01_add_0'
  Processing 'increaser_b5_TOP31_35_DW01_inc_0'
  Processing 'increaser_b5_TOP31_36_DW01_inc_0'
  Processing 'mac_b20_g1_19_DW01_add_0'
  Processing 'increaser_b5_TOP31_37_DW01_inc_0'
  Processing 'increaser_b5_TOP31_38_DW01_inc_0'
  Processing 'mac_b20_g1_20_DW01_add_0'
  Processing 'increaser_b5_TOP31_39_DW01_inc_0'
  Processing 'increaser_b5_TOP31_40_DW01_inc_0'
  Processing 'mac_b20_g1_21_DW01_add_0'
  Processing 'increaser_b5_TOP31_41_DW01_inc_0'
  Processing 'increaser_b5_TOP31_42_DW01_inc_0'
  Processing 'mac_b20_g1_22_DW01_add_0'
  Processing 'increaser_b5_TOP31_43_DW01_inc_0'
  Processing 'increaser_b5_TOP31_44_DW01_inc_0'
  Processing 'mac_b20_g1_23_DW01_add_0'
  Processing 'increaser_b5_TOP31_45_DW01_inc_0'
  Processing 'increaser_b5_TOP31_46_DW01_inc_0'
  Processing 'mac_b20_g1_24_DW01_add_0'
  Processing 'increaser_b5_TOP31_47_DW01_inc_0'
  Processing 'increaser_b5_TOP31_48_DW01_inc_0'
  Processing 'mac_b20_g1_25_DW01_add_0'
  Processing 'increaser_b5_TOP31_49_DW01_inc_0'
  Processing 'increaser_b5_TOP31_50_DW01_inc_0'
  Processing 'mac_b20_g1_26_DW01_add_0'
  Processing 'increaser_b5_TOP31_51_DW01_inc_0'
  Processing 'increaser_b5_TOP31_52_DW01_inc_0'
  Processing 'mac_b20_g1_27_DW01_add_0'
  Processing 'increaser_b5_TOP31_53_DW01_inc_0'
  Processing 'increaser_b5_TOP31_54_DW01_inc_0'
  Processing 'mac_b20_g1_28_DW01_add_0'
  Processing 'increaser_b5_TOP31_55_DW01_inc_0'
  Processing 'increaser_b5_TOP31_56_DW01_inc_0'
  Processing 'mac_b20_g1_29_DW01_add_0'
  Processing 'increaser_b5_TOP31_57_DW01_inc_0'
  Processing 'increaser_b5_TOP31_58_DW01_inc_0'
  Processing 'mac_b20_g1_30_DW01_add_0'
  Processing 'increaser_b5_TOP31_59_DW01_inc_0'
  Processing 'increaser_b5_TOP31_60_DW01_inc_0'
  Processing 'mac_b20_g1_31_DW01_add_0'
  Processing 'increaser_b5_TOP31_61_DW01_inc_0'
  Processing 'increaser_b5_TOP31_62_DW01_inc_0'
  Processing 'mac_b20_g1_0_DW01_add_0'
  Processing 'increaser_b5_TOP31_63_DW01_inc_0'
  Processing 'increaser_b5_TOP31_0_DW01_inc_0'
  Processing 'increaser_b6_TOP32_DW01_inc_0'
  Mapping 'mac_b20_g1_1_DW_mult_tc_0'
  Mapping 'mac_b20_g1_2_DW_mult_tc_0'
  Mapping 'mac_b20_g1_3_DW_mult_tc_0'
  Mapping 'mac_b20_g1_4_DW_mult_tc_0'
  Mapping 'mac_b20_g1_5_DW_mult_tc_0'
  Mapping 'mac_b20_g1_6_DW_mult_tc_0'
  Mapping 'mac_b20_g1_7_DW_mult_tc_0'
  Mapping 'mac_b20_g1_8_DW_mult_tc_0'
  Mapping 'mac_b20_g1_9_DW_mult_tc_0'
  Mapping 'mac_b20_g1_10_DW_mult_tc_0'
  Mapping 'mac_b20_g1_11_DW_mult_tc_0'
  Mapping 'mac_b20_g1_12_DW_mult_tc_0'
  Mapping 'mac_b20_g1_13_DW_mult_tc_0'
  Mapping 'mac_b20_g1_14_DW_mult_tc_0'
  Mapping 'mac_b20_g1_15_DW_mult_tc_0'
  Mapping 'mac_b20_g1_16_DW_mult_tc_0'
  Mapping 'mac_b20_g1_17_DW_mult_tc_0'
  Mapping 'mac_b20_g1_18_DW_mult_tc_0'
  Mapping 'mac_b20_g1_19_DW_mult_tc_0'
  Mapping 'mac_b20_g1_20_DW_mult_tc_0'
  Mapping 'mac_b20_g1_21_DW_mult_tc_0'
  Mapping 'mac_b20_g1_22_DW_mult_tc_0'
  Mapping 'mac_b20_g1_23_DW_mult_tc_0'
  Mapping 'mac_b20_g1_24_DW_mult_tc_0'
  Mapping 'mac_b20_g1_25_DW_mult_tc_0'
  Mapping 'mac_b20_g1_26_DW_mult_tc_0'
  Mapping 'mac_b20_g1_27_DW_mult_tc_0'
  Mapping 'mac_b20_g1_28_DW_mult_tc_0'
  Mapping 'mac_b20_g1_29_DW_mult_tc_0'
  Mapping 'mac_b20_g1_30_DW_mult_tc_0'
  Mapping 'mac_b20_g1_31_DW_mult_tc_0'
  Mapping 'mac_b20_g1_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:43  514791.7      1.44   25240.7  123344.0                          
    0:01:43  514791.7      1.44   25240.7  123344.0                          
    0:01:43  515393.3      1.44   25240.7  122924.5                          
    0:01:43  515987.1      1.44   25240.7  122505.0                          
    0:01:44  516580.8      1.44   25240.6  122085.5                          
    0:01:44  517174.5      1.44   25240.6  121666.0                          
    0:01:44  517768.2      1.44   25240.6  121246.5                          
    0:01:44  518361.9      1.44   25240.6  120827.0                          
    0:01:45  518955.6      1.44   25240.6  120407.5                          
    0:01:45  519549.3      1.44   25240.5  119988.0                          
    0:01:45  520143.0      1.44   25240.5  119568.5                          
    0:01:46  520736.8      1.44   25240.5  119149.0                          
    0:01:47  521549.7      1.44   20687.9  100440.1                          
    0:01:48  522375.3      1.44   15747.7   80565.6                          
    0:01:49  523164.5      1.44   11188.9   61903.3                          
    0:01:50  523988.1      1.44    6252.1   42221.0                          
    0:01:51  524789.8      1.44    1691.7   23152.0                          
    0:02:52  526084.7      0.70     334.0    3805.6                          
    0:02:53  526084.7      0.70     334.0    3805.6                          
    0:02:53  526084.7      0.70     334.0    3805.6                          
    0:02:54  526085.0      0.70     334.0    3805.6                          
    0:02:54  526085.0      0.70     334.0    3805.6                          
    0:02:56  526085.0      0.70     334.0    3805.6                          
    0:03:38  447388.3      0.74     245.2     483.2                          
    0:03:44  447258.5      0.72     240.6     378.4                          
    0:03:50  447263.8      0.72     238.5     369.3                          
    0:03:52  447271.3      0.70     236.5     359.3                          
    0:04:06  447271.0      0.68     235.3     351.0                          
    0:04:08  447278.5      0.67     232.6     341.7                          
    0:04:10  447283.8      0.66     231.1     333.8                          
    0:04:13  447289.9      0.65     229.9     324.3                          
    0:04:15  447294.7      0.65     228.2     315.2                          
    0:04:18  447305.9      0.65     225.7     305.3                          
    0:04:19  447316.2      0.63     223.5     293.5                          
    0:04:20  447337.5      0.62     222.3     288.0                          
    0:04:22  447348.2      0.62     220.7     280.5                          
    0:04:23  447357.7      0.61     218.4     274.6                          
    0:04:24  447371.3      0.60     216.4     269.4                          
    0:04:26  447384.6      0.60     214.7     261.7                          
    0:04:27  447400.6      0.59     212.9     259.8                          
    0:04:28  447400.3      0.59     212.9     259.8                          
    0:04:28  447400.3      0.59     212.9     259.8                          
    0:04:30  447406.7      0.59     211.8     190.9                          
    0:04:32  447422.6      0.59     211.5     127.5                          
    0:04:33  447436.2      0.59     210.7      64.1                          
    0:04:35  447453.5      0.59     209.8      12.2                          
    0:04:36  447461.7      0.59     208.9       0.0                          
    0:04:36  447461.7      0.59     208.9       0.0                          
    0:04:36  447461.7      0.59     208.9       0.0                          
    0:04:36  447461.7      0.59     208.9       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:04:37  447461.7      0.59     208.9       0.0                          
    0:04:37  447485.1      0.57     207.0       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[38]/D
    0:04:37  447509.9      0.55     205.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:04:37  447542.9      0.54     202.9       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[38]/D
    0:04:37  447565.5      0.54     201.6       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:04:37  447597.7      0.52     199.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:04:38  447627.5      0.52     198.1       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:04:38  447653.3      0.51     196.9       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[38]/D
    0:04:38  447680.1      0.50     195.1       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:38  447708.6      0.50     192.3       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:38  447744.0      0.50     189.4       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:38  447773.2      0.50     186.9       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:38  447804.1      0.50     184.3       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:38  447842.6      0.50     181.1       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:38  447875.9      0.50     178.2       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:38  447893.5      0.50     177.2       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:04:39  447924.6      0.50     174.9       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:39  447960.0      0.50     172.2       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:39  447986.8      0.50     170.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:04:39  448007.3      0.50     169.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:04:39  448022.2      0.49     169.2       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:04:39  448036.8      0.49     168.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:04:39  448065.0      0.49     167.9       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:04:39  448100.4      0.49     166.7       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[38]/D
    0:04:39  448123.3      0.48     166.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:04:40  448140.6      0.48     165.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:04:40  448157.1      0.48     164.8       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[38]/D
    0:04:40  448169.6      0.47     164.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:04:40  448194.3      0.47     163.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:04:40  448202.5      0.47     163.4       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[38]/D
    0:04:40  448218.0      0.47     163.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:04:40  448237.4      0.47     162.6       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:04:40  448254.4      0.47     162.1       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[38]/D
    0:04:41  448288.2      0.46     160.6       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[38]/D
    0:04:41  448316.4      0.46     159.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:04:41  448333.9      0.46     158.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:04:41  448356.3      0.46     157.5       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:41  448371.5      0.46     156.8       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:41  448398.3      0.46     155.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:04:41  448422.8      0.46     154.5       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:04:41  448438.0      0.46     153.5       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:42  448461.1      0.46     151.8       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:42  448480.5      0.46     150.6       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:42  448509.2      0.46     148.5       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:42  448528.7      0.46     147.2       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:42  448548.1      0.46     146.0       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:42  448568.8      0.46     145.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:04:42  448592.8      0.45     144.2       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:04:42  448614.6      0.45     143.4       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:04:42  448624.4      0.45     142.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:04:42  448633.5      0.45     142.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:04:42  448642.8      0.45     142.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:04:43  448655.8      0.44     141.8       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:04:43  448666.4      0.44     141.4       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:04:43  448683.2      0.43     140.6       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:04:43  448702.9      0.43     139.8       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:43  448713.0      0.43     139.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:04:43  448719.6      0.43     138.7       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:04:43  448730.0      0.43     138.4       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:04:43  448746.2      0.42     137.2       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:43  448756.6      0.42     136.8       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:04:43  448766.5      0.42     135.7       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:43  448774.7      0.42     135.1       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[38]/D
    0:04:44  448793.1      0.42     133.6       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:04:44  448803.2      0.42     133.2       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:04:44  448816.5      0.42     132.9       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[39]/D
    0:04:44  448828.4      0.42     132.3       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:04:44  448855.0      0.42     131.1       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:44  448868.6      0.42     130.6       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:04:44  448884.0      0.42     130.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:04:44  448903.2      0.41     128.8       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:44  448912.8      0.41     128.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:04:44  448922.3      0.41     128.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:04:45  448941.8      0.41     127.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:04:45  448950.5      0.41     127.0       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:45  448966.5      0.41     126.3       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:45  448979.5      0.41     125.9       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[38]/D
    0:04:45  448991.0      0.41     125.6       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:04:45  449004.5      0.41     125.0       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:45  449026.3      0.41     124.5       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[38]/D
    0:04:45  449034.6      0.41     124.2       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[38]/D
    0:04:45  449048.2      0.41     123.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:04:45  449052.7      0.40     123.4       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:04:45  449066.0      0.40     122.4       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:46  449081.1      0.40     121.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:04:46  449092.8      0.40     121.1       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:46  449111.5      0.40     120.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:04:46  449125.0      0.40     119.3       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:46  449143.9      0.40     118.3       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[39]/D
    0:04:46  449154.6      0.40     118.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:04:46  449166.5      0.39     117.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:04:46  449180.1      0.39     117.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:04:46  449190.2      0.39     116.5       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:04:46  449208.6      0.39     115.4       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:04:47  449232.5      0.38     114.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:04:47  449261.5      0.38     113.1       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:47  449284.9      0.38     111.9       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[38]/D
    0:04:47  449305.1      0.38     110.7       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:47  449324.3      0.38     109.6       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:47  449354.1      0.38     108.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:04:47  449371.3      0.38     107.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:04:47  449387.0      0.37     107.0       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:47  449406.7      0.37     106.0       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:47  449421.4      0.37     105.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:04:48  449430.9      0.37     104.9       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:04:48  449450.4      0.36     104.0       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:48  449465.2      0.36     103.5       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[38]/D
    0:04:48  449477.7      0.36     102.7       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:48  449498.2      0.36     101.7       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:48  449520.8      0.36     101.0       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:04:48  449528.0      0.36     100.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:04:48  449535.5      0.35     100.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:04:48  449548.5      0.35     100.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:04:49  449559.9      0.35      99.6       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:49  449576.4      0.35      99.0       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:49  449584.7      0.35      98.6       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:49  449603.6      0.35      98.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:04:49  449611.0      0.35      97.7       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:04:49  449620.3      0.35      97.2       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:49  449630.2      0.35      96.5       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:49  449644.0      0.35      96.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:04:49  449656.0      0.34      95.7       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[38]/D
    0:04:49  449661.8      0.34      95.3       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:49  449670.6      0.34      95.1       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:04:49  449679.6      0.34      94.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:04:50  449694.5      0.34      94.5       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:04:50  449707.8      0.34      94.0       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:50  449714.0      0.34      94.0       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:04:50  449719.5      0.33      93.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:04:50  449731.0      0.33      93.2       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:50  449736.8      0.33      93.1       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:04:50  449745.6      0.33      93.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:04:50  449759.4      0.33      92.4       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:50  449782.3      0.33      91.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:04:50  449801.2      0.33      91.0       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:50  449814.8      0.33      90.6       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:50  449829.9      0.33      89.9       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:50  449841.4      0.33      89.6       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:04:51  449851.2      0.33      89.5       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:04:51  449858.4      0.33      89.4       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:51  449866.4      0.33      89.3       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:51  449877.3      0.33      88.8       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:04:51  449887.9      0.33      88.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:04:51  449893.0      0.33      88.3       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:51  449907.6      0.33      87.9       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:51  449911.6      0.32      87.7       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[38]/D
    0:04:51  449920.9      0.32      87.6       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:04:51  449937.9      0.32      86.8       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:52  449952.3      0.32      86.2       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[38]/D
    0:04:52  449958.1      0.32      85.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:04:52  449968.8      0.32      85.4       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:52  449974.9      0.32      85.2       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:04:52  449985.3      0.32      85.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:04:52  450009.5      0.32      83.9       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:52  450024.4      0.32      83.0       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:52  450030.2      0.32      82.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:04:52  450040.9      0.32      82.4       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:04:52  450053.6      0.32      82.1       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[39]/D
    0:04:52  450056.3      0.32      82.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:04:53  450061.9      0.32      81.9       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:04:53  450068.5      0.32      81.5       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[38]/D
    0:04:53  450087.2      0.31      80.8       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:53  450098.1      0.31      80.6       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:04:53  450108.7      0.31      80.3       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:04:53  450110.6      0.31      80.3       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:04:53  450117.5      0.31      80.0       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:04:53  450124.1      0.31      79.9       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:04:53  450134.5      0.31      79.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:04:54  450147.0      0.31      79.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:04:54  450160.3      0.31      78.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:04:54  450164.6      0.31      78.6       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:54  450168.3      0.31      78.5       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:04:54  450179.2      0.31      78.2       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:04:54  450194.4      0.31      77.7       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:54  450210.0      0.31      77.0       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:54  450223.6      0.31      76.6       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:54  450230.0      0.31      76.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:04:54  450236.4      0.30      76.0       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:55  450247.6      0.30      75.7       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[38]/D
    0:04:55  450261.7      0.30      74.7       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:55  450269.1      0.30      74.4       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:55  450280.0      0.30      73.8       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[38]/D
    0:04:55  450287.7      0.30      73.6       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:04:55  450287.2      0.30      73.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:04:55  450296.2      0.30      73.3       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:55  450300.0      0.30      73.2       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:55  450303.9      0.30      73.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:04:55  450309.8      0.30      72.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:04:55  450325.0      0.30      72.4       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:04:56  450328.9      0.30      72.3       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[38]/D
    0:04:56  450350.8      0.29      71.7       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:04:56  450362.2      0.29      71.1       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:56  450378.4      0.29      70.4       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:56  450399.7      0.29      69.5       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:56  450414.9      0.29      68.8       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:56  450418.9      0.29      68.7       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:04:56  450429.0      0.29      68.4       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:04:56  450431.9      0.29      68.3       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:57  450439.9      0.29      68.0       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[38]/D
    0:04:57  450441.7      0.29      67.9       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[38]/D
    0:04:57  450448.6      0.28      67.7       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:57  450452.1      0.28      67.6       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[39]/D
    0:04:57  450472.9      0.28      67.0       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:57  450488.3      0.28      66.4       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:57  450494.9      0.28      66.1       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:57  450502.6      0.28      66.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:04:57  450510.6      0.28      65.6       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:57  450515.4      0.28      65.4       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[38]/D
    0:04:57  450527.7      0.28      65.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:04:58  450528.4      0.28      65.1       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:04:58  450542.3      0.28      64.7       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:58  450553.5      0.27      64.1       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:58  450559.0      0.27      64.0       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[38]/D
    0:04:58  450574.5      0.27      63.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:04:58  450582.7      0.27      63.4       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:58  450595.2      0.27      63.2       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[38]/D
    0:04:58  450599.5      0.27      63.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:04:58  450604.3      0.27      63.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:04:58  450615.4      0.27      62.5       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:04:58  450625.8      0.27      62.2       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:58  450637.0      0.27      61.9       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:59  450645.2      0.27      61.5       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:59  450651.3      0.27      61.4       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:04:59  450656.9      0.27      61.2       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:59  450667.0      0.27      61.0       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:04:59  450676.3      0.27      60.8       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:04:59  450686.5      0.27      60.5       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:04:59  450699.5      0.27      60.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:04:59  450711.5      0.26      59.8       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:59  450718.9      0.26      59.6       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:00  450728.2      0.26      59.3       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[39]/D
    0:05:00  450743.9      0.26      59.0       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[38]/D
    0:05:00  450747.1      0.26      59.0       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[38]/D
    0:05:00  450751.6      0.26      58.6       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:00  450751.6      0.26      58.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:05:00  450751.9      0.26      58.5       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:00  450753.0      0.26      58.5       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[39]/D
    0:05:00  450758.5      0.26      58.4       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[38]/D
    0:05:00  450758.8      0.26      58.4       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:05:00  450762.0      0.26      58.3       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:05:01  450772.6      0.26      58.0       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[38]/D
    0:05:01  450780.9      0.26      57.8       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:05:01  450783.0      0.26      57.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:05:01  450784.1      0.26      57.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:05:01  450807.2      0.25      57.1       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:01  450818.1      0.25      56.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:05:01  450820.5      0.25      56.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:05:01  450823.4      0.25      56.6       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:01  450835.9      0.25      56.1       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:01  450844.2      0.25      55.8       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:02  450853.2      0.25      55.5       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:02  450855.1      0.25      55.4       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:05:02  450861.2      0.25      55.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:05:02  450862.5      0.25      55.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:05:02  450870.8      0.25      55.0       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[39]/D
    0:05:02  450874.8      0.25      54.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:05:02  450876.6      0.24      54.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:05:02  450876.6      0.24      54.8       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:05:02  450887.5      0.24      54.4       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:03  450890.7      0.24      54.4       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:03  450901.4      0.24      54.2       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:05:03  450903.8      0.24      54.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:05:03  450910.4      0.24      53.9       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[38]/D
    0:05:03  450915.2      0.24      53.9       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:03  450918.7      0.24      53.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:05:03  450922.9      0.24      53.6       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:03  450933.3      0.24      53.2       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:03  450934.9      0.24      53.2       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:03  450938.1      0.24      53.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:05:03  450946.6      0.24      52.9       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:03  450949.3      0.24      52.8       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:04  450956.7      0.24      52.5       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:05:04  450965.5      0.24      52.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:05:04  450971.9      0.24      52.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:05:04  450980.9      0.24      52.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:05:04  450983.3      0.24      52.1       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:04  450988.6      0.23      52.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:05:04  450995.5      0.23      51.8       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:04  451000.3      0.23      51.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:05:04  451002.7      0.23      51.6       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[39]/D
    0:05:04  451013.9      0.23      51.6       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:05:04  451029.1      0.23      51.2       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:05  451043.7      0.23      50.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:05:05  451054.1      0.23      50.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:05:05  451054.9      0.23      50.6       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:05:05  451055.9      0.23      50.6       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:05:05  451068.7      0.23      50.1       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:05  451075.6      0.23      49.9       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:05  451078.3      0.23      49.8       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:05  451084.7      0.23      49.7       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:05:05  451086.0      0.23      49.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:05:05  451096.9      0.23      49.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:05:05  451107.5      0.23      49.3       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:06  451116.6      0.23      48.9       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:06  451129.1      0.23      48.5       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:06  451132.3      0.23      48.5       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:06  451144.0      0.23      48.2       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:06  451147.2      0.23      48.1       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[39]/D
    0:05:06  451155.1      0.23      48.0       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[38]/D
    0:05:06  451159.9      0.22      47.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:05:06  451171.1      0.22      47.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:05:06  451182.5      0.22      47.5       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:06  451185.2      0.22      47.3       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[38]/D
    0:05:06  451193.2      0.22      47.2       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:07  451198.8      0.22      47.1       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[38]/D
    0:05:07  451199.6      0.22      47.0       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:07  451203.0      0.22      47.0       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:05:07  451203.0      0.22      46.9       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:07  451215.0      0.22      46.8       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:05:07  451218.2      0.22      46.7       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:05:07  451220.6      0.22      46.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:05:07  451225.9      0.22      46.3       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:07  451226.4      0.22      46.3       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:05:07  451227.2      0.22      46.2       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:08  451237.9      0.22      45.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:05:08  451244.8      0.22      45.7       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:05:08  451254.6      0.21      45.2       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:05:08  451265.0      0.21      44.9       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:05:08  451273.2      0.21      44.8       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[38]/D
    0:05:08  451282.0      0.21      44.7       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:05:08  451288.1      0.21      44.5       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[38]/D
    0:05:08  451297.5      0.21      44.4       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:08  451302.5      0.21      44.3       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[38]/D
    0:05:08  451307.0      0.21      44.3       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[39]/D
    0:05:08  451313.9      0.21      43.9       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:09  451320.6      0.21      43.7       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[38]/D
    0:05:09  451328.8      0.21      43.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:05:09  451338.4      0.20      43.2       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:05:09  451341.6      0.20      43.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:05:09  451350.9      0.20      42.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:05:09  451355.4      0.20      42.5       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:09  451359.7      0.20      42.4       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:05:09  451367.4      0.20      42.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:05:09  451376.2      0.20      42.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:05:09  451382.8      0.20      41.9       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:05:09  451390.0      0.20      41.7       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:05:09  451396.1      0.20      41.6       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:05:09  451401.2      0.20      41.4       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:05:10  451407.8      0.20      41.4       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:05:10  451411.3      0.20      41.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:05:10  451420.9      0.20      41.0       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:05:10  451426.2      0.20      40.7       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:10  451435.0      0.19      40.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:05:10  451440.8      0.19      40.4       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:05:10  451444.3      0.19      40.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:05:10  451451.5      0.19      40.1       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[38]/D
    0:05:10  451460.8      0.19      39.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:05:10  451467.4      0.19      39.5       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[39]/D
    0:05:10  451473.8      0.19      39.2       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:05:10  451474.3      0.19      39.1       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:10  451476.2      0.19      39.0       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:11  451483.7      0.19      38.8       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:05:11  451484.5      0.19      38.8       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:11  451486.3      0.19      38.7       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:11  451492.2      0.19      38.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:05:11  451502.3      0.19      38.4       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[38]/D
    0:05:11  451511.3      0.19      38.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:05:11  451518.2      0.19      38.0       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[38]/D
    0:05:11  451523.0      0.19      37.9       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[38]/D
    0:05:11  451529.7      0.18      37.5       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:05:11  451537.1      0.18      37.3       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:11  451544.8      0.18      37.1       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:11  451554.9      0.18      36.7       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[38]/D
    0:05:12  451559.5      0.18      36.6       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[38]/D
    0:05:12  451566.4      0.18      36.4       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[38]/D
    0:05:12  451574.6      0.18      36.1       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:05:12  451575.7      0.18      36.0       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:12  451577.3      0.18      35.9       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:12  451581.5      0.18      35.7       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[39]/D
    0:05:12  451586.6      0.18      35.6       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:05:12  451590.6      0.18      35.5       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:12  451594.6      0.18      35.4       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:05:12  451598.6      0.18      35.4       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[38]/D
    0:05:12  451598.8      0.18      35.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:05:12  451605.2      0.18      35.2       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:05:12  451607.3      0.18      35.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:05:13  451610.0      0.18      35.1       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:05:13  451613.5      0.18      35.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:05:13  451614.8      0.18      35.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:05:13  451622.2      0.18      35.0       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[38]/D
    0:05:13  451630.5      0.17      34.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:05:13  451631.0      0.17      34.6       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:13  451635.3      0.17      34.5       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:05:13  451640.1      0.17      34.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:05:13  451645.9      0.17      34.2       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[39]/D
    0:05:13  451652.3      0.17      34.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:05:13  451656.8      0.17      34.0       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:05:13  451662.4      0.17      33.9       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:13  451661.3      0.17      33.8       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:14  451661.6      0.17      33.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:05:14  451670.7      0.17      33.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:05:14  451678.9      0.17      33.3       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[38]/D
    0:05:14  451687.1      0.17      33.0       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[38]/D
    0:05:14  451688.5      0.17      32.9       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:05:14  451691.9      0.17      32.8       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:05:14  451694.6      0.17      32.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:05:14  451696.2      0.17      32.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:05:14  451699.1      0.17      32.5       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[38]/D
    0:05:14  451705.2      0.17      32.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:05:14  451707.6      0.17      32.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:05:14  451712.9      0.17      32.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:05:15  451719.6      0.17      32.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:05:15  451721.7      0.17      31.9       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[38]/D
    0:05:15  451726.2      0.16      31.8       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:15  451733.2      0.16      31.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:05:15  451740.6      0.16      31.5       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:05:15  451748.3      0.16      31.4       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:05:15  451749.1      0.16      31.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:05:15  451756.6      0.16      31.2       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[39]/D
    0:05:15  451762.2      0.16      31.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:05:15  451769.6      0.16      31.1       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:05:15  451776.3      0.16      30.9       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:15  451784.2      0.16      30.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:05:15  451790.4      0.16      30.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:05:15  451798.9      0.16      30.5       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:05:16  451809.5      0.16      30.3       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[39]/D
    0:05:16  451823.1      0.16      30.0       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:05:16  451829.7      0.16      29.9       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:16  451834.5      0.16      29.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:05:16  451837.4      0.16      29.7       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:16  451840.1      0.16      29.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:05:16  451842.5      0.16      29.4       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:05:16  451848.3      0.16      29.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:05:16  451853.1      0.16      29.1       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:16  451858.2      0.15      29.1       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:16  451866.2      0.15      29.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:05:16  451872.8      0.15      28.9       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[38]/D
    0:05:17  451881.6      0.15      28.8       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:17  451884.8      0.15      28.7       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:17  451890.4      0.15      28.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:05:17  451895.2      0.15      28.5       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[39]/D
    0:05:17  451898.9      0.15      28.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:05:17  451908.7      0.15      28.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:05:17  451913.5      0.15      28.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:05:17  451915.9      0.15      28.3       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:05:17  451921.0      0.15      28.2       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[38]/D
    0:05:17  451930.5      0.15      28.2       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[38]/D
    0:05:17  451939.3      0.15      28.1       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[38]/D
    0:05:17  451944.9      0.15      27.9       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:17  451947.0      0.15      27.9       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:05:18  451956.3      0.15      27.9       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[38]/D
    0:05:18  451961.1      0.15      27.8       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[38]/D
    0:05:18  451963.0      0.15      27.7       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:05:18  451969.1      0.15      27.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:05:18  451973.1      0.15      27.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:05:18  451975.0      0.15      27.5       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[38]/D
    0:05:18  451983.7      0.15      27.4       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:18  451992.2      0.15      27.2       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[39]/D
    0:05:18  451999.4      0.15      27.1       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[38]/D
    0:05:18  452004.7      0.15      27.0       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[38]/D
    0:05:18  452005.5      0.15      26.9       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:05:18  452013.3      0.15      26.8       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:05:18  452018.6      0.15      26.8       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[38]/D
    0:05:19  452023.9      0.15      26.7       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[38]/D
    0:05:19  452032.4      0.15      26.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:05:19  452038.3      0.14      26.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:05:19  452043.9      0.14      26.4       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:19  452048.6      0.14      26.3       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:19  452052.6      0.14      26.3       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:19  452058.2      0.14      26.2       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:19  452064.3      0.14      26.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:05:19  452071.0      0.14      25.9       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:05:19  452075.8      0.14      25.9       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:05:19  452086.4      0.14      25.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:05:19  452089.3      0.14      25.8       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:19  452096.8      0.14      25.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:05:20  452101.8      0.14      25.6       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:05:20  452108.8      0.14      25.5       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:20  452114.9      0.14      25.5       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:20  452120.2      0.14      25.4       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:05:20  452129.0      0.14      25.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:05:20  452136.4      0.14      25.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:05:20  452143.3      0.14      25.2       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:05:20  452147.6      0.14      25.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:05:20  452152.6      0.14      25.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:05:20  452158.2      0.14      25.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:05:20  452163.8      0.14      25.0       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[38]/D
    0:05:20  452167.8      0.14      24.9       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:05:20  452172.1      0.14      24.9       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[39]/D
    0:05:21  452176.9      0.14      24.7       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:21  452184.6      0.14      24.6       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[39]/D
    0:05:21  452191.2      0.14      24.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:05:21  452196.5      0.14      24.5       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[38]/D
    0:05:21  452203.7      0.14      24.4       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:05:21  452210.6      0.14      24.3       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:21  452219.9      0.13      24.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:05:21  452225.3      0.13      24.1       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:21  452231.9      0.13      24.0       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[38]/D
    0:05:21  452237.0      0.13      23.9       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:05:21  452238.6      0.13      23.9       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:05:21  452241.0      0.13      23.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:05:21  452247.9      0.13      23.8       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:21  452255.1      0.13      23.7       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:21  452258.2      0.13      23.7       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:05:22  452263.0      0.13      23.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:05:22  452264.9      0.13      23.6       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:05:22  452270.7      0.13      23.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:05:22  452275.0      0.13      23.4       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:05:22  452278.7      0.13      23.5       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:22  452284.6      0.13      23.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:05:22  452289.6      0.13      23.4       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:05:22  452301.1      0.13      23.3       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:22  452305.1      0.13      23.3       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:22  452306.7      0.13      23.2       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:22  452312.0      0.13      23.2       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:05:22  452316.5      0.13      23.1       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:05:22  452322.9      0.13      23.0       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:05:22  452327.7      0.13      23.0       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:05:23  452333.3      0.13      22.9       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:05:23  452343.4      0.13      22.8       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:23  452349.0      0.13      22.8       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:05:23  452360.7      0.13      22.7       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:05:23  452367.3      0.13      22.6       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[38]/D
    0:05:23  452374.2      0.13      22.5       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:23  452377.7      0.13      22.5       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:05:23  452388.9      0.13      22.5       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:23  452393.6      0.13      22.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:05:23  452398.4      0.13      22.3       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:23  452402.4      0.12      22.3       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:05:23  452408.8      0.12      22.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:05:23  452414.9      0.12      22.3       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:05:23  452417.6      0.12      22.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:05:24  452424.2      0.12      22.1       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[38]/D
    0:05:24  452431.9      0.12      22.0       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:24  452439.7      0.12      21.9       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[38]/D
    0:05:24  452443.4      0.12      21.9       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:05:24  452450.6      0.12      21.9       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[38]/D
    0:05:24  452456.7      0.12      21.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:05:24  452460.9      0.12      21.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:05:24  452465.2      0.12      21.6       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[38]/D
    0:05:24  452471.0      0.12      21.6       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:05:24  452477.7      0.12      21.5       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:05:24  452486.7      0.12      21.4       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:24  452496.1      0.12      21.3       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[38]/D
    0:05:24  452502.4      0.12      21.1       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:24  452509.1      0.12      21.1       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:24  452515.5      0.12      21.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:05:25  452520.5      0.12      21.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:05:25  452523.4      0.12      21.0       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:25  452528.8      0.12      20.9       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:05:25  452535.7      0.12      20.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:05:25  452540.7      0.12      20.8       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:05:25  452543.7      0.12      20.8       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:05:25  452544.7      0.12      20.8       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:25  452549.5      0.12      20.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:05:25  452555.6      0.12      20.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:05:25  452560.2      0.12      20.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:05:25  452569.2      0.12      20.5       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:05:25  452576.9      0.12      20.5       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[39]/D
    0:05:25  452586.5      0.12      20.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:05:26  452591.8      0.12      20.4       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:05:26  452594.5      0.11      20.4       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[38]/D
    0:05:26  452600.6      0.11      20.2       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:26  452608.3      0.11      20.2       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[38]/D
    0:05:26  452614.4      0.11      20.1       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[38]/D
    0:05:26  452622.9      0.11      20.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:05:26  452626.1      0.11      20.1       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:26  452632.8      0.11      19.9       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[38]/D
    0:05:26  452636.8      0.11      19.9       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[38]/D
    0:05:26  452640.8      0.11      19.8       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:05:26  452646.9      0.11      19.7       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:26  452650.1      0.11      19.6       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:26  452654.6      0.11      19.7       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:05:26  452666.0      0.11      19.6       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:27  452674.8      0.11      19.5       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[39]/D
    0:05:27  452680.4      0.11      19.4       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:27  452685.4      0.11      19.3       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:27  452691.0      0.11      19.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:05:27  452694.0      0.11      19.3       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:27  452697.7      0.11      19.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:05:27  452701.1      0.11      19.2       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:27  452705.4      0.11      19.2       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:27  452712.6      0.11      19.1       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:05:27  452717.6      0.11      19.1       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:27  452723.7      0.11      19.1       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:27  452727.2      0.11      19.1       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:27  452732.3      0.11      19.0       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:05:28  452739.7      0.11      19.0       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:28  452748.2      0.11      18.9       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:28  452756.5      0.11      18.8       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[39]/D
    0:05:28  452766.0      0.11      18.8       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:05:28  452773.8      0.11      18.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:05:28  452781.7      0.11      18.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:05:28  452787.6      0.11      18.6       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[39]/D
    0:05:28  452794.5      0.10      18.6       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:28  452810.2      0.10      18.5      24.2 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:05:28  452815.3      0.10      18.4      24.2 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:05:28  452820.6      0.10      18.4      24.2 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:05:28  452825.6      0.10      18.3      24.2 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:28  452833.6      0.10      18.3      24.2 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:28  452837.1      0.10      18.3      24.2 path/genblk1[24].path/path/genblk1.add_in_reg[38]/D
    0:05:29  452844.8      0.10      18.3      24.2 path/genblk1[27].path/path/genblk1.add_in_reg[39]/D
    0:05:29  452849.8      0.10      18.2      24.2 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:29  452854.9      0.10      18.1      24.2 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:29  452860.7      0.10      18.0      24.2 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:29  452863.1      0.10      18.0      24.2 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:29  452869.0      0.10      17.9      24.2 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:05:29  452870.6      0.10      17.9      24.2 path/genblk1[28].path/path/genblk1.add_in_reg[38]/D
    0:05:29  452876.4      0.10      17.8      24.2 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:05:29  452881.2      0.10      17.8      24.2 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:29  452886.0      0.10      17.8      24.2 path/genblk1[22].path/path/genblk1.add_in_reg[39]/D
    0:05:29  452890.3      0.10      17.7      24.2 path/genblk1[24].path/path/genblk1.add_in_reg[38]/D
    0:05:29  452894.0      0.10      17.7      24.2 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:05:29  452901.2      0.10      17.6      24.2 path/genblk1[29].path/path/genblk1.add_in_reg[38]/D
    0:05:29  452904.6      0.10      17.5      24.2 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:29  452909.1      0.10      17.5      24.2 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:05:30  452915.5      0.10      17.5      24.2 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:05:30  452923.2      0.10      17.5      24.2 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:05:30  452927.0      0.10      17.4      24.2 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:05:30  452934.4      0.10      17.4      24.2 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:30  452939.2      0.10      17.4      24.2 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:05:30  452942.9      0.10      17.3      24.2 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:05:30  452949.3      0.10      17.2      24.2 path/genblk1[31].path/path/genblk1.add_in_reg[38]/D
    0:05:30  452956.2      0.10      17.2      24.2 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:05:30  452960.5      0.10      17.1      24.2 path/genblk1[27].path/path/genblk1.add_in_reg[39]/D
    0:05:30  452966.1      0.10      17.0      24.2 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:05:30  452969.8      0.10      17.0      24.2 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:05:30  452972.7      0.10      17.0      24.2 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:05:30  452975.6      0.10      16.9      24.2 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:30  452979.9      0.10      16.9      24.2 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:30  452984.2      0.10      16.9      24.2 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:30  452989.7      0.10      16.9      24.2 path/genblk1[30].path/path/genblk1.add_in_reg[38]/D
    0:05:31  452991.6      0.10      16.8      24.2 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:05:31  452995.3      0.10      16.8      24.2 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:05:31  452998.0      0.10      16.7      24.2 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:05:31  453000.1      0.10      16.7      24.2 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:31  453002.8      0.10      16.7      24.2 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:05:31  453008.6      0.10      16.6      24.2 path/genblk1[24].path/path/genblk1.add_in_reg[38]/D
    0:05:31  453012.9      0.09      16.6      24.2 path/genblk1[29].path/path/genblk1.add_in_reg[39]/D
    0:05:31  453015.5      0.09      16.6      24.2 path/genblk1[27].path/path/genblk1.add_in_reg[39]/D
    0:05:31  453019.8      0.09      16.5      24.2 path/path/path/genblk1.add_in_reg[39]/D
    0:05:31  453025.4      0.09      16.6      24.2 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:05:31  453027.8      0.09      16.5      24.2 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:05:31  453029.9      0.09      16.5      24.2 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:31  453031.2      0.09      16.5      24.2 path/genblk1[30].path/path/genblk1.add_in_reg[38]/D
    0:05:31  453035.8      0.09      16.4      24.2 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:05:31  453039.0      0.09      16.4      24.2 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:05:31  453040.8      0.09      16.4      24.2 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:32  453048.0      0.09      16.3      24.2 path/genblk1[26].path/path/genblk1.add_in_reg[39]/D
    0:05:32  453052.8      0.09      16.2      24.2 path/genblk1[30].path/path/genblk1.add_in_reg[38]/D
    0:05:32  453057.6      0.09      16.1      24.2 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:05:32  453061.6      0.09      16.1      24.2 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:32  453065.6      0.09      16.0      24.2 path/genblk1[22].path/path/genblk1.add_in_reg[39]/D
    0:05:32  453067.2      0.09      15.9      24.2 path/genblk1[31].path/path/genblk1.add_in_reg[38]/D
    0:05:32  453073.5      0.09      15.7      24.2 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:32  453074.1      0.09      15.7      24.2 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:05:32  453076.7      0.09      15.6      24.2 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:05:32  453076.7      0.09      15.6      24.2 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:05:32  453082.6      0.09      15.5      24.2 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:05:32  453087.9      0.09      15.4      24.2 path/genblk1[24].path/path/genblk1.add_in_reg[38]/D
    0:05:32  453087.9      0.09      15.4      24.2 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:05:32  453091.9      0.09      15.3      24.2 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:05:32  453098.0      0.09      15.2      24.2 path/genblk1[27].path/path/genblk1.add_in_reg[39]/D
    0:05:32  453103.9      0.09      15.1      24.2 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:05:33  453108.6      0.09      15.1      24.2 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:05:33  453112.4      0.09      15.0      24.2 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:05:33  453112.9      0.09      15.0      24.2 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:05:33  453113.7      0.09      15.0      24.2 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:05:33  453117.4      0.09      14.9      24.2 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:33  453119.0      0.09      14.9      24.2 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:05:33  453123.3      0.09      14.8      24.2 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:05:33  453124.9      0.09      14.8      24.2 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:05:33  453128.6      0.09      14.7      24.2 path/genblk1[27].path/path/genblk1.add_in_reg[39]/D
    0:05:33  453131.8      0.09      14.7      24.2 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:05:33  453134.5      0.09      14.7      24.2 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:05:33  453135.2      0.09      14.7      24.2 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:05:33  453137.6      0.09      14.7      24.2 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:05:34  453137.6      0.09      14.7      24.2 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:05:34  453142.4      0.09      14.6      24.2 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:34  453145.4      0.09      14.6      24.2 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:05:34  453148.0      0.09      14.6      24.2 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:05:34  453150.1      0.09      14.6      24.2 path/genblk1[26].path/path/genblk1.add_in_reg[39]/D
    0:05:34  453152.0      0.09      14.6      24.2 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:05:34  453156.3      0.09      14.5      24.2 path/genblk1[27].path/path/genblk1.add_in_reg[39]/D
    0:05:34  453157.3      0.09      14.5      24.2 path/genblk1[31].path/path/genblk1.add_in_reg[38]/D
    0:05:34  453156.8      0.09      14.5      24.2 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:05:34  453158.1      0.09      14.5      24.2 path/genblk1[28].path/path/genblk1.add_in_reg[38]/D
    0:05:34  453161.6      0.09      14.5      24.2 path/genblk1[27].path/path/genblk1.add_in_reg[39]/D
    0:05:34  453166.4      0.08      14.5      24.2 path/genblk1[31].path/path/genblk1.add_in_reg[38]/D
    0:05:34  453171.7      0.08      14.3      24.2 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:05:35  453172.5      0.08      14.3      24.2 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:05:35  453175.7      0.08      14.3      24.2 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:35  453177.3      0.08      14.3      24.2 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:35  453178.3      0.08      14.2      24.2 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:35  453179.9      0.08      14.2      24.2 path/genblk1[27].path/path/genblk1.add_in_reg[39]/D
    0:05:35  453191.6      0.08      14.1      48.4 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:05:35  453191.6      0.08      14.1      48.4 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:35  453193.8      0.08      14.0      48.4 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:35  453194.6      0.08      14.0      48.4 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:05:36  453195.6      0.08      13.9      48.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:36  453197.2      0.08      13.9      48.4 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:37  453198.8      0.08      13.9      48.4 path/genblk1[24].path/path/genblk1.add_in_reg[38]/D
    0:05:38  453198.8      0.08      13.8      48.4 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:05:38  453200.4      0.08      13.8      48.4 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:05:39  453200.4      0.08      13.8      48.4 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:05:39  453200.4      0.08      13.7      48.4 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:40  453202.0      0.08      13.6      48.4                          
    0:05:43  453153.1      0.08      13.6      48.4                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:05:43  453153.1      0.08      13.6      48.4                          
    0:05:43  453141.9      0.08      13.5       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:43  453147.2      0.08      13.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:05:43  453150.7      0.08      13.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:05:43  453153.6      0.08      13.4       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[38]/D
    0:05:43  453153.3      0.08      13.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:05:43  453157.9      0.08      13.3       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:44  453157.9      0.08      13.3       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:05:44  453164.8      0.08      13.2       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:44  453170.1      0.08      13.1       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:44  453174.1      0.08      13.1       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:05:44  453174.9      0.08      13.1       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:05:44  453181.8      0.08      13.0       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:44  453182.6      0.08      13.0       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:05:44  453188.2      0.08      12.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:05:44  453190.6      0.08      12.9       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[39]/D
    0:05:44  453199.1      0.08      12.8       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:44  453201.0      0.08      12.8       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[38]/D
    0:05:44  453202.3      0.08      12.8       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[39]/D
    0:05:44  453205.5      0.08      12.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:05:44  453208.1      0.08      12.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:05:45  453212.7      0.08      12.7       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[39]/D
    0:05:45  453212.7      0.08      12.7       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:05:45  453215.6      0.08      12.7       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:05:45  453220.4      0.08      12.7       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[38]/D
    0:05:45  453225.7      0.08      12.6       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:45  453226.0      0.08      12.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:05:45  453227.8      0.08      12.6       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[39]/D
    0:05:45  453229.1      0.08      12.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:05:45  453235.3      0.08      12.5       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[39]/D
    0:05:45  453247.8      0.08      12.5      24.2 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:05:45  453257.9      0.08      12.4      24.2 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:45  453257.9      0.08      12.4      24.2 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:05:45  453259.5      0.08      12.4      24.2 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:46  453262.1      0.08      12.3      24.2 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:05:46  453267.7      0.08      12.3      24.2 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:46  453269.6      0.08      12.3      24.2 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:46  453282.1      0.08      12.1      24.2 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:46  453285.5      0.08      12.0      24.2 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:46  453288.7      0.08      12.0      24.2 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:05:46  453294.8      0.08      12.0      24.2 path/genblk1[28].path/path/genblk1.add_in_reg[38]/D
    0:05:46  453296.7      0.08      11.9      24.2 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:05:46  453305.2      0.08      11.9      24.2 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:46  453308.9      0.08      11.8      24.2 path/genblk1[27].path/path/genblk1.add_in_reg[39]/D
    0:05:46  453312.9      0.08      11.8      24.2 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:05:46  453321.7      0.08      11.7      24.2 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:47  453321.7      0.08      11.7      24.2 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:47  453331.3      0.08      11.6      24.2 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:05:47  453335.3      0.08      11.5      24.2 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:47  453335.3      0.08      11.5      24.2 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:47  453343.8      0.08      11.5      24.2 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:47  453345.9      0.08      11.4      24.2 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:47  453353.4      0.08      11.3      24.2 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:47  453360.0      0.08      11.3      24.2 path/genblk1[22].path/path/genblk1.add_in_reg[39]/D
    0:05:47  453364.3      0.08      11.2      24.2 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:47  453373.1      0.08      11.1      24.2 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:47  453376.0      0.08      11.1      24.2 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:05:47  453377.0      0.08      11.1      24.2 path/genblk1[31].path/path/genblk1.add_in_reg[38]/D
    0:05:47  453380.2      0.08      11.1      24.2 path/genblk1[22].path/path/genblk1.add_in_reg[39]/D
    0:05:48  453382.6      0.08      11.1      24.2 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:05:48  453384.2      0.08      11.1      24.2 path/genblk1[24].path/path/genblk1.add_in_reg[38]/D
    0:05:48  453395.7      0.08      11.1      24.2 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:48  453396.7      0.08      11.0      24.2 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:48  453400.5      0.08      11.0      24.2 path/genblk1[24].path/path/genblk1.add_in_reg[38]/D
    0:05:48  453402.6      0.08      11.0      24.2 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:05:48  453403.4      0.08      11.0      24.2 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:48  453406.6      0.08      10.9      24.2 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:05:48  453412.2      0.07      10.9      24.2 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:05:48  453421.7      0.07      10.8      24.2 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:48  453425.7      0.07      10.7      24.2 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:05:48  453432.4      0.07      10.7      24.2 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:05:49  453438.5      0.07      10.6      24.2 path/genblk1[22].path/path/genblk1.add_in_reg[39]/D
    0:05:49  453441.1      0.07      10.6      24.2 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:49  453452.1      0.07      10.6      24.2 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:05:49  453462.7      0.07      10.6      24.2 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:49  453469.1      0.07      10.5      24.2 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:49  453477.6      0.07      10.5      24.2 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:49  453477.6      0.07      10.5      24.2 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:49  453478.1      0.07      10.5      24.2 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:05:49  453482.6      0.07      10.5      24.2 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:05:49  453489.0      0.07      10.5      24.2 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:05:49  453495.1      0.07      10.4      24.2 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:05:49  453500.2      0.07      10.4      24.2 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:05:49  453507.6      0.07      10.3      24.2 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:50  453509.8      0.07      10.3      24.2 path/genblk1[29].path/path/genblk1.add_in_reg[38]/D
    0:05:50  453517.2      0.07      10.3      24.2 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:05:50  453524.4      0.07      10.3      24.2 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:05:50  453525.2      0.07      10.3      24.2 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:05:50  453529.7      0.07      10.2      24.2 path/genblk1[24].path/path/genblk1.add_in_reg[38]/D
    0:05:50  453529.7      0.07      10.2      24.2 path/genblk1[31].path/path/genblk1.add_in_reg[38]/D
    0:05:50  453536.4      0.07      10.1      24.2 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:05:50  453537.2      0.07      10.1      24.2 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:50  453541.7      0.07      10.1      24.2 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:05:50  453544.4      0.07      10.1      24.2 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:05:50  453552.9      0.07      10.0      24.2 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:05:51  453555.3      0.07      10.0      24.2 path/genblk1[28].path/path/genblk1.add_in_reg[38]/D
    0:05:51  453557.9      0.07      10.0      24.2 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:51  453565.9      0.07       9.9      24.2 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:05:51  453567.2      0.07       9.9      24.2 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:05:51  453572.0      0.07       9.8      24.2 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:51  453575.2      0.07       9.8      24.2 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:05:51  453576.3      0.07       9.8      24.2 path/path/path/genblk1.add_in_reg[39]/D
    0:05:51  453576.3      0.07       9.8      24.2 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:05:51  453582.9      0.07       9.7      24.2 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:05:51  453584.5      0.07       9.7      24.2 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:52  453586.1      0.07       9.7      24.2 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:05:52  453586.1      0.07       9.7      24.2 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:05:52  453592.0      0.07       9.7      24.2 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:05:52  453595.7      0.07       9.7      24.2 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:05:52  453598.1      0.07       9.6      24.2 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:52  453609.0      0.07       9.6      48.4 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:05:52  453609.8      0.07       9.6      48.4 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:52  453609.5      0.07       9.6      48.4 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:05:52  453609.8      0.07       9.5      48.4 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:52  453615.1      0.07       9.5      48.4 path/genblk1[26].path/path/genblk1.add_in_reg[39]/D
    0:05:52  453619.4      0.07       9.5      48.4 path/genblk1[28].path/path/genblk1.add_in_reg[38]/D
    0:05:52  453634.0      0.07       9.4      48.4 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:52  453639.6      0.07       9.4      48.4 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:53  453639.6      0.07       9.4      48.4 path/genblk1[31].path/path/genblk1.add_in_reg[38]/D
    0:05:53  453639.6      0.07       9.4      48.4 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:05:53  453644.4      0.07       9.3      48.4 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:05:53  453644.4      0.07       9.3      48.4 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:05:53  453644.4      0.07       9.3      48.4 path/genblk1[22].path/path/genblk1.add_in_reg[39]/D
    0:05:53  453652.6      0.07       9.3      48.4 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:53  453658.7      0.07       9.3      48.4 path/genblk1[24].path/path/genblk1.add_in_reg[38]/D
    0:05:53  453665.1      0.07       9.2      48.4 path/genblk1[28].path/path/genblk1.add_in_reg[38]/D
    0:05:53  453665.7      0.07       9.2      48.4 path/genblk1[28].path/path/genblk1.add_in_reg[38]/D
    0:05:53  453667.2      0.07       9.2      48.4 path/genblk1[28].path/path/genblk1.add_in_reg[38]/D
    0:05:53  453670.7      0.07       9.1      48.4 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:53  453671.8      0.07       9.1      48.4 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:05:54  453673.1      0.07       9.1      48.4 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:05:54  453680.3      0.07       9.1      48.4 path/genblk1[27].path/path/genblk1.add_in_reg[39]/D
    0:05:54  453681.6      0.07       9.1      48.4 path/genblk1[23].path/path/genblk1.add_in_reg[38]/D
    0:05:54  453681.6      0.07       9.1      48.4 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:05:54  453681.3      0.07       9.1      48.4 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:05:54  453685.3      0.07       9.0      48.4 path/genblk1[31].path/path/genblk1.add_in_reg[38]/D
    0:05:54  453686.4      0.06       9.0      48.4 path/genblk1[28].path/path/genblk1.add_in_reg[38]/D
    0:05:54  453692.5      0.06       9.0      48.4 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:05:54  453693.6      0.06       9.0      48.4 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:05:54  453694.1      0.06       9.0      48.4 path/genblk1[29].path/path/genblk1.add_in_reg[38]/D
    0:05:54  453695.2      0.06       9.0      48.4 path/genblk1[22].path/path/genblk1.add_in_reg[39]/D
    0:05:54  453700.0      0.06       8.9      48.4 path/genblk1[22].path/path/genblk1.add_in_reg[39]/D
    0:05:55  453707.1      0.06       8.9      48.4 path/genblk1[31].path/path/genblk1.add_in_reg[38]/D
    0:05:55  453710.1      0.06       8.9      48.4 path/genblk1[30].path/path/genblk1.add_in_reg[38]/D
    0:05:55  453711.7      0.06       8.9      48.4 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:05:55  453715.7      0.06       8.9      48.4 path/genblk1[22].path/path/genblk1.add_in_reg[39]/D
    0:05:55  453715.4      0.06       8.9      48.4 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:05:55  453715.7      0.06       8.9      48.4 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:05:55  453721.8      0.06       8.9      48.4 path/genblk1[24].path/path/genblk1.add_in_reg[38]/D
    0:05:55  453724.2      0.06       8.9      48.4 path/path/path/genblk1.add_in_reg[39]/D
    0:05:55  453724.2      0.06       8.9      48.4 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:05:55  453725.5      0.06       8.8      48.4 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:55  453732.7      0.06       8.7      48.4 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:05:55  453736.4      0.06       8.7      48.4 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:05:56  453745.7      0.06       8.7      48.4 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:05:56  453746.0      0.06       8.7      48.4 path/genblk1[29].path/path/genblk1.add_in_reg[38]/D
    0:05:56  453746.8      0.06       8.7      48.4 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:05:56  453753.4      0.06       8.6      48.4 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:56  453756.4      0.06       8.5      48.4 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:05:56  453756.4      0.06       8.5      48.4 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:05:56  453757.4      0.06       8.5      48.4 path/genblk1[29].path/path/genblk1.add_in_reg[38]/D
    0:05:57  453743.1      0.06       8.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:05:57  453744.4      0.06       8.5       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:05:57  453752.9      0.06       8.4       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:05:57  453753.4      0.06       8.4       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[38]/D
    0:05:58  453757.4      0.06       8.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:05:58  453759.8      0.06       8.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:05:58  453759.8      0.06       8.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:05:58  453760.3      0.06       8.3       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[39]/D
    0:05:58  453760.9      0.06       8.3       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:05:58  453763.3      0.06       8.3       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:58  453765.9      0.06       8.2       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:58  453767.0      0.06       8.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:05:58  453770.7      0.06       8.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:05:59  453771.5      0.06       8.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:05:59  453771.5      0.06       8.2       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:05:59  453774.2      0.06       8.2       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[38]/D
    0:05:59  453774.2      0.06       8.2       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:05:59  453774.7      0.06       8.2       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[39]/D
    0:05:59  453776.8      0.06       8.1       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:59  453781.1      0.06       8.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:05:59  453786.9      0.06       8.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:05:59  453790.9      0.06       8.1       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[38]/D
    0:05:59  453792.0      0.06       8.1       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[39]/D
    0:05:59  453794.9      0.06       8.0       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:59  453801.0      0.06       8.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:06:00  453801.0      0.06       8.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:06:00  453805.3      0.06       8.0       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[38]/D
    0:06:00  453807.7      0.06       8.0       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:06:00  453807.7      0.06       8.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:06:00  453810.6      0.06       8.0       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:00  453813.0      0.06       7.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:06:00  453815.4      0.06       7.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:06:00  453819.1      0.06       7.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:06:00  453821.8      0.06       7.9       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:06:00  453825.3      0.06       7.9       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:06:00  453829.0      0.06       7.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:06:00  453832.4      0.06       7.9       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:01  453833.8      0.06       7.8       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:01  453836.4      0.06       7.8       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:01  453840.9      0.06       7.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:06:01  453844.7      0.06       7.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:06:01  453848.1      0.06       7.7       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[38]/D
    0:06:01  453852.1      0.06       7.7       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[39]/D
    0:06:01  453855.8      0.06       7.7       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:01  453858.5      0.06       7.7       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[38]/D
    0:06:01  453862.0      0.06       7.7       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:06:01  453865.4      0.06       7.6       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[38]/D
    0:06:01  453867.3      0.06       7.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:06:01  453868.9      0.05       7.6       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:06:01  453871.8      0.05       7.6       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:06:02  453872.1      0.05       7.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:06:02  453873.9      0.05       7.5       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[38]/D
    0:06:02  453874.7      0.05       7.5       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:06:02  453875.5      0.05       7.5       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:02  453878.5      0.05       7.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:06:02  453879.0      0.05       7.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:06:02  453885.4      0.05       7.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:06:02  453886.7      0.05       7.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:06:02  453889.1      0.05       7.5       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[38]/D
    0:06:02  453890.2      0.05       7.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:06:02  453894.7      0.05       7.4       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:06:02  453897.6      0.05       7.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:06:02  453899.7      0.05       7.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:06:02  453905.1      0.05       7.3       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[38]/D
    0:06:02  453908.5      0.05       7.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:06:03  453912.8      0.05       7.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:06:03  453919.2      0.05       7.2       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:03  453924.7      0.05       7.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:06:03  453928.2      0.05       7.1       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:03  453929.0      0.05       7.1       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:03  453932.2      0.05       7.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:06:03  453936.2      0.05       7.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:06:03  453939.9      0.05       7.1       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:03  453943.4      0.05       7.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:06:03  453945.0      0.05       7.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:06:03  453950.0      0.05       7.0       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:03  453951.9      0.05       7.0       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[38]/D
    0:06:03  453954.0      0.05       7.0       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[38]/D
    0:06:03  453959.3      0.05       7.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:06:04  453963.3      0.05       6.9       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:06:04  453968.1      0.05       6.9       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:06:04  453971.6      0.05       6.9       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:04  453973.7      0.05       6.8       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:04  453976.6      0.05       6.8       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:04  453980.6      0.05       6.7       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:04  453984.3      0.05       6.7       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:06:04  453986.4      0.05       6.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:06:04  453989.1      0.05       6.7       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:06:04  453994.2      0.05       6.7       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[39]/D
    0:06:04  453998.4      0.05       6.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:06:04  454004.0      0.05       6.6       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:06:04  454008.5      0.05       6.6       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[39]/D
    0:06:04  454010.1      0.05       6.6       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:06:05  454012.3      0.05       6.5       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:05  454015.2      0.05       6.5       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:05  454019.4      0.05       6.5       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:06:05  454022.1      0.05       6.5       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:05  454023.2      0.05       6.5       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[39]/D
    0:06:05  454024.5      0.05       6.4       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:05  454027.9      0.05       6.4       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[39]/D
    0:06:05  454033.5      0.05       6.4       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:06:05  454036.5      0.05       6.3       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[39]/D
    0:06:05  454038.1      0.05       6.3       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:05  454038.9      0.05       6.3       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:06:05  454043.9      0.05       6.3       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:05  454048.4      0.05       6.2       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:05  454052.7      0.05       6.2       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:06:06  454054.8      0.05       6.2       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[38]/D
    0:06:06  454057.5      0.05       6.2       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:06  454060.7      0.05       6.2       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:06:06  454065.7      0.05       6.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:06:06  454070.5      0.05       6.1       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[39]/D
    0:06:06  454073.7      0.04       6.1       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[39]/D
    0:06:06  454077.7      0.04       6.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:06:06  454080.6      0.04       6.1       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:06  454084.6      0.04       6.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:06:06  454087.3      0.04       6.0       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[39]/D
    0:06:06  454090.2      0.04       6.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:06:06  454094.2      0.04       6.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:06:06  454096.3      0.04       6.0       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[39]/D
    0:06:07  454098.4      0.04       6.0       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[38]/D
    0:06:07  454099.5      0.04       6.0       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:07  454100.0      0.04       5.9       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:06:07  454100.0      0.04       5.9       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[38]/D
    0:06:07  454100.8      0.04       5.9       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:07  454103.8      0.04       5.9       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:07  454107.7      0.04       5.9       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:07  454108.5      0.04       5.9       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:07  454109.1      0.04       5.9       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:06:07  454113.9      0.04       5.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:06:07  454115.7      0.04       5.8       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:07  454116.8      0.04       5.8       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:07  454120.0      0.04       5.8       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:06:07  454120.0      0.04       5.8       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:08  454123.2      0.04       5.8       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:06:08  454124.5      0.04       5.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:06:08  454125.3      0.04       5.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:06:08  454127.4      0.04       5.7       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:08  454129.3      0.04       5.7       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:08  454130.1      0.04       5.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:06:08  454133.5      0.04       5.7       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:06:08  454135.9      0.04       5.7       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:08  454138.3      0.04       5.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:06:08  454139.9      0.04       5.6       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:06:09  454139.9      0.04       5.6       0.0                          
    0:06:10  454139.9      0.04       5.6       0.0                          
    0:06:24  452991.6      0.04       5.6       0.0                          
    0:06:28  452808.9      0.04       5.7       0.0                          
    0:06:33  452734.9      0.05       5.7       0.0                          
    0:06:35  452714.4      0.05       5.7       0.0                          
    0:06:36  452706.5      0.05       5.7       0.0                          
    0:06:36  452703.8      0.05       5.7       0.0                          
    0:06:36  452703.8      0.05       5.7       0.0                          
    0:06:37  452705.4      0.05       5.7       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:38  452726.9      0.04       5.4       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:06:38  452750.9      0.04       5.2       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[38]/D
    0:06:38  452772.4      0.04       5.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:06:41  452782.5      0.04       5.0       0.0                          
    0:06:43  452453.8      0.08       5.3       0.0                          
    0:06:44  452438.9      0.08       5.3       0.0                          
    0:06:44  452438.9      0.08       5.3       0.0                          
    0:06:44  452438.9      0.08       5.3       0.0                          
    0:06:44  452438.9      0.08       5.3       0.0                          
    0:06:44  452438.9      0.08       5.3       0.0                          
    0:06:45  452438.9      0.08       5.3       0.0                          
    0:06:45  452444.7      0.05       5.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:06:45  452445.2      0.05       5.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:06:45  452445.8      0.04       5.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:06:46  452452.4      0.04       5.0       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:06:46  452455.4      0.04       5.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:06:46  452456.4      0.04       4.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:06:46  452460.9      0.04       4.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:06:46  452465.2      0.04       4.9       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:46  452467.9      0.04       4.9       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[38]/D
    0:06:46  452471.3      0.04       4.8       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:46  452472.9      0.04       4.8       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:06:46  452480.6      0.04       4.8       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:46  452483.3      0.04       4.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:06:46  452492.3      0.04       4.7       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:47  452500.8      0.04       4.6       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:47  452504.3      0.04       4.6       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:47  452513.1      0.04       4.5       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:47  452513.3      0.04       4.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:06:47  452518.1      0.04       4.5       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:47  452525.0      0.04       4.4       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:47  452529.0      0.04       4.4       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:06:47  452532.8      0.04       4.4       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:47  452532.8      0.04       4.4       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[39]/D
    0:06:47  452534.4      0.04       4.4       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[39]/D
    0:06:47  452536.7      0.04       4.4       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[39]/D
    0:06:48  452538.1      0.04       4.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:06:48  452538.1      0.04       4.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:06:48  452539.9      0.04       4.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:06:48  452539.9      0.04       4.3       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:48  452541.3      0.04       4.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:06:48  452547.7      0.04       4.3       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:48  452552.7      0.04       4.2       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:06:48  452553.2      0.04       4.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:06:48  452554.6      0.04       4.2       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:48  452555.6      0.04       4.2       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[39]/D
    0:06:48  452564.1      0.04       4.2       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:48  452567.9      0.04       4.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:06:49  452572.9      0.04       4.1       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:06:49  452581.2      0.04       4.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:06:49  452583.0      0.04       4.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:06:49  452591.8      0.04       4.0       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:06:49  452600.3      0.04       3.9       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:49  452601.1      0.04       3.9       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:49  452604.8      0.04       3.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:06:49  452609.1      0.04       3.9       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:49  452615.8      0.04       3.8       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:49  452619.5      0.04       3.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:06:49  452620.0      0.04       3.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:06:50  452620.3      0.04       3.7       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:06:50  452627.5      0.04       3.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:06:50  452628.3      0.04       3.7       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:50  452632.5      0.04       3.6       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:50  452634.9      0.04       3.6       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:50  452641.3      0.04       3.6       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:50  452643.4      0.04       3.6       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:50  452643.4      0.04       3.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:06:50  452648.2      0.04       3.6       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:06:50  452654.1      0.04       3.5       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:50  452661.5      0.04       3.5       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[39]/D
    0:06:50  452665.0      0.03       3.5       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:50  452669.5      0.03       3.5       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:06:51  452672.1      0.03       3.5       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:51  452677.7      0.03       3.4       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:51  452688.1      0.03       3.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:06:51  452688.1      0.03       3.4       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[39]/D
    0:06:51  452692.4      0.03       3.4       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:06:51  452694.5      0.03       3.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:06:51  452697.7      0.03       3.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:06:52  452697.4      0.03       3.4       0.0                          
    0:06:52  452633.3      0.03       3.4       0.0                          
    0:06:53  452582.0      0.03       3.4       0.0                          
    0:06:53  452509.1      0.03       3.4       0.0                          
    0:06:53  452420.2      0.03       3.4       0.0                          
    0:06:54  452325.8      0.03       3.4       0.0                          
    0:06:54  452248.4      0.03       3.4       0.0                          
    0:06:54  452186.2      0.03       3.4       0.0                          
    0:06:55  452120.2      0.03       3.4       0.0                          
    0:07:01  452021.8      0.03       3.4       0.0                          
    0:07:09  451998.4      0.03       3.4       0.0                          
    0:07:09  451909.5      0.03       3.4       0.0                          
    0:07:09  451822.8      0.03       3.4       0.0                          
    0:07:10  451732.1      0.03       3.4       0.0                          
    0:07:10  451643.3      0.03       3.4       0.0                          
    0:07:11  451554.4      0.03       3.4       0.0                          
    0:07:11  451465.6      0.03       3.4       0.0                          
    0:07:11  451374.1      0.03       3.4       0.0                          
    0:07:11  451309.7      0.03       3.4       0.0                          
    0:07:12  451242.7      0.03       3.4       0.0                          
    0:07:12  451174.0      0.03       3.4       0.0                          
    0:07:12  451098.0      0.03       3.4       0.0                          
    0:07:13  451010.2      0.03       3.4       0.0                          
    0:07:13  450922.7      0.03       3.4       0.0                          
    0:07:14  450834.3      0.03       3.4       0.0                          
    0:07:14  450743.1      0.03       3.4       0.0                          
    0:07:14  450649.7      0.03       3.4       0.0                          
    0:07:15  450561.2      0.03       3.4       0.0                          
    0:07:15  450490.1      0.03       3.4       0.0                          
    0:07:15  450420.7      0.03       3.4       0.0                          
    0:07:16  450356.3      0.03       3.4       0.0                          
    0:07:16  450289.6      0.03       3.4       0.0                          
    0:07:16  450203.4      0.03       3.4       0.0                          
    0:07:17  450115.9      0.03       3.4       0.0                          
    0:07:17  450028.1      0.03       3.4       0.0                          
    0:07:18  449931.8      0.03       3.4       0.0                          
    0:07:18  449845.6      0.03       3.3       0.0                          
    0:07:19  449720.3      0.03       3.3       0.0                          
    0:07:19  449608.6      0.03       3.3       0.0                          
    0:07:20  449498.5      0.03       3.3       0.0                          
    0:07:20  449386.8      0.03       3.3       0.0                          
    0:07:21  449276.7      0.03       3.3       0.0                          
    0:07:21  449164.9      0.03       3.3       0.0                          
    0:07:22  449053.2      0.03       3.3       0.0                          
    0:07:22  448943.1      0.03       3.3       0.0                          
    0:07:23  448831.4      0.03       3.3       0.0                          
    0:07:23  448721.2      0.03       3.3       0.0                          
    0:07:24  448609.5      0.03       3.3       0.0                          
    0:07:25  448499.4      0.03       3.3       0.0                          
    0:07:25  448387.7      0.03       3.3       0.0                          
    0:07:26  448276.8      0.03       3.3       0.0                          
    0:07:26  448165.8      0.03       3.3       0.0                          
    0:07:27  448054.9      0.03       3.3       0.0                          
    0:07:27  447944.0      0.03       3.3       0.0                          
    0:07:28  447831.5      0.03       3.3       0.0                          
    0:07:28  447720.6      0.03       3.3       0.0                          
    0:07:29  447604.8      0.03       3.3       0.0                          
    0:07:29  447477.2      0.03       3.3       0.0                          
    0:07:30  447343.9      0.03       3.3       0.0                          
    0:07:30  447205.0      0.03       3.3       0.0                          
    0:07:31  447071.0      0.03       3.3       0.0                          
    0:07:31  446938.5      0.03       3.3       0.0                          
    0:07:32  446794.1      0.03       3.3       0.0                          
    0:07:32  446660.8      0.03       3.3       0.0                          
    0:07:33  446522.0      0.03       3.3       0.0                          
    0:07:33  446387.9      0.03       3.3       0.0                          
    0:07:34  446255.4      0.03       3.3       0.0                          
    0:07:35  446111.0      0.03       3.3       0.0                          
    0:07:35  445977.7      0.03       3.3       0.0                          
    0:07:36  445838.9      0.03       3.3       0.0                          
    0:07:36  445704.8      0.03       3.3       0.0                          
    0:07:37  445572.3      0.03       3.3       0.0                          
    0:07:37  445427.9      0.03       3.3       0.0                          
    0:07:38  445294.6      0.03       3.3       0.0                          
    0:07:39  445155.8      0.03       3.3       0.0                          
    0:07:39  445021.7      0.03       3.3       0.0                          
    0:07:40  444889.2      0.03       3.3       0.0                          
    0:07:40  444774.3      0.03       3.3       0.0                          
    0:07:41  444622.7      0.03       3.4       0.0                          
    0:07:41  444478.3      0.03       3.4       0.0                          
    0:07:42  444332.2      0.03       3.4       0.0                          
    0:07:42  444206.2      0.03       3.4       0.0                          
    0:07:42  444159.1      0.03       3.5       0.0                          
    0:07:42  444158.3      0.03       3.5       0.0                          
    0:07:42  444153.8      0.03       3.5       0.0                          
    0:07:45  444130.4      0.03       3.5       0.0                          
    0:07:45  444127.7      0.03       3.5       0.0                          
    0:07:46  444126.6      0.03       3.5       0.0                          
    0:07:46  444123.4      0.03       3.5       0.0                          
    0:07:47  444122.9      0.03       3.5       0.0                          
    0:07:47  444121.3      0.03       3.5       0.0                          
    0:07:47  444118.9      0.03       3.5       0.0                          
    0:07:48  444118.4      0.03       3.5       0.0                          
    0:07:48  444116.8      0.03       3.5       0.0                          
    0:07:48  444116.0      0.03       3.5       0.0                          
    0:07:49  444113.1      0.03       3.5       0.0                          
    0:07:49  444112.5      0.03       3.5       0.0                          
    0:07:55  444110.9      0.03       3.5       0.0                          
    0:07:55  444109.6      0.03       3.5       0.0                          
    0:07:55  444109.1      0.03       3.5       0.0                          
    0:07:59  444106.7      0.03       3.5       0.0                          
    0:07:59  444100.8      0.03       3.5       0.0                          
    0:08:01  444097.6      0.03       3.5       0.0                          
    0:08:02  444065.4      0.05       3.7       0.0                          
    0:08:02  444062.5      0.05       3.7       0.0                          
    0:08:03  444062.5      0.05       3.7       0.0                          
    0:08:03  444062.5      0.05       3.7       0.0                          
    0:08:03  444062.5      0.05       3.7       0.0                          
    0:08:03  444062.5      0.05       3.7       0.0                          
    0:08:03  444062.5      0.05       3.7       0.0                          
    0:08:03  444066.5      0.04       3.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:08:04  444070.8      0.04       3.5       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[39]/D
    0:08:04  444105.9      0.03       3.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:08:04  444130.1      0.03       3.4       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:08:05  444130.9      0.03       3.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:08:05  444136.2      0.03       3.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:08:05  444136.7      0.03       3.3       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:08:05  444141.5      0.03       3.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:08:05  444142.3      0.03       3.3       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[39]/D
    0:08:05  444150.6      0.03       3.2       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:08:05  444153.5      0.03       3.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:08:05  444154.6      0.03       3.2       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:08:05  444154.6      0.03       3.2       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:08:05  444154.6      0.03       3.2       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[39]/D
    0:08:05  444158.5      0.03       3.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:08:06  444167.3      0.03       3.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:08:06  444168.1      0.03       3.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:08:06  444172.4      0.03       3.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:08:06  444172.9      0.03       3.0       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:08:06  444175.0      0.03       3.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:08:06  444181.4      0.03       3.0       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:08:06  444183.8      0.03       3.0       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:08:06  444187.5      0.03       3.0       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:08:06  444187.5      0.03       3.0       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[39]/D
    0:08:06  444194.2      0.03       2.9       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:08:06  444195.5      0.03       2.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:08:07  444201.6      0.03       2.9       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:08:07  444205.6      0.03       2.9       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:08:07  444211.7      0.03       2.8       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:08:07  444213.9      0.03       2.7       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:08:07  444218.1      0.03       2.7       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:08:07  444217.9      0.03       2.7       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:08:07  444219.7      0.03       2.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:08:07  444222.7      0.03       2.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:08:07  444222.7      0.03       2.7       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:08:07  444225.6      0.03       2.7       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:08:07  444230.1      0.03       2.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:08:07  444230.9      0.03       2.7       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[38]/D
    0:08:07  444234.9      0.03       2.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:08:08  444237.8      0.03       2.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:08:08  444239.7      0.03       2.6       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:08:08  444247.4      0.03       2.6       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:08:08  444247.4      0.03       2.6       0.0 path/genblk1[21].path/path/add_out_reg[39]/D
    0:08:08  444251.1      0.03       2.5       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:08:08  444252.2      0.03       2.5       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:08:08  444251.4      0.03       2.5       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:08:08  444253.0      0.03       2.5       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:08:08  444254.8      0.03       2.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:08:08  444264.9      0.03       2.4       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:08:09  444267.6      0.03       2.4       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[39]/D
    0:08:09  444271.6      0.03       2.4       0.0 path/genblk1[29].path/path/add_out_reg[39]/D
    0:08:09  444271.6      0.03       2.4       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:08:09  444273.2      0.03       2.4       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:08:09  444275.6      0.03       2.4       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[39]/D
    0:08:09  444280.9      0.03       2.3       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:08:09  444280.9      0.03       2.3       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:08:09  444282.8      0.03       2.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:08:09  444283.3      0.03       2.3       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[39]/D
    0:08:09  444284.9      0.03       2.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:08:10  444289.4      0.03       2.3       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:08:10  444290.0      0.03       2.3       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:08:10  444290.7      0.03       2.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:08:10  444293.7      0.03       2.3       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:08:10  444299.5      0.03       2.3       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:08:10  444301.1      0.03       2.2       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:08:10  444311.0      0.03       2.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:08:10  444312.6      0.03       2.2       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:08:10  444315.8      0.03       2.2       0.0 path/genblk1[21].path/path/add_out_reg[39]/D
    0:08:10  444316.8      0.03       2.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:08:10  444319.7      0.02       2.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:08:11  444324.8      0.02       2.2       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:08:11  444330.1      0.02       2.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:08:11  444335.4      0.02       2.1       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[39]/D
    0:08:11  444339.4      0.02       2.1       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[38]/D
    0:08:11  444340.2      0.02       2.1       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[38]/D
    0:08:11  444341.0      0.02       2.1       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:08:11  444341.3      0.02       2.1       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[38]/D
    0:08:11  444342.1      0.02       2.1       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[38]/D
    0:08:11  444346.1      0.02       2.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:08:11  444353.3      0.02       2.1       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[39]/D
    0:08:11  444357.8      0.02       2.1       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:08:11  444358.0      0.02       2.0       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:08:12  444364.2      0.02       2.0       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:08:12  444364.4      0.02       2.0       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:08:12  444367.4      0.02       2.0       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:08:12  444372.7      0.02       2.0       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:08:12  444376.9      0.02       2.0       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:08:12  444379.9      0.02       1.9       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:08:12  444385.7      0.02       1.9       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:08:12  444391.3      0.02       1.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:08:12  444394.0      0.02       1.9       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:08:12  444395.8      0.02       1.9       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[39]/D
    0:08:12  444397.1      0.02       1.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:08:12  444397.9      0.02       1.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:08:12  444403.5      0.02       1.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:08:12  444408.1      0.02       1.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:08:13  444408.1      0.02       1.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:08:13  444414.2      0.02       1.8       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:08:13  444417.1      0.02       1.8       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:08:13  444421.1      0.02       1.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:08:13  444424.3      0.02       1.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:08:13  444424.5      0.02       1.8       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[39]/D
    0:08:13  444424.5      0.02       1.8       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:08:13  444427.7      0.02       1.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:08:13  444429.9      0.02       1.8       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:08:14  444432.3      0.02       1.7       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[39]/D
    0:08:14  444432.3      0.02       1.7       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:08:14  444432.3      0.02       1.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:08:14  444434.4      0.02       1.7       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:08:14  444439.4      0.02       1.7       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[39]/D
    0:08:14  444448.8      0.02       1.7       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:08:14  444457.3      0.02       1.6       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:08:14  444458.6      0.02       1.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:08:14  444462.1      0.02       1.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:08:14  444462.6      0.02       1.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:08:14  444463.4      0.02       1.6       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:08:14  444468.4      0.02       1.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:08:14  444469.8      0.02       1.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:08:15  444474.8      0.02       1.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:08:15  444478.5      0.02       1.5       0.0 path/genblk1[30].path/path/add_out_reg[39]/D
    0:08:15  444483.6      0.02       1.5       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:08:15  444486.8      0.02       1.5       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:08:15  444487.3      0.02       1.5       0.0 path/genblk1[29].path/path/add_out_reg[39]/D
    0:08:15  444495.6      0.02       1.5       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:08:15  444502.5      0.02       1.4       0.0 path/genblk1[2].path/path/add_out_reg[39]/D
    0:08:15  444506.5      0.02       1.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:08:15  444506.5      0.02       1.4       0.0 path/genblk1[21].path/path/add_out_reg[39]/D
    0:08:15  444505.9      0.02       1.4       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:08:15  444515.8      0.02       1.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:08:16  444521.6      0.02       1.4       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:08:16  444524.6      0.02       1.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:08:16  444525.4      0.02       1.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:08:16  444525.1      0.02       1.4       0.0 path/genblk1[1].path/path/add_out_reg[39]/D
    0:08:16  444525.1      0.02       1.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:08:16  444525.1      0.02       1.4       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:08:16  444528.3      0.02       1.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:08:16  444531.2      0.02       1.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:08:16  444534.7      0.02       1.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:08:16  444534.1      0.02       1.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:08:16  444537.3      0.02       1.3       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:08:16  444541.9      0.02       1.3       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:08:17  444541.9      0.02       1.3       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:08:17  444545.3      0.02       1.3       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:08:17  444547.7      0.02       1.3       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:08:17  444549.0      0.02       1.3       0.0 path/genblk1[21].path/path/add_out_reg[39]/D
    0:08:17  444553.6      0.02       1.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:08:17  444553.6      0.02       1.3       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:08:17  444552.8      0.02       1.3       0.0                          
    0:08:17  444552.5      0.02       1.3       0.0                          
    0:08:18  444552.8      0.02       1.3       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[39]/D
    0:08:18  444552.8      0.02       1.3       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:08:18  444552.8      0.02       1.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:08:18  444556.0      0.02       1.2       0.0 path/genblk1[1].path/path/add_out_reg[39]/D
    0:08:18  444559.7      0.02       1.2       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:08:18  444562.1      0.02       1.2       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:08:18  444563.9      0.02       1.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:08:18  444568.5      0.02       1.2       0.0 path/genblk1[29].path/path/add_out_reg[39]/D
    0:08:19  444568.2      0.02       1.2       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:08:19  444568.2      0.02       1.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:08:19  444570.3      0.02       1.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:08:19  444571.6      0.02       1.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:08:19  444571.1      0.02       1.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:08:19  444573.0      0.01       1.1       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[39]/D
    0:08:19  444574.0      0.01       1.1       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:08:19  444575.9      0.01       1.1       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[39]/D
    0:08:19  444578.3      0.01       1.1       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:08:19  444586.5      0.01       1.1       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:08:20  444588.1      0.01       1.1       0.0 path/genblk1[1].path/path/add_out_reg[39]/D
    0:08:20  444588.9      0.01       1.1       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[39]/D
    0:08:20  444591.6      0.01       1.0       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:08:20  444592.9      0.01       1.0       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:08:20  444594.3      0.01       1.0       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[38]/D
    0:08:20  444602.0      0.01       1.0       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:08:20  444604.6      0.01       1.0       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:08:20  444613.9      0.01       1.0       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:08:20  444613.7      0.01       1.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:08:20  444617.1      0.01       1.0       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:08:20  444622.2      0.01       1.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:08:20  444625.6      0.01       0.9       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:08:20  444626.4      0.01       0.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:08:21  444629.4      0.01       0.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:08:21  444630.4      0.01       0.9       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:08:21  444632.6      0.01       0.9       0.0 path/genblk1[21].path/path/add_out_reg[39]/D
    0:08:21  444633.4      0.01       0.9       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:08:21  444634.4      0.01       0.9       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:08:21  444642.7      0.01       0.9       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[39]/D
    0:08:21  444646.7      0.01       0.9       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:08:21  444650.9      0.01       0.9       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[39]/D
    0:08:21  444653.8      0.01       0.9       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:08:21  444654.6      0.01       0.9       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:08:21  444659.2      0.01       0.9       0.0 path/genblk1[21].path/path/add_out_reg[39]/D
    0:08:22  444661.6      0.01       0.8       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:08:22  444666.1      0.01       0.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:08:22  444668.5      0.01       0.8       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:08:22  444670.9      0.01       0.8       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:08:22  444672.5      0.01       0.8       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:08:22  444673.5      0.01       0.8       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:08:22  444680.2      0.01       0.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:08:22  444689.5      0.01       0.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:08:22  444696.1      0.01       0.8       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:08:22  444697.5      0.01       0.8       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:08:22  444702.3      0.01       0.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:08:22  444705.7      0.01       0.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:08:23  444714.8      0.01       0.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:08:23  444721.9      0.01       0.7       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:08:23  444723.3      0.01       0.7       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:08:23  444723.5      0.01       0.7       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:08:23  444723.5      0.01       0.7       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:08:23  444724.3      0.01       0.7       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:08:23  444726.7      0.01       0.7       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:08:23  444726.7      0.01       0.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:08:23  444735.5      0.01       0.7       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:08:23  444735.5      0.01       0.7       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:08:23  444737.4      0.01       0.6       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:08:24  444739.0      0.01       0.6       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[39]/D
    0:08:24  444742.9      0.01       0.6       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:08:24  444743.2      0.01       0.6       0.0 path/genblk1[1].path/path/add_out_reg[39]/D
    0:08:24  444743.2      0.01       0.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:08:24  444742.9      0.01       0.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:08:24  444744.5      0.01       0.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:08:24  444747.2      0.01       0.6       0.0 path/genblk1[14].path/path/add_out_reg[39]/D
    0:08:24  444746.9      0.01       0.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:08:24  444746.9      0.01       0.6       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:08:25  444747.2      0.01       0.6       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[39]/D
    0:08:25  444748.8      0.01       0.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:08:25  444748.8      0.01       0.6       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:08:25  444749.1      0.01       0.6       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[38]/D
    0:08:25  444750.4      0.01       0.6       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[38]/D
    0:08:25  444752.0      0.01       0.5       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[39]/D
    0:08:25  444757.8      0.01       0.5       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[39]/D
    0:08:25  444760.0      0.01       0.5       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[39]/D
    0:08:25  444762.4      0.01       0.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:08:25  444769.0      0.01       0.5       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:08:26  444769.3      0.01       0.5       0.0 path/genblk1[1].path/path/add_out_reg[39]/D
    0:08:26  444773.8      0.01       0.5       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[39]/D
    0:08:26  444773.5      0.01       0.5       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:08:26  444778.1      0.01       0.5       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[38]/D
    0:08:26  444780.5      0.01       0.5       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:08:26  444781.0      0.01       0.5       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:08:26  444783.6      0.01       0.4       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:08:26  444784.4      0.01       0.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:08:26  444785.5      0.01       0.4       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:08:26  444787.6      0.01       0.4       0.0 path/genblk1[1].path/path/add_out_reg[39]/D
    0:08:26  444792.7      0.01       0.4       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:08:27  444794.3      0.01       0.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:08:27  444797.5      0.01       0.4       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:08:27  444799.1      0.01       0.4       0.0 path/genblk1[21].path/path/add_out_reg[39]/D
    0:08:27  444799.6      0.01       0.4       0.0 path/genblk1[2].path/path/add_out_reg[39]/D
    0:08:27  444799.6      0.01       0.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:08:27  444804.1      0.01       0.4       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:08:27  444809.7      0.01       0.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:08:27  444811.0      0.01       0.3       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:08:27  444815.8      0.01       0.3       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[38]/D
    0:08:27  444816.4      0.01       0.3       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:08:27  444820.1      0.01       0.3       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:08:27  444820.6      0.01       0.3       0.0 path/genblk1[5].path/path/add_out_reg[39]/D
    0:08:27  444823.8      0.01       0.3       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:08:27  444824.1      0.01       0.3       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[38]/D
    0:08:27  444824.1      0.01       0.3       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:08:28  444825.9      0.01       0.3       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:08:28  444828.9      0.01       0.3       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:08:28  444829.4      0.01       0.3       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:08:28  444831.3      0.01       0.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:08:28  444835.0      0.01       0.2       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:08:28  444837.1      0.01       0.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:08:28  444838.7      0.01       0.2       0.0 path/genblk1[22].path/path/add_out_reg[39]/D
    0:08:28  444839.8      0.01       0.2       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:08:28  444846.2      0.01       0.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:08:28  444849.6      0.01       0.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:08:28  444851.5      0.01       0.2       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:08:28  444852.5      0.00       0.2       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:08:28  444851.7      0.00       0.2       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:08:28  444853.9      0.00       0.2       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[39]/D
    0:08:29  444859.2      0.00       0.2       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:08:29  444864.5      0.00       0.2       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:08:29  444867.4      0.00       0.2       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[38]/D
    0:08:29  444868.2      0.00       0.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:08:29  444870.6      0.00       0.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:08:29  444872.0      0.00       0.2       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:08:29  444878.3      0.00       0.1       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:08:29  444884.2      0.00       0.1       0.0 path/genblk1[10].path/path/add_out_reg[39]/D
    0:08:29  444887.9      0.00       0.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:08:29  444891.1      0.00       0.1       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:08:29  444893.5      0.00       0.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:08:29  444895.1      0.00       0.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:08:29  444897.2      0.00       0.1       0.0 path/genblk1[22].path/path/add_out_reg[39]/D
    0:08:30  444899.1      0.00       0.1       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:08:30  444902.5      0.00       0.1       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:08:30  444908.1      0.00       0.1       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:08:30  444910.3      0.00       0.1       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[38]/D
    0:08:30  444912.4      0.00       0.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:08:30  444915.1      0.00       0.0       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:08:30  444918.2      0.00       0.0       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:08:30  444920.4      0.00       0.0       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:08:30  444922.0      0.00       0.0       0.0 path/genblk1[21].path/path/add_out_reg[39]/D
    0:08:30  444926.2      0.00       0.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:08:30  444925.7      0.00       0.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:08:30  444931.5      0.00       0.0       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:08:30  444935.5      0.00       0.0       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:08:31  444937.4      0.00       0.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:08:31  444939.3      0.00       0.0       0.0 path/genblk1[22].path/path/add_out_reg[39]/D
    0:08:31  444940.1      0.00       0.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:08:31  444940.1      0.00       0.0       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:08:31  444941.7      0.00       0.0       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[39]/D
    0:08:31  444942.7      0.00       0.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:08:33  444947.0      0.00       0.0       0.0                          
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_32_32_20_1' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/reset': 1783 load(s), 1 driver(s)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 50697 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_32_32_20_1
Version: J-2014.09-SP5-2
Date   : Thu Dec  3 14:20:13 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_32_32_20_1' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           66
Number of nets:                            66
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:             209862.563200
Buf/Inv area:                    10121.565942
Noncombinational area:          235084.407804
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                444946.971004
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_32_32_20_1
Version: J-2014.09-SP5-2
Date   : Thu Dec  3 14:20:33 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_32_32_20_1         5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  = 110.7581 mW   (89%)
  Net Switching Power  =  13.5252 mW   (11%)
                         ---------
Total Dynamic Power    = 124.2833 mW  (100%)

Cell Leakage Power     =   9.1993 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       1.0503e+05        1.2290e+03        3.9948e+06        1.1025e+05  (  82.59%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  5.7338e+03        1.2295e+04        5.2046e+06        2.3234e+04  (  17.41%)
--------------------------------------------------------------------------------------------------
Total          1.1076e+05 uW     1.3524e+04 uW     9.1993e+06 nW     1.3349e+05 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_32_32_20_1
Version: J-2014.09-SP5-2
Date   : Thu Dec  3 14:20:34 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/genblk1[5].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/genblk1[5].path/path/genblk1.add_in_reg[39]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_32_32_20_1     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/genblk1[5].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[2]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/genblk1[5].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[2]/Q (DFF_X1)
                                                          0.09       0.09 r
  path/genblk1[5].path/Mat_a_Mem/Mem/U818/ZN (TINV_X1)
                                                          0.15       0.23 f
  path/genblk1[5].path/Mat_a_Mem/Mem/data_out[2] (memory_b20_SIZE32_LOGSIZE5_54)
                                                          0.00       0.23 f
  path/genblk1[5].path/Mat_a_Mem/data_out[2] (seqMemory_b20_SIZE32_54)
                                                          0.00       0.23 f
  path/genblk1[5].path/path/in0[2] (mac_b20_g1_27)        0.00       0.23 f
  path/genblk1[5].path/path/mult_21/a[2] (mac_b20_g1_27_DW_mult_tc_1)
                                                          0.00       0.23 f
  path/genblk1[5].path/path/mult_21/U1562/ZN (XNOR2_X1)
                                                          0.09       0.32 r
  path/genblk1[5].path/path/mult_21/U1161/ZN (NAND2_X1)
                                                          0.05       0.37 f
  path/genblk1[5].path/path/mult_21/U1847/ZN (OAI22_X1)
                                                          0.05       0.42 r
  path/genblk1[5].path/path/mult_21/U436/S (FA_X1)        0.13       0.55 f
  path/genblk1[5].path/path/mult_21/U1152/Z (XOR2_X1)     0.08       0.63 f
  path/genblk1[5].path/path/mult_21/U1590/ZN (NAND2_X1)
                                                          0.04       0.66 r
  path/genblk1[5].path/path/mult_21/U1277/ZN (INV_X1)     0.03       0.69 f
  path/genblk1[5].path/path/mult_21/U1142/ZN (AOI21_X1)
                                                          0.05       0.74 r
  path/genblk1[5].path/path/mult_21/U1664/ZN (OAI21_X1)
                                                          0.03       0.78 f
  path/genblk1[5].path/path/mult_21/U1592/ZN (AOI21_X1)
                                                          0.04       0.82 r
  path/genblk1[5].path/path/mult_21/U1679/ZN (OAI21_X1)
                                                          0.03       0.85 f
  path/genblk1[5].path/path/mult_21/U1134/ZN (AOI21_X1)
                                                          0.04       0.89 r
  path/genblk1[5].path/path/mult_21/U1818/ZN (OAI21_X1)
                                                          0.03       0.92 f
  path/genblk1[5].path/path/mult_21/U1768/ZN (AOI21_X1)
                                                          0.04       0.96 r
  path/genblk1[5].path/path/mult_21/U1816/ZN (OAI21_X1)
                                                          0.03       1.00 f
  path/genblk1[5].path/path/mult_21/U1163/ZN (AOI21_X1)
                                                          0.04       1.04 r
  path/genblk1[5].path/path/mult_21/U1718/ZN (OAI21_X1)
                                                          0.03       1.07 f
  path/genblk1[5].path/path/mult_21/U1246/ZN (AOI21_X1)
                                                          0.04       1.11 r
  path/genblk1[5].path/path/mult_21/U1684/ZN (OAI21_X1)
                                                          0.03       1.15 f
  path/genblk1[5].path/path/mult_21/U1133/ZN (AOI21_X1)
                                                          0.04       1.19 r
  path/genblk1[5].path/path/mult_21/U1691/ZN (OAI21_X1)
                                                          0.03       1.22 f
  path/genblk1[5].path/path/mult_21/U1686/ZN (AOI21_X1)
                                                          0.04       1.26 r
  path/genblk1[5].path/path/mult_21/U1815/ZN (OAI21_X1)
                                                          0.03       1.29 f
  path/genblk1[5].path/path/mult_21/U1224/ZN (AOI21_X1)
                                                          0.04       1.34 r
  path/genblk1[5].path/path/mult_21/U1814/ZN (OAI21_X1)
                                                          0.03       1.37 f
  path/genblk1[5].path/path/mult_21/U1228/ZN (AOI21_X1)
                                                          0.04       1.41 r
  path/genblk1[5].path/path/mult_21/U1717/ZN (OAI21_X1)
                                                          0.03       1.44 f
  path/genblk1[5].path/path/mult_21/U1690/ZN (AOI21_X1)
                                                          0.04       1.49 r
  path/genblk1[5].path/path/mult_21/U1716/ZN (INV_X1)     0.03       1.51 f
  path/genblk1[5].path/path/mult_21/U1168/ZN (NAND2_X1)
                                                          0.04       1.55 r
  path/genblk1[5].path/path/mult_21/U1157/ZN (NAND3_X1)
                                                          0.04       1.59 f
  path/genblk1[5].path/path/mult_21/U1173/ZN (NAND2_X1)
                                                          0.04       1.63 r
  path/genblk1[5].path/path/mult_21/U1176/ZN (NAND3_X1)
                                                          0.04       1.66 f
  path/genblk1[5].path/path/mult_21/U1138/ZN (NAND2_X1)
                                                          0.03       1.70 r
  path/genblk1[5].path/path/mult_21/U1130/ZN (NAND3_X1)
                                                          0.04       1.74 f
  path/genblk1[5].path/path/mult_21/U1147/ZN (NAND2_X1)
                                                          0.04       1.78 r
  path/genblk1[5].path/path/mult_21/U1150/ZN (NAND3_X1)
                                                          0.04       1.81 f
  path/genblk1[5].path/path/mult_21/U1060/ZN (NAND2_X1)
                                                          0.03       1.84 r
  path/genblk1[5].path/path/mult_21/U1062/ZN (NAND3_X1)
                                                          0.04       1.88 f
  path/genblk1[5].path/path/mult_21/U1201/ZN (NAND2_X1)
                                                          0.03       1.92 r
  path/genblk1[5].path/path/mult_21/U1126/ZN (NAND3_X1)
                                                          0.04       1.96 f
  path/genblk1[5].path/path/mult_21/U1206/ZN (NAND2_X1)
                                                          0.03       1.99 r
  path/genblk1[5].path/path/mult_21/U1063/ZN (NAND3_X1)
                                                          0.05       2.04 f
  path/genblk1[5].path/path/mult_21/U1027/ZN (NAND2_X1)
                                                          0.04       2.07 r
  path/genblk1[5].path/path/mult_21/U1029/ZN (NAND3_X1)
                                                          0.04       2.12 f
  path/genblk1[5].path/path/mult_21/U1668/ZN (NAND2_X1)
                                                          0.04       2.16 r
  path/genblk1[5].path/path/mult_21/U1074/ZN (NAND3_X1)
                                                          0.04       2.20 f
  path/genblk1[5].path/path/mult_21/U1674/ZN (NAND2_X1)
                                                          0.03       2.23 r
  path/genblk1[5].path/path/mult_21/U1064/ZN (NAND3_X1)
                                                          0.05       2.28 f
  path/genblk1[5].path/path/mult_21/U981/ZN (NAND2_X1)
                                                          0.03       2.31 r
  path/genblk1[5].path/path/mult_21/U978/ZN (AND3_X1)     0.05       2.36 r
  path/genblk1[5].path/path/mult_21/product[39] (mac_b20_g1_27_DW_mult_tc_1)
                                                          0.00       2.36 r
  path/genblk1[5].path/path/genblk1.add_in_reg[39]/D (DFF_X1)
                                                          0.01       2.37 r
  data arrival time                                                  2.37

  clock clk (rise edge)                                   2.40       2.40
  clock network delay (ideal)                             0.00       2.40
  path/genblk1[5].path/path/genblk1.add_in_reg[39]/CK (DFF_X1)
                                                          0.00       2.40 r
  library setup time                                     -0.03       2.37
  data required time                                                 2.37
  --------------------------------------------------------------------------
  data required time                                                 2.37
  data arrival time                                                 -2.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 31 nets to module multipath_k32_p32_b20_g1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
