The 2-bit half-comparator presented in [1] is made up of two R-Bcomps modules, two CNOT gates, and two TR gates. In the [original implementation of Thapliyal's comparator](Thapliyal_original.png), it can be observed the gates that form each module R-Bcomp, which are two TR gates and one CNOT gate. The relevant outputs of this circuit are Z and Y, Y becomes 1 when the condition $x>y$ is satisfied, and Z becomes 1 when $x < y$.
Using the [proposed version of the TR gate](../../Gates/TR_gate/TR_proposed.png), a [new optimised comparator circuit is proposed](Proposed_optimised_1.png). Its implementation on IBM Quantum Composer can be seen [here](https://quantum.ibm.com/composer/files/new?initial=N4IgdghgtgpiBcIAKAnA9gBzQZxgEwAICB5DAFwEsoLdCBhNKDCFCMtFAgIwloIrAEAKgAsIGADYUAnhAkBaAMoAJAIIAlAKIAREABoQAR15QEIYkk0A5AIqrFAWQIAmAHQAGANwAdMAIDGEgCueDAE3kYwUlwAjK4BET5ghigwAOYEhgDaMQAsALpJ-qkZ-jkFSb4imVnOhVU1AMz1YNXZFb6puGQ1AKwtbVkAbC1dMD3ZAOwDNTHuM9kxMaMw3bN1SWMTOc1J2xu%2B27uHNR1g2yN7s-NXi8tJPCgoFDCc2fN6s-mf2XU-Wc1-gV-v1-iN-tN-gAOb41ACcsMWH1my3%2BMT%2Bs2OYAAHl8krjsgiHixnq8asjFojalTAacqaCauCapCajD-gi0RScqj1lSYlj-ASslyDmBBay%2BTdfOLKf9RTKshzri0FRjKUUhXMqUTpUK1cKVZquTC9ngMu8WmQzXiTr9LdbsibDg7FZblRqavqpWKjVSnT7PXzDcr2S1NQtqfj4RGtUlsIG4%2B7dYGIcGkXysY9SW8DWiqfrae16VSmVM-drJXyeYt9fyw%2BS0zkafXHY2lXdG1yBUK2SjG4WDR6O9D%2B0Gh9yK6bzYPndP7raAfbp-6rdOdec%2B%2BOB-OA8Po1uqd6FUty1GLUlBliezGd8fDy149lu9GR4mOweQY2T2jRVmXjmuWral-gHYE%2BhLKkWVbUNOSrPlayvBtxzrMFOwg8dSxnc4XSPIVMLrW5hiXTFG3w59skw71BkuXxHyIjDIJaP8yQtPM5WbIFi1Q1MRxgkM%2Bx-DMv31M4FS5UShTA89kyLQSpyQhczlXXlxyknJ5Uk%2B8zywugAA1eX%2BKi6TfLIJLpT9iSef8GzYlMmipNSGQoxjeJffi9xrISklgXgglSBsCHkAA%2BAgym9HzsD8sJKUCkKyh3CKosDWLQsjXxEv8p98hSsosQy6LTOy4LUrOfLwJyrJ%2Bm8mBfMyoiKposAyrLCrpmq2qCphCr-Wa10KvXXqtQq2N0pqyK6pPYaErGpLPOG0VBuaYasV8AB6VaCAAAX8NBgigMB42FPR3GO06TvOs7TpiPRrtum77ucPRGievRcj0Xp3r0IYvr0SZfr0KEAb0OFgdBkHwZuk65hu27bse9Ebvh%2BHnv5G63ryG6Ppib7sZunGcb%2BmJCcBmISZBmIQecE6qb0Gm6ep6nrucJnHucVnnucDmudpt7nF5-naY%2B5whe%2B5w-rF2nAecEHGhO2WnuuxpFcexpnsaN7Gg%2BxpvsaP7GkBxoQdyE7cmu3JHvN16Lee3I3tyD7cm%2B3I-tyQHchB3oTt6R7eme3o3t6D7em%2B3o-t6QHehBoYTqGa6hkeoZnqGN6hn6Xx9BAUJsGKChyAoNAwDMEAAF8gA).

[1] Thapliyal H, Ranganathan N, Ferreira R (2010) Design of a comparator tree based on reversible logic. In: 2010 10th IEEE Conference on Nanotechnology, pp 1113â€“1116
