and r0, r0, r1, lsl #11 
add r2, r0, r3 
and r1, r1, #9 
cmp r2, r1 
movcc r1, r2 
mov r0, r2 
and r2, r1, r0 
