{"summary": "MisraMacro", "data": [{"name": "ARM_CACHEL1_ARMV7_H", "used": false, "file": "../src/packs/CMSIS/CMSIS/Core/Include/cachel1_armv7.h", "line": 32, "column": 0}, {"name": "CCSIDR_WAYS", "used": false, "file": "../src/packs/CMSIS/CMSIS/Core/Include/cachel1_armv7.h", "line": 42, "column": 0}, {"name": "CCSIDR_SETS", "used": false, "file": "../src/packs/CMSIS/CMSIS/Core/Include/cachel1_armv7.h", "line": 43, "column": 0}, {"name": "__SCB_DCACHE_LINE_SIZE", "used": false, "file": "../src/packs/CMSIS/CMSIS/Core/Include/cachel1_armv7.h", "line": 46, "column": 0}, {"name": "__SCB_ICACHE_LINE_SIZE", "used": false, "file": "../src/packs/CMSIS/CMSIS/Core/Include/cachel1_armv7.h", "line": 50, "column": 0}]}
{"summary": "MisraExternalIdentifiers", "data": [{"name": "SCB_EnableICache", "file": "../src/packs/CMSIS/CMSIS/Core/Include/cachel1_armv7.h", "line": 57, "column": 27, "decl": false}, {"name": "SCB_DisableICache", "file": "../src/packs/CMSIS/CMSIS/Core/Include/cachel1_armv7.h", "line": 78, "column": 27, "decl": false}, {"name": "SCB_InvalidateICache", "file": "../src/packs/CMSIS/CMSIS/Core/Include/cachel1_armv7.h", "line": 95, "column": 27, "decl": false}, {"name": "SCB_InvalidateICache_by_Addr", "file": "../src/packs/CMSIS/CMSIS/Core/Include/cachel1_armv7.h", "line": 115, "column": 27, "decl": false}, {"name": "SCB_EnableDCache", "file": "../src/packs/CMSIS/CMSIS/Core/Include/cachel1_armv7.h", "line": 141, "column": 27, "decl": false}, {"name": "SCB_DisableDCache", "file": "../src/packs/CMSIS/CMSIS/Core/Include/cachel1_armv7.h", "line": 181, "column": 27, "decl": false}, {"name": "SCB_InvalidateDCache", "file": "../src/packs/CMSIS/CMSIS/Core/Include/cachel1_armv7.h", "line": 219, "column": 27, "decl": false}, {"name": "SCB_CleanDCache", "file": "../src/packs/CMSIS/CMSIS/Core/Include/cachel1_armv7.h", "line": 254, "column": 27, "decl": false}, {"name": "SCB_CleanInvalidateDCache", "file": "../src/packs/CMSIS/CMSIS/Core/Include/cachel1_armv7.h", "line": 289, "column": 27, "decl": false}, {"name": "SCB_InvalidateDCache_by_Addr", "file": "../src/packs/CMSIS/CMSIS/Core/Include/cachel1_armv7.h", "line": 328, "column": 27, "decl": false}, {"name": "SCB_CleanDCache_by_Addr", "file": "../src/packs/CMSIS/CMSIS/Core/Include/cachel1_armv7.h", "line": 358, "column": 27, "decl": false}, {"name": "SCB_CleanInvalidateDCache_by_Addr", "file": "../src/packs/CMSIS/CMSIS/Core/Include/cachel1_armv7.h", "line": 388, "column": 27, "decl": false}]}
{"summary": "MisraInternalIdentifiers", "data": []}
{"summary": "MisraLocalIdentifiers", "data": [{"name": "addr", "file": "../src/packs/CMSIS/CMSIS/Core/Include/cachel1_armv7.h", "line": 328, "column": 72}, {"name": "isize", "file": "../src/packs/CMSIS/CMSIS/Core/Include/cachel1_armv7.h", "line": 115, "column": 86}, {"name": "dsize", "file": "../src/packs/CMSIS/CMSIS/Core/Include/cachel1_armv7.h", "line": 328, "column": 86}]}
{"summary": "MisraMacro", "data": [{"name": "ARM_CACHEL1_ARMV7_H", "used": false, "file": "../src/packs/CMSIS/CMSIS/Core/Include/cachel1_armv7.h", "line": 32, "column": 0}, {"name": "CCSIDR_WAYS", "used": true, "file": "../src/packs/CMSIS/CMSIS/Core/Include/cachel1_armv7.h", "line": 42, "column": 0}, {"name": "CCSIDR_SETS", "used": true, "file": "../src/packs/CMSIS/CMSIS/Core/Include/cachel1_armv7.h", "line": 43, "column": 0}, {"name": "__SCB_DCACHE_LINE_SIZE", "used": true, "file": "../src/packs/CMSIS/CMSIS/Core/Include/cachel1_armv7.h", "line": 46, "column": 0}, {"name": "__SCB_ICACHE_LINE_SIZE", "used": false, "file": "../src/packs/CMSIS/CMSIS/Core/Include/cachel1_armv7.h", "line": 50, "column": 0}]}
{"summary": "MisraMacro", "data": [{"name": "ARM_CACHEL1_ARMV7_H", "used": false, "file": "../src/packs/CMSIS/CMSIS/Core/Include/cachel1_armv7.h", "line": 32, "column": 0}, {"name": "CCSIDR_WAYS", "used": true, "file": "../src/packs/CMSIS/CMSIS/Core/Include/cachel1_armv7.h", "line": 42, "column": 0}, {"name": "CCSIDR_SETS", "used": true, "file": "../src/packs/CMSIS/CMSIS/Core/Include/cachel1_armv7.h", "line": 43, "column": 0}, {"name": "__SCB_DCACHE_LINE_SIZE", "used": true, "file": "../src/packs/CMSIS/CMSIS/Core/Include/cachel1_armv7.h", "line": 46, "column": 0}, {"name": "__SCB_ICACHE_LINE_SIZE", "used": false, "file": "../src/packs/CMSIS/CMSIS/Core/Include/cachel1_armv7.h", "line": 50, "column": 0}]}
{"summary": "MisraMacro", "data": [{"name": "ARM_CACHEL1_ARMV7_H", "used": false, "file": "../src/packs/CMSIS/CMSIS/Core/Include/cachel1_armv7.h", "line": 32, "column": 0}, {"name": "CCSIDR_WAYS", "used": false, "file": "../src/packs/CMSIS/CMSIS/Core/Include/cachel1_armv7.h", "line": 42, "column": 0}, {"name": "CCSIDR_SETS", "used": false, "file": "../src/packs/CMSIS/CMSIS/Core/Include/cachel1_armv7.h", "line": 43, "column": 0}, {"name": "__SCB_DCACHE_LINE_SIZE", "used": false, "file": "../src/packs/CMSIS/CMSIS/Core/Include/cachel1_armv7.h", "line": 46, "column": 0}, {"name": "__SCB_ICACHE_LINE_SIZE", "used": true, "file": "../src/packs/CMSIS/CMSIS/Core/Include/cachel1_armv7.h", "line": 50, "column": 0}]}
{"summary": "MisraMacro", "data": [{"name": "ARM_CACHEL1_ARMV7_H", "used": false, "file": "../src/packs/CMSIS/CMSIS/Core/Include/cachel1_armv7.h", "line": 32, "column": 0}, {"name": "CCSIDR_WAYS", "used": false, "file": "../src/packs/CMSIS/CMSIS/Core/Include/cachel1_armv7.h", "line": 42, "column": 0}, {"name": "CCSIDR_SETS", "used": false, "file": "../src/packs/CMSIS/CMSIS/Core/Include/cachel1_armv7.h", "line": 43, "column": 0}, {"name": "__SCB_DCACHE_LINE_SIZE", "used": false, "file": "../src/packs/CMSIS/CMSIS/Core/Include/cachel1_armv7.h", "line": 46, "column": 0}, {"name": "__SCB_ICACHE_LINE_SIZE", "used": false, "file": "../src/packs/CMSIS/CMSIS/Core/Include/cachel1_armv7.h", "line": 50, "column": 0}]}
{"summary": "MisraMacro", "data": [{"name": "ARM_CACHEL1_ARMV7_H", "used": false, "file": "../src/packs/CMSIS/CMSIS/Core/Include/cachel1_armv7.h", "line": 32, "column": 0}, {"name": "CCSIDR_WAYS", "used": false, "file": "../src/packs/CMSIS/CMSIS/Core/Include/cachel1_armv7.h", "line": 42, "column": 0}, {"name": "CCSIDR_SETS", "used": false, "file": "../src/packs/CMSIS/CMSIS/Core/Include/cachel1_armv7.h", "line": 43, "column": 0}, {"name": "__SCB_DCACHE_LINE_SIZE", "used": false, "file": "../src/packs/CMSIS/CMSIS/Core/Include/cachel1_armv7.h", "line": 46, "column": 0}, {"name": "__SCB_ICACHE_LINE_SIZE", "used": false, "file": "../src/packs/CMSIS/CMSIS/Core/Include/cachel1_armv7.h", "line": 50, "column": 0}]}
