#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:07 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Tue Nov 28 18:38:13 2017
# Process ID: 4846
# Current directory: /home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.runs/synth_2
# Command line: vivado -log PWMCaptureTop.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source PWMCaptureTop.tcl
# Log file: /home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.runs/synth_2/PWMCaptureTop.vds
# Journal file: /home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.runs/synth_2/vivado.jou
#-----------------------------------------------------------
source PWMCaptureTop.tcl -notrace
Command: synth_design -top PWMCaptureTop -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4870 
WARNING: [Synth 8-2507] parameter declaration becomes local in PWMCapture with formal parameter declaration list [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/PWMCapture.v:39]
WARNING: [Synth 8-2507] parameter declaration becomes local in PWMCapture with formal parameter declaration list [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/PWMCapture.v:40]
WARNING: [Synth 8-2507] parameter declaration becomes local in PWMCapture with formal parameter declaration list [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/PWMCapture.v:41]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1245.402 ; gain = 72.277 ; free physical = 2961 ; free virtual = 23449
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'PWMCaptureTop' [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/PWMCaptureTop.v:23]
INFO: [Synth 8-638] synthesizing module 'PWMCapture' [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/PWMCapture.v:24]
	Parameter BUS_WIDTH bound to: 32 - type: integer 
	Parameter LOOKING_FOR_HIGH_LEVEL bound to: 0 - type: integer 
	Parameter IS_HIGH_LEVEL bound to: 1 - type: integer 
	Parameter CAPTURE_AND_HOLD bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/PWMCapture.v:83]
INFO: [Synth 8-256] done synthesizing module 'PWMCapture' (1#1) [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/PWMCapture.v:24]
INFO: [Synth 8-256] done synthesizing module 'PWMCaptureTop' (2#1) [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/PWMCaptureTop.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1271.652 ; gain = 98.527 ; free physical = 2983 ; free virtual = 23471
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1271.652 ; gain = 98.527 ; free physical = 2982 ; free virtual = 23471
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/constrs_1/new/Motherboard.xdc]
Finished Parsing XDC File [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/constrs_1/new/Motherboard.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/constrs_1/new/Motherboard.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/PWMCaptureTop_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/PWMCaptureTop_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1617.238 ; gain = 0.000 ; free physical = 2671 ; free virtual = 23165
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:29 ; elapsed = 00:00:44 . Memory (MB): peak = 1617.238 ; gain = 444.113 ; free physical = 2807 ; free virtual = 23290
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:29 ; elapsed = 00:00:44 . Memory (MB): peak = 1617.238 ; gain = 444.113 ; free physical = 2807 ; free virtual = 23290
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:44 . Memory (MB): peak = 1617.238 ; gain = 444.113 ; free physical = 2809 ; free virtual = 23292
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/PWMCapture.v:66]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:44 . Memory (MB): peak = 1617.238 ; gain = 444.113 ; free physical = 2800 ; free virtual = 23283
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module PWMCaptureTop 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module PWMCapture 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element U0/counter_reg was removed.  [/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/PWMCapture.v:66]
WARNING: [Synth 8-3332] Sequential element (U0/out_reg[16]) is unused and will be removed from module PWMCaptureTop.
WARNING: [Synth 8-3332] Sequential element (U0/out_reg[15]) is unused and will be removed from module PWMCaptureTop.
WARNING: [Synth 8-3332] Sequential element (U0/out_reg[14]) is unused and will be removed from module PWMCaptureTop.
WARNING: [Synth 8-3332] Sequential element (U0/out_reg[13]) is unused and will be removed from module PWMCaptureTop.
WARNING: [Synth 8-3332] Sequential element (U0/out_reg[12]) is unused and will be removed from module PWMCaptureTop.
WARNING: [Synth 8-3332] Sequential element (U0/out_reg[11]) is unused and will be removed from module PWMCaptureTop.
WARNING: [Synth 8-3332] Sequential element (U0/out_reg[10]) is unused and will be removed from module PWMCaptureTop.
WARNING: [Synth 8-3332] Sequential element (U0/out_reg[9]) is unused and will be removed from module PWMCaptureTop.
WARNING: [Synth 8-3332] Sequential element (U0/out_reg[8]) is unused and will be removed from module PWMCaptureTop.
WARNING: [Synth 8-3332] Sequential element (U0/out_reg[7]) is unused and will be removed from module PWMCaptureTop.
WARNING: [Synth 8-3332] Sequential element (U0/out_reg[6]) is unused and will be removed from module PWMCaptureTop.
WARNING: [Synth 8-3332] Sequential element (U0/out_reg[5]) is unused and will be removed from module PWMCaptureTop.
WARNING: [Synth 8-3332] Sequential element (U0/out_reg[4]) is unused and will be removed from module PWMCaptureTop.
WARNING: [Synth 8-3332] Sequential element (U0/out_reg[3]) is unused and will be removed from module PWMCaptureTop.
WARNING: [Synth 8-3332] Sequential element (U0/out_reg[2]) is unused and will be removed from module PWMCaptureTop.
WARNING: [Synth 8-3332] Sequential element (U0/out_reg[1]) is unused and will be removed from module PWMCaptureTop.
WARNING: [Synth 8-3332] Sequential element (U0/out_reg[0]) is unused and will be removed from module PWMCaptureTop.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:44 . Memory (MB): peak = 1617.238 ; gain = 444.113 ; free physical = 2791 ; free virtual = 23273
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:55 . Memory (MB): peak = 1617.238 ; gain = 444.113 ; free physical = 2661 ; free virtual = 23144
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:55 . Memory (MB): peak = 1617.238 ; gain = 444.113 ; free physical = 2660 ; free virtual = 23142
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:00:55 . Memory (MB): peak = 1617.238 ; gain = 444.113 ; free physical = 2660 ; free virtual = 23142
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:00:56 . Memory (MB): peak = 1617.238 ; gain = 444.113 ; free physical = 2659 ; free virtual = 23141
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:00:56 . Memory (MB): peak = 1617.238 ; gain = 444.113 ; free physical = 2659 ; free virtual = 23141
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:00:56 . Memory (MB): peak = 1617.238 ; gain = 444.113 ; free physical = 2659 ; free virtual = 23141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:00:56 . Memory (MB): peak = 1617.238 ; gain = 444.113 ; free physical = 2659 ; free virtual = 23141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:56 . Memory (MB): peak = 1617.238 ; gain = 444.113 ; free physical = 2659 ; free virtual = 23141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:00:56 . Memory (MB): peak = 1617.238 ; gain = 444.113 ; free physical = 2659 ; free virtual = 23141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    16|
|3     |LUT2   |    64|
|4     |LUT3   |     1|
|5     |LUT4   |     5|
|6     |LUT5   |     1|
|7     |FDCE   |    49|
|8     |FDPE   |     1|
|9     |IBUF   |     8|
|10    |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+---------+-----------+------+
|      |Instance |Module     |Cells |
+------+---------+-----------+------+
|1     |top      |           |   162|
|2     |  U0     |PWMCapture |   137|
+------+---------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:56 . Memory (MB): peak = 1617.238 ; gain = 444.113 ; free physical = 2659 ; free virtual = 23141
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 19 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 1617.238 ; gain = 98.527 ; free physical = 2713 ; free virtual = 23195
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:00:56 . Memory (MB): peak = 1617.246 ; gain = 444.113 ; free physical = 2713 ; free virtual = 23195
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:58 . Memory (MB): peak = 1617.246 ; gain = 457.496 ; free physical = 2709 ; free virtual = 23191
INFO: [Common 17-1381] The checkpoint '/home/kammce/Documents/University/CMPE127/CMPE127-Toolkit/CMPE127-Toolkit.runs/synth_2/PWMCaptureTop.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file PWMCaptureTop_utilization_synth.rpt -pb ServoTop_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.18 . Memory (MB): peak = 1641.250 ; gain = 0.000 ; free physical = 2707 ; free virtual = 23191
INFO: [Common 17-206] Exiting Vivado at Tue Nov 28 18:39:24 2017...
