NDContentPage.OnToolTipsLoaded({469:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"NDClassPrototype\" id=\"NDClassPrototype469\"><div class=\"CPEntry TClass Current\"><div class=\"CPName\">uvm_reg_sequence<span class=\"TemplateSignature\"> #(<span class=\"SHKeyword\">type</span> BASE=uvm_sequence #(uvm_reg_item))</span></div></div></div><div class=\"TTSummary\">This class provides base functionality for both user-defined RegModel test sequences and &quot;register translation sequences&quot;.</div></div>",561:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"NDClassPrototype\" id=\"NDClassPrototype561\"><div class=\"CPEntry TClass Current\"><div class=\"CPName\">uvm_reg_item</div></div></div><div class=\"TTSummary\">Defines an abstract register transaction item. No bus-specific information is present, although a handle to a uvm_reg_map is provided in case a user wishes to implement a custom address translation algorithm.</div></div>",967:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"NDClassPrototype\" id=\"NDClassPrototype967\"><div class=\"CPEntry TClass Current\"><div class=\"CPName\">uvm_sequencer_base</div></div></div><div class=\"TTSummary\">Controls the flow of sequences, which generate the stimulus (sequence item transactions) that is passed on to drivers for execution.</div></div>"});