{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1714448507441 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Standard Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714448507443 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 29 22:41:47 2024 " "Processing started: Mon Apr 29 22:41:47 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714448507443 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714448507443 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Reaction-Time-Game -c Reaction-Time-Game " "Command: quartus_map --read_settings_files=on --write_settings_files=off Reaction-Time-Game -c Reaction-Time-Game" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714448507443 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1714448509188 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1714448509188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "Register.bdf" "" { Schematic "U:/CPRE281/FinalProject/Reaction-Time-Game/Register.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714448514005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714448514005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register-component.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register-component.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Register-component " "Found entity 1: Register-component" {  } { { "Register-component.bdf" "" { Schematic "U:/CPRE281/FinalProject/Reaction-Time-Game/Register-component.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714448514009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714448514009 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "up-counter.bdf " "Can't analyze file -- file up-counter.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1714448514011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "upcounter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file upcounter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 upCounter " "Found entity 1: upCounter" {  } { { "upCounter.bdf" "" { Schematic "U:/CPRE281/FinalProject/Reaction-Time-Game/upCounter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714448514020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714448514020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dividebytencounter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dividebytencounter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 divideByTenCounter " "Found entity 1: divideByTenCounter" {  } { { "divideByTenCounter.bdf" "" { Schematic "U:/CPRE281/FinalProject/Reaction-Time-Game/divideByTenCounter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714448514029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714448514029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dividebyfiftythousandcounter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dividebyfiftythousandcounter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 divideByFiftyThousandCounter " "Found entity 1: divideByFiftyThousandCounter" {  } { { "divideByFiftyThousandCounter.bdf" "" { Schematic "U:/CPRE281/FinalProject/Reaction-Time-Game/divideByFiftyThousandCounter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714448514040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714448514040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftdevideby10.bdf 1 1 " "Found 1 design units, including 1 entities, in source file shiftdevideby10.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Shiftdevideby10 " "Found entity 1: Shiftdevideby10" {  } { { "Shiftdevideby10.bdf" "" { Schematic "U:/CPRE281/FinalProject/Reaction-Time-Game/Shiftdevideby10.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714448514044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714448514044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delaycounter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file delaycounter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 delayCounter " "Found entity 1: delayCounter" {  } { { "delayCounter.bdf" "" { Schematic "U:/CPRE281/FinalProject/Reaction-Time-Game/delayCounter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714448514053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714448514053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rightshift3.v 1 1 " "Found 1 design units, including 1 entities, in source file rightshift3.v" { { "Info" "ISGN_ENTITY_NAME" "1 Rightshift3 " "Found entity 1: Rightshift3" {  } { { "Rightshift3.v" "" { Text "U:/CPRE281/FinalProject/Reaction-Time-Game/Rightshift3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714448514058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714448514058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rightshift4.v 1 1 " "Found 1 design units, including 1 entities, in source file rightshift4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Rightshift4 " "Found entity 1: Rightshift4" {  } { { "Rightshift4.v" "" { Text "U:/CPRE281/FinalProject/Reaction-Time-Game/Rightshift4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714448514063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714448514063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rightshift5.v 1 1 " "Found 1 design units, including 1 entities, in source file rightshift5.v" { { "Info" "ISGN_ENTITY_NAME" "1 Rightshift5 " "Found entity 1: Rightshift5" {  } { { "Rightshift5.v" "" { Text "U:/CPRE281/FinalProject/Reaction-Time-Game/Rightshift5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714448514067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714448514067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file counter4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 counter4 " "Found entity 1: counter4" {  } { { "counter4.bdf" "" { Schematic "U:/CPRE281/FinalProject/Reaction-Time-Game/counter4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714448514076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714448514076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fullstate.v 7 7 " "Found 7 design units, including 7 entities, in source file fullstate.v" { { "Info" "ISGN_ENTITY_NAME" "1 dffCustom " "Found entity 1: dffCustom" {  } { { "RegisterFile/dffCustom.v" "" { Text "U:/CPRE281/FinalProject/Reaction-Time-Game/RegisterFile/dffCustom.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714448514105 ""} { "Info" "ISGN_ENTITY_NAME" "2 Adder13 " "Found entity 2: Adder13" {  } { { "Adder13.v" "" { Text "U:/CPRE281/FinalProject/Reaction-Time-Game/Adder13.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714448514105 ""} { "Info" "ISGN_ENTITY_NAME" "3 full_add_subtract13bit " "Found entity 3: full_add_subtract13bit" {  } { { "full_add_subtract13bit.v" "" { Text "U:/CPRE281/FinalProject/Reaction-Time-Game/full_add_subtract13bit.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714448514105 ""} { "Info" "ISGN_ENTITY_NAME" "4 mux4to1 " "Found entity 4: mux4to1" {  } { { "mux4to1.v" "" { Text "U:/CPRE281/FinalProject/Reaction-Time-Game/mux4to1.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714448514105 ""} { "Info" "ISGN_ENTITY_NAME" "5 mux3_8 " "Found entity 5: mux3_8" {  } { { "mux3_8.v" "" { Text "U:/CPRE281/FinalProject/Reaction-Time-Game/mux3_8.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714448514105 ""} { "Info" "ISGN_ENTITY_NAME" "6 equals13bit " "Found entity 6: equals13bit" {  } { { "equals13bit.v" "" { Text "U:/CPRE281/FinalProject/Reaction-Time-Game/equals13bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714448514105 ""} { "Info" "ISGN_ENTITY_NAME" "7 fullstate " "Found entity 7: fullstate" {  } { { "fullstate.v" "" { Text "U:/CPRE281/FinalProject/Reaction-Time-Game/fullstate.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714448514105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714448514105 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "13bitCounter.v " "Can't analyze file -- file 13bitCounter.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1714448514109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitcounter13.v 1 1 " "Found 1 design units, including 1 entities, in source file bitcounter13.v" { { "Info" "ISGN_ENTITY_NAME" "1 bitCounter13 " "Found entity 1: bitCounter13" {  } { { "bitCounter13.v" "" { Text "U:/CPRE281/FinalProject/Reaction-Time-Game/bitCounter13.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714448514113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714448514113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitcounter13test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bitcounter13test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 bitCounter13test " "Found entity 1: bitCounter13test" {  } { { "bitCounter13test.bdf" "" { Schematic "U:/CPRE281/FinalProject/Reaction-Time-Game/bitCounter13test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714448514117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714448514117 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SW1 mux4to1.v(8) " "Verilog HDL Implicit Net warning at mux4to1.v(8): created implicit net for \"SW1\"" {  } { { "mux4to1.v" "" { Text "U:/CPRE281/FinalProject/Reaction-Time-Game/mux4to1.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714448514118 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SW2 mux4to1.v(9) " "Verilog HDL Implicit Net warning at mux4to1.v(9): created implicit net for \"SW2\"" {  } { { "mux4to1.v" "" { Text "U:/CPRE281/FinalProject/Reaction-Time-Game/mux4to1.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714448514118 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "F mux3_8.v(28) " "Verilog HDL Implicit Net warning at mux3_8.v(28): created implicit net for \"F\"" {  } { { "mux3_8.v" "" { Text "U:/CPRE281/FinalProject/Reaction-Time-Game/mux3_8.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714448514118 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R1 equals13bit.v(6) " "Verilog HDL Implicit Net warning at equals13bit.v(6): created implicit net for \"R1\"" {  } { { "equals13bit.v" "" { Text "U:/CPRE281/FinalProject/Reaction-Time-Game/equals13bit.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714448514118 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R2 equals13bit.v(7) " "Verilog HDL Implicit Net warning at equals13bit.v(7): created implicit net for \"R2\"" {  } { { "equals13bit.v" "" { Text "U:/CPRE281/FinalProject/Reaction-Time-Game/equals13bit.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714448514118 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R3 equals13bit.v(8) " "Verilog HDL Implicit Net warning at equals13bit.v(8): created implicit net for \"R3\"" {  } { { "equals13bit.v" "" { Text "U:/CPRE281/FinalProject/Reaction-Time-Game/equals13bit.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714448514118 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R4 equals13bit.v(9) " "Verilog HDL Implicit Net warning at equals13bit.v(9): created implicit net for \"R4\"" {  } { { "equals13bit.v" "" { Text "U:/CPRE281/FinalProject/Reaction-Time-Game/equals13bit.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714448514118 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R5 equals13bit.v(10) " "Verilog HDL Implicit Net warning at equals13bit.v(10): created implicit net for \"R5\"" {  } { { "equals13bit.v" "" { Text "U:/CPRE281/FinalProject/Reaction-Time-Game/equals13bit.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714448514118 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R6 equals13bit.v(11) " "Verilog HDL Implicit Net warning at equals13bit.v(11): created implicit net for \"R6\"" {  } { { "equals13bit.v" "" { Text "U:/CPRE281/FinalProject/Reaction-Time-Game/equals13bit.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714448514118 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R7 equals13bit.v(12) " "Verilog HDL Implicit Net warning at equals13bit.v(12): created implicit net for \"R7\"" {  } { { "equals13bit.v" "" { Text "U:/CPRE281/FinalProject/Reaction-Time-Game/equals13bit.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714448514118 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R8 equals13bit.v(13) " "Verilog HDL Implicit Net warning at equals13bit.v(13): created implicit net for \"R8\"" {  } { { "equals13bit.v" "" { Text "U:/CPRE281/FinalProject/Reaction-Time-Game/equals13bit.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714448514119 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R9 equals13bit.v(14) " "Verilog HDL Implicit Net warning at equals13bit.v(14): created implicit net for \"R9\"" {  } { { "equals13bit.v" "" { Text "U:/CPRE281/FinalProject/Reaction-Time-Game/equals13bit.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714448514119 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R10 equals13bit.v(15) " "Verilog HDL Implicit Net warning at equals13bit.v(15): created implicit net for \"R10\"" {  } { { "equals13bit.v" "" { Text "U:/CPRE281/FinalProject/Reaction-Time-Game/equals13bit.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714448514119 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R11 equals13bit.v(16) " "Verilog HDL Implicit Net warning at equals13bit.v(16): created implicit net for \"R11\"" {  } { { "equals13bit.v" "" { Text "U:/CPRE281/FinalProject/Reaction-Time-Game/equals13bit.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714448514119 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R12 equals13bit.v(17) " "Verilog HDL Implicit Net warning at equals13bit.v(17): created implicit net for \"R12\"" {  } { { "equals13bit.v" "" { Text "U:/CPRE281/FinalProject/Reaction-Time-Game/equals13bit.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714448514119 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R13 equals13bit.v(18) " "Verilog HDL Implicit Net warning at equals13bit.v(18): created implicit net for \"R13\"" {  } { { "equals13bit.v" "" { Text "U:/CPRE281/FinalProject/Reaction-Time-Game/equals13bit.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714448514119 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "S2 fullstate.v(36) " "Verilog HDL Implicit Net warning at fullstate.v(36): created implicit net for \"S2\"" {  } { { "fullstate.v" "" { Text "U:/CPRE281/FinalProject/Reaction-Time-Game/fullstate.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714448514119 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "S1 fullstate.v(36) " "Verilog HDL Implicit Net warning at fullstate.v(36): created implicit net for \"S1\"" {  } { { "fullstate.v" "" { Text "U:/CPRE281/FinalProject/Reaction-Time-Game/fullstate.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714448514119 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "S0 fullstate.v(36) " "Verilog HDL Implicit Net warning at fullstate.v(36): created implicit net for \"S0\"" {  } { { "fullstate.v" "" { Text "U:/CPRE281/FinalProject/Reaction-Time-Game/fullstate.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714448514119 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "N2 fullstate.v(40) " "Verilog HDL Implicit Net warning at fullstate.v(40): created implicit net for \"N2\"" {  } { { "fullstate.v" "" { Text "U:/CPRE281/FinalProject/Reaction-Time-Game/fullstate.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714448514119 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "N1 fullstate.v(41) " "Verilog HDL Implicit Net warning at fullstate.v(41): created implicit net for \"N1\"" {  } { { "fullstate.v" "" { Text "U:/CPRE281/FinalProject/Reaction-Time-Game/fullstate.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714448514119 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "N0 fullstate.v(42) " "Verilog HDL Implicit Net warning at fullstate.v(42): created implicit net for \"N0\"" {  } { { "fullstate.v" "" { Text "U:/CPRE281/FinalProject/Reaction-Time-Game/fullstate.v" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714448514120 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "_ignore0 fullstate.v(50) " "Verilog HDL Implicit Net warning at fullstate.v(50): created implicit net for \"_ignore0\"" {  } { { "fullstate.v" "" { Text "U:/CPRE281/FinalProject/Reaction-Time-Game/fullstate.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714448514120 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "_ignore1 fullstate.v(51) " "Verilog HDL Implicit Net warning at fullstate.v(51): created implicit net for \"_ignore1\"" {  } { { "fullstate.v" "" { Text "U:/CPRE281/FinalProject/Reaction-Time-Game/fullstate.v" 51 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714448514120 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "_ignore2 fullstate.v(52) " "Verilog HDL Implicit Net warning at fullstate.v(52): created implicit net for \"_ignore2\"" {  } { { "fullstate.v" "" { Text "U:/CPRE281/FinalProject/Reaction-Time-Game/fullstate.v" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714448514120 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "_ignore fullstate.v(56) " "Verilog HDL Implicit Net warning at fullstate.v(56): created implicit net for \"_ignore\"" {  } { { "fullstate.v" "" { Text "U:/CPRE281/FinalProject/Reaction-Time-Game/fullstate.v" 56 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714448514120 ""}
{ "Error" "EVRFX_VERI_PORT_UNDECLARED" "F mux3_8.v(5) " "Verilog HDL Module Declaration error at mux3_8.v(5): port \"F\" is not declared as port" {  } { { "mux3_8.v" "" { Text "U:/CPRE281/FinalProject/Reaction-Time-Game/mux3_8.v" 5 0 0 } }  } 0 10158 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is not declared as port" 0 0 "Analysis & Synthesis" 0 -1 1714448514120 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 29 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4728 " "Peak virtual memory: 4728 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714448514347 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Apr 29 22:41:54 2024 " "Processing ended: Mon Apr 29 22:41:54 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714448514347 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714448514347 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714448514347 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1714448514347 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 29 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 29 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1714448515214 ""}
