# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../Downloads/asfasfafsasf/clk_divider.v" \
"../../../../../Downloads/asfasfafsasf/debouncer.v" \
"../../../../../Downloads/asfasfafsasf/elevator.v" \
"../../../../../Downloads/asfasfafsasf/ssd.v" \
"../../../../../Downloads/asfasfafsasf/top_module.v" \
"../../../../../Downloads/asfasfafsasf/testbench.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
