// Seed: 47897715
`timescale 1 ps / 1ps
module module_0 (
    output logic id_1,
    input id_2,
    input id_3,
    output id_4
);
  assign id_3 = id_1 + id_3;
endmodule
