Release 6.3.03i - xst G.38
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to __projnav
CPU : 0.00 / 2.47 s | Elapsed : 0.00 / 2.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 2.47 s | Elapsed : 0.00 / 2.00 s
 
--> Reading design: multigenhd.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) HDL Analysis
  4) HDL Synthesis
  5) Advanced HDL Synthesis
     5.1) HDL Synthesis Report
  6) Low Level Synthesis
  7) Final Report
     7.1) Device utilization summary
     7.2) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : multigenhd.prj
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO
Verilog Include Directory          : 

---- Target Parameters
Output File Name                   : multigenhd
Output Format                      : NGC
Target Device                      : xc2vp7-5-fg456

---- Source Options
Top Module Name                    : multigenhd
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
ROM Style                          : Auto
Mux Extraction                     : YES
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Resource Sharing                   : YES
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Equivalent register Removal        : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : NO
Global Optimization                : AllClockNets
RTL Output                         : Yes
Write Timing Constraints           : NO
Hierarchy Separator                : _
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
Slice Utilization Ratio Delta      : 5

---- Other Options
lso                                : multigenhd.lso
Read Cores                         : YES
cross_clock_analysis               : NO
verilog2001                        : YES
Optimize Instantiated Primitives   : NO
tristate2logic                     : No

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT5300/VHDL/xilinx/rioimp/VHDL/hdsdi_pkg.vhd in Library work.
Compiling vhdl file F:/PT5300/VHDL/xilinx/rioimp/VHDL/multigenHD_pkg.vhd in Library work.
Compiling vhdl file F:/PT5300/VHDL/xilinx/rioimp/VHDL/multigenHD_vert.vhd in Library work.
Architecture synth of Entity multigenhd_vert is up to date.
Compiling vhdl file F:/PT5300/VHDL/xilinx/rioimp/VHDL/multigenHD_horz.vhd in Library work.
Architecture synth of Entity multigenhd_horz is up to date.
Compiling vhdl file F:/PT5300/VHDL/xilinx/rioimp/VHDL/multigenHD_output.vhd in Library work.
Architecture synth of Entity multigenhd_output is up to date.
Compiling vhdl file F:/PT5300/VHDL/xilinx/rioimp/VHDL/multigenHD.vhd in Library work.
Architecture synth of Entity multigenhd is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <multigenhd> (Architecture <synth>).
Entity <multigenhd> analyzed. Unit <multigenhd> generated.

Analyzing Entity <multigenHD_vert> (Architecture <synth>).
    Set user-defined property "INIT =  00048FFFF" for instance <VROM> in unit <multigenHD_vert>.
    Set user-defined property "SRVAL =  00048FFFF" for instance <VROM> in unit <multigenHD_vert>.
    Set user-defined property "WRITE_MODE =  READ_FIRST" for instance <VROM> in unit <multigenHD_vert>.
    Set user-defined property "INITP_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <VROM> in unit <multigenHD_vert>.
    Set user-defined property "INITP_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <VROM> in unit <multigenHD_vert>.
    Set user-defined property "INITP_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <VROM> in unit <multigenHD_vert>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <VROM> in unit <multigenHD_vert>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <VROM> in unit <multigenHD_vert>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <VROM> in unit <multigenHD_vert>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <VROM> in unit <multigenHD_vert>.
    Set user-defined property "INITP_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <VROM> in unit <multigenHD_vert>.
    Set user-defined property "INIT_00 =  0018582800084E2702044D8602033CA5020237040201316302810A2200080A01" for instance <VROM> in unit <multigenHD_vert>.
    Set user-defined property "INIT_01 =  00089C4000089C4000589C5000189C2D02149BAC02138ACB0212852A02117F89" for instance <VROM> in unit <multigenHD_vert>.
    Set user-defined property "INIT_02 =  0038583800089C4000284E3702244D9502233CB4022237130221317200280A11" for instance <VROM> in unit <multigenHD_vert>.
    Set user-defined property "INIT_03 =  0008002000089C4000789C4000389C3D02349BBC02338ADB0232853A02317F99" for instance <VROM> in unit <multigenHD_vert>.
    Set user-defined property "INIT_04 =  0018582800084E2702040006020300050C064D860A052BC30A850A2200080A01" for instance <VROM> in unit <multigenHD_vert>.
    Set user-defined property "INIT_05 =  00089C4000089C4000589C5000189C2D0214000C0213000B0C169BAC0A1579E9" for instance <VROM> in unit <multigenHD_vert>.
    Set user-defined property "INIT_06 =  0038583800089C4000284E3702240015022300140C264D950A252BD200280A11" for instance <VROM> in unit <multigenHD_vert>.
    Set user-defined property "INIT_07 =  0008002000089C4000789C4000389C3D0234001C0233001B0C369BBC0A3579F9" for instance <VROM> in unit <multigenHD_vert>.
    Set user-defined property "INIT_08 =  001848E800084667020446060203352502022F84020129E3028102A200080281" for instance <VROM> in unit <multigenHD_vert>.
    Set user-defined property "INIT_09 =  00088CA000088CA000588CB000188C8D02148C6C02137B8B021275EA02117049" for instance <VROM> in unit <multigenHD_vert>.
    Set user-defined property "INIT_0A =  003848F800088CA000284677022446150223353402222F93022129F200280291" for instance <VROM> in unit <multigenHD_vert>.
    Set user-defined property "INIT_0B =  0008002000088CA000788CA000388C9D02348C7C02337B9B023275FA02317059" for instance <VROM> in unit <multigenHD_vert>.
    Set user-defined property "INIT_0C =  001848E80008466702040006020300050C0646060A0524430A8502A200080281" for instance <VROM> in unit <multigenHD_vert>.
    Set user-defined property "INIT_0D =  00088CA000088CA000588CB000188C8D0214000C0213000B0C168C6C0A156AA9" for instance <VROM> in unit <multigenHD_vert>.
    Set user-defined property "INIT_0E =  003848F800088CA00028467702240015022300140C2646150A25245200280291" for instance <VROM> in unit <multigenHD_vert>.
    Set user-defined property "INIT_0F =  0008002000088CA000788CA000388C9D0234001C0233001B0C368C7C0A356AB9" for instance <VROM> in unit <multigenHD_vert>.
    Set user-defined property "INIT_10 =  001848E800084667020446060203352502022F84020129E3028102A200080281" for instance <VROM> in unit <multigenHD_vert>.
    Set user-defined property "INIT_11 =  00088CA000088CA000588CB000188C8D02148C6C02137B8B021275EA02117049" for instance <VROM> in unit <multigenHD_vert>.
    Set user-defined property "INIT_12 =  003848F800088CA000284677022446150223353402222F93022129F200280291" for instance <VROM> in unit <multigenHD_vert>.
    Set user-defined property "INIT_13 =  0008002000088CA000788CA000388C9D02348C7C02337B9B023275FA02317059" for instance <VROM> in unit <multigenHD_vert>.
    Set user-defined property "INIT_14 =  001848E80008466702040006020300050C0646060A0524430A8502A200080281" for instance <VROM> in unit <multigenHD_vert>.
    Set user-defined property "INIT_15 =  00088CA000088CA000588CB000188C8D0214000C0213000B0C168C6C0A156AA9" for instance <VROM> in unit <multigenHD_vert>.
    Set user-defined property "INIT_16 =  003848F800088CA00028467702240015022300140C2646150A25245200280291" for instance <VROM> in unit <multigenHD_vert>.
    Set user-defined property "INIT_17 =  0008002000088CA000788CA000388C9D0234001C0233001B0C368C7C0A356AB9" for instance <VROM> in unit <multigenHD_vert>.
    Set user-defined property "INIT_18 =  001848E800084667020446060203352502022F84020129E3028102A200080281" for instance <VROM> in unit <multigenHD_vert>.
    Set user-defined property "INIT_19 =  00088CA000088CA000588CB000188C8D02148C6C02137B8B021275EA02117049" for instance <VROM> in unit <multigenHD_vert>.
    Set user-defined property "INIT_1A =  003848F800088CA000284677022446150223353402222F93022129F200280291" for instance <VROM> in unit <multigenHD_vert>.
    Set user-defined property "INIT_1B =  0008002000088CA000788CA000388C9D02348C7C02337B9B023275FA02317059" for instance <VROM> in unit <multigenHD_vert>.
    Set user-defined property "INIT_1C =  001848E80008466702040006020300050C0646060A0524430A8502A200080281" for instance <VROM> in unit <multigenHD_vert>.
    Set user-defined property "INIT_1D =  00088CA000088CA000588CB000188C8D0214000C0213000B0C168C6C0A156AA9" for instance <VROM> in unit <multigenHD_vert>.
    Set user-defined property "INIT_1E =  003848F800088CA00028467702240015022300140C2646150A25245200280291" for instance <VROM> in unit <multigenHD_vert>.
    Set user-defined property "INIT_1F =  0008002000088CA000788CA000388C9D0234001C0233001B0C368C7C0A356AB9" for instance <VROM> in unit <multigenHD_vert>.
    Set user-defined property "INIT_20 =  0018000800088C8D02048C2602036A6502025F24020153E30281054200080521" for instance <VROM> in unit <multigenHD_vert>.
    Set user-defined property "INIT_21 =  00088CA000088CA000488CB000188C8D0214000C0213000B0212000A02110009" for instance <VROM> in unit <multigenHD_vert>.
    Set user-defined property "INIT_22 =  0038001800088CA000288C9D02248C3502236A7402225F33022153F200280531" for instance <VROM> in unit <multigenHD_vert>.
    Set user-defined property "INIT_23 =  0008002000088CA000688CA000388C9D0234001C0233001B0232001A02310019" for instance <VROM> in unit <multigenHD_vert>.
    Set user-defined property "INIT_24 =  0018000800088C8D02040006020300050C068C260A0548A30A85054200080521" for instance <VROM> in unit <multigenHD_vert>.
    Set user-defined property "INIT_25 =  00088CA000088CA000488CB000188C8D0214000C0213000B0C16000C0A150009" for instance <VROM> in unit <multigenHD_vert>.
    Set user-defined property "INIT_26 =  0038001800088CA000288C9D02240015022300140C268C350A2548B200280531" for instance <VROM> in unit <multigenHD_vert>.
    Set user-defined property "INIT_27 =  0008002000088CA000688CA000388C9D0234001C0233001B0C36001C0A350019" for instance <VROM> in unit <multigenHD_vert>.
    Set user-defined property "INIT_28 =  0018000800088C8D02048C2602036A6502025F24020153E30281054200080521" for instance <VROM> in unit <multigenHD_vert>.
    Set user-defined property "INIT_29 =  00088CA000088CA000488CB000188C8D0214000C0213000B0212000A02110009" for instance <VROM> in unit <multigenHD_vert>.
    Set user-defined property "INIT_2A =  0038001800088CA000288C9D02248C3502236A7402225F33022153F200280531" for instance <VROM> in unit <multigenHD_vert>.
    Set user-defined property "INIT_2B =  0008002000088CA000688CA000388C9D0234001C0233001B0232001A02310019" for instance <VROM> in unit <multigenHD_vert>.
    Set user-defined property "INIT_2C =  0018000800088C8D02040006020300050C068C260A0548A30A85054200080521" for instance <VROM> in unit <multigenHD_vert>.
    Set user-defined property "INIT_2D =  00088CA000088CA000488CB000188C8D0214000C0213000B0C16000C0A150009" for instance <VROM> in unit <multigenHD_vert>.
    Set user-defined property "INIT_2E =  0038001800088CA000288C9D02240015022300140C268C350A2548B200280531" for instance <VROM> in unit <multigenHD_vert>.
    Set user-defined property "INIT_2F =  0008002000088CA000688CA000388C9D0234001C0233001B0C36001C0A350019" for instance <VROM> in unit <multigenHD_vert>.
    Set user-defined property "INIT_30 =  0018000800088C8D02048C2602036A6502025F24020153E30281054200080521" for instance <VROM> in unit <multigenHD_vert>.
    Set user-defined property "INIT_31 =  00088CA000088CA000488CB000188C8D0214000C0213000B0212000A02110009" for instance <VROM> in unit <multigenHD_vert>.
    Set user-defined property "INIT_32 =  0038001800088CA000288C9D02248C3502236A7402225F33022153F200280531" for instance <VROM> in unit <multigenHD_vert>.
    Set user-defined property "INIT_33 =  0008002000088CA000688CA000388C9D0234001C0233001B0232001A02310019" for instance <VROM> in unit <multigenHD_vert>.
    Set user-defined property "INIT_34 =  0018000800088C8D02040006020300050C068C260A0548A30A85054200080521" for instance <VROM> in unit <multigenHD_vert>.
    Set user-defined property "INIT_35 =  00088CA000088CA000488CB000188C8D0214000C0213000B0C16000C0A150009" for instance <VROM> in unit <multigenHD_vert>.
    Set user-defined property "INIT_36 =  0038001800088CA000288C9D02240015022300140C268C350A2548B200280531" for instance <VROM> in unit <multigenHD_vert>.
    Set user-defined property "INIT_37 =  0008002000088CA000688CA000388C9D0234001C0233001B0C36001C0A350019" for instance <VROM> in unit <multigenHD_vert>.
    Set user-defined property "INIT_38 =  0118000801085DAD03045D26030346A503023F24030137A30381034201080321" for instance <VROM> in unit <multigenHD_vert>.
    Set user-defined property "INIT_39 =  01085DC001085DC001485DD001185DAD0314000C0313000B0312000A03110009" for instance <VROM> in unit <multigenHD_vert>.
    Set user-defined property "INIT_3A =  0138001801085DC001285DBD03245D35032346B403223F33032137B201280331" for instance <VROM> in unit <multigenHD_vert>.
    Set user-defined property "INIT_3B =  0108002001085DC001685DC001385DBD0334001C0333001B0332001A03310019" for instance <VROM> in unit <multigenHD_vert>.
    Set user-defined property "INIT_3C =  0118000801085DAD03040006030300050D065D260B0530230B85034201080321" for instance <VROM> in unit <multigenHD_vert>.
    Set user-defined property "INIT_3D =  01085DC001085DC001485DD001185DAD0314000C0313000B0D16000C0B150009" for instance <VROM> in unit <multigenHD_vert>.
    Set user-defined property "INIT_3E =  0138001801085DC001285DBD03240015032300140D265D350B25303201280331" for instance <VROM> in unit <multigenHD_vert>.
    Set user-defined property "INIT_3F =  0108002001085DC001685DC001385DBD0334001C0333001B0D36001C0B350019" for instance <VROM> in unit <multigenHD_vert>.
Entity <multigenHD_vert> analyzed. Unit <multigenHD_vert> generated.

Analyzing Entity <multigenHD_horz> (Architecture <synth>).
    Set user-defined property "INIT =  00060FFFF" for instance <HROM> in unit <multigenHD_horz>.
    Set user-defined property "SRVAL =  00060FFFF" for instance <HROM> in unit <multigenHD_horz>.
    Set user-defined property "WRITE_MODE =  READ_FIRST" for instance <HROM> in unit <multigenHD_horz>.
    Set user-defined property "INITP_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <HROM> in unit <multigenHD_horz>.
    Set user-defined property "INITP_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <HROM> in unit <multigenHD_horz>.
    Set user-defined property "INITP_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <HROM> in unit <multigenHD_horz>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <HROM> in unit <multigenHD_horz>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <HROM> in unit <multigenHD_horz>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <HROM> in unit <multigenHD_horz>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <HROM> in unit <multigenHD_horz>.
    Set user-defined property "INITP_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <HROM> in unit <multigenHD_horz>.
    Set user-defined property "INIT_00 =  000746880006424700053BE600043585000328A40002222302011BC200000EE1" for instance <HROM> in unit <multigenHD_horz>.
    Set user-defined property "INIT_01 =  004F77F0000E77CF000D68EE000C5C0D000B57CC000A536B00094F2A00084AC9" for instance <HROM> in unit <multigenHD_horz>.
    Set user-defined property "INIT_02 =  00170010011678720115785611B4946001939454011294330991783501907811" for instance <HROM> in unit <multigenHD_horz>.
    Set user-defined property "INIT_03 =  015F0012001E0010001D0010001C0010001B0010001A00100019001000180010" for instance <HROM> in unit <multigenHD_horz>.
    Set user-defined property "INIT_04 =  0007001000060010000500100004001000030010000200100001001000000010" for instance <HROM> in unit <multigenHD_horz>.
    Set user-defined property "INIT_05 =  004F77F0000E0010000D0010000C0010000B0010000A00100009001000080010" for instance <HROM> in unit <multigenHD_horz>.
    Set user-defined property "INIT_06 =  00170010011678720115785611B4947D01939454011294330991783501907811" for instance <HROM> in unit <multigenHD_horz>.
    Set user-defined property "INIT_07 =  015F0012001E0010041D003C001C77CF001B0010001A00100019001000180010" for instance <HROM> in unit <multigenHD_horz>.
    Set user-defined property "INIT_08 =  000746880006424700053BE600043585000328A40002222302011BC200000EE1" for instance <HROM> in unit <multigenHD_horz>.
    Set user-defined property "INIT_09 =  004F77F0000E77CF000D68EE000C5C0D000B57CC000A536B00094F2A00084AC9" for instance <HROM> in unit <multigenHD_horz>.
    Set user-defined property "INIT_0A =  00170010011678720115785611B4ABC00193ABB40112AB930991783501907811" for instance <HROM> in unit <multigenHD_horz>.
    Set user-defined property "INIT_0B =  015F0012001E0010001D0010001C0010001B0010001A00100019001000180010" for instance <HROM> in unit <multigenHD_horz>.
    Set user-defined property "INIT_0C =  0007001000060010000500100004001000030010000200100001001000000010" for instance <HROM> in unit <multigenHD_horz>.
    Set user-defined property "INIT_0D =  004F77F0000E0010000D0010000C0010000B0010000A00100009001000080010" for instance <HROM> in unit <multigenHD_horz>.
    Set user-defined property "INIT_0E =  00170010011678720115785611B4ABDD0193ABB40112AB930991783501907811" for instance <HROM> in unit <multigenHD_horz>.
    Set user-defined property "INIT_0F =  015F0012001E0010041D003C001C77CF001B0010001A00100019001000180010" for instance <HROM> in unit <multigenHD_horz>.
    Set user-defined property "INIT_10 =  000746880006424700053BE600043585000328A40002222302011BC200000EE1" for instance <HROM> in unit <multigenHD_horz>.
    Set user-defined property "INIT_11 =  004F77F0000E77CF000D68EE000C5C0D000B57CC000A536B00094F2A00084AC9" for instance <HROM> in unit <multigenHD_horz>.
    Set user-defined property "INIT_12 =  00170010011678720115785611B4896001938954011289330991783501907811" for instance <HROM> in unit <multigenHD_horz>.
    Set user-defined property "INIT_13 =  015F0012001E0010001D0010001C0010001B0010001A00100019001000180010" for instance <HROM> in unit <multigenHD_horz>.
    Set user-defined property "INIT_14 =  0007001000060010000500100004001000030010000200100001001000000010" for instance <HROM> in unit <multigenHD_horz>.
    Set user-defined property "INIT_15 =  004F77F0000E0010000D0010000C0010000B0010000A00100009001000080010" for instance <HROM> in unit <multigenHD_horz>.
    Set user-defined property "INIT_16 =  00170010011678720115785611B4897D01938954011289330991783501907811" for instance <HROM> in unit <multigenHD_horz>.
    Set user-defined property "INIT_17 =  015F0012001E0010041D003C001C77CF001B0010001A00100019001000180010" for instance <HROM> in unit <multigenHD_horz>.
    Set user-defined property "INIT_18 =  000746880006424700053BE600043585000328A40002222302011BC200000EE1" for instance <HROM> in unit <multigenHD_horz>.
    Set user-defined property "INIT_19 =  004F77F0000E77CF000D68EE000C5C0D000B57CC000A536B00094F2A00084AC9" for instance <HROM> in unit <multigenHD_horz>.
    Set user-defined property "INIT_1A =  00170010011678720115785611B4A4E00193A4D40112A4B30991783501907811" for instance <HROM> in unit <multigenHD_horz>.
    Set user-defined property "INIT_1B =  015F0012001E0010001D0010001C0010001B0010001A00100019001000180010" for instance <HROM> in unit <multigenHD_horz>.
    Set user-defined property "INIT_1C =  0007001000060010000500100004001000030010000200100001001000000010" for instance <HROM> in unit <multigenHD_horz>.
    Set user-defined property "INIT_1D =  004F77F0000E0010000D0010000C0010000B0010000A00100009001000080010" for instance <HROM> in unit <multigenHD_horz>.
    Set user-defined property "INIT_1E =  00170010011678720115785611B4A4FD0193A4D40112A4B30991783501907811" for instance <HROM> in unit <multigenHD_horz>.
    Set user-defined property "INIT_1F =  015F0012001E0010041D003C001C77CF001B0010001A00100019001000180010" for instance <HROM> in unit <multigenHD_horz>.
    Set user-defined property "INIT_20 =  000746880006424700053BE600043585000328A40002222302011BC200000EE1" for instance <HROM> in unit <multigenHD_horz>.
    Set user-defined property "INIT_21 =  004F77F0000E77CF000D68EE000C5C0D000B57CC000A536B00094F2A00084AC9" for instance <HROM> in unit <multigenHD_horz>.
    Set user-defined property "INIT_22 =  00170010011678720115785611B4896001938954011289330991783501907811" for instance <HROM> in unit <multigenHD_horz>.
    Set user-defined property "INIT_23 =  015F0012001E0010001D0010001C0010001B0010001A00100019001000180010" for instance <HROM> in unit <multigenHD_horz>.
    Set user-defined property "INIT_24 =  0007001000060010000500100004001000030010000200100001001000000010" for instance <HROM> in unit <multigenHD_horz>.
    Set user-defined property "INIT_25 =  004F77F0000E0010000D0010000C0010000B0010000A00100009001000080010" for instance <HROM> in unit <multigenHD_horz>.
    Set user-defined property "INIT_26 =  00170010011678720115785611B4897D01938954011289330991783501907811" for instance <HROM> in unit <multigenHD_horz>.
    Set user-defined property "INIT_27 =  015F0012001E0010041D003C001C77CF001B0010001A00100019001000180010" for instance <HROM> in unit <multigenHD_horz>.
    Set user-defined property "INIT_28 =  000746880006424700053BE600043585000328A40002222302011BC200000EE1" for instance <HROM> in unit <multigenHD_horz>.
    Set user-defined property "INIT_29 =  004F77F0000E77CF000D68EE000C5C0D000B57CC000A536B00094F2A00084AC9" for instance <HROM> in unit <multigenHD_horz>.
    Set user-defined property "INIT_2A =  00170010011678720115785611B4A4E00193A4D40112A4B30991783501907811" for instance <HROM> in unit <multigenHD_horz>.
    Set user-defined property "INIT_2B =  015F0012001E0010001D0010001C0010001B0010001A00100019001000180010" for instance <HROM> in unit <multigenHD_horz>.
    Set user-defined property "INIT_2C =  0007001000060010000500100004001000030010000200100001001000000010" for instance <HROM> in unit <multigenHD_horz>.
    Set user-defined property "INIT_2D =  004F77F0000E0010000D0010000C0010000B0010000A00100009001000080010" for instance <HROM> in unit <multigenHD_horz>.
    Set user-defined property "INIT_2E =  00170010011678720115785611B4A4FD0193A4D40112A4B30991783501907811" for instance <HROM> in unit <multigenHD_horz>.
    Set user-defined property "INIT_2F =  015F0012001E0010041D003C001C77CF001B0010001A00100019001000180010" for instance <HROM> in unit <multigenHD_horz>.
    Set user-defined property "INIT_30 =  000746880006424700053BE600043585000328A40002222302011BC200000EE1" for instance <HROM> in unit <multigenHD_horz>.
    Set user-defined property "INIT_31 =  004F77F0000E77CF000D68EE000C5C0D000B57CC000A536B00094F2A00084AC9" for instance <HROM> in unit <multigenHD_horz>.
    Set user-defined property "INIT_32 =  00170010011678720115785611B4ABC00193ABB40112AB930991783501907811" for instance <HROM> in unit <multigenHD_horz>.
    Set user-defined property "INIT_33 =  015F0012001E0010001D0010001C0010001B0010001A00100019001000180010" for instance <HROM> in unit <multigenHD_horz>.
    Set user-defined property "INIT_34 =  0007001000060010000500100004001000030010000200100001001000000010" for instance <HROM> in unit <multigenHD_horz>.
    Set user-defined property "INIT_35 =  004F77F0000E0010000D0010000C0010000B0010000A00100009001000080010" for instance <HROM> in unit <multigenHD_horz>.
    Set user-defined property "INIT_36 =  00170010011678720115785611B4ABDD0193ABB40112AB930991783501907811" for instance <HROM> in unit <multigenHD_horz>.
    Set user-defined property "INIT_37 =  015F0012001E0010041D003C001C77CF001B0010001A00100019001000180010" for instance <HROM> in unit <multigenHD_horz>.
    Set user-defined property "INIT_38 =  00072F0800062C27000527E6000423A500031B24000216C3020112A2000009E1" for instance <HROM> in unit <multigenHD_horz>.
    Set user-defined property "INIT_39 =  004F4FF0000E4FCF000D45EE000C3D2D000B3A4C000A378B000934AA000831E9" for instance <HROM> in unit <multigenHD_horz>.
    Set user-defined property "INIT_3A =  00170010011650720115505611B46700019366F4011266D30991503501905011" for instance <HROM> in unit <multigenHD_horz>.
    Set user-defined property "INIT_3B =  015F0012001E0010001D0010001C0010001B0010001A00100019001000180010" for instance <HROM> in unit <multigenHD_horz>.
    Set user-defined property "INIT_3C =  0007001000060010000500100004001000030010000200100001001000000010" for instance <HROM> in unit <multigenHD_horz>.
    Set user-defined property "INIT_3D =  004F4FF0000E0010000D0010000C0010000B0010000A00100009001000080010" for instance <HROM> in unit <multigenHD_horz>.
    Set user-defined property "INIT_3E =  00170010011650720115505611B4671D019366F4011266D30991503501905011" for instance <HROM> in unit <multigenHD_horz>.
    Set user-defined property "INIT_3F =  015F0012001E0010041D003C001C4FCF001B0010001A00100019001000180010" for instance <HROM> in unit <multigenHD_horz>.
Entity <multigenHD_horz> analyzed. Unit <multigenHD_horz> generated.

Analyzing Entity <multigenHD_output> (Architecture <synth>).
    Set user-defined property "INIT =  000800100" for instance <CROM> in unit <multigenHD_output>.
    Set user-defined property "SRVAL =  000800100" for instance <CROM> in unit <multigenHD_output>.
    Set user-defined property "WRITE_MODE =  READ_FIRST" for instance <CROM> in unit <multigenHD_output>.
    Set user-defined property "INITP_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <CROM> in unit <multigenHD_output>.
    Set user-defined property "INITP_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <CROM> in unit <multigenHD_output>.
    Set user-defined property "INITP_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <CROM> in unit <multigenHD_output>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <CROM> in unit <multigenHD_output>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <CROM> in unit <multigenHD_output>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <CROM> in unit <multigenHD_output>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <CROM> in unit <multigenHD_output>.
    Set user-defined property "INITP_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <CROM> in unit <multigenHD_output>.
    Set user-defined property "INIT_00 =  0080010000800100008001000080010000800100008001000080010000800100" for instance <CROM> in unit <multigenHD_output>.
    Set user-defined property "INIT_01 =  0080010000800100008001000080010000800100008001000080010000800100" for instance <CROM> in unit <multigenHD_output>.
    Set user-defined property "INIT_02 =  0080010000800100008001000080010000800100008001000080010000800100" for instance <CROM> in unit <multigenHD_output>.
    Set user-defined property "INIT_03 =  0080010000800100008001000080010000800100008001000080010000800100" for instance <CROM> in unit <multigenHD_output>.
    Set user-defined property "INIT_04 =  0000000000FFCFFC008001000080010000B60B60000000000000000000FFCFFC" for instance <CROM> in unit <multigenHD_output>.
    Set user-defined property "INIT_05 =  00EC0EC0000000000080010000800100008001000080010000AB0AB000000000" for instance <CROM> in unit <multigenHD_output>.
    Set user-defined property "INIT_06 =  00F10F1000000000008001000080010000800100008001000080010000800100" for instance <CROM> in unit <multigenHD_output>.
    Set user-defined property "INIT_07 =  0080010000800100008001000080010000800100008001000080010000800100" for instance <CROM> in unit <multigenHD_output>.
    Set user-defined property "INIT_08 =  0087CA88002C0A880087CA88002C0A8800800B4400800B440080067800800678" for instance <CROM> in unit <multigenHD_output>.
    Set user-defined property "INIT_09 =  00CC43EC00C0C3EC0033C858003F48580033C858003F4858002C091400934914" for instance <CROM> in unit <multigenHD_output>.
    Set user-defined property "INIT_0A =  00D40330006CC33000D40330006CC33000CC43EC00C0C3EC00CC43EC00C0C3EC" for instance <CROM> in unit <multigenHD_output>.
    Set user-defined property "INIT_0B =  00800678008006780080067800800678007841BC00D401BC00D40330006CC330" for instance <CROM> in unit <multigenHD_output>.
    Set user-defined property "INIT_0C =  0000000000FFCFFC0080010000800100009D09D0000000000000000000FFCFFC" for instance <CROM> in unit <multigenHD_output>.
    Set user-defined property "INIT_0D =  00C70C7000000000008001000080010000800100008001000080080000000000" for instance <CROM> in unit <multigenHD_output>.
    Set user-defined property "INIT_0E =  00DA0DA00000000000800B4400800B4400800B4400800B4400800B4400800B44" for instance <CROM> in unit <multigenHD_output>.
    Set user-defined property "INIT_0F =  0080010000800100008001000080010000800100008001000080010000800100" for instance <CROM> in unit <multigenHD_output>.
    Set user-defined property "INIT_10 =  00800B4400800B4400800B4400800B4400800B4400800B4400100BC80099CBC8" for instance <CROM> in unit <multigenHD_output>.
    Set user-defined property "INIT_11 =  00800B4400800B4400800B4400800B4400800B4400800B4400800B4400800B44" for instance <CROM> in unit <multigenHD_output>.
    Set user-defined property "INIT_12 =  00800B4400800B4400800B4400800B4400800B4400800B4400800B4400800B44" for instance <CROM> in unit <multigenHD_output>.
    Set user-defined property "INIT_13 =  0075C1FC00F001FC0075C1FC00F001FC00800B4400800B4400800B4400800B44" for instance <CROM> in unit <multigenHD_output>.
    Set user-defined property "INIT_14 =  0000000000FFCFFC0080010000800100009D09D0000000000000000000FFCFFC" for instance <CROM> in unit <multigenHD_output>.
    Set user-defined property "INIT_15 =  00C70C7000000000008001000080010000800100008001000080080000000000" for instance <CROM> in unit <multigenHD_output>.
    Set user-defined property "INIT_16 =  00DA0DA0000000000062C3D0009903D0009D43D4006703D400800EB000800EB0" for instance <CROM> in unit <multigenHD_output>.
    Set user-defined property "INIT_17 =  0080010000800100008001000080010000800100008001000080010000800100" for instance <CROM> in unit <multigenHD_output>.
    Set user-defined property "INIT_18 =  00800EB200800EB200800EB200800EB20080010100800101008A4DB400100DB4" for instance <CROM> in unit <multigenHD_output>.
    Set user-defined property "INIT_19 =  00800EB200800EB200800EB200800EB200800EB200800EB200800EB200800EB2" for instance <CROM> in unit <multigenHD_output>.
    Set user-defined property "INIT_1A =  00800EB200800EB200800EB200800EB200800EB200800EB200800EB200800EB2" for instance <CROM> in unit <multigenHD_output>.
    Set user-defined property "INIT_1B =  00F003E8006643E800F003E8006643E800800EB200800EB200800EB200800EB2" for instance <CROM> in unit <multigenHD_output>.
    Set user-defined property "INIT_1C =  0000000000FFCFFC0080010000800100009D09D0000000000000000000FFCFFC" for instance <CROM> in unit <multigenHD_output>.
    Set user-defined property "INIT_1D =  00C70C7000000000008001000080010000800100008001000080080000000000" for instance <CROM> in unit <multigenHD_output>.
    Set user-defined property "INIT_1E =  00DA0DA0000000000097823500AE423500800101008001010080010100800101" for instance <CROM> in unit <multigenHD_output>.
    Set user-defined property "INIT_1F =  0080010000800100008001000080010000800100008001000080010000800100" for instance <CROM> in unit <multigenHD_output>.
    Set user-defined property "INIT_20 =  00800EB000800EB0008001000080010000800100008001000080030C0080030C" for instance <CROM> in unit <multigenHD_output>.
    Set user-defined property "INIT_21 =  0080010000800100008001000080010000800EB000800EB000800EB000800EB0" for instance <CROM> in unit <multigenHD_output>.
    Set user-defined property "INIT_22 =  008001000080010000800148008001480080010000800100008000B8008000B8" for instance <CROM> in unit <multigenHD_output>.
    Set user-defined property "INIT_23 =  0080030C0080030C0080030C0080030C00800100008001000080018C0080018C" for instance <CROM> in unit <multigenHD_output>.
    Set user-defined property "INIT_24 =  0000000000FFCFFC0080010000800100009D09D0000000000000000000FFCFFC" for instance <CROM> in unit <multigenHD_output>.
    Set user-defined property "INIT_25 =  00C70C7000000000008001000080010000800100008001000080080000000000" for instance <CROM> in unit <multigenHD_output>.
    Set user-defined property "INIT_26 =  00DA0DA000000000008001000080010000800100008001000080010000800100" for instance <CROM> in unit <multigenHD_output>.
    Set user-defined property "INIT_27 =  0080010000800100008001000080010000800100008001000080010000800100" for instance <CROM> in unit <multigenHD_output>.
    Set user-defined property "INIT_28 =  0080010000800100008001000080010000800100008001000080010000800100" for instance <CROM> in unit <multigenHD_output>.
    Set user-defined property "INIT_29 =  0080010000800100008001000080010000800100008001000080010000800100" for instance <CROM> in unit <multigenHD_output>.
    Set user-defined property "INIT_2A =  0080010000800100008001000080010000800100008001000080010000800100" for instance <CROM> in unit <multigenHD_output>.
    Set user-defined property "INIT_2B =  00C0066000C00660008001000080010000800100008001000080010000800100" for instance <CROM> in unit <multigenHD_output>.
    Set user-defined property "INIT_2C =  0000000000FFCFFC0080010000800100009D09D0000000000000000000FFCFFC" for instance <CROM> in unit <multigenHD_output>.
    Set user-defined property "INIT_2D =  00C70C7000000000008001000080010000800100008001000080080000000000" for instance <CROM> in unit <multigenHD_output>.
    Set user-defined property "INIT_2E =  00DA0DA000000000008001000080010000800100008001000080010000800100" for instance <CROM> in unit <multigenHD_output>.
    Set user-defined property "INIT_2F =  008001000080010000C0064000C0064000C0066000C0066000C0066000C00660" for instance <CROM> in unit <multigenHD_output>.
    Set user-defined property "INIT_30 =  0080010000800100008001000080010000800100008001000080010000800100" for instance <CROM> in unit <multigenHD_output>.
    Set user-defined property "INIT_31 =  0080010000800100008001000080010000800100008001000080010000800100" for instance <CROM> in unit <multigenHD_output>.
    Set user-defined property "INIT_32 =  0080010000800100008001000080010000800100008001000080010000800100" for instance <CROM> in unit <multigenHD_output>.
    Set user-defined property "INIT_33 =  0080044000800440008001000080010000800100008001000080010000800100" for instance <CROM> in unit <multigenHD_output>.
    Set user-defined property "INIT_34 =  0000000000FFCFFC0080010000800100009D09D0000000000000000000FFCFFC" for instance <CROM> in unit <multigenHD_output>.
    Set user-defined property "INIT_35 =  00C70C7000000000008001000080010000800100008001000080080000000000" for instance <CROM> in unit <multigenHD_output>.
    Set user-defined property "INIT_36 =  00DA0DA000000000008001000080010000800100008001000080010000800100" for instance <CROM> in unit <multigenHD_output>.
    Set user-defined property "INIT_37 =  0080010000800100008004400080044000800440008004400080044000800440" for instance <CROM> in unit <multigenHD_output>.
    Set user-defined property "INIT_38 =  0080010000800100008001000080010000800100008001000080010000800100" for instance <CROM> in unit <multigenHD_output>.
    Set user-defined property "INIT_39 =  0080010000800100008001000080010000800100008001000080010000800100" for instance <CROM> in unit <multigenHD_output>.
    Set user-defined property "INIT_3A =  0080010000800100008001000080010000800100008001000080010000800100" for instance <CROM> in unit <multigenHD_output>.
    Set user-defined property "INIT_3B =  0080010000800100008001000080010000800100008001000080010000800100" for instance <CROM> in unit <multigenHD_output>.
    Set user-defined property "INIT_3C =  0080010000800100008001000080010000800100008001000080010000800100" for instance <CROM> in unit <multigenHD_output>.
    Set user-defined property "INIT_3D =  0080010000800100008001000080010000800100008001000080010000800100" for instance <CROM> in unit <multigenHD_output>.
    Set user-defined property "INIT_3E =  0080010000800100008001000080010000800100008001000080010000800100" for instance <CROM> in unit <multigenHD_output>.
    Set user-defined property "INIT_3F =  0080010000800100008001000080010000800100008001000080010000800100" for instance <CROM> in unit <multigenHD_output>.
Entity <multigenHD_output> analyzed. Unit <multigenHD_output> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <multigenHD_output>.
    Related source file is F:/PT5300/VHDL/xilinx/rioimp/VHDL/multigenHD_output.vhd.
WARNING:Xst:653 - Signal <GND4> is used but never assigned. Tied to value 0000.
WARNING:Xst:653 - Signal <VCC> is used but never assigned. Tied to value 1.
WARNING:Xst:653 - Signal <GND> is used but never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <y_ramp_round<6:0>> is assigned but never used.
WARNING:Xst:646 - Signal <crom_out<31:24>> is assigned but never used.
WARNING:Xst:646 - Signal <crom_out<13:12>> is assigned but never used.
WARNING:Xst:653 - Signal <GND32> is used but never assigned. Tied to value 00000000000000000000000000000000.
    Found 11-bit adder for signal <$n0003> created at line 411.
    Found 17-bit adder for signal <$n0004> created at line 402.
    Found 17-bit register for signal <y_ramp>.
    Found 10 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   2 Adder/Subtracter(s).
	inferred  10 Multiplexer(s).
Unit <multigenHD_output> synthesized.


Synthesizing Unit <multigenHD_horz>.
    Related source file is F:/PT5300/VHDL/xilinx/rioimp/VHDL/multigenHD_horz.vhd.
WARNING:Xst:647 - Input <pattern<1>> is never used.
WARNING:Xst:653 - Signal <GND4> is used but never assigned. Tied to value 0000.
WARNING:Xst:1780 - Signal <VCC> is never used or assigned.
WARNING:Xst:653 - Signal <GND> is used but never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <hrom_out<31:29>> is assigned but never used.
WARNING:Xst:653 - Signal <GND32> is used but never assigned. Tied to value 00000000000000000000000000000000.
    Found 11-bit comparator equal for signal <$n0010> created at line 420.
    Found 12-bit up counter for signal <h_counter>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 Comparator(s).
Unit <multigenHD_horz> synthesized.


Synthesizing Unit <multigenHD_vert>.
    Related source file is F:/PT5300/VHDL/xilinx/rioimp/VHDL/multigenHD_vert.vhd.
WARNING:Xst:653 - Signal <GND4> is used but never assigned. Tied to value 0000.
WARNING:Xst:1780 - Signal <VCC> is never used or assigned.
WARNING:Xst:653 - Signal <GND> is used but never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <vrom_out<31:28>> is assigned but never used.
WARNING:Xst:646 - Signal <vrom_out<21>> is assigned but never used.
WARNING:Xst:653 - Signal <GND32> is used but never assigned. Tied to value 00000000000000000000000000000000.
    Found 11-bit comparator equal for signal <$n0004> created at line 417.
    Found 11-bit up counter for signal <v_counter>.
    Found 3 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Counter(s).
	inferred   1 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <multigenHD_vert> synthesized.


Synthesizing Unit <multigenhd>.
    Related source file is F:/PT5300/VHDL/xilinx/rioimp/VHDL/multigenHD.vhd.
WARNING:Xst:1780 - Signal <GND4> is never used or assigned.
WARNING:Xst:1780 - Signal <VCC> is never used or assigned.
WARNING:Xst:1780 - Signal <GND> is never used or assigned.
WARNING:Xst:1780 - Signal <GND32> is never used or assigned.
INFO:Xst:741 - HDL ADVISOR - A 16-bit shift register was found for signal <delay_rst<15>> and currently occupies 16 logic cells (8 slices). Removing the set/reset logic would take advantage of SRL16 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
    Found 11-bit register for signal <line_num>.
    Found 3-bit comparator equal for signal <$n0000> created at line 226.
    Found 10-bit register for signal <c_reg>.
    Found 16-bit register for signal <delay_rst>.
    Found 2-bit register for signal <f_reg>.
    Found 2-bit register for signal <h_reg>.
    Found 3-bit register for signal <std_q>.
    Found 2-bit register for signal <trs_reg>.
    Found 2-bit register for signal <v_reg>.
    Found 2-bit register for signal <xyz_reg>.
    Found 10-bit register for signal <y_reg>.
    Summary:
	inferred  60 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <multigenhd> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 17-bit adder                      : 1
 11-bit adder                      : 1
# Counters                         : 2
 11-bit up counter                 : 1
 12-bit up counter                 : 1
# Registers                        : 31
 11-bit register                   : 1
 10-bit register                   : 2
 3-bit register                    : 1
 1-bit register                    : 26
 17-bit register                   : 1
# Comparators                      : 3
 3-bit comparator equal            : 1
 11-bit comparator equal           : 2
# Multiplexers                     : 2
 3-bit 2-to-1 multiplexer          : 1
 10-bit 2-to-1 multiplexer         : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <multigenhd> ...

Optimizing unit <multigenHD_horz> ...

Optimizing unit <multigenHD_output> ...
Loading device for application Xst from file '2vp7.nph' in environment C:/Programmer/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block multigenhd, actual ratio is 1.

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : multigenhd.ngr
Top Level Output File Name         : multigenhd
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 46

Macro Statistics :
# Registers                        : 47
#      1-bit register              : 43
#      10-bit register             : 2
#      11-bit register             : 1
#      3-bit register              : 1
# Counters                         : 2
#      11-bit up counter           : 1
#      12-bit up counter           : 1
# Multiplexers                     : 2
#      2-to-1 multiplexer          : 2
# Adders/Subtractors               : 2
#      11-bit adder                : 1
#      17-bit adder                : 1
# Comparators                      : 3
#      11-bit comparator equal     : 2
#      3-bit comparator equal      : 1

Cell Usage :
# BELS                             : 232
#      GND                         : 1
#      LUT1                        : 10
#      LUT1_L                      : 15
#      LUT2                        : 5
#      LUT2_L                      : 26
#      LUT3                        : 11
#      LUT3_D                      : 1
#      LUT3_L                      : 27
#      LUT4                        : 12
#      LUT4_D                      : 1
#      LUT4_L                      : 12
#      MUXCY                       : 61
#      VCC                         : 1
#      XORCY                       : 49
# FlipFlops/Latches                : 100
#      FDC                         : 19
#      FDCE                        : 50
#      FDCPE                       : 23
#      FDPE                        : 8
# RAMS                             : 3
#      RAMB16_S36                  : 3
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 45
#      IBUF                        : 9
#      OBUF                        : 36
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2vp7fg456-5 

 Number of Slices:                      86  out of   4928     1%  
 Number of Slice Flip Flops:           100  out of   9856     1%  
 Number of 4 input LUTs:               120  out of   9856     1%  
 Number of bonded IOBs:                 45  out of    248    18%  
 Number of BRAMs:                        3  out of     44     6%  
 Number of GCLKs:                        1  out of     16     6%  


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 103   |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 5.774ns (Maximum Frequency: 173.190MHz)
   Minimum input arrival time before clock: 5.130ns
   Maximum output required time after clock: 4.017ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'clk'
Delay:               5.774ns (Levels of Logic = 18)
  Source:            VERT_VROM (RAM)
  Destination:       OUTGEN_y_ramp_16 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: VERT_VROM to OUTGEN_y_ramp_16
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16_S36:CLK->DO24    4   1.680   0.650  VERT_VROM (y_ramp_inc_sel)
     LUT2_L:I1->LO         1   0.351   0.000  OUTGEN_multigenHD_output__n0004<1>lut (OUTGEN_N1343)
     MUXCY:S->O            1   0.422   0.000  OUTGEN_multigenHD_output__n0004<1>cy (OUTGEN_multigenHD_output__n0004<1>_cyo)
     MUXCY:CI->O           1   0.044   0.000  OUTGEN_multigenHD_output__n0004<2>cy (OUTGEN_multigenHD_output__n0004<2>_cyo)
     MUXCY:CI->O           1   0.044   0.000  OUTGEN_multigenHD_output__n0004<3>cy (OUTGEN_multigenHD_output__n0004<3>_cyo)
     MUXCY:CI->O           1   0.044   0.000  OUTGEN_multigenHD_output__n0004<4>cy (OUTGEN_multigenHD_output__n0004<4>_cyo)
     MUXCY:CI->O           1   0.044   0.000  OUTGEN_multigenHD_output__n0004<5>cy (OUTGEN_multigenHD_output__n0004<5>_cyo)
     MUXCY:CI->O           1   0.044   0.000  OUTGEN_multigenHD_output__n0004<6>cy (OUTGEN_multigenHD_output__n0004<6>_cyo)
     MUXCY:CI->O           1   0.044   0.000  OUTGEN_multigenHD_output__n0004<7>cy (OUTGEN_multigenHD_output__n0004<7>_cyo)
     MUXCY:CI->O           1   0.044   0.000  OUTGEN_multigenHD_output__n0004<8>cy (OUTGEN_multigenHD_output__n0004<8>_cyo)
     MUXCY:CI->O           1   0.044   0.000  OUTGEN_multigenHD_output__n0004<9>cy (OUTGEN_multigenHD_output__n0004<9>_cyo)
     MUXCY:CI->O           1   0.044   0.000  OUTGEN_multigenHD_output__n0004<10>cy (OUTGEN_multigenHD_output__n0004<10>_cyo)
     MUXCY:CI->O           1   0.044   0.000  OUTGEN_multigenHD_output__n0004<11>cy (OUTGEN_multigenHD_output__n0004<11>_cyo)
     MUXCY:CI->O           1   0.044   0.000  OUTGEN_multigenHD_output__n0004<12>cy (OUTGEN_multigenHD_output__n0004<12>_cyo)
     MUXCY:CI->O           1   0.044   0.000  OUTGEN_multigenHD_output__n0004<13>cy (OUTGEN_multigenHD_output__n0004<13>_cyo)
     MUXCY:CI->O           1   0.044   0.000  OUTGEN_multigenHD_output__n0004<14>cy (OUTGEN_multigenHD_output__n0004<14>_cyo)
     MUXCY:CI->O           0   0.044   0.000  OUTGEN_multigenHD_output__n0004<15>cy (OUTGEN_multigenHD_output__n0004<15>_cyo)
     XORCY:CI->O           1   0.973   0.468  OUTGEN_multigenHD_output__n0004<16>_xor (OUTGEN__n0004<16>)
     LUT2_L:I0->LO         1   0.351   0.000  OUTGEN__n0002<16>1 (OUTGEN__n0002<16>)
     FDCE:D                    0.263          OUTGEN_y_ramp_16
    ----------------------------------------
    Total                      5.774ns (4.656ns logic, 1.118ns route)
                                       (80.6% logic, 19.4% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
Offset:              5.130ns (Levels of Logic = 4)
  Source:            std<0> (PAD)
  Destination:       VERT_VROM (RAM)
  Destination Clock: clk rising

  Data Path: std<0> to VERT_VROM
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.969   0.624  std_0_IBUF (std_0_IBUF)
     LUT4:I0->O            3   0.351   0.637  reset48 (CHOICE195)
     LUT2:I1->O           29   0.351   1.036  reset49 (reset)
     LUT4:I0->O            1   0.351   0.468  VERT_vrom_en1 (VERT_vrom_en)
     RAMB16_S36:EN             0.343          VERT_VROM
    ----------------------------------------
    Total                      5.130ns (2.365ns logic, 2.765ns route)
                                       (46.1% logic, 53.9% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
Offset:              4.017ns (Levels of Logic = 1)
  Source:            h_reg_1 (FF)
  Destination:       h_blank (PAD)
  Source Clock:      clk rising

  Data Path: h_reg_1 to h_blank
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.419   0.468  h_reg_1 (h_reg_1)
     OBUF:I->O                 3.130          h_blank_OBUF (h_blank)
    ----------------------------------------
    Total                      4.017ns (3.549ns logic, 0.468ns route)
                                       (88.3% logic, 11.7% route)

=========================================================================
CPU : 16.72 / 19.95 s | Elapsed : 16.00 / 19.00 s
 
--> 

Total memory usage is 93824 kilobytes


