<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
  <head>
    <meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8" />
    <meta http-equiv="X-UA-Compatible" content="IE=11" />
    <meta name="generator" content="Doxygen 1.12.0" />
    <meta name="viewport" content="width=device-width, initial-scale=1" />
    <title>RIOT OS: cc2538_uart_t Struct Reference</title>
    <link href="tabs.css" rel="stylesheet" type="text/css" />
    <script type="text/javascript" src="jquery.js"></script>
    <script type="text/javascript" src="dynsections.js"></script>
    <script type="text/javascript" src="clipboard.js"></script>
    <link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
    <link href="doxygen.css" rel="stylesheet" type="text/css" />
    <link href="global.css" rel="stylesheet" type="text/css"/>
<link href="doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="doxygen-awesome-sidebar-only.css" rel="stylesheet" type="text/css"/>
<link href="doxygen-awesome-paragraph-link.js" rel="stylesheet" type="text/css"/>
    <!-- ... other metadata & script includes ... -->
    <script
      type="text/javascript"
      src="doxygen-awesome-paragraph-link.js"
    ></script>
    <script type="text/javascript">
      DoxygenAwesomeParagraphLink.init();
    </script>
    <!-- <link href="pagefind/pagefind-ui.css" rel="stylesheet"> -->
    <script src="pagefind/pagefind-ui.js"></script>
    <script>
      // Check whether the PagefindUI class is available
      if (typeof PagefindUI === "undefined") {
        console.error("PagefindUI class is not available | Dev Build");
      } else {
        // // Remove the "searchstub" element and initialize the PagefindUI class
        // document.getElementById("#searchstub").remove();
        // Initialize the PagefindUI class with the element id "search"
        window.addEventListener("DOMContentLoaded", (event) => {
          new PagefindUI({
            element: "#pagefindsearch",
            showSubResults: true,
            showImages: false,
            resetStyles: false,
          });
        });
      }
    </script>
  </head>
  <body>
    <div>
        <div id="top">
          <!-- do not remove this div, it is closed by doxygen! -->
          <div id="titlearea">
            <table cellspacing="0" cellpadding="0">
              <tbody>
                <tr id="projectrow">
                  <td id="projectlogo">
                    <img alt="Logo" src="riot-logo.svg"  />
                  </td>
                  <td id="projectalign">
                    <div id="projectname">
                      RIOT OS
                    </div>
                    <div id="projectbrief">The friendly Operating System for the Internet of Things</div>
                  </td>
                </tr>
              </tbody>
            </table>
            <div
              id="searchbox"
              class="flex justify-items-center mb-6 gap-2 flex-col transition ease-in-out absolute z-[1055] bg-slate-800 right-6 top-16 rounded-xl min-h-32 m-4 p-4 max-h-screen min-w-64 max-w-96 overflow-y-auto overflow-x-hidden outline-double outline-4 outline-slate-700"
            >
              <div class="self-center text-xl">Searchbox üê∏üîé</div>
              <div id="pagefindsearch"></div>
            </div>
          </div>
        </div>
        <!-- end header part -->
<!-- Generated by Doxygen 1.12.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search',true);
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('structcc2538__uart__t.html',''); initResizable(true); });
/* @license-end */
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle"><div class="title">cc2538_uart_t Struct Reference<div class="ingroups"><a class="el" href="group__cpu.html">CPU</a> &raquo; <a class="el" href="group__cpu__cc2538.html">TI CC2538</a> &raquo; <a class="el" href="group__cpu__cc2538__regs.html">TI CC2538 CMSIS-style Headers</a> &raquo; <a class="el" href="group__cpu__cc2538__uart.html">CC2538 UART</a></div></div></div>
</div><!--header-->
<div class="contents">

<p>UART component registers.  
 <a href="#details">More...</a></p>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>UART component registers. </p>
</div>
<p><code>#include &lt;cc2538_uart.h&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a35256c199b607ee1b1a5948411603971" id="r_a35256c199b607ee1b1a5948411603971"><td class="memItemLeft" align="right" valign="top"><a id="a35256c199b607ee1b1a5948411603971" name="a35256c199b607ee1b1a5948411603971"></a>
<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>DR</b></td></tr>
<tr class="memdesc:a35256c199b607ee1b1a5948411603971"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Data Register. <br /></td></tr>
<tr class="separator:a35256c199b607ee1b1a5948411603971"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1823d27a603ba62acc99c8ccbc0fbf00" id="r_a1823d27a603ba62acc99c8ccbc0fbf00"><td class="memItemLeft" ><a id="a1823d27a603ba62acc99c8ccbc0fbf00" name="a1823d27a603ba62acc99c8ccbc0fbf00"></a>
union {&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42b5845529e8f134f7325edd37700b5a" id="r_a42b5845529e8f134f7325edd37700b5a"><td class="memItemLeft" >
&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<b>RSR</b>&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a42b5845529e8f134f7325edd37700b5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART receive status and error clear. <br /></td></tr>
<tr class="separator:a42b5845529e8f134f7325edd37700b5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14fd163de8b4fe30d5412b3d1d71ec5d" id="r_a14fd163de8b4fe30d5412b3d1d71ec5d"><td class="memItemLeft" >
&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<b>ECR</b>&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a14fd163de8b4fe30d5412b3d1d71ec5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART receive status and error clear. <br /></td></tr>
<tr class="separator:a14fd163de8b4fe30d5412b3d1d71ec5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1823d27a603ba62acc99c8ccbc0fbf00" id="r_a1823d27a603ba62acc99c8ccbc0fbf00"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><b>cc2538_uart_dr</b>&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a1823d27a603ba62acc99c8ccbc0fbf00"><td class="mdescLeft">&#160;</td><td class="mdescRight">Status register. <br /></td></tr>
<tr class="separator:a1823d27a603ba62acc99c8ccbc0fbf00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b581f8424477e44a90d38de65378ec8" id="r_a6b581f8424477e44a90d38de65378ec8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6b581f8424477e44a90d38de65378ec8">RESERVED1</a> [4]</td></tr>
<tr class="memdesc:a6b581f8424477e44a90d38de65378ec8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved addresses.  <br /></td></tr>
<tr class="separator:a6b581f8424477e44a90d38de65378ec8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2f31bb01a36352207a0d521a9125fa8" id="r_ae2f31bb01a36352207a0d521a9125fa8"><td class="memItemLeft" ><a id="ae2f31bb01a36352207a0d521a9125fa8" name="ae2f31bb01a36352207a0d521a9125fa8"></a>
union {&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae91059406e15d54b3637411b8062fbfc" id="r_ae91059406e15d54b3637411b8062fbfc"><td class="memItemLeft" >
&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<b>FR</b>&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:ae91059406e15d54b3637411b8062fbfc"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Flag Register. <br /></td></tr>
<tr class="separator:ae91059406e15d54b3637411b8062fbfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf7d09391dedd0c4a921218b557718be" id="r_acf7d09391dedd0c4a921218b557718be"><td class="memItemLeft" >
&#160;&#160;&#160;struct {&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a6660559af06cc98bb09ea6db788af2a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2200bee613dd68cd76feaef4eedde175" id="r_a2200bee613dd68cd76feaef4eedde175"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<b>CTS</b>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a2200bee613dd68cd76feaef4eedde175"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear to send (UART1 only) <br /></td></tr>
<tr class="separator:a2200bee613dd68cd76feaef4eedde175"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91aa67990ca7339e58a28ca410926b37" id="r_a91aa67990ca7339e58a28ca410926b37"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<b>RESERVED2</b>: 2&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a91aa67990ca7339e58a28ca410926b37"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved bits. <br /></td></tr>
<tr class="separator:a91aa67990ca7339e58a28ca410926b37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a72bcbe1387d674783e0723d2808e3c" id="r_a8a72bcbe1387d674783e0723d2808e3c"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<b>BUSY</b>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a8a72bcbe1387d674783e0723d2808e3c"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART busy. <br /></td></tr>
<tr class="separator:a8a72bcbe1387d674783e0723d2808e3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade9ba33c16518403301c4fcb7401018d" id="r_ade9ba33c16518403301c4fcb7401018d"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<b>RXFE</b>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:ade9ba33c16518403301c4fcb7401018d"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART receive FIFO empty. <br /></td></tr>
<tr class="separator:ade9ba33c16518403301c4fcb7401018d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeab2af600cebf4884eed6edd5e214c74" id="r_aeab2af600cebf4884eed6edd5e214c74"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<b>TXFF</b>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:aeab2af600cebf4884eed6edd5e214c74"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART transmit FIFO full. <br /></td></tr>
<tr class="separator:aeab2af600cebf4884eed6edd5e214c74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5b109ea2a552d7e9544dfb89bcfbc74" id="r_ac5b109ea2a552d7e9544dfb89bcfbc74"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<b>RXFF</b>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:ac5b109ea2a552d7e9544dfb89bcfbc74"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART receive FIFO full. <br /></td></tr>
<tr class="separator:ac5b109ea2a552d7e9544dfb89bcfbc74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa874b7aa8a757a529a45575755338e9c" id="r_aa874b7aa8a757a529a45575755338e9c"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<b>TXFE</b>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:aa874b7aa8a757a529a45575755338e9c"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART transmit FIFO empty. <br /></td></tr>
<tr class="separator:aa874b7aa8a757a529a45575755338e9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2baea7a45ea1bf6a5330397fb038a6b3" id="r_a2baea7a45ea1bf6a5330397fb038a6b3"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<b>RESERVED1</b>: 24&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a2baea7a45ea1bf6a5330397fb038a6b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved bits. <br /></td></tr>
<tr class="separator:a2baea7a45ea1bf6a5330397fb038a6b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf7d09391dedd0c4a921218b557718be" id="r_acf7d09391dedd0c4a921218b557718be"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<b>FRbits</b>&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:acf7d09391dedd0c4a921218b557718be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2f31bb01a36352207a0d521a9125fa8" id="r_ae2f31bb01a36352207a0d521a9125fa8"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><b>cc2538_uart_fr</b>&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:ae2f31bb01a36352207a0d521a9125fa8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flag register. <br /></td></tr>
<tr class="separator:ae2f31bb01a36352207a0d521a9125fa8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5793b1b913d5ad0bc052bec811d14ebd" id="r_a5793b1b913d5ad0bc052bec811d14ebd"><td class="memItemLeft" align="right" valign="top"><a id="a5793b1b913d5ad0bc052bec811d14ebd" name="a5793b1b913d5ad0bc052bec811d14ebd"></a>
<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>ILPR</b></td></tr>
<tr class="memdesc:a5793b1b913d5ad0bc052bec811d14ebd"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART IrDA Low-Power Register. <br /></td></tr>
<tr class="separator:a5793b1b913d5ad0bc052bec811d14ebd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24d848ebc095b2d197e3ea2193d0a566" id="r_a24d848ebc095b2d197e3ea2193d0a566"><td class="memItemLeft" align="right" valign="top"><a id="a24d848ebc095b2d197e3ea2193d0a566" name="a24d848ebc095b2d197e3ea2193d0a566"></a>
<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>IBRD</b></td></tr>
<tr class="memdesc:a24d848ebc095b2d197e3ea2193d0a566"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Integer Baud-Rate Divisor. <br /></td></tr>
<tr class="separator:a24d848ebc095b2d197e3ea2193d0a566"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae424e15310e74001f41868db30baad39" id="r_ae424e15310e74001f41868db30baad39"><td class="memItemLeft" align="right" valign="top"><a id="ae424e15310e74001f41868db30baad39" name="ae424e15310e74001f41868db30baad39"></a>
<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FBRD</b></td></tr>
<tr class="memdesc:ae424e15310e74001f41868db30baad39"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Fractional Baud-Rate Divisor. <br /></td></tr>
<tr class="separator:ae424e15310e74001f41868db30baad39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5ad4c0a8c9fa74f7625f6cdfcb7ddfb" id="r_ab5ad4c0a8c9fa74f7625f6cdfcb7ddfb"><td class="memItemLeft" ><a id="ab5ad4c0a8c9fa74f7625f6cdfcb7ddfb" name="ab5ad4c0a8c9fa74f7625f6cdfcb7ddfb"></a>
union {&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4b6925f3ccdff8c7add88a032f6b6ad" id="r_ac4b6925f3ccdff8c7add88a032f6b6ad"><td class="memItemLeft" >
&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<b>LCRH</b>&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:ac4b6925f3ccdff8c7add88a032f6b6ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Line Control Register. <br /></td></tr>
<tr class="separator:ac4b6925f3ccdff8c7add88a032f6b6ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9433652998664ec24c49d07fbd50e407" id="r_a9433652998664ec24c49d07fbd50e407"><td class="memItemLeft" >
&#160;&#160;&#160;struct {&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a7a568920273d859cb4da5619925733e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9288cd22180d6fb1bafbab2eecacc9b" id="r_aa9288cd22180d6fb1bafbab2eecacc9b"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<b>BRK</b>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:aa9288cd22180d6fb1bafbab2eecacc9b"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART send break. <br /></td></tr>
<tr class="separator:aa9288cd22180d6fb1bafbab2eecacc9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3cdf374cc9b4755e01e3047361d2b554" id="r_a3cdf374cc9b4755e01e3047361d2b554"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<b>PEN</b>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a3cdf374cc9b4755e01e3047361d2b554"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART parity enable. <br /></td></tr>
<tr class="separator:a3cdf374cc9b4755e01e3047361d2b554"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0927c60381b820bfd930e9c14953eb03" id="r_a0927c60381b820bfd930e9c14953eb03"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<b>EPS</b>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a0927c60381b820bfd930e9c14953eb03"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART even parity select. <br /></td></tr>
<tr class="separator:a0927c60381b820bfd930e9c14953eb03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a078f964860172c6091ef1fcc2c978916" id="r_a078f964860172c6091ef1fcc2c978916"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<b>STP2</b>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a078f964860172c6091ef1fcc2c978916"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART two stop bits select. <br /></td></tr>
<tr class="separator:a078f964860172c6091ef1fcc2c978916"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66008ca5393d3dc15af5b5ed80dccaa9" id="r_a66008ca5393d3dc15af5b5ed80dccaa9"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<b>FEN</b>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a66008ca5393d3dc15af5b5ed80dccaa9"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART enable FIFOs. <br /></td></tr>
<tr class="separator:a66008ca5393d3dc15af5b5ed80dccaa9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9cfe0abcb271c4a4bb18814fa757de3" id="r_ab9cfe0abcb271c4a4bb18814fa757de3"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<b>WLEN</b>: 2&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:ab9cfe0abcb271c4a4bb18814fa757de3"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART word length. <br /></td></tr>
<tr class="separator:ab9cfe0abcb271c4a4bb18814fa757de3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8a217b4d236fd5dedb72f152a674f34" id="r_ab8a217b4d236fd5dedb72f152a674f34"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<b>SPS</b>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:ab8a217b4d236fd5dedb72f152a674f34"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART stick parity select. <br /></td></tr>
<tr class="separator:ab8a217b4d236fd5dedb72f152a674f34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a108cbf1799725e9381ae420e7cd8fe43" id="r_a108cbf1799725e9381ae420e7cd8fe43"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<b>RESERVED</b>: 24&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a108cbf1799725e9381ae420e7cd8fe43"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved bits. <br /></td></tr>
<tr class="separator:a108cbf1799725e9381ae420e7cd8fe43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9433652998664ec24c49d07fbd50e407" id="r_a9433652998664ec24c49d07fbd50e407"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<b>LCRHbits</b>&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a9433652998664ec24c49d07fbd50e407"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5ad4c0a8c9fa74f7625f6cdfcb7ddfb" id="r_ab5ad4c0a8c9fa74f7625f6cdfcb7ddfb"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><b>cc2538_uart_lcrh</b>&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:ab5ad4c0a8c9fa74f7625f6cdfcb7ddfb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Line control register. <br /></td></tr>
<tr class="separator:ab5ad4c0a8c9fa74f7625f6cdfcb7ddfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6db26b2122db6ae4d8882f070175be89" id="r_a6db26b2122db6ae4d8882f070175be89"><td class="memItemLeft" ><a id="a6db26b2122db6ae4d8882f070175be89" name="a6db26b2122db6ae4d8882f070175be89"></a>
union {&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02c60db818505d048ab96a639a8e1e3d" id="r_a02c60db818505d048ab96a639a8e1e3d"><td class="memItemLeft" >
&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<b>CTL</b>&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a02c60db818505d048ab96a639a8e1e3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Control. <br /></td></tr>
<tr class="separator:a02c60db818505d048ab96a639a8e1e3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade17b84a5bb281c1ef85258ee1f6870d" id="r_ade17b84a5bb281c1ef85258ee1f6870d"><td class="memItemLeft" >
&#160;&#160;&#160;struct {&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a534cb5be0bff5735a85e763865f0c1bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbaf5f01bddeff219064476ab780bec5" id="r_afbaf5f01bddeff219064476ab780bec5"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<b>UARTEN</b>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:afbaf5f01bddeff219064476ab780bec5"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART enable. <br /></td></tr>
<tr class="separator:afbaf5f01bddeff219064476ab780bec5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2e44d58c8c81469b058ad71acebd1a6" id="r_ae2e44d58c8c81469b058ad71acebd1a6"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<b>SIREN</b>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:ae2e44d58c8c81469b058ad71acebd1a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART SIR enable. <br /></td></tr>
<tr class="separator:ae2e44d58c8c81469b058ad71acebd1a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae24aa95bfeab993df5b911f8e52c04f5" id="r_ae24aa95bfeab993df5b911f8e52c04f5"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<b>SIRLP</b>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:ae24aa95bfeab993df5b911f8e52c04f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART SIR low-power mode. <br /></td></tr>
<tr class="separator:ae24aa95bfeab993df5b911f8e52c04f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42b18e315b0c4a4e36320146a8356bb2" id="r_a42b18e315b0c4a4e36320146a8356bb2"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<b>RESERVED11</b>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a42b18e315b0c4a4e36320146a8356bb2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved bits. <br /></td></tr>
<tr class="separator:a42b18e315b0c4a4e36320146a8356bb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a965d9c8d09bfc0992cef84c12cc6c8ba" id="r_a965d9c8d09bfc0992cef84c12cc6c8ba"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<b>EOT</b>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a965d9c8d09bfc0992cef84c12cc6c8ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">End of transmission. <br /></td></tr>
<tr class="separator:a965d9c8d09bfc0992cef84c12cc6c8ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69b484ffe3a34dc0fe640f87b6ff6ab7" id="r_a69b484ffe3a34dc0fe640f87b6ff6ab7"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<b>HSE</b>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a69b484ffe3a34dc0fe640f87b6ff6ab7"><td class="mdescLeft">&#160;</td><td class="mdescRight">High-speed enable. <br /></td></tr>
<tr class="separator:a69b484ffe3a34dc0fe640f87b6ff6ab7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42c29a1bda3de2b73327d12dac02bc05" id="r_a42c29a1bda3de2b73327d12dac02bc05"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<b>LIN</b>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a42c29a1bda3de2b73327d12dac02bc05"><td class="mdescLeft">&#160;</td><td class="mdescRight">LIN mode enable. <br /></td></tr>
<tr class="separator:a42c29a1bda3de2b73327d12dac02bc05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57f802358576899adf1aa4480d4a944f" id="r_a57f802358576899adf1aa4480d4a944f"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<b>LBE</b>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a57f802358576899adf1aa4480d4a944f"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART loop back enable. <br /></td></tr>
<tr class="separator:a57f802358576899adf1aa4480d4a944f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f256102a66218de49cb83e8f60541bf" id="r_a0f256102a66218de49cb83e8f60541bf"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<b>TXE</b>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a0f256102a66218de49cb83e8f60541bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART transmit enable. <br /></td></tr>
<tr class="separator:a0f256102a66218de49cb83e8f60541bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9be42638ed60ad4c103e65a021905f8a" id="r_a9be42638ed60ad4c103e65a021905f8a"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<b>RXE</b>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a9be42638ed60ad4c103e65a021905f8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART receive enable. <br /></td></tr>
<tr class="separator:a9be42638ed60ad4c103e65a021905f8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9573bedf70b60706b7dc75bde957f652" id="r_a9573bedf70b60706b7dc75bde957f652"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<b>RESERVED12</b>: 4&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a9573bedf70b60706b7dc75bde957f652"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved bits. <br /></td></tr>
<tr class="separator:a9573bedf70b60706b7dc75bde957f652"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27226d7754795aa3538aa89bcf8f268f" id="r_a27226d7754795aa3538aa89bcf8f268f"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<b>RTSEN</b>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a27226d7754795aa3538aa89bcf8f268f"><td class="mdescLeft">&#160;</td><td class="mdescRight">U1RTS Hardware flow control enable. <br /></td></tr>
<tr class="separator:a27226d7754795aa3538aa89bcf8f268f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9da110ff228836a19039031440a856ba" id="r_a9da110ff228836a19039031440a856ba"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<b>CTSEN</b>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a9da110ff228836a19039031440a856ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">U1CTS Hardware flow control enable. <br /></td></tr>
<tr class="separator:a9da110ff228836a19039031440a856ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe679cf7a74dc937dd60022542db201e" id="r_abe679cf7a74dc937dd60022542db201e"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<b>RESERVED13</b>: 16&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:abe679cf7a74dc937dd60022542db201e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved bits. <br /></td></tr>
<tr class="separator:abe679cf7a74dc937dd60022542db201e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade17b84a5bb281c1ef85258ee1f6870d" id="r_ade17b84a5bb281c1ef85258ee1f6870d"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<b>CTLbits</b>&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ade17b84a5bb281c1ef85258ee1f6870d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6db26b2122db6ae4d8882f070175be89" id="r_a6db26b2122db6ae4d8882f070175be89"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><b>cc2538_uart_ctl</b>&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a6db26b2122db6ae4d8882f070175be89"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control register. <br /></td></tr>
<tr class="separator:a6db26b2122db6ae4d8882f070175be89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb25d26731e157f8b6dd46b14db333fe" id="r_abb25d26731e157f8b6dd46b14db333fe"><td class="memItemLeft" ><a id="abb25d26731e157f8b6dd46b14db333fe" name="abb25d26731e157f8b6dd46b14db333fe"></a>
union {&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1f8c3068b9ec74346524215c5a0b0d1" id="r_ad1f8c3068b9ec74346524215c5a0b0d1"><td class="memItemLeft" >
&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<b>IFLS</b>&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:ad1f8c3068b9ec74346524215c5a0b0d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART interrupt FIFO Level Select. <br /></td></tr>
<tr class="separator:ad1f8c3068b9ec74346524215c5a0b0d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e39fe3e930576bd0717ed24252e2762" id="r_a0e39fe3e930576bd0717ed24252e2762"><td class="memItemLeft" >
&#160;&#160;&#160;struct {&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:afde3253f128b1577f062527a585a7984"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3c30431d1139a4f26c586fc0bcbc167" id="r_ac3c30431d1139a4f26c586fc0bcbc167"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<b>TXIFLSEL</b>: 3&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:ac3c30431d1139a4f26c586fc0bcbc167"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART transmit interrupt FIFO level select. <br /></td></tr>
<tr class="separator:ac3c30431d1139a4f26c586fc0bcbc167"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d8a348bd1624cadd5adf5c889139ee5" id="r_a0d8a348bd1624cadd5adf5c889139ee5"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<b>RXIFLSEL</b>: 3&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a0d8a348bd1624cadd5adf5c889139ee5"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART receive interrupt FIFO level select. <br /></td></tr>
<tr class="separator:a0d8a348bd1624cadd5adf5c889139ee5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5744e0139d461fc5656f8bfd04a867d5" id="r_a5744e0139d461fc5656f8bfd04a867d5"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<b>RESERVED</b>: 26&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a5744e0139d461fc5656f8bfd04a867d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved bits. <br /></td></tr>
<tr class="separator:a5744e0139d461fc5656f8bfd04a867d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e39fe3e930576bd0717ed24252e2762" id="r_a0e39fe3e930576bd0717ed24252e2762"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<b>IFLSbits</b>&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a0e39fe3e930576bd0717ed24252e2762"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb25d26731e157f8b6dd46b14db333fe" id="r_abb25d26731e157f8b6dd46b14db333fe"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><b>cc2538_uart_ifls</b>&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:abb25d26731e157f8b6dd46b14db333fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt FIFO level select register. <br /></td></tr>
<tr class="separator:abb25d26731e157f8b6dd46b14db333fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7e439e07081164af553aa30df741938" id="r_aa7e439e07081164af553aa30df741938"><td class="memItemLeft" ><a id="aa7e439e07081164af553aa30df741938" name="aa7e439e07081164af553aa30df741938"></a>
union {&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a398f19dba6104f0c255f17b509c3369e" id="r_a398f19dba6104f0c255f17b509c3369e"><td class="memItemLeft" >
&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<b>IM</b>&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a398f19dba6104f0c255f17b509c3369e"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Interrupt Mask. <br /></td></tr>
<tr class="separator:a398f19dba6104f0c255f17b509c3369e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8d96f9c36f147c2a97e94057c5c80d5" id="r_af8d96f9c36f147c2a97e94057c5c80d5"><td class="memItemLeft" >
&#160;&#160;&#160;struct {&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a13d6899d05018497d52dd6deba8d5739"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbbbc9ce3a540cdbd438139c12bccc8b" id="r_acbbbc9ce3a540cdbd438139c12bccc8b"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<b>RESERVED3</b>: 4&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:acbbbc9ce3a540cdbd438139c12bccc8b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved bits. <br /></td></tr>
<tr class="separator:acbbbc9ce3a540cdbd438139c12bccc8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66cfb78198a53e73a99e4412e443d991" id="r_a66cfb78198a53e73a99e4412e443d991"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<b>RXIM</b>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a66cfb78198a53e73a99e4412e443d991"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART receive interrupt mask. <br /></td></tr>
<tr class="separator:a66cfb78198a53e73a99e4412e443d991"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7377e782a8eb2b566ecce7b52ed010f" id="r_ac7377e782a8eb2b566ecce7b52ed010f"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<b>TXIM</b>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:ac7377e782a8eb2b566ecce7b52ed010f"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART transmit interrupt mask. <br /></td></tr>
<tr class="separator:ac7377e782a8eb2b566ecce7b52ed010f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24b57d8b26eba0c3642b8aa086135755" id="r_a24b57d8b26eba0c3642b8aa086135755"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<b>RTIM</b>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a24b57d8b26eba0c3642b8aa086135755"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART receive time-out interrupt mask. <br /></td></tr>
<tr class="separator:a24b57d8b26eba0c3642b8aa086135755"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41db70bf44be3b41a3a8666e8c793167" id="r_a41db70bf44be3b41a3a8666e8c793167"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<b>FEIM</b>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a41db70bf44be3b41a3a8666e8c793167"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART framing error interrupt mask. <br /></td></tr>
<tr class="separator:a41db70bf44be3b41a3a8666e8c793167"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8365c9a348aaef7bbbb9a5238049eef0" id="r_a8365c9a348aaef7bbbb9a5238049eef0"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<b>PEIM</b>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a8365c9a348aaef7bbbb9a5238049eef0"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART parity error interrupt mask. <br /></td></tr>
<tr class="separator:a8365c9a348aaef7bbbb9a5238049eef0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1fb31a61e2a6fecf22e548755ea27080" id="r_a1fb31a61e2a6fecf22e548755ea27080"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<b>BEIM</b>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a1fb31a61e2a6fecf22e548755ea27080"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART break error interrupt mask. <br /></td></tr>
<tr class="separator:a1fb31a61e2a6fecf22e548755ea27080"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aedb90163f99cc32893473823e8e60b69" id="r_aedb90163f99cc32893473823e8e60b69"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<b>OEIM</b>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:aedb90163f99cc32893473823e8e60b69"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART overrun error interrupt mask. <br /></td></tr>
<tr class="separator:aedb90163f99cc32893473823e8e60b69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08ec9ed830ff4688ec8d159c69b62557" id="r_a08ec9ed830ff4688ec8d159c69b62557"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<b>RESERVED2</b>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a08ec9ed830ff4688ec8d159c69b62557"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved bits. <br /></td></tr>
<tr class="separator:a08ec9ed830ff4688ec8d159c69b62557"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae41172cce11cb02c79ec7cfddfbabf51" id="r_ae41172cce11cb02c79ec7cfddfbabf51"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<b>NINEBITM</b>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:ae41172cce11cb02c79ec7cfddfbabf51"><td class="mdescLeft">&#160;</td><td class="mdescRight">9-bit mode interrupt mask <br /></td></tr>
<tr class="separator:ae41172cce11cb02c79ec7cfddfbabf51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23b7a4708b6950b837cc005af552f632" id="r_a23b7a4708b6950b837cc005af552f632"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<b>LMSBIM</b>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a23b7a4708b6950b837cc005af552f632"><td class="mdescLeft">&#160;</td><td class="mdescRight">LIN mode sync break interrupt mask. <br /></td></tr>
<tr class="separator:a23b7a4708b6950b837cc005af552f632"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1d5a6908a53b46326a42929eff9a7b9" id="r_ac1d5a6908a53b46326a42929eff9a7b9"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<b>LME1IM</b>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:ac1d5a6908a53b46326a42929eff9a7b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">LIN mode edge 1 interrupt mask. <br /></td></tr>
<tr class="separator:ac1d5a6908a53b46326a42929eff9a7b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7f37cc77f5b2067b5794cb41febf171" id="r_ad7f37cc77f5b2067b5794cb41febf171"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<b>LME5IM</b>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:ad7f37cc77f5b2067b5794cb41febf171"><td class="mdescLeft">&#160;</td><td class="mdescRight">LIN mode edge 5 interrupt mask. <br /></td></tr>
<tr class="separator:ad7f37cc77f5b2067b5794cb41febf171"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a342a7f9bdb5d416ddc1d9074700137bd" id="r_a342a7f9bdb5d416ddc1d9074700137bd"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<b>RESERVED1</b>: 16&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a342a7f9bdb5d416ddc1d9074700137bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved bits. <br /></td></tr>
<tr class="separator:a342a7f9bdb5d416ddc1d9074700137bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8d96f9c36f147c2a97e94057c5c80d5" id="r_af8d96f9c36f147c2a97e94057c5c80d5"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<b>IMbits</b>&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:af8d96f9c36f147c2a97e94057c5c80d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7e439e07081164af553aa30df741938" id="r_aa7e439e07081164af553aa30df741938"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><b>cc2538_uart_im</b>&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:aa7e439e07081164af553aa30df741938"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt mask register. <br /></td></tr>
<tr class="separator:aa7e439e07081164af553aa30df741938"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3bad31a166a372531b82e022fc48036" id="r_aa3bad31a166a372531b82e022fc48036"><td class="memItemLeft" align="right" valign="top"><a id="aa3bad31a166a372531b82e022fc48036" name="aa3bad31a166a372531b82e022fc48036"></a>
<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RIS</b></td></tr>
<tr class="memdesc:aa3bad31a166a372531b82e022fc48036"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Raw Interrupt Status. <br /></td></tr>
<tr class="separator:aa3bad31a166a372531b82e022fc48036"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fe3c3f536d6d562c1d9e1e2ab5ad91c" id="r_a0fe3c3f536d6d562c1d9e1e2ab5ad91c"><td class="memItemLeft" ><a id="a0fe3c3f536d6d562c1d9e1e2ab5ad91c" name="a0fe3c3f536d6d562c1d9e1e2ab5ad91c"></a>
union {&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad48697817a0cbf7d9266fa0e2cf9a181" id="r_ad48697817a0cbf7d9266fa0e2cf9a181"><td class="memItemLeft" >
&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<b>MIS</b>&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:ad48697817a0cbf7d9266fa0e2cf9a181"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Masked Interrupt Status. <br /></td></tr>
<tr class="separator:ad48697817a0cbf7d9266fa0e2cf9a181"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a040d8b01c24eecf60946a4782b9368f8" id="r_a040d8b01c24eecf60946a4782b9368f8"><td class="memItemLeft" >
&#160;&#160;&#160;struct {&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:addbe952d2ea2c637e8d8d1c8f5e1d704"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae87326f2b933e09af4ec8f41d5a7039f" id="r_ae87326f2b933e09af4ec8f41d5a7039f"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<b>RESERVED8</b>: 4&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:ae87326f2b933e09af4ec8f41d5a7039f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved bits. <br /></td></tr>
<tr class="separator:ae87326f2b933e09af4ec8f41d5a7039f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a358f8ae7b3fd9fcc7a12e676add309f4" id="r_a358f8ae7b3fd9fcc7a12e676add309f4"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<b>RXMIS</b>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a358f8ae7b3fd9fcc7a12e676add309f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART receive masked interrupt status. <br /></td></tr>
<tr class="separator:a358f8ae7b3fd9fcc7a12e676add309f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d641ea2e05d463d8354b7c30eac93b8" id="r_a3d641ea2e05d463d8354b7c30eac93b8"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<b>TXMIS</b>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a3d641ea2e05d463d8354b7c30eac93b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART transmit masked interrupt status. <br /></td></tr>
<tr class="separator:a3d641ea2e05d463d8354b7c30eac93b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48fd6bb9f7e0b95de1ed4d87a5c09596" id="r_a48fd6bb9f7e0b95de1ed4d87a5c09596"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<b>RTMIS</b>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a48fd6bb9f7e0b95de1ed4d87a5c09596"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART receive time-out masked interrupt status. <br /></td></tr>
<tr class="separator:a48fd6bb9f7e0b95de1ed4d87a5c09596"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20e26dc5b8e2eca32cb877a843ec5858" id="r_a20e26dc5b8e2eca32cb877a843ec5858"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<b>FEMIS</b>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a20e26dc5b8e2eca32cb877a843ec5858"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART framing error masked interrupt status. <br /></td></tr>
<tr class="separator:a20e26dc5b8e2eca32cb877a843ec5858"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc0a5e2ed4079ce7dcfcb934db633616" id="r_afc0a5e2ed4079ce7dcfcb934db633616"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<b>PEMIS</b>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:afc0a5e2ed4079ce7dcfcb934db633616"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART parity error masked interrupt status. <br /></td></tr>
<tr class="separator:afc0a5e2ed4079ce7dcfcb934db633616"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67af929da84aaaeaae1d4c683f109b00" id="r_a67af929da84aaaeaae1d4c683f109b00"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<b>BEMIS</b>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a67af929da84aaaeaae1d4c683f109b00"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART break error masked interrupt status. <br /></td></tr>
<tr class="separator:a67af929da84aaaeaae1d4c683f109b00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab535ad0b184ba6ee225ed6d55d8adec4" id="r_ab535ad0b184ba6ee225ed6d55d8adec4"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<b>OEMIS</b>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:ab535ad0b184ba6ee225ed6d55d8adec4"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART overrun error masked interrupt status. <br /></td></tr>
<tr class="separator:ab535ad0b184ba6ee225ed6d55d8adec4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d30851e14d5f5ef1eb9277d97d1bcdb" id="r_a2d30851e14d5f5ef1eb9277d97d1bcdb"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<b>RESERVED9</b>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a2d30851e14d5f5ef1eb9277d97d1bcdb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved bits. <br /></td></tr>
<tr class="separator:a2d30851e14d5f5ef1eb9277d97d1bcdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae97839cb5f3d5eb39fce2ae1aa6eda05" id="r_ae97839cb5f3d5eb39fce2ae1aa6eda05"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<b>NINEBITMIS</b>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:ae97839cb5f3d5eb39fce2ae1aa6eda05"><td class="mdescLeft">&#160;</td><td class="mdescRight">9-bit mode masked interrupt status <br /></td></tr>
<tr class="separator:ae97839cb5f3d5eb39fce2ae1aa6eda05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4a711620b3fccbc4b0eae9af6c0a37c" id="r_ad4a711620b3fccbc4b0eae9af6c0a37c"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<b>LMSBMIS</b>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:ad4a711620b3fccbc4b0eae9af6c0a37c"><td class="mdescLeft">&#160;</td><td class="mdescRight">LIN mode sync break masked interrupt status. <br /></td></tr>
<tr class="separator:ad4a711620b3fccbc4b0eae9af6c0a37c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e266e5d31881d52b15e042ae5d25a28" id="r_a4e266e5d31881d52b15e042ae5d25a28"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<b>LME1MIS</b>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a4e266e5d31881d52b15e042ae5d25a28"><td class="mdescLeft">&#160;</td><td class="mdescRight">LIN mode edge 1 masked interrupt status. <br /></td></tr>
<tr class="separator:a4e266e5d31881d52b15e042ae5d25a28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c1337aa40ca320f0cd43266902b3df2" id="r_a2c1337aa40ca320f0cd43266902b3df2"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<b>LME5MIS</b>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a2c1337aa40ca320f0cd43266902b3df2"><td class="mdescLeft">&#160;</td><td class="mdescRight">LIN mode edge 5 masked interrupt status. <br /></td></tr>
<tr class="separator:a2c1337aa40ca320f0cd43266902b3df2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1ce4e9831b49d767958e768b31fef20" id="r_ac1ce4e9831b49d767958e768b31fef20"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<b>RESERVED10</b>: 16&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:ac1ce4e9831b49d767958e768b31fef20"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved bits. <br /></td></tr>
<tr class="separator:ac1ce4e9831b49d767958e768b31fef20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a040d8b01c24eecf60946a4782b9368f8" id="r_a040d8b01c24eecf60946a4782b9368f8"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<b>MISbits</b>&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a040d8b01c24eecf60946a4782b9368f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fe3c3f536d6d562c1d9e1e2ab5ad91c" id="r_a0fe3c3f536d6d562c1d9e1e2ab5ad91c"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><b>cc2538_uart_mis</b>&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a0fe3c3f536d6d562c1d9e1e2ab5ad91c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Masked interrupt status register. <br /></td></tr>
<tr class="separator:a0fe3c3f536d6d562c1d9e1e2ab5ad91c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d52bce58e477354b88c272471197976" id="r_a5d52bce58e477354b88c272471197976"><td class="memItemLeft" align="right" valign="top"><a id="a5d52bce58e477354b88c272471197976" name="a5d52bce58e477354b88c272471197976"></a>
<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>ICR</b></td></tr>
<tr class="memdesc:a5d52bce58e477354b88c272471197976"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Interrupt Clear Register. <br /></td></tr>
<tr class="separator:a5d52bce58e477354b88c272471197976"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b3d2d043dc6456df906ee89b644bd56" id="r_a2b3d2d043dc6456df906ee89b644bd56"><td class="memItemLeft" align="right" valign="top"><a id="a2b3d2d043dc6456df906ee89b644bd56" name="a2b3d2d043dc6456df906ee89b644bd56"></a>
<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>DMACTL</b></td></tr>
<tr class="memdesc:a2b3d2d043dc6456df906ee89b644bd56"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART DMA Control. <br /></td></tr>
<tr class="separator:a2b3d2d043dc6456df906ee89b644bd56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a685425c8e5776f92857b3d0de312cc82" id="r_a685425c8e5776f92857b3d0de312cc82"><td class="memItemLeft" align="right" valign="top"><a id="a685425c8e5776f92857b3d0de312cc82" name="a685425c8e5776f92857b3d0de312cc82"></a>
<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>LCTL</b></td></tr>
<tr class="memdesc:a685425c8e5776f92857b3d0de312cc82"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART LIN Control. <br /></td></tr>
<tr class="separator:a685425c8e5776f92857b3d0de312cc82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2af887d19b89f7680d39fd0c1484115" id="r_ae2af887d19b89f7680d39fd0c1484115"><td class="memItemLeft" align="right" valign="top"><a id="ae2af887d19b89f7680d39fd0c1484115" name="ae2af887d19b89f7680d39fd0c1484115"></a>
<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>LSS</b></td></tr>
<tr class="memdesc:ae2af887d19b89f7680d39fd0c1484115"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART LIN Snap Shot. <br /></td></tr>
<tr class="separator:ae2af887d19b89f7680d39fd0c1484115"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb5229064027c1a883021349ea6ae84c" id="r_aeb5229064027c1a883021349ea6ae84c"><td class="memItemLeft" align="right" valign="top"><a id="aeb5229064027c1a883021349ea6ae84c" name="aeb5229064027c1a883021349ea6ae84c"></a>
<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>LTIM</b></td></tr>
<tr class="memdesc:aeb5229064027c1a883021349ea6ae84c"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART LIN <a class="el" href="structTimer.html" title="struct to get time references within mqtt paho">Timer</a>. <br /></td></tr>
<tr class="separator:aeb5229064027c1a883021349ea6ae84c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbbfd2906249a8982712a589c2821857" id="r_afbbfd2906249a8982712a589c2821857"><td class="memItemLeft" align="right" valign="top"><a id="afbbfd2906249a8982712a589c2821857" name="afbbfd2906249a8982712a589c2821857"></a>
<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED4</b> [2]</td></tr>
<tr class="memdesc:afbbfd2906249a8982712a589c2821857"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved addresses. <br /></td></tr>
<tr class="separator:afbbfd2906249a8982712a589c2821857"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01ea79c69ebf4d79055545955ecb9387" id="r_a01ea79c69ebf4d79055545955ecb9387"><td class="memItemLeft" align="right" valign="top"><a id="a01ea79c69ebf4d79055545955ecb9387" name="a01ea79c69ebf4d79055545955ecb9387"></a>
<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>NINEBITADDR</b></td></tr>
<tr class="memdesc:a01ea79c69ebf4d79055545955ecb9387"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART 9-bit self Address. <br /></td></tr>
<tr class="separator:a01ea79c69ebf4d79055545955ecb9387"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a334e173275f78e03d05263bad034d191" id="r_a334e173275f78e03d05263bad034d191"><td class="memItemLeft" align="right" valign="top"><a id="a334e173275f78e03d05263bad034d191" name="a334e173275f78e03d05263bad034d191"></a>
<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>NINEBITAMASK</b></td></tr>
<tr class="memdesc:a334e173275f78e03d05263bad034d191"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART 9-bit self Address Mask. <br /></td></tr>
<tr class="separator:a334e173275f78e03d05263bad034d191"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf214c417a0542cba2055d23639be7c5" id="r_abf214c417a0542cba2055d23639be7c5"><td class="memItemLeft" align="right" valign="top"><a id="abf214c417a0542cba2055d23639be7c5" name="abf214c417a0542cba2055d23639be7c5"></a>
<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED5</b> [965]</td></tr>
<tr class="memdesc:abf214c417a0542cba2055d23639be7c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved addresses. <br /></td></tr>
<tr class="separator:abf214c417a0542cba2055d23639be7c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe778c335f2cfcf7a1159b9b7c080425" id="r_abe778c335f2cfcf7a1159b9b7c080425"><td class="memItemLeft" align="right" valign="top"><a id="abe778c335f2cfcf7a1159b9b7c080425" name="abe778c335f2cfcf7a1159b9b7c080425"></a>
<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PP</b></td></tr>
<tr class="memdesc:abe778c335f2cfcf7a1159b9b7c080425"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Peripheral Properties. <br /></td></tr>
<tr class="separator:abe778c335f2cfcf7a1159b9b7c080425"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7abfe91484da48370d84e73d3a01a198" id="r_a7abfe91484da48370d84e73d3a01a198"><td class="memItemLeft" align="right" valign="top"><a id="a7abfe91484da48370d84e73d3a01a198" name="a7abfe91484da48370d84e73d3a01a198"></a>
<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED6</b></td></tr>
<tr class="memdesc:a7abfe91484da48370d84e73d3a01a198"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved addresses. <br /></td></tr>
<tr class="separator:a7abfe91484da48370d84e73d3a01a198"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a891532c7f9e1cf36a892e9ee7bbbac6d" id="r_a891532c7f9e1cf36a892e9ee7bbbac6d"><td class="memItemLeft" align="right" valign="top"><a id="a891532c7f9e1cf36a892e9ee7bbbac6d" name="a891532c7f9e1cf36a892e9ee7bbbac6d"></a>
<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CC</b></td></tr>
<tr class="memdesc:a891532c7f9e1cf36a892e9ee7bbbac6d"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Clock Configuration. <br /></td></tr>
<tr class="separator:a891532c7f9e1cf36a892e9ee7bbbac6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aecbdae1a5881b22df6c3a185710bde00" id="r_aecbdae1a5881b22df6c3a185710bde00"><td class="memItemLeft" align="right" valign="top"><a id="aecbdae1a5881b22df6c3a185710bde00" name="aecbdae1a5881b22df6c3a185710bde00"></a>
<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED7</b> [13]</td></tr>
<tr class="memdesc:aecbdae1a5881b22df6c3a185710bde00"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved addresses. <br /></td></tr>
<tr class="separator:aecbdae1a5881b22df6c3a185710bde00"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Field Documentation</h2>
<a id="a6b581f8424477e44a90d38de65378ec8" name="a6b581f8424477e44a90d38de65378ec8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b581f8424477e44a90d38de65378ec8">&#9670;&#160;</a></span>RESERVED1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a> cc2538_uart_t::RESERVED1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reserved addresses. </p>
<p>Reserved bits. </p>

</div>
</div>
<a id="a79bc37cad070e46159975d3e3c1c5471" name="a79bc37cad070e46159975d3e3c1c5471"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79bc37cad070e46159975d3e3c1c5471">&#9670;&#160;</a></span>RESERVED2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a> cc2538_uart_t::RESERVED2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reserved bits. </p>
<p>Reserved byte. </p>

</div>
</div>
<a id="abe539a027e24354ccece50e088894f2a" name="abe539a027e24354ccece50e088894f2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe539a027e24354ccece50e088894f2a">&#9670;&#160;</a></span>RESERVED3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a> cc2538_uart_t::RESERVED3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reserved bits. </p>
<p>Reserved addresses. </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>cpu/cc2538/include/<a class="el" href="cc2538__uart_8h.html">cc2538_uart.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.12.0-->
<!-- start footer part -->
<div>
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="structcc2538__uart__t.html">cc2538_uart_t</a></li>
    <li class="footer">Generated on Tue Oct 1 2024 14:02:39 for RIOT OS by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.12.0 </li>
  </ul>
</div>
</div>
</body>
</html>
