# Reading pref.tcl
# do run.do
# INFO: Simulation library presynth already exists
# Model Technology ModelSim Microsemi Pro vmap 2021.3 Lib Mapping Utility 2021.07 Jul 14 2021
# vmap presynth presynth 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi Pro vmap 2021.3 Lib Mapping Utility 2021.07 Jul 14 2021
# vmap PolarFire C:/Microsemi/Libero_SoC_v2022.1/Designer/lib/modelsimpro/precompiled/vlog/PolarFire 
# Modifying modelsim.ini
# INFO: Simulation library CORESPI_LIB already exists
# Model Technology ModelSim Microsemi Pro vmap 2021.3 Lib Mapping Utility 2021.07 Jul 14 2021
# vmap CORESPI_LIB CORESPI_LIB 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi Pro vcom 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 14:52:18 on Dec 26,2023
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Alignment_Fifo.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Alignment_Fifo
# -- Compiling architecture rtl of Alignment_Fifo
# End time: 14:52:19 on Dec 26,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 14:52:19 on Dec 26,2023
# vlog -reportprogress 300 -sv -work presynth C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12_0/rtl/vlog/core/corefifo_fwft.v 
# -- Compiling module COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft
# 
# Top level modules:
# 	COREFIFO_C12_COREFIFO_C12_0_corefifo_fwft
# End time: 14:52:19 on Dec 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 14:52:19 on Dec 26,2023
# vlog -reportprogress 300 -sv -work presynth C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12_0/rtl/vlog/core/corefifo_sync_scntr.v 
# -- Compiling module COREFIFO_C12_COREFIFO_C12_0_corefifo_sync_scntr
# 
# Top level modules:
# 	COREFIFO_C12_COREFIFO_C12_0_corefifo_sync_scntr
# End time: 14:52:19 on Dec 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 14:52:22 on Dec 26,2023
# vlog -reportprogress 300 -sv -work presynth C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12_0/rtl/vlog/core/corefifo_sync.v 
# -- Compiling module COREFIFO_C12_COREFIFO_C12_0_corefifo_sync
# 
# Top level modules:
# 	COREFIFO_C12_COREFIFO_C12_0_corefifo_sync
# End time: 14:52:22 on Dec 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 14:52:22 on Dec 26,2023
# vlog -reportprogress 300 -sv -work presynth C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12_0/rtl/vlog/core/corefifo_NstagesSync.v 
# -- Compiling module COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync
# 
# Top level modules:
# 	COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync
# End time: 14:52:23 on Dec 26,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 14:52:23 on Dec 26,2023
# vlog -reportprogress 300 -sv -work presynth C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12_0/rtl/vlog/core/corefifo_grayToBinConv.v 
# -- Compiling module COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv
# 
# Top level modules:
# 	COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv
# End time: 14:52:23 on Dec 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 14:52:23 on Dec 26,2023
# vlog -reportprogress 300 -sv -work presynth C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12_0/rtl/vlog/core/corefifo_async.v 
# -- Compiling module COREFIFO_C12_COREFIFO_C12_0_corefifo_async
# 
# Top level modules:
# 	COREFIFO_C12_COREFIFO_C12_0_corefifo_async
# End time: 14:52:23 on Dec 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 14:52:24 on Dec 26,2023
# vlog -reportprogress 300 -sv -work presynth C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12_0/rtl/vlog/core/COREFIFO_C12_COREFIFO_C12_0_LSRAM_top.v 
# -- Compiling module COREFIFO_C12_COREFIFO_C12_0_LSRAM_top
# 
# Top level modules:
# 	COREFIFO_C12_COREFIFO_C12_0_LSRAM_top
# End time: 14:52:24 on Dec 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 14:52:24 on Dec 26,2023
# vlog -reportprogress 300 -sv -work presynth C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12_0/rtl/vlog/core/COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v 
# -- Compiling module COREFIFO_C12_COREFIFO_C12_0_ram_wrapper
# 
# Top level modules:
# 	COREFIFO_C12_COREFIFO_C12_0_ram_wrapper
# End time: 14:52:24 on Dec 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 14:52:24 on Dec 26,2023
# vlog -reportprogress 300 -sv -work presynth C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12_0/rtl/vlog/core/COREFIFO.v 
# -- Compiling module COREFIFO_C12_COREFIFO_C12_0_COREFIFO
# 
# Top level modules:
# 	COREFIFO_C12_COREFIFO_C12_0_COREFIFO
# End time: 14:52:25 on Dec 26,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 14:52:25 on Dec 26,2023
# vlog -reportprogress 300 -sv -work presynth C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12.v 
# -- Compiling module COREFIFO_C12
# 
# Top level modules:
# 	COREFIFO_C12
# End time: 14:52:25 on Dec 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 14:52:25 on Dec 26,2023
# vlog -reportprogress 300 -sv -work presynth C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13_0/rtl/vlog/core/corefifo_fwft.v 
# -- Compiling module COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft
# 
# Top level modules:
# 	COREFIFO_C13_COREFIFO_C13_0_corefifo_fwft
# End time: 14:52:25 on Dec 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 14:52:25 on Dec 26,2023
# vlog -reportprogress 300 -sv -work presynth C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13_0/rtl/vlog/core/corefifo_sync_scntr.v 
# -- Compiling module COREFIFO_C13_COREFIFO_C13_0_corefifo_sync_scntr
# 
# Top level modules:
# 	COREFIFO_C13_COREFIFO_C13_0_corefifo_sync_scntr
# End time: 14:52:26 on Dec 26,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 14:52:26 on Dec 26,2023
# vlog -reportprogress 300 -sv -work presynth C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13_0/rtl/vlog/core/corefifo_sync.v 
# -- Compiling module COREFIFO_C13_COREFIFO_C13_0_corefifo_sync
# 
# Top level modules:
# 	COREFIFO_C13_COREFIFO_C13_0_corefifo_sync
# End time: 14:52:26 on Dec 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 14:52:26 on Dec 26,2023
# vlog -reportprogress 300 -sv -work presynth C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13_0/rtl/vlog/core/corefifo_NstagesSync.v 
# -- Compiling module COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync
# 
# Top level modules:
# 	COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync
# End time: 14:52:26 on Dec 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 14:52:26 on Dec 26,2023
# vlog -reportprogress 300 -sv -work presynth C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13_0/rtl/vlog/core/corefifo_grayToBinConv.v 
# -- Compiling module COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv
# 
# Top level modules:
# 	COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv
# End time: 14:52:27 on Dec 26,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 14:52:27 on Dec 26,2023
# vlog -reportprogress 300 -sv -work presynth C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13_0/rtl/vlog/core/corefifo_async.v 
# -- Compiling module COREFIFO_C13_COREFIFO_C13_0_corefifo_async
# 
# Top level modules:
# 	COREFIFO_C13_COREFIFO_C13_0_corefifo_async
# End time: 14:52:27 on Dec 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 14:52:27 on Dec 26,2023
# vlog -reportprogress 300 -sv -work presynth C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13_0/rtl/vlog/core/COREFIFO_C13_COREFIFO_C13_0_LSRAM_top.v 
# -- Compiling module COREFIFO_C13_COREFIFO_C13_0_LSRAM_top
# 
# Top level modules:
# 	COREFIFO_C13_COREFIFO_C13_0_LSRAM_top
# End time: 14:52:27 on Dec 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 14:52:27 on Dec 26,2023
# vlog -reportprogress 300 -sv -work presynth C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13_0/rtl/vlog/core/COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v 
# -- Compiling module COREFIFO_C13_COREFIFO_C13_0_ram_wrapper
# 
# Top level modules:
# 	COREFIFO_C13_COREFIFO_C13_0_ram_wrapper
# End time: 14:52:28 on Dec 26,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 14:52:28 on Dec 26,2023
# vlog -reportprogress 300 -sv -work presynth C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13_0/rtl/vlog/core/COREFIFO.v 
# -- Compiling module COREFIFO_C13_COREFIFO_C13_0_COREFIFO
# 
# Top level modules:
# 	COREFIFO_C13_COREFIFO_C13_0_COREFIFO
# End time: 14:52:28 on Dec 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 14:52:28 on Dec 26,2023
# vlog -reportprogress 300 -sv -work presynth C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13.v 
# -- Compiling module COREFIFO_C13
# 
# Top level modules:
# 	COREFIFO_C13
# End time: 14:52:28 on Dec 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vcom 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 14:52:28 on Dec 26,2023
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/LaneOutExtender.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity LaneOutExtender
# -- Compiling architecture rtl of LaneOutExtender
# End time: 14:52:29 on Dec 26,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vcom 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 14:52:29 on Dec 26,2023
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/RxLaneControl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RxLaneControl
# -- Compiling architecture rtl of RxLaneControl
# End time: 14:52:29 on Dec 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vcom 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 14:52:29 on Dec 26,2023
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/RxMainLinkController.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RxMainLinkController
# -- Compiling architecture rtl of RxMainLinkController
# End time: 14:52:29 on Dec 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vcom 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 14:52:29 on Dec 26,2023
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Test_Generator_for_Lanes.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Test_Generator_for_Lanes
# -- Compiling architecture rtl of Test_Generator_for_Lanes
# End time: 14:52:30 on Dec 26,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vcom 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 14:52:30 on Dec 26,2023
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/TxLaneControl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TxLaneControl
# -- Compiling architecture rtl of TxLaneControl
# End time: 14:52:30 on Dec 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vcom 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 14:52:30 on Dec 26,2023
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/TxMainLinkController.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TxMainLinkController
# -- Compiling architecture rtl of TxMainLinkController
# End time: 14:52:30 on Dec 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 14:52:31 on Dec 26,2023
# vlog -reportprogress 300 -sv -work presynth C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/DataSource_Transcievers/DataSource_Transcievers.v 
# -- Compiling module DataSource_Transcievers
# 
# Top level modules:
# 	DataSource_Transcievers
# End time: 14:52:31 on Dec 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vcom 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 14:52:31 on Dec 26,2023
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/cmd_table.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package cmd_table
# End time: 14:52:31 on Dec 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vcom 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 14:52:31 on Dec 26,2023
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/cmd_table_trigger.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package cmd_table_trigger
# End time: 14:52:32 on Dec 26,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vcom 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 14:52:32 on Dec 26,2023
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/stimulus/TB_DataSource_Transciever.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TB_DataSource_Transciever
# -- Compiling architecture behavioral of TB_DataSource_Transciever
# End time: 14:52:32 on Dec 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L PolarFire -L presynth -L CORESPI_LIB -t 1ps -pli "C:/Microsemi/Libero_SoC_v2022.1/Designer/lib/modelsimpro/pli/pf_crypto_win_me_pli.dll" presynth.TB_DataSource_Transciever -gSIM_PA5M300T=0 
# Start time: 14:52:32 on Dec 26,2023
# //  ModelSim Microsemi Pro 2021.3 Jul 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim Microsemi Pro and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading presynth.tb_datasource_transciever(behavioral)
# Loading sv_std.std
# Loading presynth.DataSource_Transcievers
# Loading PolarFire.AND2
# Loading PolarFire.CFG2
# Loading presynth.COREFIFO_C12
# Loading presynth.COREFIFO_C12_COREFIFO_C12_0_COREFIFO
# Loading presynth.COREFIFO_C13
# Loading presynth.COREFIFO_C13_COREFIFO_C13_0_COREFIFO
# Loading presynth.COREFIFO_C12_COREFIFO_C12_0_corefifo_async
# Loading presynth.COREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync
# Loading presynth.COREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv
# Loading presynth.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper
# Loading presynth.COREFIFO_C12_COREFIFO_C12_0_LSRAM_top
# Loading PolarFire.RAM1K20
# Loading PolarFire.RAM1K20_IP
# Loading PolarFire.RAM_DLY
# Loading PolarFire.ECC_PIPELINE
# Loading PolarFire.GND
# Loading PolarFire.VCC
# Loading presynth.COREFIFO_C13_COREFIFO_C13_0_corefifo_async
# Loading presynth.COREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync
# Loading presynth.COREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv
# Loading presynth.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper
# Loading presynth.COREFIFO_C13_COREFIFO_C13_0_LSRAM_top
# Loading PolarFire.SLE_Prim
# Loading ieee.numeric_std(body)
# Loading presynth.alignment_fifo(rtl)
# Loading presynth.laneoutextender(rtl)
# Loading presynth.rxlanecontrol(rtl)
# Loading presynth.rxmainlinkcontroller(rtl)
# Loading presynth.test_generator_for_lanes(rtl)
# Loading presynth.txlanecontrol(rtl)
# Loading presynth.txmainlinkcontroller(rtl)
# Loading PolarFire.UDP_MUX2
# Loading PolarFire.UDP_DFF
# Loading PolarFire.UDP_DL
# Loading C:/Microsemi/Libero_SoC_v2022.1/Designer/lib/modelsimpro/pli/pf_crypto_win_me_pli.dll
# ** Warning: (vsim-3040) Command line generic/parameter "SIM_PA5M300T" not found in design.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Tomáš  Hostname: DESKTOP-TDPVUTD  ProcessID: 61208
#           Attempting to use alternate WLF file "./wlftmzhnfd".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftmzhnfd
# time:                5000 --> FAIL: Reading when FIFO is Empty
# time:                5000 --> FAIL: Reading when FIFO is Empty
# time:                5000 --> FAIL: Reading when FIFO is Empty
# time:                5000 --> FAIL: Reading when FIFO is Empty
# time:                5000 --> FAIL: Reading when FIFO is Empty
# time:                5000 --> FAIL: Reading when FIFO is Empty
# time:                5000 --> FAIL: Reading when FIFO is Empty
# time:                5000 --> FAIL: Reading when FIFO is Empty
# time:               15000 --> FAIL: Reading when FIFO is Empty
# time:               15000 --> FAIL: Reading when FIFO is Empty
# time:               15000 --> FAIL: Reading when FIFO is Empty
# time:               15000 --> FAIL: Reading when FIFO is Empty
# time:               15000 --> FAIL: Reading when FIFO is Empty
# time:               15000 --> FAIL: Reading when FIFO is Empty
# time:               15000 --> FAIL: Reading when FIFO is Empty
# time:               15000 --> FAIL: Reading when FIFO is Empty
# time:               25000 --> FAIL: Reading when FIFO is Empty
# time:               25000 --> FAIL: Reading when FIFO is Empty
# time:               25000 --> FAIL: Reading when FIFO is Empty
# time:               25000 --> FAIL: Reading when FIFO is Empty
# time:               25000 --> FAIL: Reading when FIFO is Empty
# time:               25000 --> FAIL: Reading when FIFO is Empty
# time:               25000 --> FAIL: Reading when FIFO is Empty
# time:               25000 --> FAIL: Reading when FIFO is Empty
# time:               35000 --> FAIL: Reading when FIFO is Empty
# time:               35000 --> FAIL: Reading when FIFO is Empty
# time:               35000 --> FAIL: Reading when FIFO is Empty
# time:               35000 --> FAIL: Reading when FIFO is Empty
# time:               35000 --> FAIL: Reading when FIFO is Empty
# time:               35000 --> FAIL: Reading when FIFO is Empty
# time:               35000 --> FAIL: Reading when FIFO is Empty
# time:               35000 --> FAIL: Reading when FIFO is Empty
# time:               45000 --> FAIL: Reading when FIFO is Empty
# time:               45000 --> FAIL: Reading when FIFO is Empty
# time:               45000 --> FAIL: Reading when FIFO is Empty
# time:               45000 --> FAIL: Reading when FIFO is Empty
# time:               45000 --> FAIL: Reading when FIFO is Empty
# time:               45000 --> FAIL: Reading when FIFO is Empty
# time:               45000 --> FAIL: Reading when FIFO is Empty
# time:               45000 --> FAIL: Reading when FIFO is Empty
# time:               55000 --> FAIL: Reading when FIFO is Empty
# time:               55000 --> FAIL: Reading when FIFO is Empty
# time:               55000 --> FAIL: Reading when FIFO is Empty
# time:               55000 --> FAIL: Reading when FIFO is Empty
# time:               55000 --> FAIL: Reading when FIFO is Empty
# time:               55000 --> FAIL: Reading when FIFO is Empty
# time:               55000 --> FAIL: Reading when FIFO is Empty
# time:               55000 --> FAIL: Reading when FIFO is Empty
# time:               65000 --> FAIL: Reading when FIFO is Empty
# time:               65000 --> FAIL: Reading when FIFO is Empty
# time:               65000 --> FAIL: Reading when FIFO is Empty
# time:               65000 --> FAIL: Reading when FIFO is Empty
# time:               65000 --> FAIL: Reading when FIFO is Empty
# time:               65000 --> FAIL: Reading when FIFO is Empty
# time:               65000 --> FAIL: Reading when FIFO is Empty
# time:               65000 --> FAIL: Reading when FIFO is Empty
# time:               75000 --> FAIL: Reading when FIFO is Empty
# time:               75000 --> FAIL: Reading when FIFO is Empty
# time:               75000 --> FAIL: Reading when FIFO is Empty
# time:               75000 --> FAIL: Reading when FIFO is Empty
# time:               75000 --> FAIL: Reading when FIFO is Empty
# time:               75000 --> FAIL: Reading when FIFO is Empty
# time:               75000 --> FAIL: Reading when FIFO is Empty
# time:               75000 --> FAIL: Reading when FIFO is Empty
# time:               85000 --> FAIL: Reading when FIFO is Empty
# time:               85000 --> FAIL: Reading when FIFO is Empty
# time:               85000 --> FAIL: Reading when FIFO is Empty
# time:               85000 --> FAIL: Reading when FIFO is Empty
# time:               85000 --> FAIL: Reading when FIFO is Empty
# time:               85000 --> FAIL: Reading when FIFO is Empty
# time:               85000 --> FAIL: Reading when FIFO is Empty
# time:               85000 --> FAIL: Reading when FIFO is Empty
# time:               95000 --> FAIL: Reading when FIFO is Empty
# time:               95000 --> FAIL: Reading when FIFO is Empty
# time:               95000 --> FAIL: Reading when FIFO is Empty
# time:               95000 --> FAIL: Reading when FIFO is Empty
# time:               95000 --> FAIL: Reading when FIFO is Empty
# time:               95000 --> FAIL: Reading when FIFO is Empty
# time:               95000 --> FAIL: Reading when FIFO is Empty
# time:               95000 --> FAIL: Reading when FIFO is Empty
# time:              105000 --> FAIL: Reading when FIFO is Empty
# time:              105000 --> FAIL: Reading when FIFO is Empty
# time:              105000 --> FAIL: Reading when FIFO is Empty
# time:              105000 --> FAIL: Reading when FIFO is Empty
# time:              105000 --> FAIL: Reading when FIFO is Empty
# time:              105000 --> FAIL: Reading when FIFO is Empty
# time:              105000 --> FAIL: Reading when FIFO is Empty
# time:              105000 --> FAIL: Reading when FIFO is Empty
# time:              115000 --> FAIL: Reading when FIFO is Empty
# time:              115000 --> FAIL: Reading when FIFO is Empty
# time:              115000 --> FAIL: Reading when FIFO is Empty
# time:              115000 --> FAIL: Reading when FIFO is Empty
# time:              115000 --> FAIL: Reading when FIFO is Empty
# time:              115000 --> FAIL: Reading when FIFO is Empty
# time:              115000 --> FAIL: Reading when FIFO is Empty
# time:              115000 --> FAIL: Reading when FIFO is Empty
# time:              125000 --> FAIL: Reading when FIFO is Empty
# time:              125000 --> FAIL: Reading when FIFO is Empty
# time:              125000 --> FAIL: Reading when FIFO is Empty
# time:              125000 --> FAIL: Reading when FIFO is Empty
# time:              125000 --> FAIL: Reading when FIFO is Empty
# time:              125000 --> FAIL: Reading when FIFO is Empty
# time:              125000 --> FAIL: Reading when FIFO is Empty
# time:              125000 --> FAIL: Reading when FIFO is Empty
# time:              135000 --> FAIL: Reading when FIFO is Empty
# time:              135000 --> FAIL: Reading when FIFO is Empty
# time:              135000 --> FAIL: Reading when FIFO is Empty
# time:              135000 --> FAIL: Reading when FIFO is Empty
# time:              135000 --> FAIL: Reading when FIFO is Empty
# time:              135000 --> FAIL: Reading when FIFO is Empty
# time:              135000 --> FAIL: Reading when FIFO is Empty
# time:              135000 --> FAIL: Reading when FIFO is Empty
# time:              145000 --> FAIL: Reading when FIFO is Empty
# time:              145000 --> FAIL: Reading when FIFO is Empty
# time:              145000 --> FAIL: Reading when FIFO is Empty
# time:              145000 --> FAIL: Reading when FIFO is Empty
# time:              145000 --> FAIL: Reading when FIFO is Empty
# time:              145000 --> FAIL: Reading when FIFO is Empty
# time:              145000 --> FAIL: Reading when FIFO is Empty
# time:              145000 --> FAIL: Reading when FIFO is Empty
# time:              155000 --> FAIL: Reading when FIFO is Empty
# time:              155000 --> FAIL: Reading when FIFO is Empty
# time:              155000 --> FAIL: Reading when FIFO is Empty
# time:              155000 --> FAIL: Reading when FIFO is Empty
# time:              155000 --> FAIL: Reading when FIFO is Empty
# time:              155000 --> FAIL: Reading when FIFO is Empty
# time:              155000 --> FAIL: Reading when FIFO is Empty
# time:              155000 --> FAIL: Reading when FIFO is Empty
add wave -position end  sim:/tb_datasource_transciever/DataSource_Transcievers_0/TxLaneControl_0_0_Output_Data_0
add wave -position end  sim:/tb_datasource_transciever/DataSource_Transcievers_0/TxLaneControl_0_0_Output_Data_1
add wave -position end  sim:/tb_datasource_transciever/DataSource_Transcievers_0/TxLaneControl_0_0_Output_Data_2
add wave -position end  sim:/tb_datasource_transciever/DataSource_Transcievers_0/TxLaneControl_0_0_Output_Data_3
add wave -position end  sim:/tb_datasource_transciever/DataSource_Transcievers_0/TxLaneControl_0_0_Output_K_0
add wave -position end  sim:/tb_datasource_transciever/DataSource_Transcievers_0/TxLaneControl_0_0_Output_K_1
add wave -position end  sim:/tb_datasource_transciever/DataSource_Transcievers_0/TxLaneControl_0_0_Output_K_2
add wave -position end  sim:/tb_datasource_transciever/DataSource_Transcievers_0/TxLaneControl_0_0_Output_K_3
run -all
# Break key hit
# Break at C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/stimulus/TB_DataSource_Transciever.vhd line 71
# Error opening C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/designer/lib/modelsim/precompiled/vlog/src/polarfire.v
# Path name 'C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/designer/lib/modelsim/precompiled/vlog/src/polarfire.v' doesn't exist.
# End time: 15:01:44 on Dec 26,2023, Elapsed time: 0:09:12
# Errors: 0, Warnings: 3
