Analysis & Synthesis report for DE1_SOC_D8M_LB_RTL
Wed May 29 15:43:12 2024
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |DE1_SOC_D8M_LB_RTL|edge_detect:edger|conv_state
 12. State Machine - |DE1_SOC_D8M_LB_RTL|edge_detect:edger|count_state
 13. State Machine - |DE1_SOC_D8M_LB_RTL|cursor:c_proc|rect_state
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv
 20. Source assignments for MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv
 21. Source assignments for D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component|altsyncram_iup1:auto_generated
 22. Source assignments for D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d2|altsyncram:altsyncram_component|altsyncram_iup1:auto_generated
 23. Source assignments for D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component|altsyncram_iup1:auto_generated
 24. Source assignments for sld_signaltap:auto_signaltap_0
 25. Parameter Settings for User Entity Instance: MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv
 26. Parameter Settings for User Entity Instance: MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv
 27. Parameter Settings for User Entity Instance: video_pll:MIPI_clk|altera_pll:altera_pll_i
 28. Parameter Settings for User Entity Instance: D8M_SET:ccd|D8M_WRITE_COUNTER:u3
 29. Parameter Settings for User Entity Instance: D8M_SET:ccd|RAW2RGB_L:u4
 30. Parameter Settings for User Entity Instance: D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component
 31. Parameter Settings for User Entity Instance: D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d2|altsyncram:altsyncram_component
 32. Parameter Settings for User Entity Instance: D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component
 33. Parameter Settings for User Entity Instance: edge_detect:edger
 34. Parameter Settings for User Entity Instance: cursor:c_proc
 35. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 36. Parameter Settings for Inferred Entity Instance: RGB_Process:p1|lpm_divide:Div0
 37. Parameter Settings for Inferred Entity Instance: RGB_Process:p1|lpm_divide:Div2
 38. Parameter Settings for Inferred Entity Instance: RGB_Process:p1|lpm_divide:Div1
 39. altsyncram Parameter Settings by Entity Instance
 40. Port Connectivity Checks: "D8M_SET:ccd|RAW2RGB_L:u4|RAW_RGB_BIN:bin"
 41. Port Connectivity Checks: "D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d3"
 42. Port Connectivity Checks: "D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d2"
 43. Port Connectivity Checks: "D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d1"
 44. Port Connectivity Checks: "D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0"
 45. Port Connectivity Checks: "D8M_SET:ccd|RAW2RGB_L:u4"
 46. Port Connectivity Checks: "D8M_SET:ccd|VGA_READ_COUNTER:cnt"
 47. Port Connectivity Checks: "D8M_SET:ccd|D8M_WRITE_COUNTER:u3"
 48. Port Connectivity Checks: "D8M_SET:ccd"
 49. Port Connectivity Checks: "video_pll:MIPI_clk|altera_pll:altera_pll_i"
 50. Port Connectivity Checks: "video_pll:MIPI_clk"
 51. Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd"
 52. Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt"
 53. Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd"
 54. Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1"
 55. Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"
 56. Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"
 57. Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt"
 58. Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd"
 59. Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1"
 60. Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"
 61. Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin"
 62. Signal Tap Logic Analyzer Settings
 63. Post-Synthesis Netlist Statistics for Top Partition
 64. Elapsed Time Per Partition
 65. Connections to In-System Debugging Instance "auto_signaltap_0"
 66. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed May 29 15:43:12 2024           ;
; Quartus Prime Version           ; 20.1.0 Build 711 06/05/2020 SJ Standard Edition ;
; Revision Name                   ; DE1_SOC_D8M_LB_RTL                              ;
; Top-level Entity Name           ; DE1_SOC_D8M_LB_RTL                              ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 22384                                           ;
; Total pins                      ; 124                                             ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 126,336                                         ;
; Total DSP Blocks                ; 27                                              ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 1                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; DE1_SOC_D8M_LB_RTL ; DE1_SOC_D8M_LB_RTL ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 3.44        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  23.8%      ;
;     Processor 3            ;  19.7%      ;
;     Processor 4            ;  19.7%      ;
;     Processor 5            ;  19.7%      ;
;     Processor 6            ;  19.7%      ;
;     Processor 7            ;  19.7%      ;
;     Processor 8            ;  19.7%      ;
;     Processor 9            ;  16.7%      ;
;     Processor 10           ;  16.7%      ;
;     Processor 11           ;  11.6%      ;
;     Processor 12           ;  11.5%      ;
;     Processor 13           ;  11.5%      ;
;     Processor 14           ;  11.4%      ;
;     Processor 15           ;  11.4%      ;
;     Processor 16           ;  11.4%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                            ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                                  ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; V/video_pll/video_pll.v                                            ; yes             ; User Verilog HDL File                        ; C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V/video_pll/video_pll.v                                            ;             ;
; V_D8M/MIPI_CAMERA_CONFIG.v                                         ; yes             ; User Verilog HDL File                        ; C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_CAMERA_CONFIG.v                                         ;             ;
; V_D8M/MIPI_BRIDGE_CONFIG.v                                         ; yes             ; User Verilog HDL File                        ; C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v                                         ;             ;
; V_D8M/MIPI_BRIDGE_CAMERA_Config.v                                  ; yes             ; User Verilog HDL File                        ; C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_BRIDGE_CAMERA_Config.v                                  ;             ;
; V/I2C_WRITE_WDATA.v                                                ; yes             ; User Verilog HDL File                        ; C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V/I2C_WRITE_WDATA.v                                                ;             ;
; V/I2C_WRITE_PTR.v                                                  ; yes             ; User Verilog HDL File                        ; C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V/I2C_WRITE_PTR.v                                                  ;             ;
; V/I2C_RESET_DELAY.v                                                ; yes             ; User Verilog HDL File                        ; C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V/I2C_RESET_DELAY.v                                                ;             ;
; V/I2C_READ_DATA.v                                                  ; yes             ; User Verilog HDL File                        ; C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V/I2C_READ_DATA.v                                                  ;             ;
; V/CLOCKMEM.v                                                       ; yes             ; User Verilog HDL File                        ; C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V/CLOCKMEM.v                                                       ;             ;
; V_D8M/Line_Buffer_J.v                                              ; yes             ; User Verilog HDL File                        ; C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V_D8M/Line_Buffer_J.v                                              ;             ;
; V_D8M/int_line.v                                                   ; yes             ; User Wizard-Generated File                   ; C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V_D8M/int_line.v                                                   ;             ;
; V_D8M/D8M_SET.v                                                    ; yes             ; User Verilog HDL File                        ; C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V_D8M/D8M_SET.v                                                    ;             ;
; V_D8M/RAW_RGB_BIN.v                                                ; yes             ; User Verilog HDL File                        ; C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V_D8M/RAW_RGB_BIN.v                                                ;             ;
; V_D8M/RAW2RGB_L.v                                                  ; yes             ; User Verilog HDL File                        ; C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V_D8M/RAW2RGB_L.v                                                  ;             ;
; V_D8M/D8M_WRITE_COUNTER.v                                          ; yes             ; User Verilog HDL File                        ; C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V_D8M/D8M_WRITE_COUNTER.v                                          ;             ;
; V_D8M/VGA_READ_COUNTER.v                                           ; yes             ; User Verilog HDL File                        ; C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V_D8M/VGA_READ_COUNTER.v                                           ;             ;
; de1_soc_d8m_lb_rtl.v                                               ; yes             ; User Verilog HDL File                        ; C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/de1_soc_d8m_lb_rtl.v                                               ;             ;
; V/RGB_Process.v                                                    ; yes             ; User Verilog HDL File                        ; C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V/RGB_Process.v                                                    ;             ;
; cursor.v                                                           ; yes             ; User Verilog HDL File                        ; C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/cursor.v                                                           ;             ;
; img_row.v                                                          ; yes             ; User Verilog HDL File                        ; C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/img_row.v                                                          ;             ;
; sobel_conv.v                                                       ; yes             ; User Verilog HDL File                        ; C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/sobel_conv.v                                                       ;             ;
; sqrt_approx_23bit.v                                                ; yes             ; User Verilog HDL File                        ; C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/sqrt_approx_23bit.v                                                ;             ;
; greyscale.v                                                        ; yes             ; User Verilog HDL File                        ; C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/greyscale.v                                                        ;             ;
; edge_detect.v                                                      ; yes             ; User Verilog HDL File                        ; C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/edge_detect.v                                                      ;             ;
; altera_pll.v                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v                                                                                                ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                              ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                       ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                 ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                              ;             ;
; aglobal201.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/aglobal201.inc                                                                                              ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                               ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/altrom.inc                                                                                                  ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/altram.inc                                                                                                  ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/altdpram.inc                                                                                                ;             ;
; db/altsyncram_iup1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/db/altsyncram_iup1.tdf                                             ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                                                           ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/20.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                                                      ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/20.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                                                                         ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                                            ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_constant.inc                                                                                            ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/dffeea.inc                                                                                                  ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/20.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                                               ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/20.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                                                ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/20.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                                                      ;             ;
; db/altsyncram_ob84.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/db/altsyncram_ob84.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/altdpram.tdf                                                                                                ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/others/maxplus2/memmodes.inc                                                                                              ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/a_hdffe.inc                                                                                                 ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                                                         ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.inc                                                                                              ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                                                                 ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/muxlut.inc                                                                                                  ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/bypassff.inc                                                                                                ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/altshift.inc                                                                                                ;             ;
; db/mux_elc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/db/mux_elc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                                                              ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/declut.inc                                                                                                  ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_compare.inc                                                                                             ;             ;
; db/decode_vnf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/db/decode_vnf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                                                             ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                             ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/cmpconst.inc                                                                                                ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_counter.inc                                                                                             ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                                                     ;             ;
; db/cntr_49i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/db/cntr_49i.tdf                                                    ;             ;
; db/cmpr_d9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/db/cmpr_d9c.tdf                                                    ;             ;
; db/cntr_4vi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/db/cntr_4vi.tdf                                                    ;             ;
; db/cntr_09i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/db/cntr_09i.tdf                                                    ;             ;
; db/cmpr_c9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/db/cmpr_c9c.tdf                                                    ;             ;
; db/cntr_kri.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/db/cntr_kri.tdf                                                    ;             ;
; db/cmpr_99c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/db/cmpr_99c.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/20.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                              ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                               ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                           ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/20.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                                 ; altera_sld  ;
; db/ip/sld0c8888fe/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/db/ip/sld0c8888fe/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld0c8888fe/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/db/ip/sld0c8888fe/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld0c8888fe/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/db/ip/sld0c8888fe/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld0c8888fe/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/db/ip/sld0c8888fe/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld0c8888fe/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/db/ip/sld0c8888fe/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld0c8888fe/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/db/ip/sld0c8888fe/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/20.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                            ;             ;
; lpm_divide.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_divide.tdf                                                                                              ;             ;
; abs_divider.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/abs_divider.inc                                                                                             ;             ;
; sign_div_unsign.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/sign_div_unsign.inc                                                                                         ;             ;
; db/lpm_divide_7dm.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/db/lpm_divide_7dm.tdf                                              ;             ;
; db/sign_div_unsign_dnh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/db/sign_div_unsign_dnh.tdf                                         ;             ;
; db/alt_u_div_03f.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/db/alt_u_div_03f.tdf                                               ;             ;
; db/lpm_divide_5dm.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/db/lpm_divide_5dm.tdf                                              ;             ;
; db/sign_div_unsign_bnh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/db/sign_div_unsign_bnh.tdf                                         ;             ;
; db/alt_u_div_s2f.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/db/alt_u_div_s2f.tdf                                               ;             ;
; db/lpm_divide_2dm.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/db/lpm_divide_2dm.tdf                                              ;             ;
; db/sign_div_unsign_8nh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/db/sign_div_unsign_8nh.tdf                                         ;             ;
; db/alt_u_div_m2f.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/db/alt_u_div_m2f.tdf                                               ;             ;
; m10k_line_buff.v                                                   ; yes             ; Auto-Found Verilog HDL File                  ; C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/m10k_line_buff.v                                                   ;             ;
; db/altsyncram_7oo1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/db/altsyncram_7oo1.tdf                                             ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+--------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                        ;
+---------------------------------------------+----------------------+
; Resource                                    ; Usage                ;
+---------------------------------------------+----------------------+
; Estimate of Logic utilization (ALMs needed) ; 28933                ;
;                                             ;                      ;
; Combinational ALUT usage for logic          ; 29571                ;
;     -- 7 input functions                    ; 39                   ;
;     -- 6 input functions                    ; 23855                ;
;     -- 5 input functions                    ; 737                  ;
;     -- 4 input functions                    ; 604                  ;
;     -- <=3 input functions                  ; 4336                 ;
;                                             ;                      ;
; Dedicated logic registers                   ; 22384                ;
;                                             ;                      ;
; I/O pins                                    ; 124                  ;
; Total MLAB memory bits                      ; 0                    ;
; Total block memory bits                     ; 126336               ;
;                                             ;                      ;
; Total DSP Blocks                            ; 27                   ;
;                                             ;                      ;
; Total PLLs                                  ; 1                    ;
;     -- PLLs                                 ; 1                    ;
;                                             ;                      ;
; Maximum fan-out node                        ; MIPI_PIXEL_CLK~input ;
; Maximum fan-out                             ; 21221                ;
; Total fan-out                               ; 228047               ;
; Average fan-out                             ; 4.36                 ;
+---------------------------------------------+----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                            ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |DE1_SOC_D8M_LB_RTL                                                                                                                     ; 29571 (47)          ; 22384 (96)                ; 126336            ; 27         ; 124  ; 0            ; |DE1_SOC_D8M_LB_RTL                                                                                                                                                                                                                                                                                                                                            ; DE1_SOC_D8M_LB_RTL                ; work         ;
;    |D8M_SET:ccd|                                                                                                                        ; 137 (0)             ; 105 (0)                   ; 122880            ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_LB_RTL|D8M_SET:ccd                                                                                                                                                                                                                                                                                                                                ; D8M_SET                           ; work         ;
;       |D8M_WRITE_COUNTER:u3|                                                                                                            ; 55 (55)             ; 46 (46)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_LB_RTL|D8M_SET:ccd|D8M_WRITE_COUNTER:u3                                                                                                                                                                                                                                                                                                           ; D8M_WRITE_COUNTER                 ; work         ;
;       |RAW2RGB_L:u4|                                                                                                                    ; 68 (6)              ; 46 (0)                    ; 122880            ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_LB_RTL|D8M_SET:ccd|RAW2RGB_L:u4                                                                                                                                                                                                                                                                                                                   ; RAW2RGB_L                         ; work         ;
;          |Line_Buffer_J:u0|                                                                                                             ; 25 (25)             ; 2 (2)                     ; 122880            ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_LB_RTL|D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0                                                                                                                                                                                                                                                                                                  ; Line_Buffer_J                     ; work         ;
;             |int_line:d1|                                                                                                               ; 0 (0)               ; 0 (0)                     ; 40960             ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_LB_RTL|D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d1                                                                                                                                                                                                                                                                                      ; int_line                          ; work         ;
;                |altsyncram:altsyncram_component|                                                                                        ; 0 (0)               ; 0 (0)                     ; 40960             ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_LB_RTL|D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component                                                                                                                                                                                                                                                      ; altsyncram                        ; work         ;
;                   |altsyncram_iup1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 40960             ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_LB_RTL|D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component|altsyncram_iup1:auto_generated                                                                                                                                                                                                                       ; altsyncram_iup1                   ; work         ;
;             |int_line:d2|                                                                                                               ; 0 (0)               ; 0 (0)                     ; 40960             ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_LB_RTL|D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d2                                                                                                                                                                                                                                                                                      ; int_line                          ; work         ;
;                |altsyncram:altsyncram_component|                                                                                        ; 0 (0)               ; 0 (0)                     ; 40960             ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_LB_RTL|D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d2|altsyncram:altsyncram_component                                                                                                                                                                                                                                                      ; altsyncram                        ; work         ;
;                   |altsyncram_iup1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 40960             ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_LB_RTL|D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d2|altsyncram:altsyncram_component|altsyncram_iup1:auto_generated                                                                                                                                                                                                                       ; altsyncram_iup1                   ; work         ;
;             |int_line:d3|                                                                                                               ; 0 (0)               ; 0 (0)                     ; 40960             ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_LB_RTL|D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d3                                                                                                                                                                                                                                                                                      ; int_line                          ; work         ;
;                |altsyncram:altsyncram_component|                                                                                        ; 0 (0)               ; 0 (0)                     ; 40960             ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_LB_RTL|D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component                                                                                                                                                                                                                                                      ; altsyncram                        ; work         ;
;                   |altsyncram_iup1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 40960             ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_LB_RTL|D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component|altsyncram_iup1:auto_generated                                                                                                                                                                                                                       ; altsyncram_iup1                   ; work         ;
;          |RAW_RGB_BIN:bin|                                                                                                              ; 37 (37)             ; 44 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_LB_RTL|D8M_SET:ccd|RAW2RGB_L:u4|RAW_RGB_BIN:bin                                                                                                                                                                                                                                                                                                   ; RAW_RGB_BIN                       ; work         ;
;       |VGA_READ_COUNTER:cnt|                                                                                                            ; 14 (14)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_LB_RTL|D8M_SET:ccd|VGA_READ_COUNTER:cnt                                                                                                                                                                                                                                                                                                           ; VGA_READ_COUNTER                  ; work         ;
;    |MIPI_BRIDGE_CAMERA_Config:cfin|                                                                                                     ; 1311 (0)            ; 466 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin                                                                                                                                                                                                                                                                                                             ; MIPI_BRIDGE_CAMERA_Config         ; work         ;
;       |MIPI_BRIDGE_CONFIG:mpiv|                                                                                                         ; 427 (198)           ; 230 (93)                  ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv                                                                                                                                                                                                                                                                                     ; MIPI_BRIDGE_CONFIG                ; work         ;
;          |CLOCKMEM:c1|                                                                                                                  ; 33 (33)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1                                                                                                                                                                                                                                                                         ; CLOCKMEM                          ; work         ;
;          |I2C_READ_DATA:rd|                                                                                                             ; 70 (70)             ; 41 (41)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd                                                                                                                                                                                                                                                                    ; I2C_READ_DATA                     ; work         ;
;          |I2C_WRITE_PTR:wpt|                                                                                                            ; 72 (72)             ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt                                                                                                                                                                                                                                                                   ; I2C_WRITE_PTR                     ; work         ;
;          |I2C_WRITE_WDATA:wrd|                                                                                                          ; 54 (54)             ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd                                                                                                                                                                                                                                                                 ; I2C_WRITE_WDATA                   ; work         ;
;       |MIPI_CAMERA_CONFIG:camiv|                                                                                                        ; 884 (689)           ; 236 (123)                 ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv                                                                                                                                                                                                                                                                                    ; MIPI_CAMERA_CONFIG                ; work         ;
;          |CLOCKMEM:c1|                                                                                                                  ; 8 (8)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1                                                                                                                                                                                                                                                                        ; CLOCKMEM                          ; work         ;
;          |I2C_READ_DATA:rd|                                                                                                             ; 66 (66)             ; 49 (49)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd                                                                                                                                                                                                                                                                   ; I2C_READ_DATA                     ; work         ;
;          |I2C_WRITE_PTR:wpt|                                                                                                            ; 69 (69)             ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt                                                                                                                                                                                                                                                                  ; I2C_WRITE_PTR                     ; work         ;
;          |I2C_WRITE_WDATA:wrd|                                                                                                          ; 52 (52)             ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd                                                                                                                                                                                                                                                                ; I2C_WRITE_WDATA                   ; work         ;
;    |RGB_Process:p1|                                                                                                                     ; 995 (458)           ; 0 (0)                     ; 0                 ; 13         ; 0    ; 0            ; |DE1_SOC_D8M_LB_RTL|RGB_Process:p1                                                                                                                                                                                                                                                                                                                             ; RGB_Process                       ; work         ;
;       |lpm_divide:Div0|                                                                                                                 ; 210 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_LB_RTL|RGB_Process:p1|lpm_divide:Div0                                                                                                                                                                                                                                                                                                             ; lpm_divide                        ; work         ;
;          |lpm_divide_7dm:auto_generated|                                                                                                ; 210 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_LB_RTL|RGB_Process:p1|lpm_divide:Div0|lpm_divide_7dm:auto_generated                                                                                                                                                                                                                                                                               ; lpm_divide_7dm                    ; work         ;
;             |sign_div_unsign_dnh:divider|                                                                                               ; 210 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_LB_RTL|RGB_Process:p1|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider                                                                                                                                                                                                                                                   ; sign_div_unsign_dnh               ; work         ;
;                |alt_u_div_03f:divider|                                                                                                  ; 210 (210)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_LB_RTL|RGB_Process:p1|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider                                                                                                                                                                                                                             ; alt_u_div_03f                     ; work         ;
;       |lpm_divide:Div1|                                                                                                                 ; 185 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_LB_RTL|RGB_Process:p1|lpm_divide:Div1                                                                                                                                                                                                                                                                                                             ; lpm_divide                        ; work         ;
;          |lpm_divide_2dm:auto_generated|                                                                                                ; 185 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_LB_RTL|RGB_Process:p1|lpm_divide:Div1|lpm_divide_2dm:auto_generated                                                                                                                                                                                                                                                                               ; lpm_divide_2dm                    ; work         ;
;             |sign_div_unsign_8nh:divider|                                                                                               ; 185 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_LB_RTL|RGB_Process:p1|lpm_divide:Div1|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider                                                                                                                                                                                                                                                   ; sign_div_unsign_8nh               ; work         ;
;                |alt_u_div_m2f:divider|                                                                                                  ; 185 (185)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_LB_RTL|RGB_Process:p1|lpm_divide:Div1|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider                                                                                                                                                                                                                             ; alt_u_div_m2f                     ; work         ;
;       |lpm_divide:Div2|                                                                                                                 ; 142 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_LB_RTL|RGB_Process:p1|lpm_divide:Div2                                                                                                                                                                                                                                                                                                             ; lpm_divide                        ; work         ;
;          |lpm_divide_5dm:auto_generated|                                                                                                ; 142 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_LB_RTL|RGB_Process:p1|lpm_divide:Div2|lpm_divide_5dm:auto_generated                                                                                                                                                                                                                                                                               ; lpm_divide_5dm                    ; work         ;
;             |sign_div_unsign_bnh:divider|                                                                                               ; 142 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_LB_RTL|RGB_Process:p1|lpm_divide:Div2|lpm_divide_5dm:auto_generated|sign_div_unsign_bnh:divider                                                                                                                                                                                                                                                   ; sign_div_unsign_bnh               ; work         ;
;                |alt_u_div_s2f:divider|                                                                                                  ; 142 (142)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_LB_RTL|RGB_Process:p1|lpm_divide:Div2|lpm_divide_5dm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_s2f:divider                                                                                                                                                                                                                             ; alt_u_div_s2f                     ; work         ;
;    |cursor:c_proc|                                                                                                                      ; 613 (613)           ; 198 (198)                 ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_LB_RTL|cursor:c_proc                                                                                                                                                                                                                                                                                                                              ; cursor                            ; work         ;
;    |edge_detect:edger|                                                                                                                  ; 26129 (223)         ; 20833 (209)               ; 0                 ; 14         ; 0    ; 0            ; |DE1_SOC_D8M_LB_RTL|edge_detect:edger                                                                                                                                                                                                                                                                                                                          ; edge_detect                       ; work         ;
;       |greyscale:grey|                                                                                                                  ; 0 (0)               ; 0 (0)                     ; 0                 ; 2          ; 0    ; 0            ; |DE1_SOC_D8M_LB_RTL|edge_detect:edger|greyscale:grey                                                                                                                                                                                                                                                                                                           ; greyscale                         ; work         ;
;       |img_row:M10K_0|                                                                                                                  ; 6420 (6420)         ; 5156 (5156)               ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_LB_RTL|edge_detect:edger|img_row:M10K_0                                                                                                                                                                                                                                                                                                           ; img_row                           ; work         ;
;       |img_row:M10K_1|                                                                                                                  ; 6420 (6420)         ; 5156 (5156)               ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_LB_RTL|edge_detect:edger|img_row:M10K_1                                                                                                                                                                                                                                                                                                           ; img_row                           ; work         ;
;       |img_row:M10K_2|                                                                                                                  ; 6420 (6420)         ; 5156 (5156)               ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_LB_RTL|edge_detect:edger|img_row:M10K_2                                                                                                                                                                                                                                                                                                           ; img_row                           ; work         ;
;       |img_row:M10K_3|                                                                                                                  ; 6369 (6369)         ; 5156 (5156)               ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_LB_RTL|edge_detect:edger|img_row:M10K_3                                                                                                                                                                                                                                                                                                           ; img_row                           ; work         ;
;       |sobel_conv:sob|                                                                                                                  ; 277 (117)           ; 0 (0)                     ; 0                 ; 12         ; 0    ; 0            ; |DE1_SOC_D8M_LB_RTL|edge_detect:edger|sobel_conv:sob                                                                                                                                                                                                                                                                                                           ; sobel_conv                        ; work         ;
;          |sqrt_approx_23bit:sqrt_mod|                                                                                                   ; 160 (160)           ; 0 (0)                     ; 0                 ; 10         ; 0    ; 0            ; |DE1_SOC_D8M_LB_RTL|edge_detect:edger|sobel_conv:sob|sqrt_approx_23bit:sqrt_mod                                                                                                                                                                                                                                                                                ; sqrt_approx_23bit                 ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 90 (1)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_LB_RTL|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 89 (0)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_LB_RTL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 89 (0)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_LB_RTL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 89 (1)              ; 90 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_LB_RTL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 88 (0)              ; 85 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_LB_RTL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 88 (55)             ; 85 (57)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_LB_RTL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 15 (15)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_LB_RTL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_LB_RTL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 249 (2)             ; 596 (54)                  ; 3456              ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_LB_RTL|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 247 (0)             ; 542 (0)                   ; 3456              ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_LB_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 247 (75)            ; 542 (182)                 ; 3456              ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_LB_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 46 (46)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_LB_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_LB_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_LB_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                   ; decode_vnf                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 3456              ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_LB_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_ob84:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 3456              ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_LB_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ob84:auto_generated                                                                                                                                                 ; altsyncram_ob84                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_LB_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_LB_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 5 (5)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_LB_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 57 (57)             ; 44 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_LB_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 35 (1)              ; 151 (1)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_LB_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_LB_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 27 (0)              ; 135 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_LB_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 81 (81)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_LB_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 27 (0)              ; 54 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_LB_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_LB_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_LB_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_LB_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_LB_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_LB_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_LB_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_LB_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_LB_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_LB_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_LB_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_LB_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_LB_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_LB_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_LB_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_LB_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_LB_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_LB_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_LB_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_LB_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_LB_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_LB_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_LB_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_LB_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_LB_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_LB_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_LB_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_LB_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 7 (7)               ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_LB_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_LB_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 36 (11)             ; 74 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_LB_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 7 (0)               ; 5 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_LB_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_59i:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_LB_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_59i:auto_generated                                                             ; cntr_59i                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 7 (0)               ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_LB_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_3vi:auto_generated|                                                                                             ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_LB_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_3vi:auto_generated                                                                                      ; cntr_3vi                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_LB_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_69i:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_LB_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_69i:auto_generated                                                                            ; cntr_69i                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_LB_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_LB_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                               ; cntr_kri                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_LB_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 1 (1)               ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_LB_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_LB_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_LB_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
;    |video_pll:MIPI_clk|                                                                                                                 ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_LB_RTL|video_pll:MIPI_clk                                                                                                                                                                                                                                                                                                                         ; video_pll                         ; work         ;
;       |altera_pll:altera_pll_i|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_D8M_LB_RTL|video_pll:MIPI_clk|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                                 ; altera_pll                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component|altsyncram_iup1:auto_generated|ALTSYNCRAM                                                                       ; AUTO ; Simple Dual Port ; 4096         ; 10           ; 4096         ; 10           ; 40960 ; None ;
; D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d2|altsyncram:altsyncram_component|altsyncram_iup1:auto_generated|ALTSYNCRAM                                                                       ; AUTO ; Simple Dual Port ; 4096         ; 10           ; 4096         ; 10           ; 40960 ; None ;
; D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component|altsyncram_iup1:auto_generated|ALTSYNCRAM                                                                       ; AUTO ; Simple Dual Port ; 4096         ; 10           ; 4096         ; 10           ; 40960 ; None ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ob84:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 27           ; 128          ; 27           ; 3456  ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Independent 9x9                 ; 2           ;
; Two Independent 18x18           ; 23          ;
; Independent 18x18 plus 36       ; 1           ;
; Sum of two 18x18                ; 1           ;
; Total number of DSP blocks      ; 27          ;
;                                 ;             ;
; Fixed Point Signed Multiplier   ; 2           ;
; Fixed Point Unsigned Multiplier ; 26          ;
+---------------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                     ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                         ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DE1_SOC_D8M_LB_RTL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DE1_SOC_D8M_LB_RTL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DE1_SOC_D8M_LB_RTL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DE1_SOC_D8M_LB_RTL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DE1_SOC_D8M_LB_RTL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE1_SOC_D8M_LB_RTL|edge_detect:edger|conv_state                                                                      ;
+----------------------+-----------------+-----------------+-----------------+-----------------+----------------------+-----------------+
; Name                 ; conv_state.SET3 ; conv_state.SET2 ; conv_state.SET1 ; conv_state.SET0 ; conv_state.INIT_BUFF ; conv_state.INIT ;
+----------------------+-----------------+-----------------+-----------------+-----------------+----------------------+-----------------+
; conv_state.INIT      ; 0               ; 0               ; 0               ; 0               ; 0                    ; 0               ;
; conv_state.INIT_BUFF ; 0               ; 0               ; 0               ; 0               ; 1                    ; 1               ;
; conv_state.SET0      ; 0               ; 0               ; 0               ; 1               ; 0                    ; 1               ;
; conv_state.SET1      ; 0               ; 0               ; 1               ; 0               ; 0                    ; 1               ;
; conv_state.SET2      ; 0               ; 1               ; 0               ; 0               ; 0                    ; 1               ;
; conv_state.SET3      ; 1               ; 0               ; 0               ; 0               ; 0                    ; 1               ;
+----------------------+-----------------+-----------------+-----------------+-----------------+----------------------+-----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------+
; State Machine - |DE1_SOC_D8M_LB_RTL|edge_detect:edger|count_state                          ;
+-----------------------+----------------------+-----------------------+---------------------+
; Name                  ; count_state.EDGE_OFF ; count_state.ON_FINISH ; count_state.ON_CONV ;
+-----------------------+----------------------+-----------------------+---------------------+
; count_state.EDGE_OFF  ; 0                    ; 0                     ; 0                   ;
; count_state.ON_CONV   ; 1                    ; 0                     ; 1                   ;
; count_state.ON_FINISH ; 1                    ; 1                     ; 0                   ;
+-----------------------+----------------------+-----------------------+---------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------+
; State Machine - |DE1_SOC_D8M_LB_RTL|cursor:c_proc|rect_state                                         ;
+--------------------+--------------------+--------------------+--------------------+------------------+
; Name               ; rect_state.R_LOCK2 ; rect_state.R_LOCK1 ; rect_state.R_READY ; rect_state.R_OFF ;
+--------------------+--------------------+--------------------+--------------------+------------------+
; rect_state.R_OFF   ; 0                  ; 0                  ; 0                  ; 0                ;
; rect_state.R_READY ; 0                  ; 0                  ; 1                  ; 1                ;
; rect_state.R_LOCK1 ; 0                  ; 1                  ; 0                  ; 1                ;
; rect_state.R_LOCK2 ; 1                  ; 0                  ; 0                  ; 1                ;
+--------------------+--------------------+--------------------+--------------------+------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+
; Register name                                                                           ; Reason for Removal                                                                              ;
+-----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+
; cursor:c_proc|c_right[2]                                                                ; Stuck at GND due to stuck port data_in                                                          ;
; cursor:c_proc|c_right[1]                                                                ; Stuck at VCC due to stuck port data_in                                                          ;
; cursor:c_proc|c_right[0]                                                                ; Stuck at GND due to stuck port data_in                                                          ;
; cursor:c_proc|c_left[1,2]                                                               ; Stuck at VCC due to stuck port data_in                                                          ;
; cursor:c_proc|c_left[0]                                                                 ; Stuck at GND due to stuck port data_in                                                          ;
; cursor:c_proc|c_bottom[0]                                                               ; Stuck at GND due to stuck port data_in                                                          ;
; cursor:c_proc|c_bottom[1]                                                               ; Stuck at VCC due to stuck port data_in                                                          ;
; cursor:c_proc|c_bottom[2]                                                               ; Stuck at GND due to stuck port data_in                                                          ;
; cursor:c_proc|c_top[0]                                                                  ; Stuck at GND due to stuck port data_in                                                          ;
; cursor:c_proc|c_top[1,2]                                                                ; Stuck at VCC due to stuck port data_in                                                          ;
; cursor:c_proc|p2_col[12]                                                                ; Stuck at GND due to stuck port data_in                                                          ;
; cursor:c_proc|p2_row[12]                                                                ; Stuck at GND due to stuck port data_in                                                          ;
; cursor:c_proc|p1_col[12]                                                                ; Stuck at GND due to stuck port data_in                                                          ;
; cursor:c_proc|p1_row[12]                                                                ; Stuck at GND due to stuck port data_in                                                          ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|MIPI_BRIDGE_CONFIG_RELEASE       ; Stuck at VCC due to stuck port data_in                                                          ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_RESET_DELAY:DY|READY         ; Stuck at VCC due to stuck port data_in                                                          ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLV8_REG16_DATA8[23]            ; Stuck at GND due to stuck port data_in                                                          ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_RESET_DELAY:DY|READY        ; Stuck at VCC due to stuck port data_in                                                          ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_RESET_DELAY:DY|DELAY[0..31]  ; Lost fanout                                                                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_RESET_DELAY:DY|DELAY[0..31] ; Lost fanout                                                                                     ;
; cursor:c_proc|p2_col[0]                                                                 ; Stuck at GND due to stuck port data_in                                                          ;
; cursor:c_proc|p2_row[0]                                                                 ; Stuck at GND due to stuck port data_in                                                          ;
; cursor:c_proc|p1_col[0]                                                                 ; Stuck at GND due to stuck port data_in                                                          ;
; cursor:c_proc|p1_row[0]                                                                 ; Stuck at GND due to stuck port data_in                                                          ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|ST[7]                           ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|ST[6]                       ;
; cursor:c_proc|fp1_col[12]                                                               ; Merged with cursor:c_proc|fp1_col[0]                                                            ;
; cursor:c_proc|fp1_row[0,12]                                                             ; Merged with cursor:c_proc|fp1_col[0]                                                            ;
; cursor:c_proc|fp2_col[12]                                                               ; Merged with cursor:c_proc|fp2_col[0]                                                            ;
; cursor:c_proc|fp2_row[0,12]                                                             ; Merged with cursor:c_proc|fp2_col[0]                                                            ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|ST[7]       ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|ST[6]   ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt|ST[6,7]       ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt|ST[5]     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd|ST[7]          ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd|ST[6]      ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLV8_REG16_DATA8[31]            ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLV8_REG16_DATA8[25]        ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLV8_REG16_DATA8[29]            ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLV8_REG16_DATA8[27]        ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLV8_REG16_DATA8[28]            ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLV8_REG16_DATA8[24]        ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|ST[7]        ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|ST[6]    ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|ST[6,7]        ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|ST[5]      ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd|ST[7]           ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd|ST[6]       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|BYTE[4..7]  ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|BYTE[3] ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[31]       ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[31]    ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[30]       ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[30]    ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[29]       ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[29]    ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[28]       ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[28]    ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[27]       ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[27]    ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[26]       ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[26]    ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[25]       ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[25]    ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[24]       ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[24]    ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[23]       ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[23]    ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[22]       ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[22]    ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[21]       ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[21]    ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[20]       ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[20]    ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[19]       ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[19]    ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[18]       ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[18]    ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[17]       ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[17]    ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[16]       ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[16]    ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[15]       ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[15]    ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[14]       ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[14]    ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[13]       ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[13]    ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[12]       ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[12]    ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[11]       ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[11]    ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[10]       ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[10]    ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[9]        ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[9]     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[8]        ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[8]     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[7]        ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[7]     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[6]        ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[6]     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[5]        ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[5]     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[4]        ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[4]     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[3]        ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[3]     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[2]        ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[2]     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[1]        ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[1]     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[0]        ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[0]     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt|BYTE[3..7]    ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt|BYTE[2]   ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|BYTE[4..7]   ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|BYTE[3]  ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|BYTE[3..7]     ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|BYTE[2]    ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLAVE_ADDR[7]                   ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLAVE_ADDR[1]               ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|REG16_DATA16[23..31]             ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|REG16_DATA16[16]             ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|POINTER[7..15]                   ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|POINTER[0]                   ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|SLAVE_ADDR[1,5..7]               ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|SLAVE_ADDR[0]                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|WORD_DATA[7,13,14]               ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|WORD_DATA[11]                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLAVE_ADDR[6]                   ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLAVE_ADDR[2]               ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|REG16_DATA16[7,13,14]            ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|REG16_DATA16[11]             ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|REG16_DATA16[9]                  ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|REG16_DATA16[10]             ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLAVE_ADDR[5]                   ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLAVE_ADDR[3]               ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLAVE_ADDR[4]                   ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLAVE_ADDR[0]               ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|SLAVE_ADDR[3,4]                  ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|SLAVE_ADDR[2]                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLV8_REG16_DATA8[30]            ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLV8_REG16_DATA8[26]        ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|WORD_DATA[9]                     ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|WORD_DATA[10]                ;
; edge_detect:edger|init_curr_buff[1]                                                     ; Stuck at GND due to stuck port data_in                                                          ;
; cursor:c_proc|fp2_col[0]                                                                ; Stuck at GND due to stuck port data_in                                                          ;
; cursor:c_proc|fp1_col[0]                                                                ; Stuck at GND due to stuck port data_in                                                          ;
; cursor:c_proc|p1_col[1]                                                                 ; Stuck at GND due to stuck port data_in                                                          ;
; cursor:c_proc|p1_row[1]                                                                 ; Stuck at GND due to stuck port data_in                                                          ;
; cursor:c_proc|fp1_col[1]                                                                ; Stuck at GND due to stuck port data_in                                                          ;
; cursor:c_proc|fp1_row[1]                                                                ; Stuck at GND due to stuck port data_in                                                          ;
; D8M_SET:ccd|VGA_READ_COUNTER:cnt|CNT_[13..15]                                           ; Lost fanout                                                                                     ;
; cursor:c_proc|count[21]                                                                 ; Lost fanout                                                                                     ;
; D8M_SET:ccd|D8M_WRITE_COUNTER:u3|X_WR_CNT[12..15]                                       ; Lost fanout                                                                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|REG16_DATA16[11]                 ; Stuck at GND due to stuck port data_in                                                          ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|WORD_DATA[11]                    ; Stuck at GND due to stuck port data_in                                                          ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLV8_REG16_DATA8[27]            ; Stuck at VCC due to stuck port data_in                                                          ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLV8_REG16_DATA8[24]            ; Stuck at GND due to stuck port data_in                                                          ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|POINTER[15]                     ; Stuck at GND due to stuck port data_in                                                          ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|SLAVE_ADDR[0]                    ; Stuck at GND due to stuck port data_in                                                          ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLAVE_ADDR[3]                   ; Stuck at VCC due to stuck port data_in                                                          ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLAVE_ADDR[0]                   ; Stuck at GND due to stuck port data_in                                                          ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|SLAVE_ADDR[2]                    ; Stuck at VCC due to stuck port data_in                                                          ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt|BYTE[2]       ; Stuck at GND due to stuck port data_in                                                          ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|BYTE[2]        ; Stuck at GND due to stuck port data_in                                                          ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|BYTE[3]     ; Stuck at GND due to stuck port data_in                                                          ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|BYTE[3]      ; Stuck at GND due to stuck port data_in                                                          ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|ST[5]       ; Stuck at GND due to stuck port data_in                                                          ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|ST[6]       ; Stuck at GND due to stuck port clock_enable                                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt|ST[5]         ; Stuck at GND due to stuck port clock_enable                                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd|ST[5]          ; Stuck at GND due to stuck port data_in                                                          ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd|ST[6]          ; Stuck at GND due to stuck port clock_enable                                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|ST[5]        ; Stuck at GND due to stuck port data_in                                                          ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|ST[6]        ; Stuck at GND due to stuck port clock_enable                                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|ST[5]          ; Stuck at GND due to stuck port clock_enable                                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd|ST[5]           ; Stuck at GND due to stuck port data_in                                                          ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd|ST[6]           ; Stuck at GND due to stuck port clock_enable                                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|ST[6,7]                          ; Stuck at GND due to stuck port clock_enable                                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|DELY[0..7]  ; Stuck at GND due to stuck port clock                                                            ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|DELY[0..7]   ; Stuck at GND due to stuck port clock                                                            ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|ST[6]                           ; Stuck at GND due to stuck port data_in                                                          ;
; edge_detect:edger|conv_state~8                                                          ; Lost fanout                                                                                     ;
; edge_detect:edger|conv_state~9                                                          ; Lost fanout                                                                                     ;
; edge_detect:edger|conv_state~10                                                         ; Lost fanout                                                                                     ;
; cursor:c_proc|rect_state~2                                                              ; Lost fanout                                                                                     ;
; cursor:c_proc|rect_state~3                                                              ; Lost fanout                                                                                     ;
; Total Number of Removed Registers = 255                                                 ;                                                                                                 ;
+-----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                          ;
+-----------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------+
; Register name                                                                     ; Reason for Removal        ; Registers Removed due to This Register                                               ;
+-----------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------+
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_RESET_DELAY:DY|READY   ; Stuck at VCC              ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|BYTE[2],    ;
;                                                                                   ; due to stuck port data_in ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|BYTE[3],  ;
;                                                                                   ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|ST[5],    ;
;                                                                                   ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|ST[6],    ;
;                                                                                   ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|ST[5],      ;
;                                                                                   ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd|ST[5],       ;
;                                                                                   ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd|ST[6],       ;
;                                                                                   ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|DELY[1],  ;
;                                                                                   ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|DELY[0],  ;
;                                                                                   ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|DELY[2],  ;
;                                                                                   ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|DELY[3],  ;
;                                                                                   ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|DELY[4],  ;
;                                                                                   ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|DELY[5],  ;
;                                                                                   ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|DELY[6],  ;
;                                                                                   ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|DELY[7]   ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_RESET_DELAY:DY|READY  ; Stuck at VCC              ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt|BYTE[2],   ;
;                                                                                   ; due to stuck port data_in ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|BYTE[3], ;
;                                                                                   ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|ST[5],   ;
;                                                                                   ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|ST[6],   ;
;                                                                                   ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt|ST[5],     ;
;                                                                                   ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd|ST[5],      ;
;                                                                                   ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd|ST[6],      ;
;                                                                                   ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|DELY[1], ;
;                                                                                   ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|DELY[0], ;
;                                                                                   ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|DELY[2], ;
;                                                                                   ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|DELY[3], ;
;                                                                                   ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|DELY[4], ;
;                                                                                   ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|DELY[5], ;
;                                                                                   ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|DELY[6], ;
;                                                                                   ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|DELY[7]  ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|MIPI_BRIDGE_CONFIG_RELEASE ; Stuck at VCC              ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|POINTER[15],                 ;
;                                                                                   ; due to stuck port data_in ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLAVE_ADDR[3],               ;
;                                                                                   ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLAVE_ADDR[0]                ;
; D8M_SET:ccd|D8M_WRITE_COUNTER:u3|X_WR_CNT[15]                                     ; Lost Fanouts              ; D8M_SET:ccd|D8M_WRITE_COUNTER:u3|X_WR_CNT[14],                                       ;
;                                                                                   ;                           ; D8M_SET:ccd|D8M_WRITE_COUNTER:u3|X_WR_CNT[13],                                       ;
;                                                                                   ;                           ; D8M_SET:ccd|D8M_WRITE_COUNTER:u3|X_WR_CNT[12]                                        ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|REG16_DATA16[11]           ; Stuck at GND              ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|WORD_DATA[11],                ;
;                                                                                   ; due to stuck port data_in ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|ST[6],                        ;
;                                                                                   ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|ST[7]                         ;
; D8M_SET:ccd|VGA_READ_COUNTER:cnt|CNT_[15]                                         ; Lost Fanouts              ; D8M_SET:ccd|VGA_READ_COUNTER:cnt|CNT_[14],                                           ;
;                                                                                   ;                           ; D8M_SET:ccd|VGA_READ_COUNTER:cnt|CNT_[13]                                            ;
; cursor:c_proc|p2_col[0]                                                           ; Stuck at GND              ; cursor:c_proc|fp2_col[0]                                                             ;
;                                                                                   ; due to stuck port data_in ;                                                                                      ;
; cursor:c_proc|p1_col[0]                                                           ; Stuck at GND              ; cursor:c_proc|fp1_col[0]                                                             ;
;                                                                                   ; due to stuck port data_in ;                                                                                      ;
; cursor:c_proc|p1_col[1]                                                           ; Stuck at GND              ; cursor:c_proc|fp1_col[1]                                                             ;
;                                                                                   ; due to stuck port data_in ;                                                                                      ;
; cursor:c_proc|p1_row[1]                                                           ; Stuck at GND              ; cursor:c_proc|fp1_row[1]                                                             ;
;                                                                                   ; due to stuck port data_in ;                                                                                      ;
+-----------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 22384 ;
; Number of registers using Synchronous Clear  ; 587   ;
; Number of registers using Synchronous Load   ; 231   ;
; Number of registers using Asynchronous Clear ; 236   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 21621 ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|SCLO                                                                                                                                                                                                                                                ; 2       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt|SCLO                                                                                                                                                                                                                                                  ; 3       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd|SCLO                                                                                                                                                                                                                                                   ; 2       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|SDAO                                                                                                                                                                                                                                                ; 2       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt|SDAO                                                                                                                                                                                                                                                  ; 2       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd|SDAO                                                                                                                                                                                                                                                   ; 3       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|SCLO                                                                                                                                                                                                                                                 ; 2       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|SCLO                                                                                                                                                                                                                                                   ; 3       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd|SCLO                                                                                                                                                                                                                                                    ; 2       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|SDAO                                                                                                                                                                                                                                                 ; 2       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|SDAO                                                                                                                                                                                                                                                   ; 2       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd|SDAO                                                                                                                                                                                                                                                    ; 3       ;
; cursor:c_proc|c_right[8]                                                                                                                                                                                                                                                                                                        ; 13      ;
; cursor:c_proc|c_left[8]                                                                                                                                                                                                                                                                                                         ; 12      ;
; cursor:c_proc|c_left[4]                                                                                                                                                                                                                                                                                                         ; 3       ;
; cursor:c_proc|c_left[5]                                                                                                                                                                                                                                                                                                         ; 3       ;
; cursor:c_proc|c_right[6]                                                                                                                                                                                                                                                                                                        ; 3       ;
; cursor:c_proc|c_left[3]                                                                                                                                                                                                                                                                                                         ; 3       ;
; cursor:c_proc|c_top[6]                                                                                                                                                                                                                                                                                                          ; 6       ;
; cursor:c_proc|c_bottom[6]                                                                                                                                                                                                                                                                                                       ; 6       ;
; cursor:c_proc|c_top[5]                                                                                                                                                                                                                                                                                                          ; 6       ;
; cursor:c_proc|c_bottom[5]                                                                                                                                                                                                                                                                                                       ; 6       ;
; cursor:c_proc|c_bottom[4]                                                                                                                                                                                                                                                                                                       ; 3       ;
; cursor:c_proc|c_top[3]                                                                                                                                                                                                                                                                                                          ; 3       ;
; cursor:c_proc|c_top[7]                                                                                                                                                                                                                                                                                                          ; 6       ;
; cursor:c_proc|c_bottom[7]                                                                                                                                                                                                                                                                                                       ; 6       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|END_OK                                                                                                                                                                                                                                              ; 9       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd|END_OK                                                                                                                                                                                                                                                 ; 8       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt|END_OK                                                                                                                                                                                                                                                ; 5       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|W_WORD_GO                                                                                                                                                                                                                                                               ; 7       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|W_POINTER_GO                                                                                                                                                                                                                                                            ; 5       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|R_GO                                                                                                                                                                                                                                                                    ; 6       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|END_OK                                                                                                                                                                                                                                               ; 7       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|END_OK                                                                                                                                                                                                                                                 ; 4       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd|END_OK                                                                                                                                                                                                                                                  ; 7       ;
; edge_detect:edger|img_row:M10K_3|wr_ptr[0]                                                                                                                                                                                                                                                                                      ; 19      ;
; edge_detect:edger|img_row:M10K_1|wr_ptr[0]                                                                                                                                                                                                                                                                                      ; 19      ;
; edge_detect:edger|img_row:M10K_0|wr_ptr[0]                                                                                                                                                                                                                                                                                      ; 19      ;
; edge_detect:edger|img_row:M10K_2|wr_ptr[0]                                                                                                                                                                                                                                                                                      ; 19      ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 49                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------+
; 642:1              ; 8 bits    ; 3424 LEs      ; 3424 LEs             ; 0 LEs                  ; Yes        ; |DE1_SOC_D8M_LB_RTL|edge_detect:edger|reg_buff3_pixelA[0]                                               ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SOC_D8M_LB_RTL|edge_detect:edger|img_row:M10K_3|rd_ptr[7]                                          ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SOC_D8M_LB_RTL|edge_detect:edger|img_row:M10K_2|rd_ptr[0]                                          ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SOC_D8M_LB_RTL|edge_detect:edger|img_row:M10K_1|rd_ptr[9]                                          ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SOC_D8M_LB_RTL|edge_detect:edger|img_row:M10K_0|rd_ptr[7]                                          ;
; 5:1                ; 9 bits    ; 27 LEs        ; 0 LEs                ; 27 LEs                 ; Yes        ; |DE1_SOC_D8M_LB_RTL|edge_detect:edger|curr_row_to_disp[2]                                               ;
; 5:1                ; 10 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE1_SOC_D8M_LB_RTL|edge_detect:edger|curr_buff_wr_count[4]                                             ;
; 642:1              ; 8 bits    ; 3424 LEs      ; 3424 LEs             ; 0 LEs                  ; Yes        ; |DE1_SOC_D8M_LB_RTL|edge_detect:edger|reg_buff3_pixelB[1]                                               ;
; 5:1                ; 40 bits   ; 120 LEs       ; 120 LEs              ; 0 LEs                  ; No         ; |DE1_SOC_D8M_LB_RTL|edge_detect:edger|Selector64                                                        ;
; 9:1                ; 24 bits   ; 144 LEs       ; 144 LEs              ; 0 LEs                  ; No         ; |DE1_SOC_D8M_LB_RTL|edge_detect:edger|Selector11                                                        ;
; 642:1              ; 8 bits    ; 3424 LEs      ; 3424 LEs             ; 0 LEs                  ; Yes        ; |DE1_SOC_D8M_LB_RTL|edge_detect:edger|reg_buff0_pixelA[0]                                               ;
; 642:1              ; 8 bits    ; 3424 LEs      ; 3424 LEs             ; 0 LEs                  ; Yes        ; |DE1_SOC_D8M_LB_RTL|edge_detect:edger|reg_buff1_pixelA[0]                                               ;
; 642:1              ; 8 bits    ; 3424 LEs      ; 3424 LEs             ; 0 LEs                  ; Yes        ; |DE1_SOC_D8M_LB_RTL|edge_detect:edger|reg_buff2_pixelA[0]                                               ;
; 642:1              ; 8 bits    ; 3424 LEs      ; 3424 LEs             ; 0 LEs                  ; Yes        ; |DE1_SOC_D8M_LB_RTL|edge_detect:edger|reg_buff0_pixelC[0]                                               ;
; 642:1              ; 8 bits    ; 3424 LEs      ; 3424 LEs             ; 0 LEs                  ; Yes        ; |DE1_SOC_D8M_LB_RTL|edge_detect:edger|reg_buff1_pixelC[0]                                               ;
; 642:1              ; 8 bits    ; 3424 LEs      ; 3424 LEs             ; 0 LEs                  ; Yes        ; |DE1_SOC_D8M_LB_RTL|edge_detect:edger|reg_buff2_pixelC[0]                                               ;
; 642:1              ; 8 bits    ; 3424 LEs      ; 3424 LEs             ; 0 LEs                  ; Yes        ; |DE1_SOC_D8M_LB_RTL|edge_detect:edger|reg_buff3_pixelC[0]                                               ;
; 642:1              ; 8 bits    ; 3424 LEs      ; 3424 LEs             ; 0 LEs                  ; Yes        ; |DE1_SOC_D8M_LB_RTL|edge_detect:edger|reg_buff0_pixelB[0]                                               ;
; 642:1              ; 8 bits    ; 3424 LEs      ; 3424 LEs             ; 0 LEs                  ; Yes        ; |DE1_SOC_D8M_LB_RTL|edge_detect:edger|reg_buff1_pixelB[0]                                               ;
; 642:1              ; 8 bits    ; 3424 LEs      ; 3424 LEs             ; 0 LEs                  ; Yes        ; |DE1_SOC_D8M_LB_RTL|edge_detect:edger|reg_buff2_pixelB[0]                                               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |DE1_SOC_D8M_LB_RTL|D8M_SET:ccd|VGA_READ_COUNTER:cnt|CNT_[10]                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |DE1_SOC_D8M_LB_RTL|D8M_SET:ccd|D8M_WRITE_COUNTER:u3|X_Cont[15]                                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |DE1_SOC_D8M_LB_RTL|D8M_SET:ccd|D8M_WRITE_COUNTER:u3|X_WR_CNT[12]                                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |DE1_SOC_D8M_LB_RTL|D8M_SET:ccd|D8M_WRITE_COUNTER:u3|Y_Cont[15]                                         ;
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |DE1_SOC_D8M_LB_RTL|reg_fil_proc_R[0]                                                                   ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |DE1_SOC_D8M_LB_RTL|D8M_SET:ccd|RAW2RGB_L:u4|RAW_RGB_BIN:bin|R[3]                                       ;
; 4:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |DE1_SOC_D8M_LB_RTL|edge_detect:edger|img_row:M10K_3|wr_ptr[5]                                          ;
; 4:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |DE1_SOC_D8M_LB_RTL|edge_detect:edger|img_row:M10K_2|wr_ptr[6]                                          ;
; 4:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |DE1_SOC_D8M_LB_RTL|edge_detect:edger|img_row:M10K_1|wr_ptr[4]                                          ;
; 4:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |DE1_SOC_D8M_LB_RTL|edge_detect:edger|img_row:M10K_0|wr_ptr[6]                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SOC_D8M_LB_RTL|cursor:c_proc|c_bottom[3]                                                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE1_SOC_D8M_LB_RTL|cursor:c_proc|c_right[4]                                                            ;
; 6:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |DE1_SOC_D8M_LB_RTL|cursor:c_proc|c_right[9]                                                            ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |DE1_SOC_D8M_LB_RTL|cursor:c_proc|c_bottom[10]                                                          ;
; 7:1                ; 24 bits   ; 96 LEs        ; 72 LEs               ; 24 LEs                 ; Yes        ; |DE1_SOC_D8M_LB_RTL|cursor:c_proc|curs_ol__input_R[2]                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SOC_D8M_LB_RTL|cursor:c_proc|c_bottom[4]                                                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE1_SOC_D8M_LB_RTL|cursor:c_proc|c_left[4]                                                             ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |DE1_SOC_D8M_LB_RTL|cursor:c_proc|c_left[8]                                                             ;
; 7:1                ; 6 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; Yes        ; |DE1_SOC_D8M_LB_RTL|cursor:c_proc|c_bottom[6]                                                           ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |DE1_SOC_D8M_LB_RTL|D8M_SET:ccd|RAW2RGB_L:u4|RAW_RGB_BIN:bin|Add0                                       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |DE1_SOC_D8M_LB_RTL|D8M_SET:ccd|RAW2RGB_L:u4|RAW_RGB_BIN:bin|Add0                                       ;
; 4:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |DE1_SOC_D8M_LB_RTL|D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|taps1x[7]                                 ;
; 49:1               ; 4 bits    ; 128 LEs       ; 124 LEs              ; 4 LEs                  ; No         ; |DE1_SOC_D8M_LB_RTL|RGB_Process:p1|intensityTotalNew                                                    ;
; 50:1               ; 8 bits    ; 264 LEs       ; 256 LEs              ; 8 LEs                  ; No         ; |DE1_SOC_D8M_LB_RTL|RGB_Process:p1|o_VGA_R                                                              ;
; 128:1              ; 8 bits    ; 680 LEs       ; 0 LEs                ; 680 LEs                ; Yes        ; |DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CNT[2]                      ;
; 65:1               ; 8 bits    ; 344 LEs       ; 0 LEs                ; 344 LEs                ; Yes        ; |DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt|DELY[5]   ;
; 128:1              ; 8 bits    ; 680 LEs       ; 0 LEs                ; 680 LEs                ; Yes        ; |DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd|CNT[4]     ;
; 65:1               ; 8 bits    ; 344 LEs       ; 0 LEs                ; 344 LEs                ; Yes        ; |DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|DELY[7]    ;
; 128:1              ; 8 bits    ; 680 LEs       ; 0 LEs                ; 680 LEs                ; Yes        ; |DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd|CNT[2]      ;
; 65:1               ; 8 bits    ; 344 LEs       ; 0 LEs                ; 344 LEs                ; Yes        ; |DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt|CNT[2]    ;
; 65:1               ; 8 bits    ; 344 LEs       ; 0 LEs                ; 344 LEs                ; Yes        ; |DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|CNT[5]     ;
; 129:1              ; 8 bits    ; 688 LEs       ; 0 LEs                ; 688 LEs                ; Yes        ; |DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|DELY[5] ;
; 64:1               ; 7 bits    ; 294 LEs       ; 7 LEs                ; 287 LEs                ; Yes        ; |DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd|A[3]       ;
; 129:1              ; 8 bits    ; 688 LEs       ; 0 LEs                ; 688 LEs                ; Yes        ; |DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd|DELY[7]    ;
; 129:1              ; 8 bits    ; 688 LEs       ; 0 LEs                ; 688 LEs                ; Yes        ; |DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|DELY[5]  ;
; 64:1               ; 7 bits    ; 294 LEs       ; 7 LEs                ; 287 LEs                ; Yes        ; |DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd|A[5]        ;
; 129:1              ; 8 bits    ; 688 LEs       ; 0 LEs                ; 688 LEs                ; Yes        ; |DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd|DELY[6]     ;
; 129:1              ; 8 bits    ; 688 LEs       ; 0 LEs                ; 688 LEs                ; Yes        ; |DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|CNT[1]  ;
; 129:1              ; 8 bits    ; 688 LEs       ; 0 LEs                ; 688 LEs                ; Yes        ; |DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|CNT[7]   ;
; 129:1              ; 8 bits    ; 688 LEs       ; 0 LEs                ; 688 LEs                ; Yes        ; |DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd|BYTE[5]    ;
; 129:1              ; 8 bits    ; 688 LEs       ; 0 LEs                ; 688 LEs                ; Yes        ; |DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd|BYTE[7]     ;
; 256:1              ; 18 bits   ; 3060 LEs      ; 144 LEs              ; 2916 LEs               ; Yes        ; |DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|REG16_DATA16[16]             ;
; 129:1              ; 8 bits    ; 688 LEs       ; 0 LEs                ; 688 LEs                ; Yes        ; |DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd|DATA16[4]  ;
; 130:1              ; 16 bits   ; 1376 LEs      ; 0 LEs                ; 1376 LEs               ; Yes        ; |DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|WCNT[6]                     ;
; 130:1              ; 3 bits    ; 258 LEs       ; 3 LEs                ; 255 LEs                ; Yes        ; |DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLAVE_ADDR[3]               ;
; 130:1              ; 17 bits   ; 1462 LEs      ; 17 LEs               ; 1445 LEs               ; Yes        ; |DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|POINTER[1]                  ;
; 67:1               ; 3 bits    ; 132 LEs       ; 6 LEs                ; 126 LEs                ; Yes        ; |DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt|BYTE[2]   ;
; 67:1               ; 3 bits    ; 132 LEs       ; 6 LEs                ; 126 LEs                ; Yes        ; |DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|BYTE[2]    ;
; 257:1              ; 8 bits    ; 1368 LEs      ; 0 LEs                ; 1368 LEs               ; Yes        ; |DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CNT[7]                       ;
; 131:1              ; 6 bits    ; 522 LEs       ; 294 LEs              ; 228 LEs                ; Yes        ; |DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|ST[1]   ;
; 68:1               ; 3 bits    ; 135 LEs       ; 45 LEs               ; 90 LEs                 ; Yes        ; |DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt|ST[5]     ;
; 131:1              ; 6 bits    ; 522 LEs       ; 294 LEs              ; 228 LEs                ; Yes        ; |DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|ST[6]    ;
; 68:1               ; 3 bits    ; 135 LEs       ; 45 LEs               ; 90 LEs                 ; Yes        ; |DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|ST[1]      ;
; 258:1              ; 8 bits    ; 1376 LEs      ; 0 LEs                ; 1376 LEs               ; Yes        ; |DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|WCNT[0]                      ;
; 258:1              ; 2 bits    ; 344 LEs       ; 2 LEs                ; 342 LEs                ; Yes        ; |DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|SLAVE_ADDR[0]                ;
; 258:1              ; 7 bits    ; 1204 LEs      ; 7 LEs                ; 1197 LEs               ; Yes        ; |DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|POINTER[6]                   ;
; 21:1               ; 2 bits    ; 28 LEs        ; 4 LEs                ; 24 LEs                 ; Yes        ; |DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|A[8]       ;
; 132:1              ; 3 bits    ; 264 LEs       ; 57 LEs               ; 207 LEs                ; Yes        ; |DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd|ST[0]      ;
; 132:1              ; 3 bits    ; 264 LEs       ; 57 LEs               ; 207 LEs                ; Yes        ; |DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd|ST[0]       ;
; 133:1              ; 4 bits    ; 352 LEs       ; 16 LEs               ; 336 LEs                ; Yes        ; |DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|BYTE[0] ;
; 133:1              ; 4 bits    ; 352 LEs       ; 16 LEs               ; 336 LEs                ; Yes        ; |DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|BYTE[2]  ;
; 23:1               ; 8 bits    ; 120 LEs       ; 16 LEs               ; 104 LEs                ; Yes        ; |DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt|A[1]      ;
; 134:1              ; 32 bits   ; 2848 LEs      ; 0 LEs                ; 2848 LEs               ; Yes        ; |DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|DELY[30]                    ;
; 23:1               ; 6 bits    ; 90 LEs        ; 12 LEs               ; 78 LEs                 ; Yes        ; |DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|A[2]       ;
; 70:1               ; 8 bits    ; 368 LEs       ; 24 LEs               ; 344 LEs                ; Yes        ; |DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|A[5]    ;
; 70:1               ; 3 bits    ; 138 LEs       ; 12 LEs               ; 126 LEs                ; Yes        ; |DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|A[6]     ;
; 70:1               ; 3 bits    ; 138 LEs       ; 12 LEs               ; 126 LEs                ; Yes        ; |DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|A[3]     ;
; 263:1              ; 32 bits   ; 5600 LEs      ; 0 LEs                ; 5600 LEs               ; Yes        ; |DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|DELY[13]                     ;
; 261:1              ; 2 bits    ; 348 LEs       ; 28 LEs               ; 320 LEs                ; Yes        ; |DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|ST[7]                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Source assignments for MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv ;
+------------------------------+-------+------+----------------------------------+
; Assignment                   ; Value ; From ; To                               ;
+------------------------------+-------+------+----------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; const_zero_sig                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; const_zero_sig                   ;
+------------------------------+-------+------+----------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv ;
+------------------------------+-------+------+---------------------------------+
; Assignment                   ; Value ; From ; To                              ;
+------------------------------+-------+------+---------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; const_zero_sig                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; const_zero_sig                  ;
+------------------------------+-------+------+---------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component|altsyncram_iup1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d2|altsyncram:altsyncram_component|altsyncram_iup1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component|altsyncram_iup1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv ;
+----------------+------------------+------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                             ;
+----------------+------------------+------------------------------------------------------------------+
; WORD_NUM_MAX   ; 294              ; Signed Integer                                                   ;
; MIPI_I2C_ADDR  ; 01101100         ; Unsigned Binary                                                  ;
; P_ID1          ; 0011000000001011 ; Unsigned Binary                                                  ;
; P_ID2          ; 0011000000001100 ; Unsigned Binary                                                  ;
; TIME_LONG      ; 100              ; Signed Integer                                                   ;
; DELAY_TYPE     ; 10101010         ; Unsigned Binary                                                  ;
+----------------+------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv ;
+----------------------+------------------+-----------------------------------------------------------+
; Parameter Name       ; Value            ; Type                                                      ;
+----------------------+------------------+-----------------------------------------------------------+
; WORD_NUM_MAX         ; 13               ; Signed Integer                                            ;
; MIPI_BRIDGE_I2C_ADDR ; 00011100         ; Unsigned Binary                                           ;
; P_ID                 ; 0000000000000000 ; Unsigned Binary                                           ;
; TIME_LONG            ; 100              ; Signed Integer                                            ;
; FIFO_LEVEL           ; 0000000000001000 ; Unsigned Binary                                           ;
; DATA_FORMAT          ; 0000000000010000 ; Unsigned Binary                                           ;
; PLL_PRD              ; 1                ; Signed Integer                                            ;
; PLL_FBD              ; 39               ; Signed Integer                                            ;
; PLL_FRS              ; 1                ; Signed Integer                                            ;
; MCLK_HL              ; 1                ; Signed Integer                                            ;
; PPICLKDIV            ; 2                ; Signed Integer                                            ;
; MCLKREFDIV           ; 2                ; Signed Integer                                            ;
; SCLKDIV              ; 0                ; Signed Integer                                            ;
; WORDCOUNT            ; 800              ; Signed Integer                                            ;
+----------------------+------------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_pll:MIPI_clk|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-------------------------+
; Parameter Name                       ; Value                  ; Type                    ;
+--------------------------------------+------------------------+-------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                  ;
; fractional_vco_multiplier            ; false                  ; String                  ;
; pll_type                             ; General                ; String                  ;
; pll_subtype                          ; General                ; String                  ;
; number_of_clocks                     ; 2                      ; Signed Integer          ;
; operation_mode                       ; direct                 ; String                  ;
; deserialization_factor               ; 4                      ; Signed Integer          ;
; data_rate                            ; 0                      ; Signed Integer          ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer          ;
; output_clock_frequency0              ; 20.000000 MHz          ; String                  ;
; phase_shift0                         ; 0 ps                   ; String                  ;
; duty_cycle0                          ; 50                     ; Signed Integer          ;
; output_clock_frequency1              ; 25.000000 MHz          ; String                  ;
; phase_shift1                         ; 0 ps                   ; String                  ;
; duty_cycle1                          ; 50                     ; Signed Integer          ;
; output_clock_frequency2              ; 0 MHz                  ; String                  ;
; phase_shift2                         ; 0 ps                   ; String                  ;
; duty_cycle2                          ; 50                     ; Signed Integer          ;
; output_clock_frequency3              ; 0 MHz                  ; String                  ;
; phase_shift3                         ; 0 ps                   ; String                  ;
; duty_cycle3                          ; 50                     ; Signed Integer          ;
; output_clock_frequency4              ; 0 MHz                  ; String                  ;
; phase_shift4                         ; 0 ps                   ; String                  ;
; duty_cycle4                          ; 50                     ; Signed Integer          ;
; output_clock_frequency5              ; 0 MHz                  ; String                  ;
; phase_shift5                         ; 0 ps                   ; String                  ;
; duty_cycle5                          ; 50                     ; Signed Integer          ;
; output_clock_frequency6              ; 0 MHz                  ; String                  ;
; phase_shift6                         ; 0 ps                   ; String                  ;
; duty_cycle6                          ; 50                     ; Signed Integer          ;
; output_clock_frequency7              ; 0 MHz                  ; String                  ;
; phase_shift7                         ; 0 ps                   ; String                  ;
; duty_cycle7                          ; 50                     ; Signed Integer          ;
; output_clock_frequency8              ; 0 MHz                  ; String                  ;
; phase_shift8                         ; 0 ps                   ; String                  ;
; duty_cycle8                          ; 50                     ; Signed Integer          ;
; output_clock_frequency9              ; 0 MHz                  ; String                  ;
; phase_shift9                         ; 0 ps                   ; String                  ;
; duty_cycle9                          ; 50                     ; Signed Integer          ;
; output_clock_frequency10             ; 0 MHz                  ; String                  ;
; phase_shift10                        ; 0 ps                   ; String                  ;
; duty_cycle10                         ; 50                     ; Signed Integer          ;
; output_clock_frequency11             ; 0 MHz                  ; String                  ;
; phase_shift11                        ; 0 ps                   ; String                  ;
; duty_cycle11                         ; 50                     ; Signed Integer          ;
; output_clock_frequency12             ; 0 MHz                  ; String                  ;
; phase_shift12                        ; 0 ps                   ; String                  ;
; duty_cycle12                         ; 50                     ; Signed Integer          ;
; output_clock_frequency13             ; 0 MHz                  ; String                  ;
; phase_shift13                        ; 0 ps                   ; String                  ;
; duty_cycle13                         ; 50                     ; Signed Integer          ;
; output_clock_frequency14             ; 0 MHz                  ; String                  ;
; phase_shift14                        ; 0 ps                   ; String                  ;
; duty_cycle14                         ; 50                     ; Signed Integer          ;
; output_clock_frequency15             ; 0 MHz                  ; String                  ;
; phase_shift15                        ; 0 ps                   ; String                  ;
; duty_cycle15                         ; 50                     ; Signed Integer          ;
; output_clock_frequency16             ; 0 MHz                  ; String                  ;
; phase_shift16                        ; 0 ps                   ; String                  ;
; duty_cycle16                         ; 50                     ; Signed Integer          ;
; output_clock_frequency17             ; 0 MHz                  ; String                  ;
; phase_shift17                        ; 0 ps                   ; String                  ;
; duty_cycle17                         ; 50                     ; Signed Integer          ;
; clock_name_0                         ;                        ; String                  ;
; clock_name_1                         ;                        ; String                  ;
; clock_name_2                         ;                        ; String                  ;
; clock_name_3                         ;                        ; String                  ;
; clock_name_4                         ;                        ; String                  ;
; clock_name_5                         ;                        ; String                  ;
; clock_name_6                         ;                        ; String                  ;
; clock_name_7                         ;                        ; String                  ;
; clock_name_8                         ;                        ; String                  ;
; clock_name_global_0                  ; false                  ; String                  ;
; clock_name_global_1                  ; false                  ; String                  ;
; clock_name_global_2                  ; false                  ; String                  ;
; clock_name_global_3                  ; false                  ; String                  ;
; clock_name_global_4                  ; false                  ; String                  ;
; clock_name_global_5                  ; false                  ; String                  ;
; clock_name_global_6                  ; false                  ; String                  ;
; clock_name_global_7                  ; false                  ; String                  ;
; clock_name_global_8                  ; false                  ; String                  ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer          ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer          ;
; m_cnt_bypass_en                      ; false                  ; String                  ;
; m_cnt_odd_div_duty_en                ; false                  ; String                  ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer          ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer          ;
; n_cnt_bypass_en                      ; false                  ; String                  ;
; n_cnt_odd_div_duty_en                ; false                  ; String                  ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer          ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer          ;
; c_cnt_bypass_en0                     ; false                  ; String                  ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                  ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                  ;
; c_cnt_prst0                          ; 1                      ; Signed Integer          ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer          ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer          ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer          ;
; c_cnt_bypass_en1                     ; false                  ; String                  ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                  ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                  ;
; c_cnt_prst1                          ; 1                      ; Signed Integer          ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer          ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer          ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer          ;
; c_cnt_bypass_en2                     ; false                  ; String                  ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                  ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                  ;
; c_cnt_prst2                          ; 1                      ; Signed Integer          ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer          ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer          ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer          ;
; c_cnt_bypass_en3                     ; false                  ; String                  ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                  ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                  ;
; c_cnt_prst3                          ; 1                      ; Signed Integer          ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer          ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer          ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer          ;
; c_cnt_bypass_en4                     ; false                  ; String                  ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                  ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                  ;
; c_cnt_prst4                          ; 1                      ; Signed Integer          ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer          ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer          ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer          ;
; c_cnt_bypass_en5                     ; false                  ; String                  ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                  ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                  ;
; c_cnt_prst5                          ; 1                      ; Signed Integer          ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer          ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer          ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer          ;
; c_cnt_bypass_en6                     ; false                  ; String                  ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                  ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                  ;
; c_cnt_prst6                          ; 1                      ; Signed Integer          ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer          ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer          ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer          ;
; c_cnt_bypass_en7                     ; false                  ; String                  ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                  ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                  ;
; c_cnt_prst7                          ; 1                      ; Signed Integer          ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer          ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer          ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer          ;
; c_cnt_bypass_en8                     ; false                  ; String                  ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                  ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                  ;
; c_cnt_prst8                          ; 1                      ; Signed Integer          ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer          ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer          ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer          ;
; c_cnt_bypass_en9                     ; false                  ; String                  ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                  ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                  ;
; c_cnt_prst9                          ; 1                      ; Signed Integer          ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer          ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer          ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer          ;
; c_cnt_bypass_en10                    ; false                  ; String                  ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                  ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                  ;
; c_cnt_prst10                         ; 1                      ; Signed Integer          ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer          ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer          ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer          ;
; c_cnt_bypass_en11                    ; false                  ; String                  ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                  ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                  ;
; c_cnt_prst11                         ; 1                      ; Signed Integer          ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer          ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer          ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer          ;
; c_cnt_bypass_en12                    ; false                  ; String                  ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                  ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                  ;
; c_cnt_prst12                         ; 1                      ; Signed Integer          ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer          ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer          ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer          ;
; c_cnt_bypass_en13                    ; false                  ; String                  ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                  ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                  ;
; c_cnt_prst13                         ; 1                      ; Signed Integer          ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer          ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer          ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer          ;
; c_cnt_bypass_en14                    ; false                  ; String                  ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                  ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                  ;
; c_cnt_prst14                         ; 1                      ; Signed Integer          ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer          ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer          ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer          ;
; c_cnt_bypass_en15                    ; false                  ; String                  ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                  ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                  ;
; c_cnt_prst15                         ; 1                      ; Signed Integer          ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer          ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer          ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer          ;
; c_cnt_bypass_en16                    ; false                  ; String                  ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                  ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                  ;
; c_cnt_prst16                         ; 1                      ; Signed Integer          ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer          ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer          ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer          ;
; c_cnt_bypass_en17                    ; false                  ; String                  ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                  ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                  ;
; c_cnt_prst17                         ; 1                      ; Signed Integer          ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer          ;
; pll_vco_div                          ; 1                      ; Signed Integer          ;
; pll_slf_rst                          ; false                  ; String                  ;
; pll_bw_sel                           ; low                    ; String                  ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                  ;
; pll_cp_current                       ; 0                      ; Signed Integer          ;
; pll_bwctrl                           ; 0                      ; Signed Integer          ;
; pll_fractional_division              ; 1                      ; Signed Integer          ;
; pll_fractional_cout                  ; 24                     ; Signed Integer          ;
; pll_dsm_out_sel                      ; 1st_order              ; String                  ;
; mimic_fbclk_type                     ; gclk                   ; String                  ;
; pll_fbclk_mux_1                      ; glb                    ; String                  ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                  ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                  ;
; pll_vcoph_div                        ; 1                      ; Signed Integer          ;
; refclk1_frequency                    ; 0 MHz                  ; String                  ;
; pll_clkin_0_src                      ; clk_0                  ; String                  ;
; pll_clkin_1_src                      ; clk_0                  ; String                  ;
; pll_clk_loss_sw_en                   ; false                  ; String                  ;
; pll_auto_clk_sw_en                   ; false                  ; String                  ;
; pll_manu_clk_sw_en                   ; false                  ; String                  ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer          ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                  ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                  ;
+--------------------------------------+------------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: D8M_SET:ccd|D8M_WRITE_COUNTER:u3 ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; D8M_LINE_CNT   ; 792   ; Signed Integer                                       ;
; FREE_RUN       ; 44    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: D8M_SET:ccd|RAW2RGB_L:u4 ;
+------------------+-------+--------------------------------------------+
; Parameter Name   ; Value ; Type                                       ;
+------------------+-------+--------------------------------------------+
; D8M_VAL_LINE_MAX ; 620   ; Signed Integer                             ;
; D8M_VAL_LINE_MIN ; 2     ; Signed Integer                             ;
+------------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                   ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                ;
; WIDTH_A                            ; 10                   ; Signed Integer                                                         ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                                         ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WIDTH_B                            ; 10                   ; Signed Integer                                                         ;
; WIDTHAD_B                          ; 12                   ; Signed Integer                                                         ;
; NUMWORDS_B                         ; 4096                 ; Signed Integer                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                ;
; CBXI_PARAMETER                     ; altsyncram_iup1      ; Untyped                                                                ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                   ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                ;
; WIDTH_A                            ; 10                   ; Signed Integer                                                         ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                                         ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WIDTH_B                            ; 10                   ; Signed Integer                                                         ;
; WIDTHAD_B                          ; 12                   ; Signed Integer                                                         ;
; NUMWORDS_B                         ; 4096                 ; Signed Integer                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                ;
; CBXI_PARAMETER                     ; altsyncram_iup1      ; Untyped                                                                ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                   ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                ;
; WIDTH_A                            ; 10                   ; Signed Integer                                                         ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                                         ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WIDTH_B                            ; 10                   ; Signed Integer                                                         ;
; WIDTHAD_B                          ; 12                   ; Signed Integer                                                         ;
; NUMWORDS_B                         ; 4096                 ; Signed Integer                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                ;
; CBXI_PARAMETER                     ; altsyncram_iup1      ; Untyped                                                                ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: edge_detect:edger ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; MAX_DISP_ROWS  ; 480   ; Signed Integer                        ;
; MAX_DISP_COLS  ; 640   ; Signed Integer                        ;
; INIT_ROWS      ; 2     ; Signed Integer                        ;
; INIT           ; 000   ; Unsigned Binary                       ;
; INIT_BUFF      ; 001   ; Unsigned Binary                       ;
; SET0           ; 010   ; Unsigned Binary                       ;
; SET1           ; 011   ; Unsigned Binary                       ;
; SET2           ; 100   ; Unsigned Binary                       ;
; SET3           ; 101   ; Unsigned Binary                       ;
; EDGE_OFF       ; 00    ; Unsigned Binary                       ;
; ON_CONV        ; 01    ; Unsigned Binary                       ;
; ON_FINISH      ; 10    ; Unsigned Binary                       ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cursor:c_proc ;
+----------------+----------+--------------------------------+
; Parameter Name ; Value    ; Type                           ;
+----------------+----------+--------------------------------+
; H_LIMIT        ; 640      ; Signed Integer                 ;
; V_LIMIT        ; 480      ; Signed Integer                 ;
; VELOCITY       ; 8        ; Signed Integer                 ;
; R              ; 4        ; Signed Integer                 ;
; LENGTH         ; 5        ; Signed Integer                 ;
; R_LILAC        ; 11001000 ; Unsigned Binary                ;
; G_LILAC        ; 10100010 ; Unsigned Binary                ;
; B_LILAC        ; 11001000 ; Unsigned Binary                ;
; R_OLIVE        ; 00000000 ; Unsigned Binary                ;
; G_OLIVE        ; 11111111 ; Unsigned Binary                ;
; B_OLIVE        ; 00000000 ; Unsigned Binary                ;
; R_OFF          ; 00       ; Unsigned Binary                ;
; R_READY        ; 01       ; Unsigned Binary                ;
; R_LOCK1        ; 10       ; Unsigned Binary                ;
; R_LOCK2        ; 11       ; Unsigned Binary                ;
; BORDER_WIDTH   ; 1        ; Signed Integer                 ;
+----------------+----------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                           ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                  ; Type           ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                          ; String         ;
; sld_node_info                                   ; 805334528                                                                                              ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                        ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                      ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                      ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                      ; Signed Integer ;
; sld_data_bits                                   ; 27                                                                                                     ; Untyped        ;
; sld_trigger_bits                                ; 27                                                                                                     ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                     ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                  ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                  ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                      ; Untyped        ;
; sld_sample_depth                                ; 128                                                                                                    ; Untyped        ;
; sld_segment_size                                ; 128                                                                                                    ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                   ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                     ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                      ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                      ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                      ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                      ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                      ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                      ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                      ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                      ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                      ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                               ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                      ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                      ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                      ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                      ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                      ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                   ; String         ;
; sld_inversion_mask_length                       ; 102                                                                                                    ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                      ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                              ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                      ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                      ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                    ; Untyped        ;
; sld_storage_qualifier_bits                      ; 27                                                                                                     ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                      ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                    ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                      ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                      ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                  ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                      ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                      ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                      ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RGB_Process:p1|lpm_divide:Div0 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 19             ; Untyped                               ;
; LPM_WIDTHD             ; 13             ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_7dm ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RGB_Process:p1|lpm_divide:Div2 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 17             ; Untyped                               ;
; LPM_WIDTHD             ; 13             ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_5dm ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RGB_Process:p1|lpm_divide:Div1 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 17             ; Untyped                               ;
; LPM_WIDTHD             ; 10             ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_2dm ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                  ;
+-------------------------------------------+---------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                 ;
+-------------------------------------------+---------------------------------------------------------------------------------------+
; Number of entity instances                ; 3                                                                                     ;
; Entity Instance                           ; D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                             ;
;     -- WIDTH_A                            ; 10                                                                                    ;
;     -- NUMWORDS_A                         ; 4096                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                          ;
;     -- WIDTH_B                            ; 10                                                                                    ;
;     -- NUMWORDS_B                         ; 4096                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                             ;
; Entity Instance                           ; D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d2|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                             ;
;     -- WIDTH_A                            ; 10                                                                                    ;
;     -- NUMWORDS_A                         ; 4096                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                          ;
;     -- WIDTH_B                            ; 10                                                                                    ;
;     -- NUMWORDS_B                         ; 4096                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                             ;
; Entity Instance                           ; D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                             ;
;     -- WIDTH_A                            ; 10                                                                                    ;
;     -- NUMWORDS_A                         ; 4096                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                          ;
;     -- WIDTH_B                            ; 10                                                                                    ;
;     -- NUMWORDS_B                         ; 4096                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                             ;
+-------------------------------------------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "D8M_SET:ccd|RAW2RGB_L:u4|RAW_RGB_BIN:bin"                                                                                                       ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                      ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; R[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; G[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; B[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; DATA_EN ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d3"                                                                                                                                 ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wraddress ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (12 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; rdaddress ; Input ; Warning  ; Input port expression (13 bits) is wider than the input port (12 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d2"                                                                                                                                 ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wraddress ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (12 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; rdaddress ; Input ; Warning  ; Input port expression (13 bits) is wider than the input port (12 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d1"                                                                                                                                 ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wraddress ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (12 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; rdaddress ; Input ; Warning  ; Input port expression (13 bits) is wider than the input port (12 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0"                                                                                                          ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                            ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; X_Cont ; Input ; Warning  ; Input port expression (13 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "X_Cont[15..13]" will be connected to GND. ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "D8M_SET:ccd|RAW2RGB_L:u4"                                                                                                                   ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; DVAL ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "D8M_SET:ccd|VGA_READ_COUNTER:cnt"                                                                                          ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                    ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; CNT  ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (13 bits) it drives; bit(s) "CNT[15..13]" have no fanouts ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "D8M_SET:ccd|D8M_WRITE_COUNTER:u3"                                                                                                                ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                      ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; X_Cont   ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (13 bits) it drives; bit(s) "X_Cont[15..13]" have no fanouts                ;
; Y_Cont   ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (13 bits) it drives; bit(s) "Y_Cont[15..13]" have no fanouts                ;
; X_WR_CNT ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (13 bits) it drives; bit(s) "X_WR_CNT[15..13]" have no fanouts              ;
; iDATA    ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; X_TOTAL  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; Y_TOTAL  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "D8M_SET:ccd"                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; SCLK      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; SDATA     ; Bidir  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; sCCD_DVAL ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; READ_Cont ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; X_WR_CNT  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "video_pll:MIPI_clk|altera_pll:altera_pll_i"                                                                                                               ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; fboutclk          ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; fbclk             ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; refclk1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_en          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; updn              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; num_phase_shifts  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; scanclk           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cntsel            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reconfig_to_pll   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; extswitch         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; adjpllin          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cclk              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_done        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; reconfig_from_pll ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; activeclk         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; clkbad            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; phout             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; lvds_clk          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; loaden            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; extclk_out        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; cascade_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; zdbfbclk          ; Bidir  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "video_pll:MIPI_clk"                                                                                          ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; rst      ; Input  ; Info     ; Stuck at GND                                                                                             ;
; outclk_1 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; locked   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd"                                                                                                                     ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ST             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; ACK_OK         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; CNT            ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; BYTE           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; END_BYTE       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; END_BYTE[7..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; END_BYTE[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; A              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt"                                                                                                                    ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ST             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; ACK_OK         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; CNT            ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; BYTE           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; BYTE_END       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; BYTE_END[7..2] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; BYTE_END[1]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; BYTE_END[0]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd"                                                                                                                  ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LIGHT_INT      ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; ACK_OK         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; BYTE_NUM       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; BYTE_NUM[7..3] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; BYTE_NUM[1..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; BYTE_NUM[2]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1" ;
+-----------------+-------+----------+-----------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                   ;
+-----------------+-------+----------+-----------------------------------------------------------+
; CLK_FREQ[6..2]  ; Input ; Info     ; Stuck at VCC                                              ;
; CLK_FREQ[31..7] ; Input ; Info     ; Stuck at GND                                              ;
; CLK_FREQ[1]     ; Input ; Info     ; Stuck at GND                                              ;
; CLK_FREQ[0]     ; Input ; Info     ; Stuck at VCC                                              ;
+-----------------+-------+----------+-----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"                                                                                                     ;
+---------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                                                                      ;
+---------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; INT_n               ; Input  ; Info     ; Explicitly unconnected                                                                                                                       ;
; TR_IN               ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ID                  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; I2C_LO0P            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ST                  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; CNT                 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; WCNT                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; SLAVE_ADDR          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; WORD_DATA           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; POINTER             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; W_WORD_END          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; W_WORD_GO           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; W_POINTER_END       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; W_POINTER_GO        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; R_END               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; R_GO                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; WORD_ST             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; WORD_CNT            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; WORD_BYTE           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; R_DATA              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; SDAI_W              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; TR                  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; I2C_SCL_O           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; PLLControlRegister0 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; PLLControlRegister1 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; PLLControlRegister2 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; PLLControlRegister3 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; MCLKControlRegister ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+---------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"                                                                                                                    ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ST             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; ACK_OK         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; CNT            ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; BYTE           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; END_BYTE       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; END_BYTE[7..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; A              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt"                                                                                                                   ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ST             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; ACK_OK         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; CNT            ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; BYTE           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; BYTE_END       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; BYTE_END[7..2] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; BYTE_END[1]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; BYTE_END[0]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd"                                                                                                                 ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LIGHT_INT      ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; WDATA[7..0]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; ACK_OK         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; BYTE_NUM       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; BYTE_NUM[1..0] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; BYTE_NUM[7..2] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1" ;
+-----------------+-------+----------+------------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                    ;
+-----------------+-------+----------+------------------------------------------------------------+
; CLK_FREQ[6..2]  ; Input ; Info     ; Stuck at VCC                                               ;
; CLK_FREQ[31..7] ; Input ; Info     ; Stuck at GND                                               ;
; CLK_FREQ[1]     ; Input ; Info     ; Stuck at GND                                               ;
; CLK_FREQ[0]     ; Input ; Info     ; Stuck at VCC                                               ;
+-----------------+-------+----------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"                                                       ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; TR_IN      ; Input  ; Info     ; Explicitly unconnected                                                                                   ;
; CLK_400K   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; INT_n      ; Input  ; Info     ; Explicitly unconnected                                                                                   ;
; ID1        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; ID2        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; I2C_LO0P   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; ST         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; CNT        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; WCNT       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; SLAVE_ADDR ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; WORD_DATA  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; POINTER    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; W_WORD_END ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; W_WORD_GO  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; WORD_ST    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; WORD_CNT   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; WORD_BYTE  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; R_DATA     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; SDAI_W     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; TR         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; I2C_SCL_O  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin"                                                                                        ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                  ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; MIPI_I2C_RELEASE   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; CAMERA_I2C_RELAESE ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; STEP               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; VCM_RELAESE        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 27                  ; 27               ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 21698                       ;
;     ENA               ; 20862                       ;
;     ENA SCLR          ; 409                         ;
;     ENA SCLR SLD      ; 3                           ;
;     SCLR              ; 56                          ;
;     SCLR SLD          ; 24                          ;
;     SLD               ; 69                          ;
;     plain             ; 275                         ;
; arriav_io_obuf        ; 4                           ;
; arriav_lcell_comb     ; 29234                       ;
;     arith             ; 1130                        ;
;         0 data inputs ; 54                          ;
;         1 data inputs ; 666                         ;
;         2 data inputs ; 190                         ;
;         3 data inputs ; 82                          ;
;         4 data inputs ; 99                          ;
;         5 data inputs ; 39                          ;
;     extend            ; 37                          ;
;         7 data inputs ; 37                          ;
;     normal            ; 28000                       ;
;         0 data inputs ; 4                           ;
;         1 data inputs ; 17                          ;
;         2 data inputs ; 2896                        ;
;         3 data inputs ; 221                         ;
;         4 data inputs ; 464                         ;
;         5 data inputs ; 625                         ;
;         6 data inputs ; 23773                       ;
;     shared            ; 67                          ;
;         0 data inputs ; 11                          ;
;         1 data inputs ; 33                          ;
;         2 data inputs ; 3                           ;
;         3 data inputs ; 20                          ;
; arriav_mac            ; 27                          ;
; boundary_port         ; 125                         ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 30                          ;
;                       ;                             ;
; Max LUT depth         ; 33.70                       ;
; Average LUT depth     ; 5.61                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:38     ;
+----------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                               ;
+----------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                 ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                   ; Details                                                                                                                                                        ;
+----------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cols[0]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; cols[0]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; cols[10]             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; cols[10]             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; cols[11]             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; cols[11]             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; cols[12]             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; cols[12]             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; cols[1]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; cols[1]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; cols[2]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; cols[2]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; cols[3]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; cols[3]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; cols[4]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; cols[4]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; cols[5]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; cols[5]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; cols[6]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; cols[6]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; cols[7]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; cols[7]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; cols[8]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; cols[8]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; cols[9]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; cols[9]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; edge_en              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; edge_en                             ; N/A                                                                                                                                                            ;
; edge_en              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; edge_en                             ; N/A                                                                                                                                                            ;
; rows[0]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; rows[0]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; rows[10]             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; rows[10]             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; rows[11]             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; rows[11]             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; rows[12]             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; rows[12]             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; rows[1]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; rows[1]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; rows[2]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; rows[2]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; rows[3]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; rows[3]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; rows[4]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; rows[4]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; rows[5]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; rows[5]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; rows[6]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; rows[6]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; rows[7]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; rows[7]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; rows[8]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; rows[8]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; rows[9]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; rows[9]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; CLOCK_50             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; CLOCK_50                            ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
+----------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition
    Info: Processing started: Wed May 29 15:42:05 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SOC_D8M_LB_RTL -c DE1_SOC_D8M_LB_RTL
Warning (125092): Tcl Script File V/vga_pll/vga_pll_0002.qip not found
    Info (125063): set_global_assignment -name QIP_FILE V/vga_pll/vga_pll_0002.qip
Warning (125092): Tcl Script File asyn_fifo.qip not found
    Info (125063): set_global_assignment -name QIP_FILE asyn_fifo.qip
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file row_buffer.v
    Info (12023): Found entity 1: row_buffer File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/row_buffer.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file convolution.v
    Info (12023): Found entity 1: convolution File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/convolution.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file blur_control.v
    Info (12023): Found entity 1: blur_control File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file blur_5x5.v
    Info (12023): Found entity 1: blur_5x5 File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_5x5.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file v/video_pll/video_pll.v
    Info (12023): Found entity 1: video_pll File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V/video_pll/video_pll.v Line: 2
Warning (12019): Can't analyze file -- file V/vga_pll/vga_pll_0002.v is missing
Warning (12019): Can't analyze file -- file V/vga_pll.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file v/pll_test.v
    Info (12023): Found entity 1: pll_test File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V/pll_test.v Line: 8
Warning (10275): Verilog HDL Module Instantiation warning at MIPI_CAMERA_CONFIG.v(297): ignored dangling comma in List of Port Connections File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_CAMERA_CONFIG.v Line: 297
Info (12021): Found 1 design units, including 1 entities, in source file v_d8m/mipi_camera_config.v
    Info (12023): Found entity 1: MIPI_CAMERA_CONFIG File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_CAMERA_CONFIG.v Line: 1
Warning (10275): Verilog HDL Module Instantiation warning at MIPI_BRIDGE_CONFIG.v(358): ignored dangling comma in List of Port Connections File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v Line: 358
Info (12021): Found 1 design units, including 1 entities, in source file v_d8m/mipi_bridge_config.v
    Info (12023): Found entity 1: MIPI_BRIDGE_CONFIG File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v_d8m/mipi_bridge_camera_config.v
    Info (12023): Found entity 1: MIPI_BRIDGE_CAMERA_Config File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_BRIDGE_CAMERA_Config.v Line: 1
Warning (12019): Can't analyze file -- file V_Auto/VCM_I2C.v is missing
Warning (12019): Can't analyze file -- file V_Auto/VCM_CTRL_P.v is missing
Warning (12019): Can't analyze file -- file V_Auto/MODIFY_SYNC.v is missing
Warning (12019): Can't analyze file -- file V_Auto/LCD_COUNTER.v is missing
Warning (12019): Can't analyze file -- file V_Auto/I2C_DELAY.v is missing
Warning (12019): Can't analyze file -- file V_Auto/FOCUS_ADJ.v is missing
Warning (12019): Can't analyze file -- file V_Auto/F_VCM.v is missing
Warning (12019): Can't analyze file -- file V_Auto/AUTO_SYNC_MODIFY.v is missing
Warning (12019): Can't analyze file -- file V_Auto/AUTO_FOCUS_ON.v is missing
Warning (12019): Can't analyze file -- file V/VIDEO_PLL.v is missing
Warning (12019): Can't analyze file -- file V/SEG7_LUT_8.v is missing
Warning (12019): Can't analyze file -- file V/SEG7_LUT.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file v/reset_delay.v
    Info (12023): Found entity 1: RESET_DELAY File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V/RESET_DELAY.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file v/i2c_write_wdata.v
    Info (12023): Found entity 1: I2C_WRITE_WDATA File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V/I2C_WRITE_WDATA.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/i2c_write_ptr.v
    Info (12023): Found entity 1: I2C_WRITE_PTR File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V/I2C_WRITE_PTR.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/i2c_reset_delay.v
    Info (12023): Found entity 1: I2C_RESET_DELAY File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V/I2C_RESET_DELAY.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/i2c_read_data.v
    Info (12023): Found entity 1: I2C_READ_DATA File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V/I2C_READ_DATA.v Line: 1
Warning (12019): Can't analyze file -- file V/FpsMonitor.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file v/d8m_lut.v
    Info (12023): Found entity 1: D8M_LUT File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V/D8M_LUT.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/clockmem.v
    Info (12023): Found entity 1: CLOCKMEM File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V/CLOCKMEM.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/clock_delay.v
    Info (12023): Found entity 1: CLOCK_DELAY File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V/CLOCK_DELAY.v Line: 1
Warning (12019): Can't analyze file -- file V_D8M/RAW2RGB_J.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file v_d8m/line_buffer_j.v
    Info (12023): Found entity 1: Line_Buffer_J File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V_D8M/Line_Buffer_J.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v_d8m/int_line.v
    Info (12023): Found entity 1: int_line File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V_D8M/int_line.v Line: 40
Warning (12019): Can't analyze file -- file V_D8M/RE_TRIGGER.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file v_d8m/d8m_set.v
    Info (12023): Found entity 1: D8M_SET File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V_D8M/D8M_SET.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v_d8m/raw_rgb_bin.v
    Info (12023): Found entity 1: RAW_RGB_BIN File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V_D8M/RAW_RGB_BIN.v Line: 1
Warning (12019): Can't analyze file -- file VGA_Controller/VGA_Controller_trig.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file v_d8m/raw2rgb_l.v
    Info (12023): Found entity 1: RAW2RGB_L File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V_D8M/RAW2RGB_L.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file v_d8m/d8m_write_counter.v
    Info (12023): Found entity 1: D8M_WRITE_COUNTER File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V_D8M/D8M_WRITE_COUNTER.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file v_d8m/vga_read_counter.v
    Info (12023): Found entity 1: VGA_READ_COUNTER File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V_D8M/VGA_READ_COUNTER.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_d8m_lb_rtl.v
    Info (12023): Found entity 1: DE1_SOC_D8M_LB_RTL File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/de1_soc_d8m_lb_rtl.v Line: 9
Warning (12019): Can't analyze file -- file Verilog1.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file v/rgb_process.v
    Info (12023): Found entity 1: RGB_Process File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V/RGB_Process.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cursor.v
    Info (12023): Found entity 1: cursor File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/cursor.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file img_row.v
    Info (12023): Found entity 1: img_row File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/img_row.v Line: 9
Warning (12019): Can't analyze file -- file line_ram.v is missing
Warning (12019): Can't analyze file -- file mac_unit.v is missing
Warning (12019): Can't analyze file -- file mac_unit_3x3.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file sobel_conv.v
    Info (12023): Found entity 1: sobel_conv File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/sobel_conv.v Line: 2
Warning (12019): Can't analyze file -- file sqrt_approx.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file sqrt_approx_23bit.v
    Info (12023): Found entity 1: sqrt_approx_23bit File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/sqrt_approx_23bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sqrt_approx_tb.v
    Info (12023): Found entity 1: sqrt_approx_tb File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/sqrt_approx_tb.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sobel_conv_tb.v
    Info (12023): Found entity 1: sobel_conv_tb File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/sobel_conv_tb.v Line: 1
Warning (12019): Can't analyze file -- file ram.v is missing
Warning (12019): Can't analyze file -- file buffer.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file greyscale.v
    Info (12023): Found entity 1: greyscale File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/greyscale.v Line: 1
Warning (12019): Can't analyze file -- file edge.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file edge_detect.v
    Info (12023): Found entity 1: edge_detect File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/edge_detect.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file trial_buffer.v
    Info (12023): Found entity 1: trial_buffer File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/trial_buffer.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file seven_seg.v
    Info (12023): Found entity 1: seven_seg File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/seven_seg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sobel_conv_tb2.v
    Info (12023): Found entity 1: sobel_conv_tb2 File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/sobel_conv_tb2.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file asyn_fifo_input.v
    Info (12023): Found entity 1: asyn_fifo_input File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/asyn_fifo_input.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file asyn_fifo_output.v
    Info (12023): Found entity 1: asyn_fifo_output File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/asyn_fifo_output.v Line: 40
Warning (10236): Verilog HDL Implicit Net warning at de1_soc_d8m_lb_rtl.v(188): created implicit net for "Icontrol3" File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/de1_soc_d8m_lb_rtl.v Line: 188
Warning (10236): Verilog HDL Implicit Net warning at de1_soc_d8m_lb_rtl.v(189): created implicit net for "Icontrol4" File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/de1_soc_d8m_lb_rtl.v Line: 189
Info (12127): Elaborating entity "DE1_SOC_D8M_LB_RTL" for the top level hierarchy
Warning (10034): Output port "HEX1" at de1_soc_d8m_lb_rtl.v(27) has no driver File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/de1_soc_d8m_lb_rtl.v Line: 27
Warning (10034): Output port "HEX2" at de1_soc_d8m_lb_rtl.v(28) has no driver File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/de1_soc_d8m_lb_rtl.v Line: 28
Warning (10034): Output port "HEX3" at de1_soc_d8m_lb_rtl.v(29) has no driver File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/de1_soc_d8m_lb_rtl.v Line: 29
Warning (10034): Output port "HEX4" at de1_soc_d8m_lb_rtl.v(30) has no driver File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/de1_soc_d8m_lb_rtl.v Line: 30
Warning (10034): Output port "HEX5" at de1_soc_d8m_lb_rtl.v(31) has no driver File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/de1_soc_d8m_lb_rtl.v Line: 31
Warning (10034): Output port "MIPI_MCLK" at de1_soc_d8m_lb_rtl.v(50) has no driver File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/de1_soc_d8m_lb_rtl.v Line: 50
Info (12128): Elaborating entity "MIPI_BRIDGE_CAMERA_Config" for hierarchy "MIPI_BRIDGE_CAMERA_Config:cfin" File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/de1_soc_d8m_lb_rtl.v Line: 224
Warning (10858): Verilog HDL warning at MIPI_BRIDGE_CAMERA_Config.v(20): object VCM_I2C_SCL used but never assigned File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_BRIDGE_CAMERA_Config.v Line: 20
Warning (10030): Net "VCM_I2C_SCL" at MIPI_BRIDGE_CAMERA_Config.v(20) has no driver or initial value, using a default initial value '0' File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_BRIDGE_CAMERA_Config.v Line: 20
Warning (10034): Output port "STEP" at MIPI_BRIDGE_CAMERA_Config.v(12) has no driver File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_BRIDGE_CAMERA_Config.v Line: 12
Info (12128): Elaborating entity "MIPI_CAMERA_CONFIG" for hierarchy "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv" File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_BRIDGE_CAMERA_Config.v Line: 46
Warning (10230): Verilog HDL assignment warning at MIPI_CAMERA_CONFIG.v(124): truncated value with size 32 to match size of target (8) File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_CAMERA_CONFIG.v Line: 124
Warning (10230): Verilog HDL assignment warning at MIPI_CAMERA_CONFIG.v(170): truncated value with size 32 to match size of target (16) File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_CAMERA_CONFIG.v Line: 170
Warning (10230): Verilog HDL assignment warning at MIPI_CAMERA_CONFIG.v(197): truncated value with size 32 to match size of target (16) File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_CAMERA_CONFIG.v Line: 197
Warning (10230): Verilog HDL assignment warning at MIPI_CAMERA_CONFIG.v(222): truncated value with size 32 to match size of target (1) File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_CAMERA_CONFIG.v Line: 222
Warning (10034): Output port "ID2" at MIPI_CAMERA_CONFIG.v(12) has no driver File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_CAMERA_CONFIG.v Line: 12
Warning (10034): Output port "WORD_DATA[15..8]" at MIPI_CAMERA_CONFIG.v(20) has no driver File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_CAMERA_CONFIG.v Line: 20
Warning (10034): Output port "TR" at MIPI_CAMERA_CONFIG.v(31) has no driver File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_CAMERA_CONFIG.v Line: 31
Info (12128): Elaborating entity "CLOCKMEM" for hierarchy "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1" File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_CAMERA_CONFIG.v Line: 51
Info (12128): Elaborating entity "I2C_WRITE_WDATA" for hierarchy "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd" File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_CAMERA_CONFIG.v Line: 246
Warning (10230): Verilog HDL assignment warning at I2C_WRITE_WDATA.v(72): truncated value with size 32 to match size of target (8) File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V/I2C_WRITE_WDATA.v Line: 72
Warning (10230): Verilog HDL assignment warning at I2C_WRITE_WDATA.v(143): truncated value with size 32 to match size of target (8) File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V/I2C_WRITE_WDATA.v Line: 143
Warning (10230): Verilog HDL assignment warning at I2C_WRITE_WDATA.v(153): truncated value with size 32 to match size of target (8) File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V/I2C_WRITE_WDATA.v Line: 153
Info (12128): Elaborating entity "I2C_WRITE_PTR" for hierarchy "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt" File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_CAMERA_CONFIG.v Line: 270
Warning (10230): Verilog HDL assignment warning at I2C_WRITE_PTR.v(61): truncated value with size 32 to match size of target (8) File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V/I2C_WRITE_PTR.v Line: 61
Warning (10230): Verilog HDL assignment warning at I2C_WRITE_PTR.v(125): truncated value with size 32 to match size of target (8) File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V/I2C_WRITE_PTR.v Line: 125
Warning (10230): Verilog HDL assignment warning at I2C_WRITE_PTR.v(135): truncated value with size 32 to match size of target (8) File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V/I2C_WRITE_PTR.v Line: 135
Warning (10230): Verilog HDL assignment warning at I2C_WRITE_PTR.v(160): truncated value with size 32 to match size of target (8) File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V/I2C_WRITE_PTR.v Line: 160
Info (12128): Elaborating entity "I2C_READ_DATA" for hierarchy "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd" File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_CAMERA_CONFIG.v Line: 297
Warning (10230): Verilog HDL assignment warning at I2C_READ_DATA.v(53): truncated value with size 33 to match size of target (9) File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V/I2C_READ_DATA.v Line: 53
Warning (10230): Verilog HDL assignment warning at I2C_READ_DATA.v(67): truncated value with size 32 to match size of target (8) File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V/I2C_READ_DATA.v Line: 67
Warning (10230): Verilog HDL assignment warning at I2C_READ_DATA.v(90): truncated value with size 32 to match size of target (8) File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V/I2C_READ_DATA.v Line: 90
Warning (10230): Verilog HDL assignment warning at I2C_READ_DATA.v(93): truncated value with size 32 to match size of target (8) File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V/I2C_READ_DATA.v Line: 93
Warning (10230): Verilog HDL assignment warning at I2C_READ_DATA.v(104): truncated value with size 32 to match size of target (8) File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V/I2C_READ_DATA.v Line: 104
Warning (10230): Verilog HDL assignment warning at I2C_READ_DATA.v(168): truncated value with size 32 to match size of target (8) File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V/I2C_READ_DATA.v Line: 168
Warning (10230): Verilog HDL assignment warning at I2C_READ_DATA.v(178): truncated value with size 32 to match size of target (8) File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V/I2C_READ_DATA.v Line: 178
Warning (10272): Verilog HDL Case Statement warning at I2C_READ_DATA.v(141): case item expression covers a value already covered by a previous case item File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V/I2C_READ_DATA.v Line: 141
Info (12128): Elaborating entity "I2C_RESET_DELAY" for hierarchy "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_RESET_DELAY:DY" File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_CAMERA_CONFIG.v Line: 307
Info (12128): Elaborating entity "MIPI_BRIDGE_CONFIG" for hierarchy "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv" File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_BRIDGE_CAMERA_Config.v Line: 58
Warning (10230): Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(131): truncated value with size 32 to match size of target (8) File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v Line: 131
Warning (10230): Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(178): truncated value with size 32 to match size of target (8) File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v Line: 178
Warning (10230): Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(203): truncated value with size 32 to match size of target (8) File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v Line: 203
Warning (10230): Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(241): truncated value with size 32 to match size of target (16) File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v Line: 241
Warning (10230): Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(242): truncated value with size 32 to match size of target (16) File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v Line: 242
Warning (10230): Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(243): truncated value with size 32 to match size of target (16) File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v Line: 243
Warning (10230): Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(244): truncated value with size 32 to match size of target (16) File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v Line: 244
Warning (10230): Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(245): truncated value with size 32 to match size of target (16) File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v Line: 245
Warning (10034): Output port "TR" at MIPI_BRIDGE_CONFIG.v(36) has no driver File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v Line: 36
Info (12128): Elaborating entity "video_pll" for hierarchy "video_pll:MIPI_clk" File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/de1_soc_d8m_lb_rtl.v Line: 231
Info (12128): Elaborating entity "altera_pll" for hierarchy "video_pll:MIPI_clk|altera_pll:altera_pll_i" File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V/video_pll/video_pll.v Line: 88
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "video_pll:MIPI_clk|altera_pll:altera_pll_i" File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V/video_pll/video_pll.v Line: 88
Info (12133): Instantiated megafunction "video_pll:MIPI_clk|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V/video_pll/video_pll.v Line: 88
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "2"
    Info (12134): Parameter "output_clock_frequency0" = "20.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "25.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "D8M_SET" for hierarchy "D8M_SET:ccd" File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/de1_soc_d8m_lb_rtl.v Line: 249
Warning (10034): Output port "SCLK" at D8M_SET.v(4) has no driver File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V_D8M/D8M_SET.v Line: 4
Info (12128): Elaborating entity "D8M_WRITE_COUNTER" for hierarchy "D8M_SET:ccd|D8M_WRITE_COUNTER:u3" File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V_D8M/D8M_SET.v Line: 41
Warning (10230): Verilog HDL assignment warning at D8M_WRITE_COUNTER.v(38): truncated value with size 32 to match size of target (16) File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V_D8M/D8M_WRITE_COUNTER.v Line: 38
Warning (10230): Verilog HDL assignment warning at D8M_WRITE_COUNTER.v(44): truncated value with size 32 to match size of target (16) File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V_D8M/D8M_WRITE_COUNTER.v Line: 44
Warning (10230): Verilog HDL assignment warning at D8M_WRITE_COUNTER.v(48): truncated value with size 32 to match size of target (16) File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V_D8M/D8M_WRITE_COUNTER.v Line: 48
Warning (10230): Verilog HDL assignment warning at D8M_WRITE_COUNTER.v(51): truncated value with size 32 to match size of target (16) File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V_D8M/D8M_WRITE_COUNTER.v Line: 51
Info (12128): Elaborating entity "VGA_READ_COUNTER" for hierarchy "D8M_SET:ccd|VGA_READ_COUNTER:cnt" File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V_D8M/D8M_SET.v Line: 49
Warning (10230): Verilog HDL assignment warning at VGA_READ_COUNTER.v(15): truncated value with size 32 to match size of target (16) File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V_D8M/VGA_READ_COUNTER.v Line: 15
Info (12128): Elaborating entity "RAW2RGB_L" for hierarchy "D8M_SET:ccd|RAW2RGB_L:u4" File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V_D8M/D8M_SET.v Line: 71
Warning (10230): Verilog HDL assignment warning at RAW2RGB_L.v(54): truncated value with size 32 to match size of target (1) File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V_D8M/RAW2RGB_L.v Line: 54
Warning (10034): Output port "oDVAL" at RAW2RGB_L.v(22) has no driver File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V_D8M/RAW2RGB_L.v Line: 22
Info (12128): Elaborating entity "Line_Buffer_J" for hierarchy "D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0" File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V_D8M/RAW2RGB_L.v Line: 50
Warning (10230): Verilog HDL assignment warning at Line_Buffer_J.v(28): truncated value with size 32 to match size of target (2) File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V_D8M/Line_Buffer_J.v Line: 28
Warning (10230): Verilog HDL assignment warning at Line_Buffer_J.v(31): truncated value with size 32 to match size of target (1) File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V_D8M/Line_Buffer_J.v Line: 31
Warning (10230): Verilog HDL assignment warning at Line_Buffer_J.v(32): truncated value with size 32 to match size of target (1) File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V_D8M/Line_Buffer_J.v Line: 32
Warning (10230): Verilog HDL assignment warning at Line_Buffer_J.v(33): truncated value with size 32 to match size of target (1) File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V_D8M/Line_Buffer_J.v Line: 33
Warning (10230): Verilog HDL assignment warning at Line_Buffer_J.v(39): truncated value with size 32 to match size of target (10) File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V_D8M/Line_Buffer_J.v Line: 39
Warning (10230): Verilog HDL assignment warning at Line_Buffer_J.v(46): truncated value with size 32 to match size of target (10) File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V_D8M/Line_Buffer_J.v Line: 46
Info (12128): Elaborating entity "int_line" for hierarchy "D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d1" File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V_D8M/Line_Buffer_J.v Line: 61
Info (12128): Elaborating entity "altsyncram" for hierarchy "D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component" File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V_D8M/int_line.v Line: 91
Info (12130): Elaborated megafunction instantiation "D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component" File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V_D8M/int_line.v Line: 91
Info (12133): Instantiated megafunction "D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V_D8M/int_line.v Line: 91
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "numwords_b" = "4096"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "widthad_b" = "12"
    Info (12134): Parameter "width_a" = "10"
    Info (12134): Parameter "width_b" = "10"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_iup1.tdf
    Info (12023): Found entity 1: altsyncram_iup1 File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/db/altsyncram_iup1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_iup1" for hierarchy "D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component|altsyncram_iup1:auto_generated" File: c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "RAW_RGB_BIN" for hierarchy "D8M_SET:ccd|RAW2RGB_L:u4|RAW_RGB_BIN:bin" File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V_D8M/RAW2RGB_L.v Line: 68
Warning (10230): Verilog HDL assignment warning at RAW_RGB_BIN.v(36): truncated value with size 32 to match size of target (10) File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V_D8M/RAW_RGB_BIN.v Line: 36
Warning (10230): Verilog HDL assignment warning at RAW_RGB_BIN.v(42): truncated value with size 32 to match size of target (10) File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V_D8M/RAW_RGB_BIN.v Line: 42
Warning (10230): Verilog HDL assignment warning at RAW_RGB_BIN.v(48): truncated value with size 32 to match size of target (10) File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V_D8M/RAW_RGB_BIN.v Line: 48
Warning (10230): Verilog HDL assignment warning at RAW_RGB_BIN.v(54): truncated value with size 32 to match size of target (10) File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V_D8M/RAW_RGB_BIN.v Line: 54
Info (12128): Elaborating entity "edge_detect" for hierarchy "edge_detect:edger" File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/de1_soc_d8m_lb_rtl.v Line: 276
Warning (10036): Verilog HDL or VHDL warning at edge_detect.v(963): object "first_flag" assigned a value but never read File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/edge_detect.v Line: 963
Warning (10036): Verilog HDL or VHDL warning at edge_detect.v(1052): object "adjusted_bw" assigned a value but never read File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/edge_detect.v Line: 1052
Warning (10230): Verilog HDL assignment warning at edge_detect.v(862): truncated value with size 32 to match size of target (2) File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/edge_detect.v Line: 862
Warning (10230): Verilog HDL assignment warning at edge_detect.v(867): truncated value with size 32 to match size of target (10) File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/edge_detect.v Line: 867
Warning (10230): Verilog HDL assignment warning at edge_detect.v(885): truncated value with size 32 to match size of target (9) File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/edge_detect.v Line: 885
Warning (10230): Verilog HDL assignment warning at edge_detect.v(888): truncated value with size 32 to match size of target (10) File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/edge_detect.v Line: 888
Warning (10230): Verilog HDL assignment warning at edge_detect.v(904): truncated value with size 32 to match size of target (9) File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/edge_detect.v Line: 904
Warning (10230): Verilog HDL assignment warning at edge_detect.v(907): truncated value with size 32 to match size of target (10) File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/edge_detect.v Line: 907
Warning (10230): Verilog HDL assignment warning at edge_detect.v(920): truncated value with size 32 to match size of target (9) File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/edge_detect.v Line: 920
Warning (10230): Verilog HDL assignment warning at edge_detect.v(923): truncated value with size 32 to match size of target (10) File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/edge_detect.v Line: 923
Warning (10230): Verilog HDL assignment warning at edge_detect.v(935): truncated value with size 32 to match size of target (9) File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/edge_detect.v Line: 935
Warning (10230): Verilog HDL assignment warning at edge_detect.v(938): truncated value with size 32 to match size of target (10) File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/edge_detect.v Line: 938
Warning (10230): Verilog HDL assignment warning at edge_detect.v(1006): truncated value with size 32 to match size of target (19) File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/edge_detect.v Line: 1006
Info (12128): Elaborating entity "greyscale" for hierarchy "edge_detect:edger|greyscale:grey" File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/edge_detect.v Line: 135
Warning (10230): Verilog HDL assignment warning at greyscale.v(15): truncated value with size 32 to match size of target (16) File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/greyscale.v Line: 15
Info (12128): Elaborating entity "img_row" for hierarchy "edge_detect:edger|img_row:M10K_0" File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/edge_detect.v Line: 146
Warning (10999): Verilog HDL warning at img_row.v(27): can't infer memory for variable 'row' with attribute '"no_rw_check, M10K"'. File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/img_row.v Line: 27
Warning (10855): Verilog HDL warning at img_row.v(32): initial value for variable row should be constant File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/img_row.v Line: 32
Warning (10230): Verilog HDL assignment warning at img_row.v(53): truncated value with size 32 to match size of target (10) File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/img_row.v Line: 53
Warning (10230): Verilog HDL assignment warning at img_row.v(74): truncated value with size 32 to match size of target (10) File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/img_row.v Line: 74
Info (12128): Elaborating entity "sobel_conv" for hierarchy "edge_detect:edger|sobel_conv:sob" File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/edge_detect.v Line: 164
Info (12128): Elaborating entity "sqrt_approx_23bit" for hierarchy "edge_detect:edger|sobel_conv:sob|sqrt_approx_23bit:sqrt_mod" File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/sobel_conv.v Line: 54
Warning (10230): Verilog HDL assignment warning at sqrt_approx_23bit.v(18): truncated value with size 32 to match size of target (11) File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/sqrt_approx_23bit.v Line: 18
Info (12128): Elaborating entity "RGB_Process" for hierarchy "RGB_Process:p1" File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/de1_soc_d8m_lb_rtl.v Line: 303
Warning (10036): Verilog HDL or VHDL warning at RGB_Process.v(18): object "midpoint" assigned a value but never read File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V/RGB_Process.v Line: 18
Warning (10036): Verilog HDL or VHDL warning at RGB_Process.v(24): object "intensityDiff" assigned a value but never read File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V/RGB_Process.v Line: 24
Warning (10036): Verilog HDL or VHDL warning at RGB_Process.v(25): object "redAdd" assigned a value but never read File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V/RGB_Process.v Line: 25
Warning (10036): Verilog HDL or VHDL warning at RGB_Process.v(26): object "greenAdd" assigned a value but never read File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V/RGB_Process.v Line: 26
Warning (10036): Verilog HDL or VHDL warning at RGB_Process.v(27): object "blueAdd" assigned a value but never read File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V/RGB_Process.v Line: 27
Warning (10230): Verilog HDL assignment warning at RGB_Process.v(36): truncated value with size 32 to match size of target (16) File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V/RGB_Process.v Line: 36
Warning (10230): Verilog HDL assignment warning at RGB_Process.v(37): truncated value with size 32 to match size of target (16) File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V/RGB_Process.v Line: 37
Warning (10230): Verilog HDL assignment warning at RGB_Process.v(38): truncated value with size 32 to match size of target (16) File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V/RGB_Process.v Line: 38
Warning (10230): Verilog HDL assignment warning at RGB_Process.v(83): truncated value with size 16 to match size of target (8) File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V/RGB_Process.v Line: 83
Warning (10230): Verilog HDL assignment warning at RGB_Process.v(84): truncated value with size 16 to match size of target (8) File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V/RGB_Process.v Line: 84
Warning (10230): Verilog HDL assignment warning at RGB_Process.v(85): truncated value with size 16 to match size of target (8) File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V/RGB_Process.v Line: 85
Warning (10240): Verilog HDL Always Construct warning at RGB_Process.v(34): inferring latch(es) for variable "redGray", which holds its previous value in one or more paths through the always construct File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V/RGB_Process.v Line: 34
Warning (10240): Verilog HDL Always Construct warning at RGB_Process.v(34): inferring latch(es) for variable "greenGray", which holds its previous value in one or more paths through the always construct File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V/RGB_Process.v Line: 34
Warning (10240): Verilog HDL Always Construct warning at RGB_Process.v(34): inferring latch(es) for variable "blueGray", which holds its previous value in one or more paths through the always construct File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V/RGB_Process.v Line: 34
Warning (10240): Verilog HDL Always Construct warning at RGB_Process.v(34): inferring latch(es) for variable "intensityTotal", which holds its previous value in one or more paths through the always construct File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V/RGB_Process.v Line: 34
Warning (10240): Verilog HDL Always Construct warning at RGB_Process.v(34): inferring latch(es) for variable "calcmIntensity", which holds its previous value in one or more paths through the always construct File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V/RGB_Process.v Line: 34
Warning (10240): Verilog HDL Always Construct warning at RGB_Process.v(34): inferring latch(es) for variable "meanIntensity", which holds its previous value in one or more paths through the always construct File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V/RGB_Process.v Line: 34
Warning (10240): Verilog HDL Always Construct warning at RGB_Process.v(34): inferring latch(es) for variable "intensityTotalNew", which holds its previous value in one or more paths through the always construct File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V/RGB_Process.v Line: 34
Info (12128): Elaborating entity "cursor" for hierarchy "cursor:c_proc" File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/de1_soc_d8m_lb_rtl.v Line: 326
Warning (10230): Verilog HDL assignment warning at cursor.v(309): truncated value with size 32 to match size of target (22) File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/cursor.v Line: 309
Warning (10230): Verilog HDL assignment warning at cursor.v(314): truncated value with size 32 to match size of target (22) File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/cursor.v Line: 314
Warning (10230): Verilog HDL assignment warning at cursor.v(332): truncated value with size 32 to match size of target (13) File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/cursor.v Line: 332
Warning (10230): Verilog HDL assignment warning at cursor.v(333): truncated value with size 32 to match size of target (13) File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/cursor.v Line: 333
Warning (10230): Verilog HDL assignment warning at cursor.v(337): truncated value with size 32 to match size of target (13) File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/cursor.v Line: 337
Warning (10230): Verilog HDL assignment warning at cursor.v(338): truncated value with size 32 to match size of target (13) File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/cursor.v Line: 338
Warning (10230): Verilog HDL assignment warning at cursor.v(345): truncated value with size 32 to match size of target (13) File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/cursor.v Line: 345
Warning (10230): Verilog HDL assignment warning at cursor.v(346): truncated value with size 32 to match size of target (13) File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/cursor.v Line: 346
Warning (10230): Verilog HDL assignment warning at cursor.v(350): truncated value with size 32 to match size of target (13) File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/cursor.v Line: 350
Warning (10230): Verilog HDL assignment warning at cursor.v(351): truncated value with size 32 to match size of target (13) File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/cursor.v Line: 351
Warning (10230): Verilog HDL assignment warning at cursor.v(358): truncated value with size 32 to match size of target (13) File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/cursor.v Line: 358
Warning (10230): Verilog HDL assignment warning at cursor.v(359): truncated value with size 32 to match size of target (13) File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/cursor.v Line: 359
Warning (10230): Verilog HDL assignment warning at cursor.v(363): truncated value with size 32 to match size of target (13) File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/cursor.v Line: 363
Warning (10230): Verilog HDL assignment warning at cursor.v(364): truncated value with size 32 to match size of target (13) File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/cursor.v Line: 364
Warning (10230): Verilog HDL assignment warning at cursor.v(371): truncated value with size 32 to match size of target (13) File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/cursor.v Line: 371
Warning (10230): Verilog HDL assignment warning at cursor.v(372): truncated value with size 32 to match size of target (13) File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/cursor.v Line: 372
Warning (10230): Verilog HDL assignment warning at cursor.v(376): truncated value with size 32 to match size of target (13) File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/cursor.v Line: 376
Warning (10230): Verilog HDL assignment warning at cursor.v(377): truncated value with size 32 to match size of target (13) File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/cursor.v Line: 377
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ob84.tdf
    Info (12023): Found entity 1: altsyncram_ob84 File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/db/altsyncram_ob84.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_elc.tdf
    Info (12023): Found entity 1: mux_elc File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/db/mux_elc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/db/decode_vnf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_49i.tdf
    Info (12023): Found entity 1: cntr_49i File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/db/cntr_49i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf
    Info (12023): Found entity 1: cmpr_d9c File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/db/cmpr_d9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4vi.tdf
    Info (12023): Found entity 1: cntr_4vi File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/db/cntr_4vi.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf
    Info (12023): Found entity 1: cntr_09i File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/db/cntr_09i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf
    Info (12023): Found entity 1: cmpr_c9c File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/db/cmpr_c9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/db/cntr_kri.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/db/cmpr_99c.tdf Line: 23
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2024.05.29.15:42:19 Progress: Loading sld0c8888fe/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld0c8888fe/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/db/ip/sld0c8888fe/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld0c8888fe/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/db/ip/sld0c8888fe/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld0c8888fe/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/db/ip/sld0c8888fe/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld0c8888fe/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/db/ip/sld0c8888fe/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld0c8888fe/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/db/ip/sld0c8888fe/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/db/ip/sld0c8888fe/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld0c8888fe/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/db/ip/sld0c8888fe/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (12161): Node "D8M_SET:ccd|SDATA" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V_D8M/D8M_SET.v Line: 5
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following PLL node(s):
        Warning (14320): Synthesized away node "video_pll:MIPI_clk|altera_pll:altera_pll_i|outclk_wire[1]" File: c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 749
Warning (125092): Tcl Script File V/vga_pll/vga_pll_0002.qip not found
    Info (125063): set_global_assignment -name QIP_FILE V/vga_pll/vga_pll_0002.qip
Warning (125092): Tcl Script File asyn_fifo.qip not found
    Info (125063): set_global_assignment -name QIP_FILE asyn_fifo.qip
Warning (125092): Tcl Script File V/vga_pll/vga_pll_0002.qip not found
    Info (125063): set_global_assignment -name QIP_FILE V/vga_pll/vga_pll_0002.qip
Warning (125092): Tcl Script File asyn_fifo.qip not found
    Info (125063): set_global_assignment -name QIP_FILE asyn_fifo.qip
Warning (125092): Tcl Script File V/vga_pll/vga_pll_0002.qip not found
    Info (125063): set_global_assignment -name QIP_FILE V/vga_pll/vga_pll_0002.qip
Warning (125092): Tcl Script File asyn_fifo.qip not found
    Info (125063): set_global_assignment -name QIP_FILE asyn_fifo.qip
Warning (125092): Tcl Script File V/vga_pll/vga_pll_0002.qip not found
    Info (125063): set_global_assignment -name QIP_FILE V/vga_pll/vga_pll_0002.qip
Warning (125092): Tcl Script File asyn_fifo.qip not found
    Info (125063): set_global_assignment -name QIP_FILE asyn_fifo.qip
Warning (125092): Tcl Script File V/vga_pll/vga_pll_0002.qip not found
    Info (125063): set_global_assignment -name QIP_FILE V/vga_pll/vga_pll_0002.qip
Warning (125092): Tcl Script File asyn_fifo.qip not found
    Info (125063): set_global_assignment -name QIP_FILE asyn_fifo.qip
Warning (125092): Tcl Script File V/vga_pll/vga_pll_0002.qip not found
    Info (125063): set_global_assignment -name QIP_FILE V/vga_pll/vga_pll_0002.qip
Warning (125092): Tcl Script File asyn_fifo.qip not found
    Info (125063): set_global_assignment -name QIP_FILE asyn_fifo.qip
Warning (125092): Tcl Script File V/vga_pll/vga_pll_0002.qip not found
    Info (125063): set_global_assignment -name QIP_FILE V/vga_pll/vga_pll_0002.qip
Warning (125092): Tcl Script File asyn_fifo.qip not found
    Info (125063): set_global_assignment -name QIP_FILE asyn_fifo.qip
Warning (125092): Tcl Script File V/vga_pll/vga_pll_0002.qip not found
    Info (125063): set_global_assignment -name QIP_FILE V/vga_pll/vga_pll_0002.qip
Warning (125092): Tcl Script File asyn_fifo.qip not found
    Info (125063): set_global_assignment -name QIP_FILE asyn_fifo.qip
Warning (125092): Tcl Script File V/vga_pll/vga_pll_0002.qip not found
    Info (125063): set_global_assignment -name QIP_FILE V/vga_pll/vga_pll_0002.qip
Warning (125092): Tcl Script File asyn_fifo.qip not found
    Info (125063): set_global_assignment -name QIP_FILE asyn_fifo.qip
Warning (125092): Tcl Script File V/vga_pll/vga_pll_0002.qip not found
    Info (125063): set_global_assignment -name QIP_FILE V/vga_pll/vga_pll_0002.qip
Warning (125092): Tcl Script File asyn_fifo.qip not found
    Info (125063): set_global_assignment -name QIP_FILE asyn_fifo.qip
Warning (125092): Tcl Script File V/vga_pll/vga_pll_0002.qip not found
    Info (125063): set_global_assignment -name QIP_FILE V/vga_pll/vga_pll_0002.qip
Warning (125092): Tcl Script File asyn_fifo.qip not found
    Info (125063): set_global_assignment -name QIP_FILE asyn_fifo.qip
Warning (125092): Tcl Script File V/vga_pll/vga_pll_0002.qip not found
    Info (125063): set_global_assignment -name QIP_FILE V/vga_pll/vga_pll_0002.qip
Warning (125092): Tcl Script File V/vga_pll/vga_pll_0002.qip not found
    Info (125063): set_global_assignment -name QIP_FILE V/vga_pll/vga_pll_0002.qip
Warning (125092): Tcl Script File asyn_fifo.qip not found
    Info (125063): set_global_assignment -name QIP_FILE asyn_fifo.qip
Warning (125092): Tcl Script File asyn_fifo.qip not found
    Info (125063): set_global_assignment -name QIP_FILE asyn_fifo.qip
Warning (125092): Tcl Script File V/vga_pll/vga_pll_0002.qip not found
    Info (125063): set_global_assignment -name QIP_FILE V/vga_pll/vga_pll_0002.qip
Warning (125092): Tcl Script File asyn_fifo.qip not found
    Info (125063): set_global_assignment -name QIP_FILE asyn_fifo.qip
Warning (125092): Tcl Script File V/vga_pll/vga_pll_0002.qip not found
    Info (125063): set_global_assignment -name QIP_FILE V/vga_pll/vga_pll_0002.qip
Warning (125092): Tcl Script File asyn_fifo.qip not found
    Info (125063): set_global_assignment -name QIP_FILE asyn_fifo.qip
Warning (125092): Tcl Script File V/vga_pll/vga_pll_0002.qip not found
    Info (125063): set_global_assignment -name QIP_FILE V/vga_pll/vga_pll_0002.qip
Warning (125092): Tcl Script File asyn_fifo.qip not found
    Info (125063): set_global_assignment -name QIP_FILE asyn_fifo.qip
Info (278001): Inferred 3 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "RGB_Process:p1|Div0" File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V/RGB_Process.v Line: 36
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "RGB_Process:p1|Div2" File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V/RGB_Process.v Line: 38
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "RGB_Process:p1|Div1" File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V/RGB_Process.v Line: 37
Info (12130): Elaborated megafunction instantiation "RGB_Process:p1|lpm_divide:Div0" File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V/RGB_Process.v Line: 36
Info (12133): Instantiated megafunction "RGB_Process:p1|lpm_divide:Div0" with the following parameter: File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V/RGB_Process.v Line: 36
    Info (12134): Parameter "LPM_WIDTHN" = "19"
    Info (12134): Parameter "LPM_WIDTHD" = "13"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_7dm.tdf
    Info (12023): Found entity 1: lpm_divide_7dm File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/db/lpm_divide_7dm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf
    Info (12023): Found entity 1: sign_div_unsign_dnh File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/db/sign_div_unsign_dnh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_03f.tdf
    Info (12023): Found entity 1: alt_u_div_03f File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/db/alt_u_div_03f.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "RGB_Process:p1|lpm_divide:Div2" File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V/RGB_Process.v Line: 38
Info (12133): Instantiated megafunction "RGB_Process:p1|lpm_divide:Div2" with the following parameter: File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V/RGB_Process.v Line: 38
    Info (12134): Parameter "LPM_WIDTHN" = "17"
    Info (12134): Parameter "LPM_WIDTHD" = "13"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_5dm.tdf
    Info (12023): Found entity 1: lpm_divide_5dm File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/db/lpm_divide_5dm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bnh.tdf
    Info (12023): Found entity 1: sign_div_unsign_bnh File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/db/sign_div_unsign_bnh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_s2f.tdf
    Info (12023): Found entity 1: alt_u_div_s2f File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/db/alt_u_div_s2f.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "RGB_Process:p1|lpm_divide:Div1" File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V/RGB_Process.v Line: 37
Info (12133): Instantiated megafunction "RGB_Process:p1|lpm_divide:Div1" with the following parameter: File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V/RGB_Process.v Line: 37
    Info (12134): Parameter "LPM_WIDTHN" = "17"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_2dm.tdf
    Info (12023): Found entity 1: lpm_divide_2dm File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/db/lpm_divide_2dm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_8nh File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/db/sign_div_unsign_8nh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_m2f.tdf
    Info (12023): Found entity 1: alt_u_div_m2f File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/db/alt_u_div_m2f.tdf Line: 23
Warning (12241): 20 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (125092): Tcl Script File V/vga_pll/vga_pll_0002.qip not found
    Info (125063): set_global_assignment -name QIP_FILE V/vga_pll/vga_pll_0002.qip
Warning (125092): Tcl Script File asyn_fifo.qip not found
    Info (125063): set_global_assignment -name QIP_FILE asyn_fifo.qip
Warning (125092): Tcl Script File V/vga_pll/vga_pll_0002.qip not found
    Info (125063): set_global_assignment -name QIP_FILE V/vga_pll/vga_pll_0002.qip
Warning (125092): Tcl Script File asyn_fifo.qip not found
    Info (125063): set_global_assignment -name QIP_FILE asyn_fifo.qip
Warning (125092): Tcl Script File V/vga_pll/vga_pll_0002.qip not found
    Info (125063): set_global_assignment -name QIP_FILE V/vga_pll/vga_pll_0002.qip
Warning (125092): Tcl Script File asyn_fifo.qip not found
    Info (125063): set_global_assignment -name QIP_FILE asyn_fifo.qip
Warning (125092): Tcl Script File V/vga_pll/vga_pll_0002.qip not found
    Info (125063): set_global_assignment -name QIP_FILE V/vga_pll/vga_pll_0002.qip
Warning (125092): Tcl Script File asyn_fifo.qip not found
    Info (125063): set_global_assignment -name QIP_FILE asyn_fifo.qip
Warning (125092): Tcl Script File V/vga_pll/vga_pll_0002.qip not found
    Info (125063): set_global_assignment -name QIP_FILE V/vga_pll/vga_pll_0002.qip
Warning (125092): Tcl Script File asyn_fifo.qip not found
    Info (125063): set_global_assignment -name QIP_FILE asyn_fifo.qip
Warning (125092): Tcl Script File V/vga_pll/vga_pll_0002.qip not found
    Info (125063): set_global_assignment -name QIP_FILE V/vga_pll/vga_pll_0002.qip
Warning (125092): Tcl Script File asyn_fifo.qip not found
    Info (125063): set_global_assignment -name QIP_FILE asyn_fifo.qip
Warning (125092): Tcl Script File V/vga_pll/vga_pll_0002.qip not found
    Info (125063): set_global_assignment -name QIP_FILE V/vga_pll/vga_pll_0002.qip
Warning (125092): Tcl Script File asyn_fifo.qip not found
    Info (125063): set_global_assignment -name QIP_FILE asyn_fifo.qip
Warning (125092): Tcl Script File V/vga_pll/vga_pll_0002.qip not found
    Info (125063): set_global_assignment -name QIP_FILE V/vga_pll/vga_pll_0002.qip
Warning (125092): Tcl Script File asyn_fifo.qip not found
    Info (125063): set_global_assignment -name QIP_FILE asyn_fifo.qip
Warning (125092): Tcl Script File V/vga_pll/vga_pll_0002.qip not found
    Info (125063): set_global_assignment -name QIP_FILE V/vga_pll/vga_pll_0002.qip
Warning (125092): Tcl Script File asyn_fifo.qip not found
    Info (125063): set_global_assignment -name QIP_FILE asyn_fifo.qip
Warning (125092): Tcl Script File V/vga_pll/vga_pll_0002.qip not found
    Info (125063): set_global_assignment -name QIP_FILE V/vga_pll/vga_pll_0002.qip
Warning (125092): Tcl Script File asyn_fifo.qip not found
    Info (125063): set_global_assignment -name QIP_FILE asyn_fifo.qip
Warning (125092): Tcl Script File V/vga_pll/vga_pll_0002.qip not found
    Info (125063): set_global_assignment -name QIP_FILE V/vga_pll/vga_pll_0002.qip
Warning (125092): Tcl Script File V/vga_pll/vga_pll_0002.qip not found
    Info (125063): set_global_assignment -name QIP_FILE V/vga_pll/vga_pll_0002.qip
Warning (125092): Tcl Script File asyn_fifo.qip not found
    Info (125063): set_global_assignment -name QIP_FILE asyn_fifo.qip
Warning (125092): Tcl Script File asyn_fifo.qip not found
    Info (125063): set_global_assignment -name QIP_FILE asyn_fifo.qip
Warning (125092): Tcl Script File V/vga_pll/vga_pll_0002.qip not found
    Info (125063): set_global_assignment -name QIP_FILE V/vga_pll/vga_pll_0002.qip
Warning (125092): Tcl Script File asyn_fifo.qip not found
    Info (125063): set_global_assignment -name QIP_FILE asyn_fifo.qip
Warning (125092): Tcl Script File V/vga_pll/vga_pll_0002.qip not found
    Info (125063): set_global_assignment -name QIP_FILE V/vga_pll/vga_pll_0002.qip
Warning (125092): Tcl Script File asyn_fifo.qip not found
    Info (125063): set_global_assignment -name QIP_FILE asyn_fifo.qip
Warning (125092): Tcl Script File V/vga_pll/vga_pll_0002.qip not found
    Info (125063): set_global_assignment -name QIP_FILE V/vga_pll/vga_pll_0002.qip
Warning (125092): Tcl Script File asyn_fifo.qip not found
    Info (125063): set_global_assignment -name QIP_FILE asyn_fifo.qip
Warning (125092): Tcl Script File V/vga_pll/vga_pll_0002.qip not found
    Info (125063): set_global_assignment -name QIP_FILE V/vga_pll/vga_pll_0002.qip
Warning (125092): Tcl Script File asyn_fifo.qip not found
    Info (125063): set_global_assignment -name QIP_FILE asyn_fifo.qip
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "CAMERA_I2C_SCL" and its non-tri-state driver. File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/de1_soc_d8m_lb_rtl.v Line: 44
    Warning (13035): Inserted always-enabled tri-state buffer between "MIPI_I2C_SCL" and its non-tri-state driver. File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/de1_soc_d8m_lb_rtl.v Line: 48
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "CAMERA_I2C_SCL~synth" File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/de1_soc_d8m_lb_rtl.v Line: 44
    Warning (13010): Node "MIPI_I2C_SCL~synth" File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/de1_soc_d8m_lb_rtl.v Line: 48
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0[2]" is stuck at VCC File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/de1_soc_d8m_lb_rtl.v Line: 26
    Warning (13410): Pin "HEX0[5]" is stuck at VCC File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/de1_soc_d8m_lb_rtl.v Line: 26
    Warning (13410): Pin "HEX0[7]" is stuck at VCC File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/de1_soc_d8m_lb_rtl.v Line: 26
    Warning (13410): Pin "HEX1[0]" is stuck at GND File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/de1_soc_d8m_lb_rtl.v Line: 27
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/de1_soc_d8m_lb_rtl.v Line: 27
    Warning (13410): Pin "HEX1[2]" is stuck at GND File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/de1_soc_d8m_lb_rtl.v Line: 27
    Warning (13410): Pin "HEX1[3]" is stuck at GND File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/de1_soc_d8m_lb_rtl.v Line: 27
    Warning (13410): Pin "HEX4[2]" is stuck at GND File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/de1_soc_d8m_lb_rtl.v Line: 30
    Warning (13410): Pin "HEX4[3]" is stuck at GND File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/de1_soc_d8m_lb_rtl.v Line: 30
    Warning (13410): Pin "HEX4[4]" is stuck at GND File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/de1_soc_d8m_lb_rtl.v Line: 30
    Warning (13410): Pin "HEX4[5]" is stuck at GND File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/de1_soc_d8m_lb_rtl.v Line: 30
    Warning (13410): Pin "HEX4[6]" is stuck at GND File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/de1_soc_d8m_lb_rtl.v Line: 30
    Warning (13410): Pin "HEX4[7]" is stuck at GND File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/de1_soc_d8m_lb_rtl.v Line: 30
    Warning (13410): Pin "HEX5[0]" is stuck at GND File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/de1_soc_d8m_lb_rtl.v Line: 31
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/de1_soc_d8m_lb_rtl.v Line: 31
    Warning (13410): Pin "HEX5[2]" is stuck at GND File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/de1_soc_d8m_lb_rtl.v Line: 31
    Warning (13410): Pin "HEX5[3]" is stuck at GND File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/de1_soc_d8m_lb_rtl.v Line: 31
    Warning (13410): Pin "HEX5[4]" is stuck at GND File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/de1_soc_d8m_lb_rtl.v Line: 31
    Warning (13410): Pin "HEX2[7]" is stuck at GND File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/de1_soc_d8m_lb_rtl.v Line: 28
    Warning (13410): Pin "HEX3[0]" is stuck at GND File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/de1_soc_d8m_lb_rtl.v Line: 29
    Warning (13410): Pin "HEX3[1]" is stuck at GND File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/de1_soc_d8m_lb_rtl.v Line: 29
    Warning (13410): Pin "HEX3[2]" is stuck at GND File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/de1_soc_d8m_lb_rtl.v Line: 29
    Warning (13410): Pin "HEX3[3]" is stuck at GND File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/de1_soc_d8m_lb_rtl.v Line: 29
    Warning (13410): Pin "HEX3[4]" is stuck at GND File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/de1_soc_d8m_lb_rtl.v Line: 29
    Warning (13410): Pin "HEX3[5]" is stuck at GND File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/de1_soc_d8m_lb_rtl.v Line: 29
    Warning (13410): Pin "HEX3[6]" is stuck at GND File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/de1_soc_d8m_lb_rtl.v Line: 29
    Warning (13410): Pin "HEX3[7]" is stuck at GND File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/de1_soc_d8m_lb_rtl.v Line: 29
    Warning (13410): Pin "HEX4[0]" is stuck at GND File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/de1_soc_d8m_lb_rtl.v Line: 30
    Warning (13410): Pin "HEX4[1]" is stuck at GND File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/de1_soc_d8m_lb_rtl.v Line: 30
    Warning (13410): Pin "HEX1[4]" is stuck at GND File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/de1_soc_d8m_lb_rtl.v Line: 27
    Warning (13410): Pin "HEX1[5]" is stuck at GND File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/de1_soc_d8m_lb_rtl.v Line: 27
    Warning (13410): Pin "HEX1[6]" is stuck at GND File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/de1_soc_d8m_lb_rtl.v Line: 27
    Warning (13410): Pin "HEX1[7]" is stuck at GND File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/de1_soc_d8m_lb_rtl.v Line: 27
    Warning (13410): Pin "HEX2[0]" is stuck at GND File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/de1_soc_d8m_lb_rtl.v Line: 28
    Warning (13410): Pin "HEX2[1]" is stuck at GND File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/de1_soc_d8m_lb_rtl.v Line: 28
    Warning (13410): Pin "HEX2[2]" is stuck at GND File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/de1_soc_d8m_lb_rtl.v Line: 28
    Warning (13410): Pin "HEX2[3]" is stuck at GND File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/de1_soc_d8m_lb_rtl.v Line: 28
    Warning (13410): Pin "HEX2[4]" is stuck at GND File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/de1_soc_d8m_lb_rtl.v Line: 28
    Warning (13410): Pin "HEX2[5]" is stuck at GND File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/de1_soc_d8m_lb_rtl.v Line: 28
    Warning (13410): Pin "HEX2[6]" is stuck at GND File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/de1_soc_d8m_lb_rtl.v Line: 28
    Warning (13410): Pin "HEX5[5]" is stuck at GND File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/de1_soc_d8m_lb_rtl.v Line: 31
    Warning (13410): Pin "HEX5[6]" is stuck at GND File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/de1_soc_d8m_lb_rtl.v Line: 31
    Warning (13410): Pin "HEX5[7]" is stuck at GND File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/de1_soc_d8m_lb_rtl.v Line: 31
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/de1_soc_d8m_lb_rtl.v Line: 40
    Warning (13410): Pin "CAMERA_PWDN_n" is stuck at VCC File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/de1_soc_d8m_lb_rtl.v Line: 46
    Warning (13410): Pin "MIPI_CS_n" is stuck at GND File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/de1_soc_d8m_lb_rtl.v Line: 47
    Warning (13410): Pin "MIPI_MCLK" is stuck at GND File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/de1_soc_d8m_lb_rtl.v Line: 50
    Warning (13410): Pin "MIPI_RESET_n" is stuck at VCC File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/de1_soc_d8m_lb_rtl.v Line: 57
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 77 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|const_zero_sig" File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_CAMERA_CONFIG.v Line: 213
    Info (17048): Logic cell "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|const_zero_sig" File: C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v Line: 274
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 35 of its 87 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 52 missing sources or connections.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 14 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance video_pll:MIPI_clk|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Info (21057): Implemented 51173 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 31 input pins
    Info (21059): Implemented 93 output pins
    Info (21060): Implemented 4 bidirectional pins
    Info (21061): Implemented 50959 logic cells
    Info (21064): Implemented 57 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 27 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 272 warnings
    Info: Peak virtual memory: 5331 megabytes
    Info: Processing ended: Wed May 29 15:43:12 2024
    Info: Elapsed time: 00:01:07
    Info: Total CPU time (on all processors): 00:01:43


