Info: Starting: Create HDL design files for synthesis
Info: qsys-generate H:\juanjm2_git\micArray\Working_Code\de1_soc_GHRD\aud_32.qsys --synthesis=VERILOG --output-directory=H:\juanjm2_git\micArray\Working_Code\de1_soc_GHRD\aud_32\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading de1_soc_GHRD/aud_32.qsys
Progress: Reading input file
Progress: Adding audio_0 [altera_up_avalon_audio 17.1]
Progress: Parameterizing module audio_0
Progress: Adding audio_and_video_config_0 [altera_up_avalon_audio_and_video_config 17.1]
Progress: Parameterizing module audio_and_video_config_0
Progress: Adding clk_0 [clock_source 17.1]
Progress: Parameterizing module clk_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: aud_32.audio_and_video_config_0: audio_and_video_config_0.avalon_av_config_slave must be connected to an Avalon-MM master
Info: aud_32: Generating aud_32 "aud_32" for QUARTUS_SYNTH
Info: audio_0: Starting Generation of Audio Controller
Info: audio_0: "aud_32" instantiated altera_up_avalon_audio "audio_0"
Info: audio_and_video_config_0: Starting Generation of Audio and Video Config
Info: audio_and_video_config_0: "aud_32" instantiated altera_up_avalon_audio_and_video_config "audio_and_video_config_0"
Info: rst_controller: "aud_32" instantiated altera_reset_controller "rst_controller"
Info: aud_32: Done "aud_32" with 4 modules, 25 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
