# //  Questa Sim-64
# //  Version 10.6c win64 Jul 26 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# vsim waveform.wlf 
# Start time: 15:10:09 on Mar 19,2023
# ** Error (suppressible): (vsim-19) Failed to access library 'waveform' at "waveform".
# No such file or directory. (errno = ENOENT)
# Error loading design
# End time: 15:10:09 on Mar 19,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vsim work.tb
# vsim work.tb 
# Start time: 15:14:02 on Mar 19,2023
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.tb_sv_unit(fast)
# Loading work.tb(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.axi_if(fast)
# Loading C:/questasim64_10.6c/uvm-1.1d\win64\uvm_dpi.dll
add wave -position insertpoint  \
sim:/tb/vif/wdata \
sim:/tb/vif/rdata
run
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test test...
# ------------------------------
# UVM_INFO C:\questasim64_10.6c\axi_memory\tb\tb.sv(86) @ 0: uvm_test_top.env.a.seqr@@rdut [SEQ] Sending RST Transaction to DRV
# UVM_INFO C:\questasim64_10.6c\axi_memory\tb\tb.sv(246) @ 0: uvm_test_top.env.a.d [DRV] System Reset : Start of Simulation
# UVM_INFO C:\questasim64_10.6c\axi_memory\tb\tb.sv(659) @ 5: uvm_test_top.env.a.m [MON] System Reset Detected
# ------------------------------
# UVM_INFO C:\questasim64_10.6c\axi_memory\tb\tb.sv(86) @ 5: uvm_test_top.env.a.seqr@@rdut [SEQ] Sending RST Transaction to DRV
# UVM_INFO C:\questasim64_10.6c\axi_memory\tb\tb.sv(246) @ 5: uvm_test_top.env.a.d [DRV] System Reset : Start of Simulation
# UVM_INFO C:\questasim64_10.6c\axi_memory\tb\tb.sv(659) @ 15: uvm_test_top.env.a.m [MON] System Reset Detected
# ------------------------------
# UVM_INFO C:\questasim64_10.6c\axi_memory\tb\tb.sv(86) @ 15: uvm_test_top.env.a.seqr@@rdut [SEQ] Sending RST Transaction to DRV
# UVM_INFO C:\questasim64_10.6c\axi_memory\tb\tb.sv(246) @ 15: uvm_test_top.env.a.d [DRV] System Reset : Start of Simulation
# UVM_INFO C:\questasim64_10.6c\axi_memory\tb\tb.sv(659) @ 25: uvm_test_top.env.a.m [MON] System Reset Detected
# ------------------------------
# UVM_INFO C:\questasim64_10.6c\axi_memory\tb\tb.sv(86) @ 25: uvm_test_top.env.a.seqr@@rdut [SEQ] Sending RST Transaction to DRV
# UVM_INFO C:\questasim64_10.6c\axi_memory\tb\tb.sv(246) @ 25: uvm_test_top.env.a.d [DRV] System Reset : Start of Simulation
# UVM_INFO C:\questasim64_10.6c\axi_memory\tb\tb.sv(659) @ 35: uvm_test_top.env.a.m [MON] System Reset Detected
# ------------------------------
# UVM_INFO C:\questasim64_10.6c\axi_memory\tb\tb.sv(86) @ 35: uvm_test_top.env.a.seqr@@rdut [SEQ] Sending RST Transaction to DRV
# UVM_INFO C:\questasim64_10.6c\axi_memory\tb\tb.sv(246) @ 35: uvm_test_top.env.a.d [DRV] System Reset : Start of Simulation
# UVM_INFO C:\questasim64_10.6c\axi_memory\tb\tb.sv(659) @ 45: uvm_test_top.env.a.m [MON] System Reset Detected
# UVM_INFO C:\questasim64_10.6c\axi_memory\tb\tb.sv(659) @ 55: uvm_test_top.env.a.m [MON] System Reset Detected
# ------------------------------
# UVM_INFO C:\questasim64_10.6c\axi_memory\tb\tb.sv(144) @ 65: uvm_test_top.env.a.seqr@@vwrrdincr [SEQ] Sending INCR mode Transaction to DRV
# UVM_INFO C:\questasim64_10.6c\axi_memory\tb\tb.sv(659) @ 65: uvm_test_top.env.a.m [MON] System Reset Detected
# UVM_INFO C:\questasim64_10.6c\axi_memory\tb\tb.sv(582) @ 65: uvm_test_top.env.a.d [DRV] INCR Mode Write -> Read WLEN:8 WSIZE:2
# UVM_INFO C:\questasim64_10.6c\axi_memory\tb\tb.sv(352) @ 65: uvm_test_top.env.a.d [DRV] INCR Mode Write Transaction Started
run
run
run
run
# UVM_INFO C:\questasim64_10.6c\axi_memory\tb\tb.sv(396) @ 415: uvm_test_top.env.a.d [DRV] INCR Mode Read Transaction Started
run
run
# UVM_INFO C:\questasim64_10.6c\axi_memory\tb\tb.sv(641) @ 665: uvm_test_top.env.a.m [MON] Test Passed err :0 wrresp :0 rdresp :0 
# ------------------------------
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 695: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   26
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [DRV]     8
# [MON]     8
# [Questa UVM]     2
# [RNTST]     1
# [SEQ]     6
# [TEST_DONE]     1
# ** Note: $finish    : C:/questasim64_10.6c/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 695 ns  Iteration: 54  Instance: /tb
# 1
# Break in Task uvm_pkg/uvm_root::run_test at C:/questasim64_10.6c/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
add wave -position insertpoint  \
sim:/tb/vif/next_addrwr \
sim:/tb/vif/next_addrrd
restart
# Closing VCD file "dump.vcd"
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading mtiUvm.uvm_pkg
# Loading work.tb_sv_unit(fast)
# Loading work.tb(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.axi_if(fast)
# Loading C:/questasim64_10.6c/uvm-1.1d\win64\uvm_dpi.dll
run
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test test...
# ------------------------------
# UVM_INFO C:\questasim64_10.6c\axi_memory\tb\tb.sv(86) @ 0: uvm_test_top.env.a.seqr@@rdut [SEQ] Sending RST Transaction to DRV
# UVM_INFO C:\questasim64_10.6c\axi_memory\tb\tb.sv(246) @ 0: uvm_test_top.env.a.d [DRV] System Reset : Start of Simulation
# UVM_INFO C:\questasim64_10.6c\axi_memory\tb\tb.sv(659) @ 5: uvm_test_top.env.a.m [MON] System Reset Detected
# ------------------------------
# UVM_INFO C:\questasim64_10.6c\axi_memory\tb\tb.sv(86) @ 5: uvm_test_top.env.a.seqr@@rdut [SEQ] Sending RST Transaction to DRV
# UVM_INFO C:\questasim64_10.6c\axi_memory\tb\tb.sv(246) @ 5: uvm_test_top.env.a.d [DRV] System Reset : Start of Simulation
# UVM_INFO C:\questasim64_10.6c\axi_memory\tb\tb.sv(659) @ 15: uvm_test_top.env.a.m [MON] System Reset Detected
# ------------------------------
# UVM_INFO C:\questasim64_10.6c\axi_memory\tb\tb.sv(86) @ 15: uvm_test_top.env.a.seqr@@rdut [SEQ] Sending RST Transaction to DRV
# UVM_INFO C:\questasim64_10.6c\axi_memory\tb\tb.sv(246) @ 15: uvm_test_top.env.a.d [DRV] System Reset : Start of Simulation
# UVM_INFO C:\questasim64_10.6c\axi_memory\tb\tb.sv(659) @ 25: uvm_test_top.env.a.m [MON] System Reset Detected
# ------------------------------
# UVM_INFO C:\questasim64_10.6c\axi_memory\tb\tb.sv(86) @ 25: uvm_test_top.env.a.seqr@@rdut [SEQ] Sending RST Transaction to DRV
# UVM_INFO C:\questasim64_10.6c\axi_memory\tb\tb.sv(246) @ 25: uvm_test_top.env.a.d [DRV] System Reset : Start of Simulation
# UVM_INFO C:\questasim64_10.6c\axi_memory\tb\tb.sv(659) @ 35: uvm_test_top.env.a.m [MON] System Reset Detected
# ------------------------------
# UVM_INFO C:\questasim64_10.6c\axi_memory\tb\tb.sv(86) @ 35: uvm_test_top.env.a.seqr@@rdut [SEQ] Sending RST Transaction to DRV
# UVM_INFO C:\questasim64_10.6c\axi_memory\tb\tb.sv(246) @ 35: uvm_test_top.env.a.d [DRV] System Reset : Start of Simulation
# UVM_INFO C:\questasim64_10.6c\axi_memory\tb\tb.sv(659) @ 45: uvm_test_top.env.a.m [MON] System Reset Detected
# UVM_INFO C:\questasim64_10.6c\axi_memory\tb\tb.sv(659) @ 55: uvm_test_top.env.a.m [MON] System Reset Detected
# ------------------------------
# UVM_INFO C:\questasim64_10.6c\axi_memory\tb\tb.sv(144) @ 65: uvm_test_top.env.a.seqr@@vwrrdincr [SEQ] Sending INCR mode Transaction to DRV
# UVM_INFO C:\questasim64_10.6c\axi_memory\tb\tb.sv(659) @ 65: uvm_test_top.env.a.m [MON] System Reset Detected
# UVM_INFO C:\questasim64_10.6c\axi_memory\tb\tb.sv(582) @ 65: uvm_test_top.env.a.d [DRV] INCR Mode Write -> Read WLEN:8 WSIZE:2
# UVM_INFO C:\questasim64_10.6c\axi_memory\tb\tb.sv(352) @ 65: uvm_test_top.env.a.d [DRV] INCR Mode Write Transaction Started
run
run
run
run
# UVM_INFO C:\questasim64_10.6c\axi_memory\tb\tb.sv(396) @ 415: uvm_test_top.env.a.d [DRV] INCR Mode Read Transaction Started
run
run
# UVM_INFO C:\questasim64_10.6c\axi_memory\tb\tb.sv(641) @ 665: uvm_test_top.env.a.m [MON] Test Passed err :0 wrresp :0 rdresp :0 
# ------------------------------
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 695: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   26
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [DRV]     8
# [MON]     8
# [Questa UVM]     2
# [RNTST]     1
# [SEQ]     6
# [TEST_DONE]     1
# ** Note: $finish    : C:/questasim64_10.6c/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 695 ns  Iteration: 54  Instance: /tb
# 1
# Break in Task uvm_pkg/uvm_root::run_test at C:/questasim64_10.6c/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
run
# End time: 15:30:11 on Mar 19,2023, Elapsed time: 0:16:09
# Errors: 0, Warnings: 0
