$version Generated by VerilatedVcd $end
$timescale 1s $end

 $scope module TOP $end
  $var wire  4 & a [3:0] $end
  $var wire  4 ' b [3:0] $end
  $var wire  1 ( cin $end
  $var wire  1 * cout $end
  $var wire  4 ) sum [3:0] $end
  $scope module addr_4 $end
   $var wire  4 & a [3:0] $end
   $var wire  4 ' b [3:0] $end
   $var wire  1 ( cin $end
   $var wire  1 * cout $end
   $var wire  4 ) sum [3:0] $end
   $var wire  1 + sum0 $end
   $var wire  1 , sum1 $end
   $var wire  1 - sum2 $end
   $var wire  1 . sum3 $end
   $var wire  1 # temp0 $end
   $var wire  1 $ temp1 $end
   $var wire  1 % temp2 $end
   $scope module ins1 $end
    $var wire  1 / a $end
    $var wire  1 0 b $end
    $var wire  1 ( cin $end
    $var wire  1 # cout $end
    $var wire  1 + sum $end
   $upscope $end
   $scope module ins2 $end
    $var wire  1 1 a $end
    $var wire  1 2 b $end
    $var wire  1 # cin $end
    $var wire  1 $ cout $end
    $var wire  1 , sum $end
   $upscope $end
   $scope module ins3 $end
    $var wire  1 3 a $end
    $var wire  1 4 b $end
    $var wire  1 $ cin $end
    $var wire  1 % cout $end
    $var wire  1 - sum $end
   $upscope $end
   $scope module ins4 $end
    $var wire  1 5 a $end
    $var wire  1 6 b $end
    $var wire  1 % cin $end
    $var wire  1 * cout $end
    $var wire  1 . sum $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#1
0#
0$
0%
b0000 &
b0000 '
0(
b0000 )
0*
0+
0,
0-
0.
0/
00
01
02
03
04
05
06
#2
1#
b0001 &
b0001 '
b0010 )
1,
1/
10
#3
0#
1$
b0010 &
b0010 '
b0100 )
0,
1-
0/
00
11
12
#4
0$
b0000 &
b0000 '
1(
b0001 )
1+
0-
01
02
#5
1#
1$
b1000 &
b1011 '
b0100 )
1*
0+
1-
10
12
15
16
#6
0#
b0010 &
b0010 '
b0101 )
0*
1+
00
11
05
06
#7
