// Seed: 2975588080
module module_0 ();
  id_1(
      .id_0(id_2), .id_1(-1), .id_2(id_3), .id_3(-1), .id_4(-1), .id_5(-1'b0)
  );
  wire id_4, id_5;
  supply0 id_6, id_7 = -1, id_8, id_9, id_10;
  parameter id_11 = 1;
  wire id_12;
  wire id_13;
  assign module_1.type_2 = 0;
endmodule
module module_1 (
    output uwire id_0,
    input logic id_1,
    input tri1 id_2,
    output logic id_3,
    input supply0 id_4
);
  parameter id_6 = -1'b0;
  module_0 modCall_1 ();
  always id_3 <= 1'b0;
  assign id_3 = id_1;
endmodule
