// Seed: 4269117400
module module_0 ();
  always disable id_1;
endmodule
module module_1 (
    output wor id_0,
    input tri0 id_1,
    input wor id_2,
    output supply0 id_3,
    output wand id_4,
    input wand id_5
    , id_8,
    input tri0 id_6
);
  assign id_0 = 1;
  wire id_9;
  assign id_0 = 1 / id_1 - id_8;
  wire id_10;
  module_0();
endmodule
module module_2 (
    output supply1 id_0,
    input supply1 id_1,
    input uwire id_2,
    output tri0 id_3,
    input tri0 id_4,
    input tri0 id_5,
    output wand id_6
);
  tri1 id_8;
  supply1 id_9 = 1'b0;
  module_0();
  wire id_10;
  always @(posedge 1 != 1 <= 1'b0 or posedge id_5) #1;
  assign id_3 = !id_8;
endmodule
