# SOME DESCRIPTIVE TITLE.
# Copyright (C) 2018 - 2024, SpinalHDL
# This file is distributed under the same license as the SpinalHDL package.
# FIRST AUTHOR <EMAIL@ADDRESS>, YEAR.
#
#, fuzzy
msgid ""
msgstr ""
"Project-Id-Version: SpinalHDL \n"
"Report-Msgid-Bugs-To: \n"
"POT-Creation-Date: 2024-01-02 16:09+0000\n"
"PO-Revision-Date: YEAR-MO-DA HO:MI+ZONE\n"
"Last-Translator: FULL NAME <EMAIL@ADDRESS>\n"
"Language-Team: LANGUAGE <LL@li.org>\n"
"MIME-Version: 1.0\n"
"Content-Type: text/plain; charset=UTF-8\n"
"Content-Transfer-Encoding: 8bit\n"

#: ../../SpinalHDL/Libraries/Misc/PLIC/plic_mapper.rst:7
msgid "Plic Mapper"
msgstr ""

#: ../../SpinalHDL/Libraries/Misc/PLIC/plic_mapper.rst:9
msgid "The PLIC Mapper defines the register generation and access for a PLIC (Platform Level Interrupt Controller."
msgstr ""

#: ../../SpinalHDL/Libraries/Misc/PLIC/plic_mapper.rst:12
msgid "``PlicMapper.apply``"
msgstr ""

#: ../../SpinalHDL/Libraries/Misc/PLIC/plic_mapper.rst:14
msgid "``(bus: BusSlaveFactory, mapping: PlicMapping)(gateways : Seq[PlicGateway], targets : Seq[PlicTarget])``"
msgstr ""

#: ../../SpinalHDL/Libraries/Misc/PLIC/plic_mapper.rst:16
msgid "args for PlicMapper:"
msgstr ""

#: ../../SpinalHDL/Libraries/Misc/PLIC/plic_mapper.rst:18
msgid "**bus**: bus to which this ctrl is attached"
msgstr ""

#: ../../SpinalHDL/Libraries/Misc/PLIC/plic_mapper.rst:19
msgid "**mapping**: a mapping configuration (see above)"
msgstr ""

#: ../../SpinalHDL/Libraries/Misc/PLIC/plic_mapper.rst:20
msgid "**gateways**: a sequence of PlicGateway (interrupt sources) to generate the bus access control"
msgstr ""

#: ../../SpinalHDL/Libraries/Misc/PLIC/plic_mapper.rst:21
msgid "**targets**: the sequence of PlicTarget (eg. multiple cores) to generate the bus access control"
msgstr ""

#: ../../SpinalHDL/Libraries/Misc/PLIC/plic_mapper.rst:24
msgid "It follows the interface given by riscv: https://github.com/riscv/riscv-plic-spec/blob/master/riscv-plic.adoc"
msgstr ""

#: ../../SpinalHDL/Libraries/Misc/PLIC/plic_mapper.rst:26
msgid "As of now, two memory mappings are available :"
msgstr ""

#: ../../SpinalHDL/Libraries/Misc/PLIC/plic_mapper.rst:29
msgid "``PlicMapping.sifive``"
msgstr ""

#: ../../SpinalHDL/Libraries/Misc/PLIC/plic_mapper.rst:30
msgid "Follows the SiFive PLIC mapping (eg. `E31 core complex Manual <https://sifive.cdn.prismic.io/sifive/9169d157-0d50-4005-a289-36c684de671b_e31_core_complex_manual_21G1.pdf>`_ ), basically a full fledged PLIC"
msgstr ""

#: ../../SpinalHDL/Libraries/Misc/PLIC/plic_mapper.rst:33
msgid "``PlicMapping.light``"
msgstr ""

#: ../../SpinalHDL/Libraries/Misc/PLIC/plic_mapper.rst:34
msgid "This mapping generates a lighter PLIC, at the cost of some missing optional features:"
msgstr ""

#: ../../SpinalHDL/Libraries/Misc/PLIC/plic_mapper.rst:36
msgid "no reading the intrerrupt's priority"
msgstr ""

#: ../../SpinalHDL/Libraries/Misc/PLIC/plic_mapper.rst:37
msgid "no reading the interrupts's pending bit (must use the claim/complete mechanism)"
msgstr ""

#: ../../SpinalHDL/Libraries/Misc/PLIC/plic_mapper.rst:38
msgid "no reading the target's threshold"
msgstr ""

#: ../../SpinalHDL/Libraries/Misc/PLIC/plic_mapper.rst:40
msgid "The rest of the registers & logic is generated."
msgstr ""
