digraph "CFG for '_Z13shared4R25opsPfS_S_i' function" {
	label="CFG for '_Z13shared4R25opsPfS_S_i' function";

	Node0x5096790 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%4:\l  %5 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %6 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %7 = getelementptr i8, i8 addrspace(4)* %6, i64 4\l  %8 = bitcast i8 addrspace(4)* %7 to i16 addrspace(4)*\l  %9 = load i16, i16 addrspace(4)* %8, align 4, !range !4, !invariant.load !5\l  %10 = zext i16 %9 to i32\l  %11 = mul i32 %5, %10\l  %12 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %13 = add i32 %11, %12\l  %14 = icmp slt i32 %13, %3\l  br i1 %14, label %15, label %20\l|{<s0>T|<s1>F}}"];
	Node0x5096790:s0 -> Node0x50986a0;
	Node0x5096790:s1 -> Node0x5098730;
	Node0x50986a0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%15:\l15:                                               \l  %16 = sext i32 %13 to i64\l  %17 = getelementptr inbounds float, float addrspace(1)* %0, i64 %16\l  %18 = load float, float addrspace(1)* %17, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %19 = getelementptr inbounds [512 x float], [512 x float] addrspace(3)*\l... @_ZZ13shared4R25opsPfS_S_iE4Smem, i32 0, i32 %12\l  store float %18, float addrspace(3)* %19, align 4, !tbaa !7\l  br label %20\l}"];
	Node0x50986a0 -> Node0x5098730;
	Node0x5098730 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%20:\l20:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  br i1 %14, label %21, label %70\l|{<s0>T|<s1>F}}"];
	Node0x5098730:s0 -> Node0x5099d20;
	Node0x5098730:s1 -> Node0x5099d70;
	Node0x5099d20 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%21:\l21:                                               \l  %22 = sext i32 %13 to i64\l  %23 = getelementptr inbounds float, float addrspace(1)* %1, i64 %22\l  %24 = load float, float addrspace(1)* %23, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %25 = fpext float %24 to double\l  %26 = fmul contract double %25, 0x3FC9F267068A55EC\l  %27 = fptrunc double %26 to float\l  %28 = getelementptr inbounds float, float addrspace(1)* %0, i64 %22\l  %29 = load float, float addrspace(1)* %28, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %30 = fdiv contract float %29, 3.000000e+00\l  %31 = fmul contract float %24, 1.700000e+01\l  %32 = fadd contract float %31, %30\l  %33 = fmul contract float %29, %29\l  %34 = fsub contract float %32, %33\l  %35 = fmul contract float %24, 3.000000e+00\l  %36 = fadd contract float %35, %34\l  %37 = fmul contract float %29, 4.000000e+00\l  %38 = fmul contract float %24, %37\l  %39 = fsub contract float %36, %38\l  %40 = fmul contract float %24, %24\l  %41 = fmul contract float %40, 7.000000e+00\l  %42 = fadd contract float %41, %39\l  %43 = fadd contract float %42, %27\l  %44 = fadd contract float %43, -8.000000e+00\l  %45 = add nuw nsw i32 %12, 1\l  %46 = and i32 %45, 511\l  %47 = getelementptr inbounds [512 x float], [512 x float] addrspace(3)*\l... @_ZZ13shared4R25opsPfS_S_iE4Smem, i32 0, i32 %46\l  %48 = load float, float addrspace(3)* %47, align 4, !tbaa !7\l  %49 = fmul contract float %29, %48\l  %50 = fadd contract float %49, %44\l  %51 = add nuw nsw i32 %12, 2\l  %52 = and i32 %51, 511\l  %53 = getelementptr inbounds [512 x float], [512 x float] addrspace(3)*\l... @_ZZ13shared4R25opsPfS_S_iE4Smem, i32 0, i32 %52\l  %54 = load float, float addrspace(3)* %53, align 4, !tbaa !7\l  %55 = fmul contract float %54, 4.000000e+00\l  %56 = fadd contract float %55, %50\l  %57 = add nuw nsw i32 %12, 3\l  %58 = and i32 %57, 511\l  %59 = getelementptr inbounds [512 x float], [512 x float] addrspace(3)*\l... @_ZZ13shared4R25opsPfS_S_iE4Smem, i32 0, i32 %58\l  %60 = load float, float addrspace(3)* %59, align 4, !tbaa !7\l  %61 = fmul contract float %35, %60\l  %62 = fadd contract float %61, %56\l  %63 = add nuw nsw i32 %12, 4\l  %64 = and i32 %63, 511\l  %65 = getelementptr inbounds [512 x float], [512 x float] addrspace(3)*\l... @_ZZ13shared4R25opsPfS_S_iE4Smem, i32 0, i32 %64\l  %66 = load float, float addrspace(3)* %65, align 4, !tbaa !7\l  %67 = fmul contract float %29, %66\l  %68 = fadd contract float %67, %62\l  %69 = getelementptr inbounds float, float addrspace(1)* %2, i64 %22\l  store float %68, float addrspace(1)* %69, align 4, !tbaa !7\l  br label %70\l}"];
	Node0x5099d20 -> Node0x5099d70;
	Node0x5099d70 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%70:\l70:                                               \l  ret void\l}"];
}
