<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › net › ethernet › intel › igb › e1000_mac.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>e1000_mac.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*******************************************************************************</span>

<span class="cm">  Intel(R) Gigabit Ethernet Linux driver</span>
<span class="cm">  Copyright(c) 2007-2012 Intel Corporation.</span>

<span class="cm">  This program is free software; you can redistribute it and/or modify it</span>
<span class="cm">  under the terms and conditions of the GNU General Public License,</span>
<span class="cm">  version 2, as published by the Free Software Foundation.</span>

<span class="cm">  This program is distributed in the hope it will be useful, but WITHOUT</span>
<span class="cm">  ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or</span>
<span class="cm">  FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for</span>
<span class="cm">  more details.</span>

<span class="cm">  You should have received a copy of the GNU General Public License along with</span>
<span class="cm">  this program; if not, write to the Free Software Foundation, Inc.,</span>
<span class="cm">  51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.</span>

<span class="cm">  The full GNU General Public License is included in this distribution in</span>
<span class="cm">  the file called &quot;COPYING&quot;.</span>

<span class="cm">  Contact Information:</span>
<span class="cm">  e1000-devel Mailing List &lt;e1000-devel@lists.sourceforge.net&gt;</span>
<span class="cm">  Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497</span>

<span class="cm">*******************************************************************************/</span>

<span class="cp">#include &lt;linux/if_ether.h&gt;</span>
<span class="cp">#include &lt;linux/delay.h&gt;</span>
<span class="cp">#include &lt;linux/pci.h&gt;</span>
<span class="cp">#include &lt;linux/netdevice.h&gt;</span>
<span class="cp">#include &lt;linux/etherdevice.h&gt;</span>

<span class="cp">#include &quot;e1000_mac.h&quot;</span>

<span class="cp">#include &quot;igb.h&quot;</span>

<span class="k">static</span> <span class="n">s32</span> <span class="n">igb_set_default_fc</span><span class="p">(</span><span class="k">struct</span> <span class="n">e1000_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">);</span>
<span class="k">static</span> <span class="n">s32</span> <span class="n">igb_set_fc_watermarks</span><span class="p">(</span><span class="k">struct</span> <span class="n">e1000_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">);</span>

<span class="cm">/**</span>
<span class="cm"> *  igb_get_bus_info_pcie - Get PCIe bus information</span>
<span class="cm"> *  @hw: pointer to the HW structure</span>
<span class="cm"> *</span>
<span class="cm"> *  Determines and stores the system bus information for a particular</span>
<span class="cm"> *  network interface.  The following bus information is determined and stored:</span>
<span class="cm"> *  bus speed, bus width, type (PCIe), and PCIe function.</span>
<span class="cm"> **/</span>
<span class="n">s32</span> <span class="nf">igb_get_bus_info_pcie</span><span class="p">(</span><span class="k">struct</span> <span class="n">e1000_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">e1000_bus_info</span> <span class="o">*</span><span class="n">bus</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">hw</span><span class="o">-&gt;</span><span class="n">bus</span><span class="p">;</span>
	<span class="n">s32</span> <span class="n">ret_val</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">pcie_link_status</span><span class="p">;</span>

	<span class="n">bus</span><span class="o">-&gt;</span><span class="n">type</span> <span class="o">=</span> <span class="n">e1000_bus_type_pci_express</span><span class="p">;</span>

	<span class="n">ret_val</span> <span class="o">=</span> <span class="n">igb_read_pcie_cap_reg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span>
					<span class="n">PCI_EXP_LNKSTA</span><span class="p">,</span>
					<span class="o">&amp;</span><span class="n">pcie_link_status</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret_val</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">bus</span><span class="o">-&gt;</span><span class="n">width</span> <span class="o">=</span> <span class="n">e1000_bus_width_unknown</span><span class="p">;</span>
		<span class="n">bus</span><span class="o">-&gt;</span><span class="n">speed</span> <span class="o">=</span> <span class="n">e1000_bus_speed_unknown</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="k">switch</span> <span class="p">(</span><span class="n">pcie_link_status</span> <span class="o">&amp;</span> <span class="n">PCI_EXP_LNKSTA_CLS</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="n">PCI_EXP_LNKSTA_CLS_2_5GB</span>:
			<span class="n">bus</span><span class="o">-&gt;</span><span class="n">speed</span> <span class="o">=</span> <span class="n">e1000_bus_speed_2500</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">PCI_EXP_LNKSTA_CLS_5_0GB</span>:
			<span class="n">bus</span><span class="o">-&gt;</span><span class="n">speed</span> <span class="o">=</span> <span class="n">e1000_bus_speed_5000</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="nl">default:</span>
			<span class="n">bus</span><span class="o">-&gt;</span><span class="n">speed</span> <span class="o">=</span> <span class="n">e1000_bus_speed_unknown</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="n">bus</span><span class="o">-&gt;</span><span class="n">width</span> <span class="o">=</span> <span class="p">(</span><span class="k">enum</span> <span class="n">e1000_bus_width</span><span class="p">)((</span><span class="n">pcie_link_status</span> <span class="o">&amp;</span>
						     <span class="n">PCI_EXP_LNKSTA_NLW</span><span class="p">)</span> <span class="o">&gt;&gt;</span>
						     <span class="n">PCI_EXP_LNKSTA_NLW_SHIFT</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">reg</span> <span class="o">=</span> <span class="n">rd32</span><span class="p">(</span><span class="n">E1000_STATUS</span><span class="p">);</span>
	<span class="n">bus</span><span class="o">-&gt;</span><span class="n">func</span> <span class="o">=</span> <span class="p">(</span><span class="n">reg</span> <span class="o">&amp;</span> <span class="n">E1000_STATUS_FUNC_MASK</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">E1000_STATUS_FUNC_SHIFT</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *  igb_clear_vfta - Clear VLAN filter table</span>
<span class="cm"> *  @hw: pointer to the HW structure</span>
<span class="cm"> *</span>
<span class="cm"> *  Clears the register array which contains the VLAN filter table by</span>
<span class="cm"> *  setting all the values to 0.</span>
<span class="cm"> **/</span>
<span class="kt">void</span> <span class="nf">igb_clear_vfta</span><span class="p">(</span><span class="k">struct</span> <span class="n">e1000_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">offset</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">offset</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">offset</span> <span class="o">&lt;</span> <span class="n">E1000_VLAN_FILTER_TBL_SIZE</span><span class="p">;</span> <span class="n">offset</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">array_wr32</span><span class="p">(</span><span class="n">E1000_VFTA</span><span class="p">,</span> <span class="n">offset</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">wrfl</span><span class="p">();</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *  igb_write_vfta - Write value to VLAN filter table</span>
<span class="cm"> *  @hw: pointer to the HW structure</span>
<span class="cm"> *  @offset: register offset in VLAN filter table</span>
<span class="cm"> *  @value: register value written to VLAN filter table</span>
<span class="cm"> *</span>
<span class="cm"> *  Writes value at the given offset in the register array which stores</span>
<span class="cm"> *  the VLAN filter table.</span>
<span class="cm"> **/</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">igb_write_vfta</span><span class="p">(</span><span class="k">struct</span> <span class="n">e1000_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span> <span class="n">u32</span> <span class="n">offset</span><span class="p">,</span> <span class="n">u32</span> <span class="n">value</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">array_wr32</span><span class="p">(</span><span class="n">E1000_VFTA</span><span class="p">,</span> <span class="n">offset</span><span class="p">,</span> <span class="n">value</span><span class="p">);</span>
	<span class="n">wrfl</span><span class="p">();</span>
<span class="p">}</span>

<span class="cm">/* Due to a hw errata, if the host tries to  configure the VFTA register</span>
<span class="cm"> * while performing queries from the BMC or DMA, then the VFTA in some</span>
<span class="cm"> * cases won&#39;t be written.</span>
<span class="cm"> */</span>

<span class="cm">/**</span>
<span class="cm"> *  igb_clear_vfta_i350 - Clear VLAN filter table</span>
<span class="cm"> *  @hw: pointer to the HW structure</span>
<span class="cm"> *</span>
<span class="cm"> *  Clears the register array which contains the VLAN filter table by</span>
<span class="cm"> *  setting all the values to 0.</span>
<span class="cm"> **/</span>
<span class="kt">void</span> <span class="nf">igb_clear_vfta_i350</span><span class="p">(</span><span class="k">struct</span> <span class="n">e1000_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">offset</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">offset</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">offset</span> <span class="o">&lt;</span> <span class="n">E1000_VLAN_FILTER_TBL_SIZE</span><span class="p">;</span> <span class="n">offset</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">10</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
			<span class="n">array_wr32</span><span class="p">(</span><span class="n">E1000_VFTA</span><span class="p">,</span> <span class="n">offset</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

		<span class="n">wrfl</span><span class="p">();</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *  igb_write_vfta_i350 - Write value to VLAN filter table</span>
<span class="cm"> *  @hw: pointer to the HW structure</span>
<span class="cm"> *  @offset: register offset in VLAN filter table</span>
<span class="cm"> *  @value: register value written to VLAN filter table</span>
<span class="cm"> *</span>
<span class="cm"> *  Writes value at the given offset in the register array which stores</span>
<span class="cm"> *  the VLAN filter table.</span>
<span class="cm"> **/</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">igb_write_vfta_i350</span><span class="p">(</span><span class="k">struct</span> <span class="n">e1000_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span> <span class="n">u32</span> <span class="n">offset</span><span class="p">,</span> <span class="n">u32</span> <span class="n">value</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">10</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">array_wr32</span><span class="p">(</span><span class="n">E1000_VFTA</span><span class="p">,</span> <span class="n">offset</span><span class="p">,</span> <span class="n">value</span><span class="p">);</span>

	<span class="n">wrfl</span><span class="p">();</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *  igb_init_rx_addrs - Initialize receive address&#39;s</span>
<span class="cm"> *  @hw: pointer to the HW structure</span>
<span class="cm"> *  @rar_count: receive address registers</span>
<span class="cm"> *</span>
<span class="cm"> *  Setups the receive address registers by setting the base receive address</span>
<span class="cm"> *  register to the devices MAC address and clearing all the other receive</span>
<span class="cm"> *  address registers to 0.</span>
<span class="cm"> **/</span>
<span class="kt">void</span> <span class="nf">igb_init_rx_addrs</span><span class="p">(</span><span class="k">struct</span> <span class="n">e1000_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span> <span class="n">u16</span> <span class="n">rar_count</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">i</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">mac_addr</span><span class="p">[</span><span class="n">ETH_ALEN</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span><span class="mi">0</span><span class="p">};</span>

	<span class="cm">/* Setup the receive address */</span>
	<span class="n">hw_dbg</span><span class="p">(</span><span class="s">&quot;Programming MAC Address into RAR[0]</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="n">hw</span><span class="o">-&gt;</span><span class="n">mac</span><span class="p">.</span><span class="n">ops</span><span class="p">.</span><span class="n">rar_set</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">hw</span><span class="o">-&gt;</span><span class="n">mac</span><span class="p">.</span><span class="n">addr</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="cm">/* Zero out the other (rar_entry_count - 1) receive addresses */</span>
	<span class="n">hw_dbg</span><span class="p">(</span><span class="s">&quot;Clearing RAR[1-%u]</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">rar_count</span><span class="o">-</span><span class="mi">1</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">rar_count</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">hw</span><span class="o">-&gt;</span><span class="n">mac</span><span class="p">.</span><span class="n">ops</span><span class="p">.</span><span class="n">rar_set</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">mac_addr</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *  igb_vfta_set - enable or disable vlan in VLAN filter table</span>
<span class="cm"> *  @hw: pointer to the HW structure</span>
<span class="cm"> *  @vid: VLAN id to add or remove</span>
<span class="cm"> *  @add: if true add filter, if false remove</span>
<span class="cm"> *</span>
<span class="cm"> *  Sets or clears a bit in the VLAN filter table array based on VLAN id</span>
<span class="cm"> *  and if we are adding or removing the filter</span>
<span class="cm"> **/</span>
<span class="n">s32</span> <span class="nf">igb_vfta_set</span><span class="p">(</span><span class="k">struct</span> <span class="n">e1000_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span> <span class="n">u32</span> <span class="n">vid</span><span class="p">,</span> <span class="n">bool</span> <span class="n">add</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">index</span> <span class="o">=</span> <span class="p">(</span><span class="n">vid</span> <span class="o">&gt;&gt;</span> <span class="n">E1000_VFTA_ENTRY_SHIFT</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">E1000_VFTA_ENTRY_MASK</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">mask</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">vid</span> <span class="o">&amp;</span> <span class="n">E1000_VFTA_ENTRY_BIT_SHIFT_MASK</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">vfta</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">igb_adapter</span> <span class="o">*</span><span class="n">adapter</span> <span class="o">=</span> <span class="n">hw</span><span class="o">-&gt;</span><span class="n">back</span><span class="p">;</span>
	<span class="n">s32</span> <span class="n">ret_val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">vfta</span> <span class="o">=</span> <span class="n">adapter</span><span class="o">-&gt;</span><span class="n">shadow_vfta</span><span class="p">[</span><span class="n">index</span><span class="p">];</span>

	<span class="cm">/* bit was set/cleared before we started */</span>
	<span class="k">if</span> <span class="p">((</span><span class="o">!!</span><span class="p">(</span><span class="n">vfta</span> <span class="o">&amp;</span> <span class="n">mask</span><span class="p">))</span> <span class="o">==</span> <span class="n">add</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ret_val</span> <span class="o">=</span> <span class="o">-</span><span class="n">E1000_ERR_CONFIG</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">add</span><span class="p">)</span>
			<span class="n">vfta</span> <span class="o">|=</span> <span class="n">mask</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="n">vfta</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">mask</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">hw</span><span class="o">-&gt;</span><span class="n">mac</span><span class="p">.</span><span class="n">type</span> <span class="o">==</span> <span class="n">e1000_i350</span><span class="p">)</span>
		<span class="n">igb_write_vfta_i350</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">index</span><span class="p">,</span> <span class="n">vfta</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">igb_write_vfta</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">index</span><span class="p">,</span> <span class="n">vfta</span><span class="p">);</span>
	<span class="n">adapter</span><span class="o">-&gt;</span><span class="n">shadow_vfta</span><span class="p">[</span><span class="n">index</span><span class="p">]</span> <span class="o">=</span> <span class="n">vfta</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">ret_val</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *  igb_check_alt_mac_addr - Check for alternate MAC addr</span>
<span class="cm"> *  @hw: pointer to the HW structure</span>
<span class="cm"> *</span>
<span class="cm"> *  Checks the nvm for an alternate MAC address.  An alternate MAC address</span>
<span class="cm"> *  can be setup by pre-boot software and must be treated like a permanent</span>
<span class="cm"> *  address and must override the actual permanent MAC address.  If an</span>
<span class="cm"> *  alternate MAC address is fopund it is saved in the hw struct and</span>
<span class="cm"> *  prgrammed into RAR0 and the cuntion returns success, otherwise the</span>
<span class="cm"> *  function returns an error.</span>
<span class="cm"> **/</span>
<span class="n">s32</span> <span class="nf">igb_check_alt_mac_addr</span><span class="p">(</span><span class="k">struct</span> <span class="n">e1000_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">i</span><span class="p">;</span>
	<span class="n">s32</span> <span class="n">ret_val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">offset</span><span class="p">,</span> <span class="n">nvm_alt_mac_addr_offset</span><span class="p">,</span> <span class="n">nvm_data</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">alt_mac_addr</span><span class="p">[</span><span class="n">ETH_ALEN</span><span class="p">];</span>

	<span class="cm">/*</span>
<span class="cm">	 * Alternate MAC address is handled by the option ROM for 82580</span>
<span class="cm">	 * and newer. SW support not required.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">hw</span><span class="o">-&gt;</span><span class="n">mac</span><span class="p">.</span><span class="n">type</span> <span class="o">&gt;=</span> <span class="n">e1000_82580</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>

	<span class="n">ret_val</span> <span class="o">=</span> <span class="n">hw</span><span class="o">-&gt;</span><span class="n">nvm</span><span class="p">.</span><span class="n">ops</span><span class="p">.</span><span class="n">read</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">NVM_ALT_MAC_ADDR_PTR</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span>
				 <span class="o">&amp;</span><span class="n">nvm_alt_mac_addr_offset</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret_val</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">hw_dbg</span><span class="p">(</span><span class="s">&quot;NVM Read Error</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">nvm_alt_mac_addr_offset</span> <span class="o">==</span> <span class="mh">0xFFFF</span><span class="p">)</span> <span class="o">||</span>
	    <span class="p">(</span><span class="n">nvm_alt_mac_addr_offset</span> <span class="o">==</span> <span class="mh">0x0000</span><span class="p">))</span>
		<span class="cm">/* There is no Alternate MAC Address */</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">hw</span><span class="o">-&gt;</span><span class="n">bus</span><span class="p">.</span><span class="n">func</span> <span class="o">==</span> <span class="n">E1000_FUNC_1</span><span class="p">)</span>
		<span class="n">nvm_alt_mac_addr_offset</span> <span class="o">+=</span> <span class="n">E1000_ALT_MAC_ADDRESS_OFFSET_LAN1</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">hw</span><span class="o">-&gt;</span><span class="n">bus</span><span class="p">.</span><span class="n">func</span> <span class="o">==</span> <span class="n">E1000_FUNC_2</span><span class="p">)</span>
		<span class="n">nvm_alt_mac_addr_offset</span> <span class="o">+=</span> <span class="n">E1000_ALT_MAC_ADDRESS_OFFSET_LAN2</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">hw</span><span class="o">-&gt;</span><span class="n">bus</span><span class="p">.</span><span class="n">func</span> <span class="o">==</span> <span class="n">E1000_FUNC_3</span><span class="p">)</span>
		<span class="n">nvm_alt_mac_addr_offset</span> <span class="o">+=</span> <span class="n">E1000_ALT_MAC_ADDRESS_OFFSET_LAN3</span><span class="p">;</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ETH_ALEN</span><span class="p">;</span> <span class="n">i</span> <span class="o">+=</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">offset</span> <span class="o">=</span> <span class="n">nvm_alt_mac_addr_offset</span> <span class="o">+</span> <span class="p">(</span><span class="n">i</span> <span class="o">&gt;&gt;</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">ret_val</span> <span class="o">=</span> <span class="n">hw</span><span class="o">-&gt;</span><span class="n">nvm</span><span class="p">.</span><span class="n">ops</span><span class="p">.</span><span class="n">read</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">offset</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">nvm_data</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret_val</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">hw_dbg</span><span class="p">(</span><span class="s">&quot;NVM Read Error</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="n">alt_mac_addr</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="n">u8</span><span class="p">)(</span><span class="n">nvm_data</span> <span class="o">&amp;</span> <span class="mh">0xFF</span><span class="p">);</span>
		<span class="n">alt_mac_addr</span><span class="p">[</span><span class="n">i</span> <span class="o">+</span> <span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="n">u8</span><span class="p">)(</span><span class="n">nvm_data</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* if multicast bit is set, the alternate address will not be used */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">is_multicast_ether_addr</span><span class="p">(</span><span class="n">alt_mac_addr</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">hw_dbg</span><span class="p">(</span><span class="s">&quot;Ignoring Alternate Mac Address with MC bit set</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * We have a valid alternate MAC address, and we want to treat it the</span>
<span class="cm">	 * same as the normal permanent MAC address stored by the HW into the</span>
<span class="cm">	 * RAR. Do this by mapping this address into RAR0.</span>
<span class="cm">	 */</span>
	<span class="n">hw</span><span class="o">-&gt;</span><span class="n">mac</span><span class="p">.</span><span class="n">ops</span><span class="p">.</span><span class="n">rar_set</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">alt_mac_addr</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

<span class="nl">out:</span>
	<span class="k">return</span> <span class="n">ret_val</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *  igb_rar_set - Set receive address register</span>
<span class="cm"> *  @hw: pointer to the HW structure</span>
<span class="cm"> *  @addr: pointer to the receive address</span>
<span class="cm"> *  @index: receive address array register</span>
<span class="cm"> *</span>
<span class="cm"> *  Sets the receive address array register at index to the address passed</span>
<span class="cm"> *  in by addr.</span>
<span class="cm"> **/</span>
<span class="kt">void</span> <span class="nf">igb_rar_set</span><span class="p">(</span><span class="k">struct</span> <span class="n">e1000_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span> <span class="n">u8</span> <span class="o">*</span><span class="n">addr</span><span class="p">,</span> <span class="n">u32</span> <span class="n">index</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">rar_low</span><span class="p">,</span> <span class="n">rar_high</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * HW expects these in little endian so we reverse the byte order</span>
<span class="cm">	 * from network order (big endian) to little endian</span>
<span class="cm">	 */</span>
	<span class="n">rar_low</span> <span class="o">=</span> <span class="p">((</span><span class="n">u32</span><span class="p">)</span> <span class="n">addr</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">|</span>
		   <span class="p">((</span><span class="n">u32</span><span class="p">)</span> <span class="n">addr</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">|</span>
		    <span class="p">((</span><span class="n">u32</span><span class="p">)</span> <span class="n">addr</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">|</span> <span class="p">((</span><span class="n">u32</span><span class="p">)</span> <span class="n">addr</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="mi">24</span><span class="p">));</span>

	<span class="n">rar_high</span> <span class="o">=</span> <span class="p">((</span><span class="n">u32</span><span class="p">)</span> <span class="n">addr</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">|</span> <span class="p">((</span><span class="n">u32</span><span class="p">)</span> <span class="n">addr</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">));</span>

	<span class="cm">/* If MAC address zero, no need to set the AV bit */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rar_low</span> <span class="o">||</span> <span class="n">rar_high</span><span class="p">)</span>
		<span class="n">rar_high</span> <span class="o">|=</span> <span class="n">E1000_RAH_AV</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Some bridges will combine consecutive 32-bit writes into</span>
<span class="cm">	 * a single burst write, which will malfunction on some parts.</span>
<span class="cm">	 * The flushes avoid this.</span>
<span class="cm">	 */</span>
	<span class="n">wr32</span><span class="p">(</span><span class="n">E1000_RAL</span><span class="p">(</span><span class="n">index</span><span class="p">),</span> <span class="n">rar_low</span><span class="p">);</span>
	<span class="n">wrfl</span><span class="p">();</span>
	<span class="n">wr32</span><span class="p">(</span><span class="n">E1000_RAH</span><span class="p">(</span><span class="n">index</span><span class="p">),</span> <span class="n">rar_high</span><span class="p">);</span>
	<span class="n">wrfl</span><span class="p">();</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *  igb_mta_set - Set multicast filter table address</span>
<span class="cm"> *  @hw: pointer to the HW structure</span>
<span class="cm"> *  @hash_value: determines the MTA register and bit to set</span>
<span class="cm"> *</span>
<span class="cm"> *  The multicast table address is a register array of 32-bit registers.</span>
<span class="cm"> *  The hash_value is used to determine what register the bit is in, the</span>
<span class="cm"> *  current value is read, the new bit is OR&#39;d in and the new value is</span>
<span class="cm"> *  written back into the register.</span>
<span class="cm"> **/</span>
<span class="kt">void</span> <span class="nf">igb_mta_set</span><span class="p">(</span><span class="k">struct</span> <span class="n">e1000_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span> <span class="n">u32</span> <span class="n">hash_value</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">hash_bit</span><span class="p">,</span> <span class="n">hash_reg</span><span class="p">,</span> <span class="n">mta</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * The MTA is a register array of 32-bit registers. It is</span>
<span class="cm">	 * treated like an array of (32*mta_reg_count) bits.  We want to</span>
<span class="cm">	 * set bit BitArray[hash_value]. So we figure out what register</span>
<span class="cm">	 * the bit is in, read it, OR in the new bit, then write</span>
<span class="cm">	 * back the new value.  The (hw-&gt;mac.mta_reg_count - 1) serves as a</span>
<span class="cm">	 * mask to bits 31:5 of the hash value which gives us the</span>
<span class="cm">	 * register we&#39;re modifying.  The hash bit within that register</span>
<span class="cm">	 * is determined by the lower 5 bits of the hash value.</span>
<span class="cm">	 */</span>
	<span class="n">hash_reg</span> <span class="o">=</span> <span class="p">(</span><span class="n">hash_value</span> <span class="o">&gt;&gt;</span> <span class="mi">5</span><span class="p">)</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">hw</span><span class="o">-&gt;</span><span class="n">mac</span><span class="p">.</span><span class="n">mta_reg_count</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">hash_bit</span> <span class="o">=</span> <span class="n">hash_value</span> <span class="o">&amp;</span> <span class="mh">0x1F</span><span class="p">;</span>

	<span class="n">mta</span> <span class="o">=</span> <span class="n">array_rd32</span><span class="p">(</span><span class="n">E1000_MTA</span><span class="p">,</span> <span class="n">hash_reg</span><span class="p">);</span>

	<span class="n">mta</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">hash_bit</span><span class="p">);</span>

	<span class="n">array_wr32</span><span class="p">(</span><span class="n">E1000_MTA</span><span class="p">,</span> <span class="n">hash_reg</span><span class="p">,</span> <span class="n">mta</span><span class="p">);</span>
	<span class="n">wrfl</span><span class="p">();</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *  igb_hash_mc_addr - Generate a multicast hash value</span>
<span class="cm"> *  @hw: pointer to the HW structure</span>
<span class="cm"> *  @mc_addr: pointer to a multicast address</span>
<span class="cm"> *</span>
<span class="cm"> *  Generates a multicast address hash value which is used to determine</span>
<span class="cm"> *  the multicast filter table array address and new table value.  See</span>
<span class="cm"> *  igb_mta_set()</span>
<span class="cm"> **/</span>
<span class="k">static</span> <span class="n">u32</span> <span class="nf">igb_hash_mc_addr</span><span class="p">(</span><span class="k">struct</span> <span class="n">e1000_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span> <span class="n">u8</span> <span class="o">*</span><span class="n">mc_addr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">hash_value</span><span class="p">,</span> <span class="n">hash_mask</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">bit_shift</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/* Register count multiplied by bits per register */</span>
	<span class="n">hash_mask</span> <span class="o">=</span> <span class="p">(</span><span class="n">hw</span><span class="o">-&gt;</span><span class="n">mac</span><span class="p">.</span><span class="n">mta_reg_count</span> <span class="o">*</span> <span class="mi">32</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * For a mc_filter_type of 0, bit_shift is the number of left-shifts</span>
<span class="cm">	 * where 0xFF would still fall within the hash mask.</span>
<span class="cm">	 */</span>
	<span class="k">while</span> <span class="p">(</span><span class="n">hash_mask</span> <span class="o">&gt;&gt;</span> <span class="n">bit_shift</span> <span class="o">!=</span> <span class="mh">0xFF</span><span class="p">)</span>
		<span class="n">bit_shift</span><span class="o">++</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * The portion of the address that is used for the hash table</span>
<span class="cm">	 * is determined by the mc_filter_type setting.</span>
<span class="cm">	 * The algorithm is such that there is a total of 8 bits of shifting.</span>
<span class="cm">	 * The bit_shift for a mc_filter_type of 0 represents the number of</span>
<span class="cm">	 * left-shifts where the MSB of mc_addr[5] would still fall within</span>
<span class="cm">	 * the hash_mask.  Case 0 does this exactly.  Since there are a total</span>
<span class="cm">	 * of 8 bits of shifting, then mc_addr[4] will shift right the</span>
<span class="cm">	 * remaining number of bits. Thus 8 - bit_shift.  The rest of the</span>
<span class="cm">	 * cases are a variation of this algorithm...essentially raising the</span>
<span class="cm">	 * number of bits to shift mc_addr[5] left, while still keeping the</span>
<span class="cm">	 * 8-bit shifting total.</span>
<span class="cm">	 *</span>
<span class="cm">	 * For example, given the following Destination MAC Address and an</span>
<span class="cm">	 * mta register count of 128 (thus a 4096-bit vector and 0xFFF mask),</span>
<span class="cm">	 * we can see that the bit_shift for case 0 is 4.  These are the hash</span>
<span class="cm">	 * values resulting from each mc_filter_type...</span>
<span class="cm">	 * [0] [1] [2] [3] [4] [5]</span>
<span class="cm">	 * 01  AA  00  12  34  56</span>
<span class="cm">	 * LSB                 MSB</span>
<span class="cm">	 *</span>
<span class="cm">	 * case 0: hash_value = ((0x34 &gt;&gt; 4) | (0x56 &lt;&lt; 4)) &amp; 0xFFF = 0x563</span>
<span class="cm">	 * case 1: hash_value = ((0x34 &gt;&gt; 3) | (0x56 &lt;&lt; 5)) &amp; 0xFFF = 0xAC6</span>
<span class="cm">	 * case 2: hash_value = ((0x34 &gt;&gt; 2) | (0x56 &lt;&lt; 6)) &amp; 0xFFF = 0x163</span>
<span class="cm">	 * case 3: hash_value = ((0x34 &gt;&gt; 0) | (0x56 &lt;&lt; 8)) &amp; 0xFFF = 0x634</span>
<span class="cm">	 */</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">hw</span><span class="o">-&gt;</span><span class="n">mac</span><span class="p">.</span><span class="n">mc_filter_type</span><span class="p">)</span> <span class="p">{</span>
	<span class="nl">default:</span>
	<span class="k">case</span> <span class="mi">0</span>:
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">1</span>:
		<span class="n">bit_shift</span> <span class="o">+=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">2</span>:
		<span class="n">bit_shift</span> <span class="o">+=</span> <span class="mi">2</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">3</span>:
		<span class="n">bit_shift</span> <span class="o">+=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">hash_value</span> <span class="o">=</span> <span class="n">hash_mask</span> <span class="o">&amp;</span> <span class="p">(((</span><span class="n">mc_addr</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">&gt;&gt;</span> <span class="p">(</span><span class="mi">8</span> <span class="o">-</span> <span class="n">bit_shift</span><span class="p">))</span> <span class="o">|</span>
				  <span class="p">(((</span><span class="n">u16</span><span class="p">)</span> <span class="n">mc_addr</span><span class="p">[</span><span class="mi">5</span><span class="p">])</span> <span class="o">&lt;&lt;</span> <span class="n">bit_shift</span><span class="p">)));</span>

	<span class="k">return</span> <span class="n">hash_value</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *  igb_update_mc_addr_list - Update Multicast addresses</span>
<span class="cm"> *  @hw: pointer to the HW structure</span>
<span class="cm"> *  @mc_addr_list: array of multicast addresses to program</span>
<span class="cm"> *  @mc_addr_count: number of multicast addresses to program</span>
<span class="cm"> *</span>
<span class="cm"> *  Updates entire Multicast Table Array.</span>
<span class="cm"> *  The caller must have a packed mc_addr_list of multicast addresses.</span>
<span class="cm"> **/</span>
<span class="kt">void</span> <span class="nf">igb_update_mc_addr_list</span><span class="p">(</span><span class="k">struct</span> <span class="n">e1000_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span>
                             <span class="n">u8</span> <span class="o">*</span><span class="n">mc_addr_list</span><span class="p">,</span> <span class="n">u32</span> <span class="n">mc_addr_count</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">hash_value</span><span class="p">,</span> <span class="n">hash_bit</span><span class="p">,</span> <span class="n">hash_reg</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="cm">/* clear mta_shadow */</span>
	<span class="n">memset</span><span class="p">(</span><span class="o">&amp;</span><span class="n">hw</span><span class="o">-&gt;</span><span class="n">mac</span><span class="p">.</span><span class="n">mta_shadow</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">hw</span><span class="o">-&gt;</span><span class="n">mac</span><span class="p">.</span><span class="n">mta_shadow</span><span class="p">));</span>

	<span class="cm">/* update mta_shadow from mc_addr_list */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="p">(</span><span class="n">u32</span><span class="p">)</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">mc_addr_count</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">hash_value</span> <span class="o">=</span> <span class="n">igb_hash_mc_addr</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">mc_addr_list</span><span class="p">);</span>

		<span class="n">hash_reg</span> <span class="o">=</span> <span class="p">(</span><span class="n">hash_value</span> <span class="o">&gt;&gt;</span> <span class="mi">5</span><span class="p">)</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">hw</span><span class="o">-&gt;</span><span class="n">mac</span><span class="p">.</span><span class="n">mta_reg_count</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">hash_bit</span> <span class="o">=</span> <span class="n">hash_value</span> <span class="o">&amp;</span> <span class="mh">0x1F</span><span class="p">;</span>

		<span class="n">hw</span><span class="o">-&gt;</span><span class="n">mac</span><span class="p">.</span><span class="n">mta_shadow</span><span class="p">[</span><span class="n">hash_reg</span><span class="p">]</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">hash_bit</span><span class="p">);</span>
		<span class="n">mc_addr_list</span> <span class="o">+=</span> <span class="p">(</span><span class="n">ETH_ALEN</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* replace the entire MTA table */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="n">hw</span><span class="o">-&gt;</span><span class="n">mac</span><span class="p">.</span><span class="n">mta_reg_count</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span> <span class="n">i</span> <span class="o">&gt;=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span><span class="o">--</span><span class="p">)</span>
		<span class="n">array_wr32</span><span class="p">(</span><span class="n">E1000_MTA</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="n">hw</span><span class="o">-&gt;</span><span class="n">mac</span><span class="p">.</span><span class="n">mta_shadow</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
	<span class="n">wrfl</span><span class="p">();</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *  igb_clear_hw_cntrs_base - Clear base hardware counters</span>
<span class="cm"> *  @hw: pointer to the HW structure</span>
<span class="cm"> *</span>
<span class="cm"> *  Clears the base hardware counters by reading the counter registers.</span>
<span class="cm"> **/</span>
<span class="kt">void</span> <span class="nf">igb_clear_hw_cntrs_base</span><span class="p">(</span><span class="k">struct</span> <span class="n">e1000_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">rd32</span><span class="p">(</span><span class="n">E1000_CRCERRS</span><span class="p">);</span>
	<span class="n">rd32</span><span class="p">(</span><span class="n">E1000_SYMERRS</span><span class="p">);</span>
	<span class="n">rd32</span><span class="p">(</span><span class="n">E1000_MPC</span><span class="p">);</span>
	<span class="n">rd32</span><span class="p">(</span><span class="n">E1000_SCC</span><span class="p">);</span>
	<span class="n">rd32</span><span class="p">(</span><span class="n">E1000_ECOL</span><span class="p">);</span>
	<span class="n">rd32</span><span class="p">(</span><span class="n">E1000_MCC</span><span class="p">);</span>
	<span class="n">rd32</span><span class="p">(</span><span class="n">E1000_LATECOL</span><span class="p">);</span>
	<span class="n">rd32</span><span class="p">(</span><span class="n">E1000_COLC</span><span class="p">);</span>
	<span class="n">rd32</span><span class="p">(</span><span class="n">E1000_DC</span><span class="p">);</span>
	<span class="n">rd32</span><span class="p">(</span><span class="n">E1000_SEC</span><span class="p">);</span>
	<span class="n">rd32</span><span class="p">(</span><span class="n">E1000_RLEC</span><span class="p">);</span>
	<span class="n">rd32</span><span class="p">(</span><span class="n">E1000_XONRXC</span><span class="p">);</span>
	<span class="n">rd32</span><span class="p">(</span><span class="n">E1000_XONTXC</span><span class="p">);</span>
	<span class="n">rd32</span><span class="p">(</span><span class="n">E1000_XOFFRXC</span><span class="p">);</span>
	<span class="n">rd32</span><span class="p">(</span><span class="n">E1000_XOFFTXC</span><span class="p">);</span>
	<span class="n">rd32</span><span class="p">(</span><span class="n">E1000_FCRUC</span><span class="p">);</span>
	<span class="n">rd32</span><span class="p">(</span><span class="n">E1000_GPRC</span><span class="p">);</span>
	<span class="n">rd32</span><span class="p">(</span><span class="n">E1000_BPRC</span><span class="p">);</span>
	<span class="n">rd32</span><span class="p">(</span><span class="n">E1000_MPRC</span><span class="p">);</span>
	<span class="n">rd32</span><span class="p">(</span><span class="n">E1000_GPTC</span><span class="p">);</span>
	<span class="n">rd32</span><span class="p">(</span><span class="n">E1000_GORCL</span><span class="p">);</span>
	<span class="n">rd32</span><span class="p">(</span><span class="n">E1000_GORCH</span><span class="p">);</span>
	<span class="n">rd32</span><span class="p">(</span><span class="n">E1000_GOTCL</span><span class="p">);</span>
	<span class="n">rd32</span><span class="p">(</span><span class="n">E1000_GOTCH</span><span class="p">);</span>
	<span class="n">rd32</span><span class="p">(</span><span class="n">E1000_RNBC</span><span class="p">);</span>
	<span class="n">rd32</span><span class="p">(</span><span class="n">E1000_RUC</span><span class="p">);</span>
	<span class="n">rd32</span><span class="p">(</span><span class="n">E1000_RFC</span><span class="p">);</span>
	<span class="n">rd32</span><span class="p">(</span><span class="n">E1000_ROC</span><span class="p">);</span>
	<span class="n">rd32</span><span class="p">(</span><span class="n">E1000_RJC</span><span class="p">);</span>
	<span class="n">rd32</span><span class="p">(</span><span class="n">E1000_TORL</span><span class="p">);</span>
	<span class="n">rd32</span><span class="p">(</span><span class="n">E1000_TORH</span><span class="p">);</span>
	<span class="n">rd32</span><span class="p">(</span><span class="n">E1000_TOTL</span><span class="p">);</span>
	<span class="n">rd32</span><span class="p">(</span><span class="n">E1000_TOTH</span><span class="p">);</span>
	<span class="n">rd32</span><span class="p">(</span><span class="n">E1000_TPR</span><span class="p">);</span>
	<span class="n">rd32</span><span class="p">(</span><span class="n">E1000_TPT</span><span class="p">);</span>
	<span class="n">rd32</span><span class="p">(</span><span class="n">E1000_MPTC</span><span class="p">);</span>
	<span class="n">rd32</span><span class="p">(</span><span class="n">E1000_BPTC</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *  igb_check_for_copper_link - Check for link (Copper)</span>
<span class="cm"> *  @hw: pointer to the HW structure</span>
<span class="cm"> *</span>
<span class="cm"> *  Checks to see of the link status of the hardware has changed.  If a</span>
<span class="cm"> *  change in link status has been detected, then we read the PHY registers</span>
<span class="cm"> *  to get the current speed/duplex if link exists.</span>
<span class="cm"> **/</span>
<span class="n">s32</span> <span class="nf">igb_check_for_copper_link</span><span class="p">(</span><span class="k">struct</span> <span class="n">e1000_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">e1000_mac_info</span> <span class="o">*</span><span class="n">mac</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">hw</span><span class="o">-&gt;</span><span class="n">mac</span><span class="p">;</span>
	<span class="n">s32</span> <span class="n">ret_val</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">link</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * We only want to go out to the PHY registers to see if Auto-Neg</span>
<span class="cm">	 * has completed and/or if our link status has changed.  The</span>
<span class="cm">	 * get_link_status flag is set upon receiving a Link Status</span>
<span class="cm">	 * Change or Rx Sequence Error interrupt.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">mac</span><span class="o">-&gt;</span><span class="n">get_link_status</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ret_val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * First we want to see if the MII Status Register reports</span>
<span class="cm">	 * link.  If so, then we want to get the current speed/duplex</span>
<span class="cm">	 * of the PHY.</span>
<span class="cm">	 */</span>
	<span class="n">ret_val</span> <span class="o">=</span> <span class="n">igb_phy_has_link</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">link</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret_val</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">link</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span> <span class="cm">/* No link detected */</span>

	<span class="n">mac</span><span class="o">-&gt;</span><span class="n">get_link_status</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Check if there was DownShift, must be checked</span>
<span class="cm">	 * immediately after link-up</span>
<span class="cm">	 */</span>
	<span class="n">igb_check_downshift</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * If we are forcing speed/duplex, then we simply return since</span>
<span class="cm">	 * we have already determined whether we have link or not.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">mac</span><span class="o">-&gt;</span><span class="n">autoneg</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ret_val</span> <span class="o">=</span> <span class="o">-</span><span class="n">E1000_ERR_CONFIG</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * Auto-Neg is enabled.  Auto Speed Detection takes care</span>
<span class="cm">	 * of MAC speed/duplex configuration.  So we only need to</span>
<span class="cm">	 * configure Collision Distance in the MAC.</span>
<span class="cm">	 */</span>
	<span class="n">igb_config_collision_dist</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Configure Flow Control now that Auto-Neg has completed.</span>
<span class="cm">	 * First, we need to restore the desired flow control</span>
<span class="cm">	 * settings because we may have had to re-autoneg with a</span>
<span class="cm">	 * different link partner.</span>
<span class="cm">	 */</span>
	<span class="n">ret_val</span> <span class="o">=</span> <span class="n">igb_config_fc_after_link_up</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret_val</span><span class="p">)</span>
		<span class="n">hw_dbg</span><span class="p">(</span><span class="s">&quot;Error configuring flow control</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

<span class="nl">out:</span>
	<span class="k">return</span> <span class="n">ret_val</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *  igb_setup_link - Setup flow control and link settings</span>
<span class="cm"> *  @hw: pointer to the HW structure</span>
<span class="cm"> *</span>
<span class="cm"> *  Determines which flow control settings to use, then configures flow</span>
<span class="cm"> *  control.  Calls the appropriate media-specific link configuration</span>
<span class="cm"> *  function.  Assuming the adapter has a valid link partner, a valid link</span>
<span class="cm"> *  should be established.  Assumes the hardware has previously been reset</span>
<span class="cm"> *  and the transmitter and receiver are not enabled.</span>
<span class="cm"> **/</span>
<span class="n">s32</span> <span class="nf">igb_setup_link</span><span class="p">(</span><span class="k">struct</span> <span class="n">e1000_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">s32</span> <span class="n">ret_val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * In the case of the phy reset being blocked, we already have a link.</span>
<span class="cm">	 * We do not need to set it up again.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">igb_check_reset_block</span><span class="p">(</span><span class="n">hw</span><span class="p">))</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * If requested flow control is set to default, set flow control</span>
<span class="cm">	 * based on the EEPROM flow control settings.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">hw</span><span class="o">-&gt;</span><span class="n">fc</span><span class="p">.</span><span class="n">requested_mode</span> <span class="o">==</span> <span class="n">e1000_fc_default</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ret_val</span> <span class="o">=</span> <span class="n">igb_set_default_fc</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret_val</span><span class="p">)</span>
			<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * We want to save off the original Flow Control configuration just</span>
<span class="cm">	 * in case we get disconnected and then reconnected into a different</span>
<span class="cm">	 * hub or switch with different Flow Control capabilities.</span>
<span class="cm">	 */</span>
	<span class="n">hw</span><span class="o">-&gt;</span><span class="n">fc</span><span class="p">.</span><span class="n">current_mode</span> <span class="o">=</span> <span class="n">hw</span><span class="o">-&gt;</span><span class="n">fc</span><span class="p">.</span><span class="n">requested_mode</span><span class="p">;</span>

	<span class="n">hw_dbg</span><span class="p">(</span><span class="s">&quot;After fix-ups FlowControl is now = %x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">hw</span><span class="o">-&gt;</span><span class="n">fc</span><span class="p">.</span><span class="n">current_mode</span><span class="p">);</span>

	<span class="cm">/* Call the necessary media_type subroutine to configure the link. */</span>
	<span class="n">ret_val</span> <span class="o">=</span> <span class="n">hw</span><span class="o">-&gt;</span><span class="n">mac</span><span class="p">.</span><span class="n">ops</span><span class="p">.</span><span class="n">setup_physical_interface</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret_val</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Initialize the flow control address, type, and PAUSE timer</span>
<span class="cm">	 * registers to their default values.  This is done even if flow</span>
<span class="cm">	 * control is disabled, because it does not hurt anything to</span>
<span class="cm">	 * initialize these registers.</span>
<span class="cm">	 */</span>
	<span class="n">hw_dbg</span><span class="p">(</span><span class="s">&quot;Initializing the Flow Control address, type and timer regs</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="n">wr32</span><span class="p">(</span><span class="n">E1000_FCT</span><span class="p">,</span> <span class="n">FLOW_CONTROL_TYPE</span><span class="p">);</span>
	<span class="n">wr32</span><span class="p">(</span><span class="n">E1000_FCAH</span><span class="p">,</span> <span class="n">FLOW_CONTROL_ADDRESS_HIGH</span><span class="p">);</span>
	<span class="n">wr32</span><span class="p">(</span><span class="n">E1000_FCAL</span><span class="p">,</span> <span class="n">FLOW_CONTROL_ADDRESS_LOW</span><span class="p">);</span>

	<span class="n">wr32</span><span class="p">(</span><span class="n">E1000_FCTTV</span><span class="p">,</span> <span class="n">hw</span><span class="o">-&gt;</span><span class="n">fc</span><span class="p">.</span><span class="n">pause_time</span><span class="p">);</span>

	<span class="n">ret_val</span> <span class="o">=</span> <span class="n">igb_set_fc_watermarks</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>

<span class="nl">out:</span>

	<span class="k">return</span> <span class="n">ret_val</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *  igb_config_collision_dist - Configure collision distance</span>
<span class="cm"> *  @hw: pointer to the HW structure</span>
<span class="cm"> *</span>
<span class="cm"> *  Configures the collision distance to the default value and is used</span>
<span class="cm"> *  during link setup. Currently no func pointer exists and all</span>
<span class="cm"> *  implementations are handled in the generic version of this function.</span>
<span class="cm"> **/</span>
<span class="kt">void</span> <span class="nf">igb_config_collision_dist</span><span class="p">(</span><span class="k">struct</span> <span class="n">e1000_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">tctl</span><span class="p">;</span>

	<span class="n">tctl</span> <span class="o">=</span> <span class="n">rd32</span><span class="p">(</span><span class="n">E1000_TCTL</span><span class="p">);</span>

	<span class="n">tctl</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">E1000_TCTL_COLD</span><span class="p">;</span>
	<span class="n">tctl</span> <span class="o">|=</span> <span class="n">E1000_COLLISION_DISTANCE</span> <span class="o">&lt;&lt;</span> <span class="n">E1000_COLD_SHIFT</span><span class="p">;</span>

	<span class="n">wr32</span><span class="p">(</span><span class="n">E1000_TCTL</span><span class="p">,</span> <span class="n">tctl</span><span class="p">);</span>
	<span class="n">wrfl</span><span class="p">();</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *  igb_set_fc_watermarks - Set flow control high/low watermarks</span>
<span class="cm"> *  @hw: pointer to the HW structure</span>
<span class="cm"> *</span>
<span class="cm"> *  Sets the flow control high/low threshold (watermark) registers.  If</span>
<span class="cm"> *  flow control XON frame transmission is enabled, then set XON frame</span>
<span class="cm"> *  tansmission as well.</span>
<span class="cm"> **/</span>
<span class="k">static</span> <span class="n">s32</span> <span class="nf">igb_set_fc_watermarks</span><span class="p">(</span><span class="k">struct</span> <span class="n">e1000_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">s32</span> <span class="n">ret_val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">fcrtl</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">fcrth</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Set the flow control receive threshold registers.  Normally,</span>
<span class="cm">	 * these registers will be set to a default threshold that may be</span>
<span class="cm">	 * adjusted later by the driver&#39;s runtime code.  However, if the</span>
<span class="cm">	 * ability to transmit pause frames is not enabled, then these</span>
<span class="cm">	 * registers will be set to 0.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">hw</span><span class="o">-&gt;</span><span class="n">fc</span><span class="p">.</span><span class="n">current_mode</span> <span class="o">&amp;</span> <span class="n">e1000_fc_tx_pause</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/*</span>
<span class="cm">		 * We need to set up the Receive Threshold high and low water</span>
<span class="cm">		 * marks as well as (optionally) enabling the transmission of</span>
<span class="cm">		 * XON frames.</span>
<span class="cm">		 */</span>
		<span class="n">fcrtl</span> <span class="o">=</span> <span class="n">hw</span><span class="o">-&gt;</span><span class="n">fc</span><span class="p">.</span><span class="n">low_water</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">hw</span><span class="o">-&gt;</span><span class="n">fc</span><span class="p">.</span><span class="n">send_xon</span><span class="p">)</span>
			<span class="n">fcrtl</span> <span class="o">|=</span> <span class="n">E1000_FCRTL_XONE</span><span class="p">;</span>

		<span class="n">fcrth</span> <span class="o">=</span> <span class="n">hw</span><span class="o">-&gt;</span><span class="n">fc</span><span class="p">.</span><span class="n">high_water</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">wr32</span><span class="p">(</span><span class="n">E1000_FCRTL</span><span class="p">,</span> <span class="n">fcrtl</span><span class="p">);</span>
	<span class="n">wr32</span><span class="p">(</span><span class="n">E1000_FCRTH</span><span class="p">,</span> <span class="n">fcrth</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">ret_val</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *  igb_set_default_fc - Set flow control default values</span>
<span class="cm"> *  @hw: pointer to the HW structure</span>
<span class="cm"> *</span>
<span class="cm"> *  Read the EEPROM for the default values for flow control and store the</span>
<span class="cm"> *  values.</span>
<span class="cm"> **/</span>
<span class="k">static</span> <span class="n">s32</span> <span class="nf">igb_set_default_fc</span><span class="p">(</span><span class="k">struct</span> <span class="n">e1000_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">s32</span> <span class="n">ret_val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">nvm_data</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Read and store word 0x0F of the EEPROM. This word contains bits</span>
<span class="cm">	 * that determine the hardware&#39;s default PAUSE (flow control) mode,</span>
<span class="cm">	 * a bit that determines whether the HW defaults to enabling or</span>
<span class="cm">	 * disabling auto-negotiation, and the direction of the</span>
<span class="cm">	 * SW defined pins. If there is no SW over-ride of the flow</span>
<span class="cm">	 * control setting, then the variable hw-&gt;fc will</span>
<span class="cm">	 * be initialized based on a value in the EEPROM.</span>
<span class="cm">	 */</span>
	<span class="n">ret_val</span> <span class="o">=</span> <span class="n">hw</span><span class="o">-&gt;</span><span class="n">nvm</span><span class="p">.</span><span class="n">ops</span><span class="p">.</span><span class="n">read</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">NVM_INIT_CONTROL2_REG</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">nvm_data</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ret_val</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">hw_dbg</span><span class="p">(</span><span class="s">&quot;NVM Read Error</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">nvm_data</span> <span class="o">&amp;</span> <span class="n">NVM_WORD0F_PAUSE_MASK</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">hw</span><span class="o">-&gt;</span><span class="n">fc</span><span class="p">.</span><span class="n">requested_mode</span> <span class="o">=</span> <span class="n">e1000_fc_none</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">((</span><span class="n">nvm_data</span> <span class="o">&amp;</span> <span class="n">NVM_WORD0F_PAUSE_MASK</span><span class="p">)</span> <span class="o">==</span>
		 <span class="n">NVM_WORD0F_ASM_DIR</span><span class="p">)</span>
		<span class="n">hw</span><span class="o">-&gt;</span><span class="n">fc</span><span class="p">.</span><span class="n">requested_mode</span> <span class="o">=</span> <span class="n">e1000_fc_tx_pause</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">hw</span><span class="o">-&gt;</span><span class="n">fc</span><span class="p">.</span><span class="n">requested_mode</span> <span class="o">=</span> <span class="n">e1000_fc_full</span><span class="p">;</span>

<span class="nl">out:</span>
	<span class="k">return</span> <span class="n">ret_val</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *  igb_force_mac_fc - Force the MAC&#39;s flow control settings</span>
<span class="cm"> *  @hw: pointer to the HW structure</span>
<span class="cm"> *</span>
<span class="cm"> *  Force the MAC&#39;s flow control settings.  Sets the TFCE and RFCE bits in the</span>
<span class="cm"> *  device control register to reflect the adapter settings.  TFCE and RFCE</span>
<span class="cm"> *  need to be explicitly set by software when a copper PHY is used because</span>
<span class="cm"> *  autonegotiation is managed by the PHY rather than the MAC.  Software must</span>
<span class="cm"> *  also configure these bits when link is forced on a fiber connection.</span>
<span class="cm"> **/</span>
<span class="n">s32</span> <span class="nf">igb_force_mac_fc</span><span class="p">(</span><span class="k">struct</span> <span class="n">e1000_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">ctrl</span><span class="p">;</span>
	<span class="n">s32</span> <span class="n">ret_val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">ctrl</span> <span class="o">=</span> <span class="n">rd32</span><span class="p">(</span><span class="n">E1000_CTRL</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Because we didn&#39;t get link via the internal auto-negotiation</span>
<span class="cm">	 * mechanism (we either forced link or we got link via PHY</span>
<span class="cm">	 * auto-neg), we have to manually enable/disable transmit an</span>
<span class="cm">	 * receive flow control.</span>
<span class="cm">	 *</span>
<span class="cm">	 * The &quot;Case&quot; statement below enables/disable flow control</span>
<span class="cm">	 * according to the &quot;hw-&gt;fc.current_mode&quot; parameter.</span>
<span class="cm">	 *</span>
<span class="cm">	 * The possible values of the &quot;fc&quot; parameter are:</span>
<span class="cm">	 *      0:  Flow control is completely disabled</span>
<span class="cm">	 *      1:  Rx flow control is enabled (we can receive pause</span>
<span class="cm">	 *          frames but not send pause frames).</span>
<span class="cm">	 *      2:  Tx flow control is enabled (we can send pause frames</span>
<span class="cm">	 *          frames but we do not receive pause frames).</span>
<span class="cm">	 *      3:  Both Rx and TX flow control (symmetric) is enabled.</span>
<span class="cm">	 *  other:  No other values should be possible at this point.</span>
<span class="cm">	 */</span>
	<span class="n">hw_dbg</span><span class="p">(</span><span class="s">&quot;hw-&gt;fc.current_mode = %u</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">hw</span><span class="o">-&gt;</span><span class="n">fc</span><span class="p">.</span><span class="n">current_mode</span><span class="p">);</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">hw</span><span class="o">-&gt;</span><span class="n">fc</span><span class="p">.</span><span class="n">current_mode</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">e1000_fc_none</span>:
		<span class="n">ctrl</span> <span class="o">&amp;=</span> <span class="p">(</span><span class="o">~</span><span class="p">(</span><span class="n">E1000_CTRL_TFCE</span> <span class="o">|</span> <span class="n">E1000_CTRL_RFCE</span><span class="p">));</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">e1000_fc_rx_pause</span>:
		<span class="n">ctrl</span> <span class="o">&amp;=</span> <span class="p">(</span><span class="o">~</span><span class="n">E1000_CTRL_TFCE</span><span class="p">);</span>
		<span class="n">ctrl</span> <span class="o">|=</span> <span class="n">E1000_CTRL_RFCE</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">e1000_fc_tx_pause</span>:
		<span class="n">ctrl</span> <span class="o">&amp;=</span> <span class="p">(</span><span class="o">~</span><span class="n">E1000_CTRL_RFCE</span><span class="p">);</span>
		<span class="n">ctrl</span> <span class="o">|=</span> <span class="n">E1000_CTRL_TFCE</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">e1000_fc_full</span>:
		<span class="n">ctrl</span> <span class="o">|=</span> <span class="p">(</span><span class="n">E1000_CTRL_TFCE</span> <span class="o">|</span> <span class="n">E1000_CTRL_RFCE</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">hw_dbg</span><span class="p">(</span><span class="s">&quot;Flow control param set incorrectly</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">ret_val</span> <span class="o">=</span> <span class="o">-</span><span class="n">E1000_ERR_CONFIG</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">wr32</span><span class="p">(</span><span class="n">E1000_CTRL</span><span class="p">,</span> <span class="n">ctrl</span><span class="p">);</span>

<span class="nl">out:</span>
	<span class="k">return</span> <span class="n">ret_val</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *  igb_config_fc_after_link_up - Configures flow control after link</span>
<span class="cm"> *  @hw: pointer to the HW structure</span>
<span class="cm"> *</span>
<span class="cm"> *  Checks the status of auto-negotiation after link up to ensure that the</span>
<span class="cm"> *  speed and duplex were not forced.  If the link needed to be forced, then</span>
<span class="cm"> *  flow control needs to be forced also.  If auto-negotiation is enabled</span>
<span class="cm"> *  and did not fail, then we configure flow control based on our link</span>
<span class="cm"> *  partner.</span>
<span class="cm"> **/</span>
<span class="n">s32</span> <span class="nf">igb_config_fc_after_link_up</span><span class="p">(</span><span class="k">struct</span> <span class="n">e1000_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">e1000_mac_info</span> <span class="o">*</span><span class="n">mac</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">hw</span><span class="o">-&gt;</span><span class="n">mac</span><span class="p">;</span>
	<span class="n">s32</span> <span class="n">ret_val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">mii_status_reg</span><span class="p">,</span> <span class="n">mii_nway_adv_reg</span><span class="p">,</span> <span class="n">mii_nway_lp_ability_reg</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">speed</span><span class="p">,</span> <span class="n">duplex</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Check for the case where we have fiber media and auto-neg failed</span>
<span class="cm">	 * so we had to force link.  In this case, we need to force the</span>
<span class="cm">	 * configuration of the MAC to match the &quot;fc&quot; parameter.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">mac</span><span class="o">-&gt;</span><span class="n">autoneg_failed</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">hw</span><span class="o">-&gt;</span><span class="n">phy</span><span class="p">.</span><span class="n">media_type</span> <span class="o">==</span> <span class="n">e1000_media_type_internal_serdes</span><span class="p">)</span>
			<span class="n">ret_val</span> <span class="o">=</span> <span class="n">igb_force_mac_fc</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">hw</span><span class="o">-&gt;</span><span class="n">phy</span><span class="p">.</span><span class="n">media_type</span> <span class="o">==</span> <span class="n">e1000_media_type_copper</span><span class="p">)</span>
			<span class="n">ret_val</span> <span class="o">=</span> <span class="n">igb_force_mac_fc</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ret_val</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">hw_dbg</span><span class="p">(</span><span class="s">&quot;Error forcing flow control settings</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * Check for the case where we have copper media and auto-neg is</span>
<span class="cm">	 * enabled.  In this case, we need to check and see if Auto-Neg</span>
<span class="cm">	 * has completed, and if so, how the PHY and link partner has</span>
<span class="cm">	 * flow control configured.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">hw</span><span class="o">-&gt;</span><span class="n">phy</span><span class="p">.</span><span class="n">media_type</span> <span class="o">==</span> <span class="n">e1000_media_type_copper</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="n">mac</span><span class="o">-&gt;</span><span class="n">autoneg</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/*</span>
<span class="cm">		 * Read the MII Status Register and check to see if AutoNeg</span>
<span class="cm">		 * has completed.  We read this twice because this reg has</span>
<span class="cm">		 * some &quot;sticky&quot; (latched) bits.</span>
<span class="cm">		 */</span>
		<span class="n">ret_val</span> <span class="o">=</span> <span class="n">hw</span><span class="o">-&gt;</span><span class="n">phy</span><span class="p">.</span><span class="n">ops</span><span class="p">.</span><span class="n">read_reg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">PHY_STATUS</span><span class="p">,</span>
						   <span class="o">&amp;</span><span class="n">mii_status_reg</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret_val</span><span class="p">)</span>
			<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
		<span class="n">ret_val</span> <span class="o">=</span> <span class="n">hw</span><span class="o">-&gt;</span><span class="n">phy</span><span class="p">.</span><span class="n">ops</span><span class="p">.</span><span class="n">read_reg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">PHY_STATUS</span><span class="p">,</span>
						   <span class="o">&amp;</span><span class="n">mii_status_reg</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret_val</span><span class="p">)</span>
			<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">mii_status_reg</span> <span class="o">&amp;</span> <span class="n">MII_SR_AUTONEG_COMPLETE</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">hw_dbg</span><span class="p">(</span><span class="s">&quot;Copper PHY and Auto Neg &quot;</span>
				 <span class="s">&quot;has not completed.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="cm">/*</span>
<span class="cm">		 * The AutoNeg process has completed, so we now need to</span>
<span class="cm">		 * read both the Auto Negotiation Advertisement</span>
<span class="cm">		 * Register (Address 4) and the Auto_Negotiation Base</span>
<span class="cm">		 * Page Ability Register (Address 5) to determine how</span>
<span class="cm">		 * flow control was negotiated.</span>
<span class="cm">		 */</span>
		<span class="n">ret_val</span> <span class="o">=</span> <span class="n">hw</span><span class="o">-&gt;</span><span class="n">phy</span><span class="p">.</span><span class="n">ops</span><span class="p">.</span><span class="n">read_reg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">PHY_AUTONEG_ADV</span><span class="p">,</span>
					    <span class="o">&amp;</span><span class="n">mii_nway_adv_reg</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret_val</span><span class="p">)</span>
			<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
		<span class="n">ret_val</span> <span class="o">=</span> <span class="n">hw</span><span class="o">-&gt;</span><span class="n">phy</span><span class="p">.</span><span class="n">ops</span><span class="p">.</span><span class="n">read_reg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">PHY_LP_ABILITY</span><span class="p">,</span>
					    <span class="o">&amp;</span><span class="n">mii_nway_lp_ability_reg</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret_val</span><span class="p">)</span>
			<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>

		<span class="cm">/*</span>
<span class="cm">		 * Two bits in the Auto Negotiation Advertisement Register</span>
<span class="cm">		 * (Address 4) and two bits in the Auto Negotiation Base</span>
<span class="cm">		 * Page Ability Register (Address 5) determine flow control</span>
<span class="cm">		 * for both the PHY and the link partner.  The following</span>
<span class="cm">		 * table, taken out of the IEEE 802.3ab/D6.0 dated March 25,</span>
<span class="cm">		 * 1999, describes these PAUSE resolution bits and how flow</span>
<span class="cm">		 * control is determined based upon these settings.</span>
<span class="cm">		 * NOTE:  DC = Don&#39;t Care</span>
<span class="cm">		 *</span>
<span class="cm">		 *   LOCAL DEVICE  |   LINK PARTNER</span>
<span class="cm">		 * PAUSE | ASM_DIR | PAUSE | ASM_DIR | NIC Resolution</span>
<span class="cm">		 *-------|---------|-------|---------|--------------------</span>
<span class="cm">		 *   0   |    0    |  DC   |   DC    | e1000_fc_none</span>
<span class="cm">		 *   0   |    1    |   0   |   DC    | e1000_fc_none</span>
<span class="cm">		 *   0   |    1    |   1   |    0    | e1000_fc_none</span>
<span class="cm">		 *   0   |    1    |   1   |    1    | e1000_fc_tx_pause</span>
<span class="cm">		 *   1   |    0    |   0   |   DC    | e1000_fc_none</span>
<span class="cm">		 *   1   |   DC    |   1   |   DC    | e1000_fc_full</span>
<span class="cm">		 *   1   |    1    |   0   |    0    | e1000_fc_none</span>
<span class="cm">		 *   1   |    1    |   0   |    1    | e1000_fc_rx_pause</span>
<span class="cm">		 *</span>
<span class="cm">		 * Are both PAUSE bits set to 1?  If so, this implies</span>
<span class="cm">		 * Symmetric Flow Control is enabled at both ends.  The</span>
<span class="cm">		 * ASM_DIR bits are irrelevant per the spec.</span>
<span class="cm">		 *</span>
<span class="cm">		 * For Symmetric Flow Control:</span>
<span class="cm">		 *</span>
<span class="cm">		 *   LOCAL DEVICE  |   LINK PARTNER</span>
<span class="cm">		 * PAUSE | ASM_DIR | PAUSE | ASM_DIR | Result</span>
<span class="cm">		 *-------|---------|-------|---------|--------------------</span>
<span class="cm">		 *   1   |   DC    |   1   |   DC    | E1000_fc_full</span>
<span class="cm">		 *</span>
<span class="cm">		 */</span>
		<span class="k">if</span> <span class="p">((</span><span class="n">mii_nway_adv_reg</span> <span class="o">&amp;</span> <span class="n">NWAY_AR_PAUSE</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
		    <span class="p">(</span><span class="n">mii_nway_lp_ability_reg</span> <span class="o">&amp;</span> <span class="n">NWAY_LPAR_PAUSE</span><span class="p">))</span> <span class="p">{</span>
			<span class="cm">/*</span>
<span class="cm">			 * Now we need to check if the user selected RX ONLY</span>
<span class="cm">			 * of pause frames.  In this case, we had to advertise</span>
<span class="cm">			 * FULL flow control because we could not advertise RX</span>
<span class="cm">			 * ONLY. Hence, we must now check to see if we need to</span>
<span class="cm">			 * turn OFF  the TRANSMISSION of PAUSE frames.</span>
<span class="cm">			 */</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">hw</span><span class="o">-&gt;</span><span class="n">fc</span><span class="p">.</span><span class="n">requested_mode</span> <span class="o">==</span> <span class="n">e1000_fc_full</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">hw</span><span class="o">-&gt;</span><span class="n">fc</span><span class="p">.</span><span class="n">current_mode</span> <span class="o">=</span> <span class="n">e1000_fc_full</span><span class="p">;</span>
				<span class="n">hw_dbg</span><span class="p">(</span><span class="s">&quot;Flow Control = FULL.</span><span class="se">\r\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
				<span class="n">hw</span><span class="o">-&gt;</span><span class="n">fc</span><span class="p">.</span><span class="n">current_mode</span> <span class="o">=</span> <span class="n">e1000_fc_rx_pause</span><span class="p">;</span>
				<span class="n">hw_dbg</span><span class="p">(</span><span class="s">&quot;Flow Control = &quot;</span>
				       <span class="s">&quot;RX PAUSE frames only.</span><span class="se">\r\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="p">}</span>
		<span class="p">}</span>
		<span class="cm">/*</span>
<span class="cm">		 * For receiving PAUSE frames ONLY.</span>
<span class="cm">		 *</span>
<span class="cm">		 *   LOCAL DEVICE  |   LINK PARTNER</span>
<span class="cm">		 * PAUSE | ASM_DIR | PAUSE | ASM_DIR | Result</span>
<span class="cm">		 *-------|---------|-------|---------|--------------------</span>
<span class="cm">		 *   0   |    1    |   1   |    1    | e1000_fc_tx_pause</span>
<span class="cm">		 */</span>
		<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">mii_nway_adv_reg</span> <span class="o">&amp;</span> <span class="n">NWAY_AR_PAUSE</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
			  <span class="p">(</span><span class="n">mii_nway_adv_reg</span> <span class="o">&amp;</span> <span class="n">NWAY_AR_ASM_DIR</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
			  <span class="p">(</span><span class="n">mii_nway_lp_ability_reg</span> <span class="o">&amp;</span> <span class="n">NWAY_LPAR_PAUSE</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
			  <span class="p">(</span><span class="n">mii_nway_lp_ability_reg</span> <span class="o">&amp;</span> <span class="n">NWAY_LPAR_ASM_DIR</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">hw</span><span class="o">-&gt;</span><span class="n">fc</span><span class="p">.</span><span class="n">current_mode</span> <span class="o">=</span> <span class="n">e1000_fc_tx_pause</span><span class="p">;</span>
			<span class="n">hw_dbg</span><span class="p">(</span><span class="s">&quot;Flow Control = TX PAUSE frames only.</span><span class="se">\r\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="cm">/*</span>
<span class="cm">		 * For transmitting PAUSE frames ONLY.</span>
<span class="cm">		 *</span>
<span class="cm">		 *   LOCAL DEVICE  |   LINK PARTNER</span>
<span class="cm">		 * PAUSE | ASM_DIR | PAUSE | ASM_DIR | Result</span>
<span class="cm">		 *-------|---------|-------|---------|--------------------</span>
<span class="cm">		 *   1   |    1    |   0   |    1    | e1000_fc_rx_pause</span>
<span class="cm">		 */</span>
		<span class="k">else</span> <span class="k">if</span> <span class="p">((</span><span class="n">mii_nway_adv_reg</span> <span class="o">&amp;</span> <span class="n">NWAY_AR_PAUSE</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
			 <span class="p">(</span><span class="n">mii_nway_adv_reg</span> <span class="o">&amp;</span> <span class="n">NWAY_AR_ASM_DIR</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
			 <span class="o">!</span><span class="p">(</span><span class="n">mii_nway_lp_ability_reg</span> <span class="o">&amp;</span> <span class="n">NWAY_LPAR_PAUSE</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
			 <span class="p">(</span><span class="n">mii_nway_lp_ability_reg</span> <span class="o">&amp;</span> <span class="n">NWAY_LPAR_ASM_DIR</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">hw</span><span class="o">-&gt;</span><span class="n">fc</span><span class="p">.</span><span class="n">current_mode</span> <span class="o">=</span> <span class="n">e1000_fc_rx_pause</span><span class="p">;</span>
			<span class="n">hw_dbg</span><span class="p">(</span><span class="s">&quot;Flow Control = RX PAUSE frames only.</span><span class="se">\r\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="cm">/*</span>
<span class="cm">		 * Per the IEEE spec, at this point flow control should be</span>
<span class="cm">		 * disabled.  However, we want to consider that we could</span>
<span class="cm">		 * be connected to a legacy switch that doesn&#39;t advertise</span>
<span class="cm">		 * desired flow control, but can be forced on the link</span>
<span class="cm">		 * partner.  So if we advertised no flow control, that is</span>
<span class="cm">		 * what we will resolve to.  If we advertised some kind of</span>
<span class="cm">		 * receive capability (Rx Pause Only or Full Flow Control)</span>
<span class="cm">		 * and the link partner advertised none, we will configure</span>
<span class="cm">		 * ourselves to enable Rx Flow Control only.  We can do</span>
<span class="cm">		 * this safely for two reasons:  If the link partner really</span>
<span class="cm">		 * didn&#39;t want flow control enabled, and we enable Rx, no</span>
<span class="cm">		 * harm done since we won&#39;t be receiving any PAUSE frames</span>
<span class="cm">		 * anyway.  If the intent on the link partner was to have</span>
<span class="cm">		 * flow control enabled, then by us enabling RX only, we</span>
<span class="cm">		 * can at least receive pause frames and process them.</span>
<span class="cm">		 * This is a good idea because in most cases, since we are</span>
<span class="cm">		 * predominantly a server NIC, more times than not we will</span>
<span class="cm">		 * be asked to delay transmission of packets than asking</span>
<span class="cm">		 * our link partner to pause transmission of frames.</span>
<span class="cm">		 */</span>
		<span class="k">else</span> <span class="k">if</span> <span class="p">((</span><span class="n">hw</span><span class="o">-&gt;</span><span class="n">fc</span><span class="p">.</span><span class="n">requested_mode</span> <span class="o">==</span> <span class="n">e1000_fc_none</span> <span class="o">||</span>
			  <span class="n">hw</span><span class="o">-&gt;</span><span class="n">fc</span><span class="p">.</span><span class="n">requested_mode</span> <span class="o">==</span> <span class="n">e1000_fc_tx_pause</span><span class="p">)</span> <span class="o">||</span>
			 <span class="n">hw</span><span class="o">-&gt;</span><span class="n">fc</span><span class="p">.</span><span class="n">strict_ieee</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">hw</span><span class="o">-&gt;</span><span class="n">fc</span><span class="p">.</span><span class="n">current_mode</span> <span class="o">=</span> <span class="n">e1000_fc_none</span><span class="p">;</span>
			<span class="n">hw_dbg</span><span class="p">(</span><span class="s">&quot;Flow Control = NONE.</span><span class="se">\r\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">hw</span><span class="o">-&gt;</span><span class="n">fc</span><span class="p">.</span><span class="n">current_mode</span> <span class="o">=</span> <span class="n">e1000_fc_rx_pause</span><span class="p">;</span>
			<span class="n">hw_dbg</span><span class="p">(</span><span class="s">&quot;Flow Control = RX PAUSE frames only.</span><span class="se">\r\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="p">}</span>

		<span class="cm">/*</span>
<span class="cm">		 * Now we need to do one last check...  If we auto-</span>
<span class="cm">		 * negotiated to HALF DUPLEX, flow control should not be</span>
<span class="cm">		 * enabled per IEEE 802.3 spec.</span>
<span class="cm">		 */</span>
		<span class="n">ret_val</span> <span class="o">=</span> <span class="n">hw</span><span class="o">-&gt;</span><span class="n">mac</span><span class="p">.</span><span class="n">ops</span><span class="p">.</span><span class="n">get_speed_and_duplex</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">speed</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">duplex</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret_val</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">hw_dbg</span><span class="p">(</span><span class="s">&quot;Error getting link speed and duplex</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">duplex</span> <span class="o">==</span> <span class="n">HALF_DUPLEX</span><span class="p">)</span>
			<span class="n">hw</span><span class="o">-&gt;</span><span class="n">fc</span><span class="p">.</span><span class="n">current_mode</span> <span class="o">=</span> <span class="n">e1000_fc_none</span><span class="p">;</span>

		<span class="cm">/*</span>
<span class="cm">		 * Now we call a subroutine to actually force the MAC</span>
<span class="cm">		 * controller to use the correct flow control settings.</span>
<span class="cm">		 */</span>
		<span class="n">ret_val</span> <span class="o">=</span> <span class="n">igb_force_mac_fc</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret_val</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">hw_dbg</span><span class="p">(</span><span class="s">&quot;Error forcing flow control settings</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

<span class="nl">out:</span>
	<span class="k">return</span> <span class="n">ret_val</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *  igb_get_speed_and_duplex_copper - Retrieve current speed/duplex</span>
<span class="cm"> *  @hw: pointer to the HW structure</span>
<span class="cm"> *  @speed: stores the current speed</span>
<span class="cm"> *  @duplex: stores the current duplex</span>
<span class="cm"> *</span>
<span class="cm"> *  Read the status register for the current speed/duplex and store the current</span>
<span class="cm"> *  speed and duplex for copper connections.</span>
<span class="cm"> **/</span>
<span class="n">s32</span> <span class="nf">igb_get_speed_and_duplex_copper</span><span class="p">(</span><span class="k">struct</span> <span class="n">e1000_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span> <span class="n">u16</span> <span class="o">*</span><span class="n">speed</span><span class="p">,</span>
				      <span class="n">u16</span> <span class="o">*</span><span class="n">duplex</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">status</span><span class="p">;</span>

	<span class="n">status</span> <span class="o">=</span> <span class="n">rd32</span><span class="p">(</span><span class="n">E1000_STATUS</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">status</span> <span class="o">&amp;</span> <span class="n">E1000_STATUS_SPEED_1000</span><span class="p">)</span> <span class="p">{</span>
		<span class="o">*</span><span class="n">speed</span> <span class="o">=</span> <span class="n">SPEED_1000</span><span class="p">;</span>
		<span class="n">hw_dbg</span><span class="p">(</span><span class="s">&quot;1000 Mbs, &quot;</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">status</span> <span class="o">&amp;</span> <span class="n">E1000_STATUS_SPEED_100</span><span class="p">)</span> <span class="p">{</span>
		<span class="o">*</span><span class="n">speed</span> <span class="o">=</span> <span class="n">SPEED_100</span><span class="p">;</span>
		<span class="n">hw_dbg</span><span class="p">(</span><span class="s">&quot;100 Mbs, &quot;</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="o">*</span><span class="n">speed</span> <span class="o">=</span> <span class="n">SPEED_10</span><span class="p">;</span>
		<span class="n">hw_dbg</span><span class="p">(</span><span class="s">&quot;10 Mbs, &quot;</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">status</span> <span class="o">&amp;</span> <span class="n">E1000_STATUS_FD</span><span class="p">)</span> <span class="p">{</span>
		<span class="o">*</span><span class="n">duplex</span> <span class="o">=</span> <span class="n">FULL_DUPLEX</span><span class="p">;</span>
		<span class="n">hw_dbg</span><span class="p">(</span><span class="s">&quot;Full Duplex</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="o">*</span><span class="n">duplex</span> <span class="o">=</span> <span class="n">HALF_DUPLEX</span><span class="p">;</span>
		<span class="n">hw_dbg</span><span class="p">(</span><span class="s">&quot;Half Duplex</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *  igb_get_hw_semaphore - Acquire hardware semaphore</span>
<span class="cm"> *  @hw: pointer to the HW structure</span>
<span class="cm"> *</span>
<span class="cm"> *  Acquire the HW semaphore to access the PHY or NVM</span>
<span class="cm"> **/</span>
<span class="n">s32</span> <span class="nf">igb_get_hw_semaphore</span><span class="p">(</span><span class="k">struct</span> <span class="n">e1000_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">swsm</span><span class="p">;</span>
	<span class="n">s32</span> <span class="n">ret_val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">s32</span> <span class="n">timeout</span> <span class="o">=</span> <span class="n">hw</span><span class="o">-&gt;</span><span class="n">nvm</span><span class="p">.</span><span class="n">word_size</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">s32</span> <span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/* Get the SW semaphore */</span>
	<span class="k">while</span> <span class="p">(</span><span class="n">i</span> <span class="o">&lt;</span> <span class="n">timeout</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">swsm</span> <span class="o">=</span> <span class="n">rd32</span><span class="p">(</span><span class="n">E1000_SWSM</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">swsm</span> <span class="o">&amp;</span> <span class="n">E1000_SWSM_SMBI</span><span class="p">))</span>
			<span class="k">break</span><span class="p">;</span>

		<span class="n">udelay</span><span class="p">(</span><span class="mi">50</span><span class="p">);</span>
		<span class="n">i</span><span class="o">++</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">i</span> <span class="o">==</span> <span class="n">timeout</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">hw_dbg</span><span class="p">(</span><span class="s">&quot;Driver can&#39;t access device - SMBI bit is set.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">ret_val</span> <span class="o">=</span> <span class="o">-</span><span class="n">E1000_ERR_NVM</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Get the FW semaphore. */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">timeout</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">swsm</span> <span class="o">=</span> <span class="n">rd32</span><span class="p">(</span><span class="n">E1000_SWSM</span><span class="p">);</span>
		<span class="n">wr32</span><span class="p">(</span><span class="n">E1000_SWSM</span><span class="p">,</span> <span class="n">swsm</span> <span class="o">|</span> <span class="n">E1000_SWSM_SWESMBI</span><span class="p">);</span>

		<span class="cm">/* Semaphore acquired if bit latched */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rd32</span><span class="p">(</span><span class="n">E1000_SWSM</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">E1000_SWSM_SWESMBI</span><span class="p">)</span>
			<span class="k">break</span><span class="p">;</span>

		<span class="n">udelay</span><span class="p">(</span><span class="mi">50</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">i</span> <span class="o">==</span> <span class="n">timeout</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* Release semaphores */</span>
		<span class="n">igb_put_hw_semaphore</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
		<span class="n">hw_dbg</span><span class="p">(</span><span class="s">&quot;Driver can&#39;t access the NVM</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">ret_val</span> <span class="o">=</span> <span class="o">-</span><span class="n">E1000_ERR_NVM</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
	<span class="p">}</span>

<span class="nl">out:</span>
	<span class="k">return</span> <span class="n">ret_val</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *  igb_put_hw_semaphore - Release hardware semaphore</span>
<span class="cm"> *  @hw: pointer to the HW structure</span>
<span class="cm"> *</span>
<span class="cm"> *  Release hardware semaphore used to access the PHY or NVM</span>
<span class="cm"> **/</span>
<span class="kt">void</span> <span class="nf">igb_put_hw_semaphore</span><span class="p">(</span><span class="k">struct</span> <span class="n">e1000_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">swsm</span><span class="p">;</span>

	<span class="n">swsm</span> <span class="o">=</span> <span class="n">rd32</span><span class="p">(</span><span class="n">E1000_SWSM</span><span class="p">);</span>

	<span class="n">swsm</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">E1000_SWSM_SMBI</span> <span class="o">|</span> <span class="n">E1000_SWSM_SWESMBI</span><span class="p">);</span>

	<span class="n">wr32</span><span class="p">(</span><span class="n">E1000_SWSM</span><span class="p">,</span> <span class="n">swsm</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *  igb_get_auto_rd_done - Check for auto read completion</span>
<span class="cm"> *  @hw: pointer to the HW structure</span>
<span class="cm"> *</span>
<span class="cm"> *  Check EEPROM for Auto Read done bit.</span>
<span class="cm"> **/</span>
<span class="n">s32</span> <span class="nf">igb_get_auto_rd_done</span><span class="p">(</span><span class="k">struct</span> <span class="n">e1000_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">s32</span> <span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">s32</span> <span class="n">ret_val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>


	<span class="k">while</span> <span class="p">(</span><span class="n">i</span> <span class="o">&lt;</span> <span class="n">AUTO_READ_DONE_TIMEOUT</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rd32</span><span class="p">(</span><span class="n">E1000_EECD</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">E1000_EECD_AUTO_RD</span><span class="p">)</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="n">msleep</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
		<span class="n">i</span><span class="o">++</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">i</span> <span class="o">==</span> <span class="n">AUTO_READ_DONE_TIMEOUT</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">hw_dbg</span><span class="p">(</span><span class="s">&quot;Auto read by HW from NVM has not completed.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">ret_val</span> <span class="o">=</span> <span class="o">-</span><span class="n">E1000_ERR_RESET</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
	<span class="p">}</span>

<span class="nl">out:</span>
	<span class="k">return</span> <span class="n">ret_val</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *  igb_valid_led_default - Verify a valid default LED config</span>
<span class="cm"> *  @hw: pointer to the HW structure</span>
<span class="cm"> *  @data: pointer to the NVM (EEPROM)</span>
<span class="cm"> *</span>
<span class="cm"> *  Read the EEPROM for the current default LED configuration.  If the</span>
<span class="cm"> *  LED configuration is not valid, set to a valid LED configuration.</span>
<span class="cm"> **/</span>
<span class="k">static</span> <span class="n">s32</span> <span class="nf">igb_valid_led_default</span><span class="p">(</span><span class="k">struct</span> <span class="n">e1000_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span> <span class="n">u16</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">s32</span> <span class="n">ret_val</span><span class="p">;</span>

	<span class="n">ret_val</span> <span class="o">=</span> <span class="n">hw</span><span class="o">-&gt;</span><span class="n">nvm</span><span class="p">.</span><span class="n">ops</span><span class="p">.</span><span class="n">read</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">NVM_ID_LED_SETTINGS</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">data</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret_val</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">hw_dbg</span><span class="p">(</span><span class="s">&quot;NVM Read Error</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">*</span><span class="n">data</span> <span class="o">==</span> <span class="n">ID_LED_RESERVED_0000</span> <span class="o">||</span> <span class="o">*</span><span class="n">data</span> <span class="o">==</span> <span class="n">ID_LED_RESERVED_FFFF</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">switch</span><span class="p">(</span><span class="n">hw</span><span class="o">-&gt;</span><span class="n">phy</span><span class="p">.</span><span class="n">media_type</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="n">e1000_media_type_internal_serdes</span>:
			<span class="o">*</span><span class="n">data</span> <span class="o">=</span> <span class="n">ID_LED_DEFAULT_82575_SERDES</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">e1000_media_type_copper</span>:
		<span class="nl">default:</span>
			<span class="o">*</span><span class="n">data</span> <span class="o">=</span> <span class="n">ID_LED_DEFAULT</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>
<span class="nl">out:</span>
	<span class="k">return</span> <span class="n">ret_val</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *  igb_id_led_init -</span>
<span class="cm"> *  @hw: pointer to the HW structure</span>
<span class="cm"> *</span>
<span class="cm"> **/</span>
<span class="n">s32</span> <span class="nf">igb_id_led_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">e1000_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">e1000_mac_info</span> <span class="o">*</span><span class="n">mac</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">hw</span><span class="o">-&gt;</span><span class="n">mac</span><span class="p">;</span>
	<span class="n">s32</span> <span class="n">ret_val</span><span class="p">;</span>
	<span class="k">const</span> <span class="n">u32</span> <span class="n">ledctl_mask</span> <span class="o">=</span> <span class="mh">0x000000FF</span><span class="p">;</span>
	<span class="k">const</span> <span class="n">u32</span> <span class="n">ledctl_on</span> <span class="o">=</span> <span class="n">E1000_LEDCTL_MODE_LED_ON</span><span class="p">;</span>
	<span class="k">const</span> <span class="n">u32</span> <span class="n">ledctl_off</span> <span class="o">=</span> <span class="n">E1000_LEDCTL_MODE_LED_OFF</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">data</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="n">temp</span><span class="p">;</span>
	<span class="k">const</span> <span class="n">u16</span> <span class="n">led_mask</span> <span class="o">=</span> <span class="mh">0x0F</span><span class="p">;</span>

	<span class="n">ret_val</span> <span class="o">=</span> <span class="n">igb_valid_led_default</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">data</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret_val</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>

	<span class="n">mac</span><span class="o">-&gt;</span><span class="n">ledctl_default</span> <span class="o">=</span> <span class="n">rd32</span><span class="p">(</span><span class="n">E1000_LEDCTL</span><span class="p">);</span>
	<span class="n">mac</span><span class="o">-&gt;</span><span class="n">ledctl_mode1</span> <span class="o">=</span> <span class="n">mac</span><span class="o">-&gt;</span><span class="n">ledctl_default</span><span class="p">;</span>
	<span class="n">mac</span><span class="o">-&gt;</span><span class="n">ledctl_mode2</span> <span class="o">=</span> <span class="n">mac</span><span class="o">-&gt;</span><span class="n">ledctl_default</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">4</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">temp</span> <span class="o">=</span> <span class="p">(</span><span class="n">data</span> <span class="o">&gt;&gt;</span> <span class="p">(</span><span class="n">i</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">))</span> <span class="o">&amp;</span> <span class="n">led_mask</span><span class="p">;</span>
		<span class="k">switch</span> <span class="p">(</span><span class="n">temp</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="n">ID_LED_ON1_DEF2</span>:
		<span class="k">case</span> <span class="n">ID_LED_ON1_ON2</span>:
		<span class="k">case</span> <span class="n">ID_LED_ON1_OFF2</span>:
			<span class="n">mac</span><span class="o">-&gt;</span><span class="n">ledctl_mode1</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">ledctl_mask</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">i</span> <span class="o">&lt;&lt;</span> <span class="mi">3</span><span class="p">));</span>
			<span class="n">mac</span><span class="o">-&gt;</span><span class="n">ledctl_mode1</span> <span class="o">|=</span> <span class="n">ledctl_on</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">i</span> <span class="o">&lt;&lt;</span> <span class="mi">3</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">ID_LED_OFF1_DEF2</span>:
		<span class="k">case</span> <span class="n">ID_LED_OFF1_ON2</span>:
		<span class="k">case</span> <span class="n">ID_LED_OFF1_OFF2</span>:
			<span class="n">mac</span><span class="o">-&gt;</span><span class="n">ledctl_mode1</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">ledctl_mask</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">i</span> <span class="o">&lt;&lt;</span> <span class="mi">3</span><span class="p">));</span>
			<span class="n">mac</span><span class="o">-&gt;</span><span class="n">ledctl_mode1</span> <span class="o">|=</span> <span class="n">ledctl_off</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">i</span> <span class="o">&lt;&lt;</span> <span class="mi">3</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="nl">default:</span>
			<span class="cm">/* Do nothing */</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">switch</span> <span class="p">(</span><span class="n">temp</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="n">ID_LED_DEF1_ON2</span>:
		<span class="k">case</span> <span class="n">ID_LED_ON1_ON2</span>:
		<span class="k">case</span> <span class="n">ID_LED_OFF1_ON2</span>:
			<span class="n">mac</span><span class="o">-&gt;</span><span class="n">ledctl_mode2</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">ledctl_mask</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">i</span> <span class="o">&lt;&lt;</span> <span class="mi">3</span><span class="p">));</span>
			<span class="n">mac</span><span class="o">-&gt;</span><span class="n">ledctl_mode2</span> <span class="o">|=</span> <span class="n">ledctl_on</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">i</span> <span class="o">&lt;&lt;</span> <span class="mi">3</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">ID_LED_DEF1_OFF2</span>:
		<span class="k">case</span> <span class="n">ID_LED_ON1_OFF2</span>:
		<span class="k">case</span> <span class="n">ID_LED_OFF1_OFF2</span>:
			<span class="n">mac</span><span class="o">-&gt;</span><span class="n">ledctl_mode2</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">ledctl_mask</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">i</span> <span class="o">&lt;&lt;</span> <span class="mi">3</span><span class="p">));</span>
			<span class="n">mac</span><span class="o">-&gt;</span><span class="n">ledctl_mode2</span> <span class="o">|=</span> <span class="n">ledctl_off</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">i</span> <span class="o">&lt;&lt;</span> <span class="mi">3</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="nl">default:</span>
			<span class="cm">/* Do nothing */</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

<span class="nl">out:</span>
	<span class="k">return</span> <span class="n">ret_val</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *  igb_cleanup_led - Set LED config to default operation</span>
<span class="cm"> *  @hw: pointer to the HW structure</span>
<span class="cm"> *</span>
<span class="cm"> *  Remove the current LED configuration and set the LED configuration</span>
<span class="cm"> *  to the default value, saved from the EEPROM.</span>
<span class="cm"> **/</span>
<span class="n">s32</span> <span class="nf">igb_cleanup_led</span><span class="p">(</span><span class="k">struct</span> <span class="n">e1000_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">wr32</span><span class="p">(</span><span class="n">E1000_LEDCTL</span><span class="p">,</span> <span class="n">hw</span><span class="o">-&gt;</span><span class="n">mac</span><span class="p">.</span><span class="n">ledctl_default</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *  igb_blink_led - Blink LED</span>
<span class="cm"> *  @hw: pointer to the HW structure</span>
<span class="cm"> *</span>
<span class="cm"> *  Blink the led&#39;s which are set to be on.</span>
<span class="cm"> **/</span>
<span class="n">s32</span> <span class="nf">igb_blink_led</span><span class="p">(</span><span class="k">struct</span> <span class="n">e1000_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">ledctl_blink</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">i</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * set the blink bit for each LED that&#39;s &quot;on&quot; (0x0E)</span>
<span class="cm">	 * in ledctl_mode2</span>
<span class="cm">	 */</span>
	<span class="n">ledctl_blink</span> <span class="o">=</span> <span class="n">hw</span><span class="o">-&gt;</span><span class="n">mac</span><span class="p">.</span><span class="n">ledctl_mode2</span><span class="p">;</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">4</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="k">if</span> <span class="p">(((</span><span class="n">hw</span><span class="o">-&gt;</span><span class="n">mac</span><span class="p">.</span><span class="n">ledctl_mode2</span> <span class="o">&gt;&gt;</span> <span class="p">(</span><span class="n">i</span> <span class="o">*</span> <span class="mi">8</span><span class="p">))</span> <span class="o">&amp;</span> <span class="mh">0xFF</span><span class="p">)</span> <span class="o">==</span>
		    <span class="n">E1000_LEDCTL_MODE_LED_ON</span><span class="p">)</span>
			<span class="n">ledctl_blink</span> <span class="o">|=</span> <span class="p">(</span><span class="n">E1000_LEDCTL_LED0_BLINK</span> <span class="o">&lt;&lt;</span>
					 <span class="p">(</span><span class="n">i</span> <span class="o">*</span> <span class="mi">8</span><span class="p">));</span>

	<span class="n">wr32</span><span class="p">(</span><span class="n">E1000_LEDCTL</span><span class="p">,</span> <span class="n">ledctl_blink</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *  igb_led_off - Turn LED off</span>
<span class="cm"> *  @hw: pointer to the HW structure</span>
<span class="cm"> *</span>
<span class="cm"> *  Turn LED off.</span>
<span class="cm"> **/</span>
<span class="n">s32</span> <span class="nf">igb_led_off</span><span class="p">(</span><span class="k">struct</span> <span class="n">e1000_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">hw</span><span class="o">-&gt;</span><span class="n">phy</span><span class="p">.</span><span class="n">media_type</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">e1000_media_type_copper</span>:
		<span class="n">wr32</span><span class="p">(</span><span class="n">E1000_LEDCTL</span><span class="p">,</span> <span class="n">hw</span><span class="o">-&gt;</span><span class="n">mac</span><span class="p">.</span><span class="n">ledctl_mode1</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *  igb_disable_pcie_master - Disables PCI-express master access</span>
<span class="cm"> *  @hw: pointer to the HW structure</span>
<span class="cm"> *</span>
<span class="cm"> *  Returns 0 (0) if successful, else returns -10</span>
<span class="cm"> *  (-E1000_ERR_MASTER_REQUESTS_PENDING) if master disable bit has not casued</span>
<span class="cm"> *  the master requests to be disabled.</span>
<span class="cm"> *</span>
<span class="cm"> *  Disables PCI-Express master access and verifies there are no pending</span>
<span class="cm"> *  requests.</span>
<span class="cm"> **/</span>
<span class="n">s32</span> <span class="nf">igb_disable_pcie_master</span><span class="p">(</span><span class="k">struct</span> <span class="n">e1000_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">ctrl</span><span class="p">;</span>
	<span class="n">s32</span> <span class="n">timeout</span> <span class="o">=</span> <span class="n">MASTER_DISABLE_TIMEOUT</span><span class="p">;</span>
	<span class="n">s32</span> <span class="n">ret_val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">hw</span><span class="o">-&gt;</span><span class="n">bus</span><span class="p">.</span><span class="n">type</span> <span class="o">!=</span> <span class="n">e1000_bus_type_pci_express</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>

	<span class="n">ctrl</span> <span class="o">=</span> <span class="n">rd32</span><span class="p">(</span><span class="n">E1000_CTRL</span><span class="p">);</span>
	<span class="n">ctrl</span> <span class="o">|=</span> <span class="n">E1000_CTRL_GIO_MASTER_DISABLE</span><span class="p">;</span>
	<span class="n">wr32</span><span class="p">(</span><span class="n">E1000_CTRL</span><span class="p">,</span> <span class="n">ctrl</span><span class="p">);</span>

	<span class="k">while</span> <span class="p">(</span><span class="n">timeout</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">rd32</span><span class="p">(</span><span class="n">E1000_STATUS</span><span class="p">)</span> <span class="o">&amp;</span>
		      <span class="n">E1000_STATUS_GIO_MASTER_ENABLE</span><span class="p">))</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="n">udelay</span><span class="p">(</span><span class="mi">100</span><span class="p">);</span>
		<span class="n">timeout</span><span class="o">--</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">timeout</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">hw_dbg</span><span class="p">(</span><span class="s">&quot;Master requests are pending.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">ret_val</span> <span class="o">=</span> <span class="o">-</span><span class="n">E1000_ERR_MASTER_REQUESTS_PENDING</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
	<span class="p">}</span>

<span class="nl">out:</span>
	<span class="k">return</span> <span class="n">ret_val</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *  igb_validate_mdi_setting - Verify MDI/MDIx settings</span>
<span class="cm"> *  @hw: pointer to the HW structure</span>
<span class="cm"> *</span>
<span class="cm"> *  Verify that when not using auto-negotitation that MDI/MDIx is correctly</span>
<span class="cm"> *  set, which is forced to MDI mode only.</span>
<span class="cm"> **/</span>
<span class="n">s32</span> <span class="nf">igb_validate_mdi_setting</span><span class="p">(</span><span class="k">struct</span> <span class="n">e1000_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">s32</span> <span class="n">ret_val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">hw</span><span class="o">-&gt;</span><span class="n">mac</span><span class="p">.</span><span class="n">autoneg</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">hw</span><span class="o">-&gt;</span><span class="n">phy</span><span class="p">.</span><span class="n">mdix</span> <span class="o">==</span> <span class="mi">0</span> <span class="o">||</span> <span class="n">hw</span><span class="o">-&gt;</span><span class="n">phy</span><span class="p">.</span><span class="n">mdix</span> <span class="o">==</span> <span class="mi">3</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">hw_dbg</span><span class="p">(</span><span class="s">&quot;Invalid MDI setting detected</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">hw</span><span class="o">-&gt;</span><span class="n">phy</span><span class="p">.</span><span class="n">mdix</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">ret_val</span> <span class="o">=</span> <span class="o">-</span><span class="n">E1000_ERR_CONFIG</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
	<span class="p">}</span>

<span class="nl">out:</span>
	<span class="k">return</span> <span class="n">ret_val</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *  igb_write_8bit_ctrl_reg - Write a 8bit CTRL register</span>
<span class="cm"> *  @hw: pointer to the HW structure</span>
<span class="cm"> *  @reg: 32bit register offset such as E1000_SCTL</span>
<span class="cm"> *  @offset: register offset to write to</span>
<span class="cm"> *  @data: data to write at register offset</span>
<span class="cm"> *</span>
<span class="cm"> *  Writes an address/data control type register.  There are several of these</span>
<span class="cm"> *  and they all have the format address &lt;&lt; 8 | data and bit 31 is polled for</span>
<span class="cm"> *  completion.</span>
<span class="cm"> **/</span>
<span class="n">s32</span> <span class="nf">igb_write_8bit_ctrl_reg</span><span class="p">(</span><span class="k">struct</span> <span class="n">e1000_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span> <span class="n">u32</span> <span class="n">reg</span><span class="p">,</span>
			      <span class="n">u32</span> <span class="n">offset</span><span class="p">,</span> <span class="n">u8</span> <span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">i</span><span class="p">,</span> <span class="n">regvalue</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">s32</span> <span class="n">ret_val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/* Set up the address and data */</span>
	<span class="n">regvalue</span> <span class="o">=</span> <span class="p">((</span><span class="n">u32</span><span class="p">)</span><span class="n">data</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">offset</span> <span class="o">&lt;&lt;</span> <span class="n">E1000_GEN_CTL_ADDRESS_SHIFT</span><span class="p">);</span>
	<span class="n">wr32</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">regvalue</span><span class="p">);</span>

	<span class="cm">/* Poll the ready bit to see if the MDI read completed */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">E1000_GEN_POLL_TIMEOUT</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">udelay</span><span class="p">(</span><span class="mi">5</span><span class="p">);</span>
		<span class="n">regvalue</span> <span class="o">=</span> <span class="n">rd32</span><span class="p">(</span><span class="n">reg</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">regvalue</span> <span class="o">&amp;</span> <span class="n">E1000_GEN_CTL_READY</span><span class="p">)</span>
			<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">regvalue</span> <span class="o">&amp;</span> <span class="n">E1000_GEN_CTL_READY</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">hw_dbg</span><span class="p">(</span><span class="s">&quot;Reg %08x did not indicate ready</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
		<span class="n">ret_val</span> <span class="o">=</span> <span class="o">-</span><span class="n">E1000_ERR_PHY</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
	<span class="p">}</span>

<span class="nl">out:</span>
	<span class="k">return</span> <span class="n">ret_val</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *  igb_enable_mng_pass_thru - Enable processing of ARP&#39;s</span>
<span class="cm"> *  @hw: pointer to the HW structure</span>
<span class="cm"> *</span>
<span class="cm"> *  Verifies the hardware needs to leave interface enabled so that frames can</span>
<span class="cm"> *  be directed to and from the management interface.</span>
<span class="cm"> **/</span>
<span class="n">bool</span> <span class="nf">igb_enable_mng_pass_thru</span><span class="p">(</span><span class="k">struct</span> <span class="n">e1000_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">manc</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">fwsm</span><span class="p">,</span> <span class="n">factps</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">ret_val</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">hw</span><span class="o">-&gt;</span><span class="n">mac</span><span class="p">.</span><span class="n">asf_firmware_present</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>

	<span class="n">manc</span> <span class="o">=</span> <span class="n">rd32</span><span class="p">(</span><span class="n">E1000_MANC</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">manc</span> <span class="o">&amp;</span> <span class="n">E1000_MANC_RCV_TCO_EN</span><span class="p">))</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">hw</span><span class="o">-&gt;</span><span class="n">mac</span><span class="p">.</span><span class="n">arc_subsystem_valid</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">fwsm</span> <span class="o">=</span> <span class="n">rd32</span><span class="p">(</span><span class="n">E1000_FWSM</span><span class="p">);</span>
		<span class="n">factps</span> <span class="o">=</span> <span class="n">rd32</span><span class="p">(</span><span class="n">E1000_FACTPS</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">factps</span> <span class="o">&amp;</span> <span class="n">E1000_FACTPS_MNGCG</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
		    <span class="p">((</span><span class="n">fwsm</span> <span class="o">&amp;</span> <span class="n">E1000_FWSM_MODE_MASK</span><span class="p">)</span> <span class="o">==</span>
		     <span class="p">(</span><span class="n">e1000_mng_mode_pt</span> <span class="o">&lt;&lt;</span> <span class="n">E1000_FWSM_MODE_SHIFT</span><span class="p">)))</span> <span class="p">{</span>
			<span class="n">ret_val</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
			<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">((</span><span class="n">manc</span> <span class="o">&amp;</span> <span class="n">E1000_MANC_SMBUS_EN</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
		    <span class="o">!</span><span class="p">(</span><span class="n">manc</span> <span class="o">&amp;</span> <span class="n">E1000_MANC_ASF_EN</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">ret_val</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
			<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

<span class="nl">out:</span>
	<span class="k">return</span> <span class="n">ret_val</span><span class="p">;</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
