{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1712759406294 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712759406295 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 10 15:30:06 2024 " "Processing started: Wed Apr 10 15:30:06 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712759406295 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712759406295 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mockProjDemo -c mockProjDemo " "Command: quartus_map --read_settings_files=on --write_settings_files=off mockProjDemo -c mockProjDemo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712759406295 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1712759406442 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1712759406442 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"entity\";  expecting \"(\", or an identifier (\"entity\" is a reserved keyword), or a sequential statement CounterDown4.vhd(18) " "VHDL syntax error at CounterDown4.vhd(18) near text \"entity\";  expecting \"(\", or an identifier (\"entity\" is a reserved keyword), or a sequential statement" {  } { { "../../Aula04/Parte3/CounterDown4.vhd" "" { Text "/home/tomtom/Documents/UNI/LSD/P/Aula04/Parte3/CounterDown4.vhd" 18 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712759413315 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"port\";  expecting \"(\", or \"'\", or \".\" CounterDown4.vhd(19) " "VHDL syntax error at CounterDown4.vhd(19) near text \"port\";  expecting \"(\", or \"'\", or \".\"" {  } { { "../../Aula04/Parte3/CounterDown4.vhd" "" { Text "/home/tomtom/Documents/UNI/LSD/P/Aula04/Parte3/CounterDown4.vhd" 19 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712759413316 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"CLOCK_50\";  expecting \")\", or \",\" CounterDown4.vhd(20) " "VHDL syntax error at CounterDown4.vhd(20) near text \"CLOCK_50\";  expecting \")\", or \",\"" {  } { { "../../Aula04/Parte3/CounterDown4.vhd" "" { Text "/home/tomtom/Documents/UNI/LSD/P/Aula04/Parte3/CounterDown4.vhd" 20 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712759413316 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \":=\", or \"<=\" CounterDown4.vhd(22) " "VHDL syntax error at CounterDown4.vhd(22) near text \"if\";  expecting \":=\", or \"<=\"" {  } { { "../../Aula04/Parte3/CounterDown4.vhd" "" { Text "/home/tomtom/Documents/UNI/LSD/P/Aula04/Parte3/CounterDown4.vhd" 22 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712759413316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tomtom/Documents/UNI/LSD/P/Aula04/Parte3/CounterDown4.vhd 0 0 " "Found 0 design units, including 0 entities, in source file /home/tomtom/Documents/UNI/LSD/P/Aula04/Parte3/CounterDown4.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712759413316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tomtom/Documents/UNI/LSD/P/Aula02/Part3/Bin7SegDecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/tomtom/Documents/UNI/LSD/P/Aula02/Part3/Bin7SegDecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bin7SegDecoder-Behavioral " "Found design unit 1: Bin7SegDecoder-Behavioral" {  } { { "../../Aula02/Part3/Bin7SegDecoder.vhd" "" { Text "/home/tomtom/Documents/UNI/LSD/P/Aula02/Part3/Bin7SegDecoder.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712759413318 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bin7SegDecoder " "Found entity 1: Bin7SegDecoder" {  } { { "../../Aula02/Part3/Bin7SegDecoder.vhd" "" { Text "/home/tomtom/Documents/UNI/LSD/P/Aula02/Part3/Bin7SegDecoder.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712759413318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712759413318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulse_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pulse_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pulse_gen-Behavioral " "Found design unit 1: pulse_gen-Behavioral" {  } { { "pulse_gen.vhd" "" { Text "/home/tomtom/Documents/UNI/LSD/P/AulaRev/mockProj/pulse_gen.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712759413318 ""} { "Info" "ISGN_ENTITY_NAME" "1 pulse_gen " "Found entity 1: pulse_gen" {  } { { "pulse_gen.vhd" "" { Text "/home/tomtom/Documents/UNI/LSD/P/AulaRev/mockProj/pulse_gen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712759413318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712759413318 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"use\";  expecting \";\", or \",\" bin2BCD.vhd(2) " "VHDL syntax error at bin2BCD.vhd(2) near text \"use\";  expecting \";\", or \",\"" {  } { { "bin2BCD.vhd" "" { Text "/home/tomtom/Documents/UNI/LSD/P/AulaRev/mockProj/bin2BCD.vhd" 2 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712759413319 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"architecture\";  expecting \"end\", or \"begin\", or a declaration statement bin2BCD.vhd(9) " "VHDL syntax error at bin2BCD.vhd(9) near text \"architecture\";  expecting \"end\", or \"begin\", or a declaration statement" {  } { { "bin2BCD.vhd" "" { Text "/home/tomtom/Documents/UNI/LSD/P/AulaRev/mockProj/bin2BCD.vhd" 9 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712759413319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2BCD.vhd 0 0 " "Found 0 design units, including 0 entities, in source file bin2BCD.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712759413319 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 6 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "408 " "Peak virtual memory: 408 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712759413394 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Apr 10 15:30:13 2024 " "Processing ended: Wed Apr 10 15:30:13 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712759413394 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712759413394 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712759413394 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1712759413394 ""}
