{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1573114475459 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573114475470 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 07 16:14:35 2019 " "Processing started: Thu Nov 07 16:14:35 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1573114475470 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573114475470 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Responder -c Responder " "Command: quartus_map --read_settings_files=on --write_settings_files=off Responder -c Responder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573114475470 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1573114476635 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1573114476635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file freq_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 freq_div-behavl_div " "Found design unit 1: freq_div-behavl_div" {  } { { "freq_div.vhd" "" { Text "D:/VHDL/Responder/freq_div.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573114490618 ""} { "Info" "ISGN_ENTITY_NAME" "1 freq_div " "Found entity 1: freq_div" {  } { { "freq_div.vhd" "" { Text "D:/VHDL/Responder/freq_div.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573114490618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573114490618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "responder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file responder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Responder-behave " "Found design unit 1: Responder-behave" {  } { { "Responder.vhd" "" { Text "D:/VHDL/Responder/Responder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573114490629 ""} { "Info" "ISGN_ENTITY_NAME" "1 Responder " "Found entity 1: Responder" {  } { { "Responder.vhd" "" { Text "D:/VHDL/Responder/Responder.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573114490629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573114490629 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Responder " "Elaborating entity \"Responder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1573114490714 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mask_off Responder.vhd(34) " "VHDL Process Statement warning at Responder.vhd(34): inferring latch(es) for signal or variable \"mask_off\", which holds its previous value in one or more paths through the process" {  } { { "Responder.vhd" "" { Text "D:/VHDL/Responder/Responder.vhd" 34 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1573114490770 "|Responder"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Speaker Responder.vhd(57) " "VHDL Process Statement warning at Responder.vhd(57): inferring latch(es) for signal or variable \"Speaker\", which holds its previous value in one or more paths through the process" {  } { { "Responder.vhd" "" { Text "D:/VHDL/Responder/Responder.vhd" 57 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1573114490771 "|Responder"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Seg Responder.vhd(57) " "VHDL Process Statement warning at Responder.vhd(57): inferring latch(es) for signal or variable \"Seg\", which holds its previous value in one or more paths through the process" {  } { { "Responder.vhd" "" { Text "D:/VHDL/Responder/Responder.vhd" 57 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1573114490771 "|Responder"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "a Responder.vhd(57) " "VHDL Process Statement warning at Responder.vhd(57): inferring latch(es) for signal or variable \"a\", which holds its previous value in one or more paths through the process" {  } { { "Responder.vhd" "" { Text "D:/VHDL/Responder/Responder.vhd" 57 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1573114490772 "|Responder"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "b Responder.vhd(57) " "VHDL Process Statement warning at Responder.vhd(57): inferring latch(es) for signal or variable \"b\", which holds its previous value in one or more paths through the process" {  } { { "Responder.vhd" "" { Text "D:/VHDL/Responder/Responder.vhd" 57 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1573114490772 "|Responder"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "c Responder.vhd(57) " "VHDL Process Statement warning at Responder.vhd(57): inferring latch(es) for signal or variable \"c\", which holds its previous value in one or more paths through the process" {  } { { "Responder.vhd" "" { Text "D:/VHDL/Responder/Responder.vhd" 57 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1573114490772 "|Responder"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "d Responder.vhd(57) " "VHDL Process Statement warning at Responder.vhd(57): inferring latch(es) for signal or variable \"d\", which holds its previous value in one or more paths through the process" {  } { { "Responder.vhd" "" { Text "D:/VHDL/Responder/Responder.vhd" 57 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1573114490772 "|Responder"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "e Responder.vhd(57) " "VHDL Process Statement warning at Responder.vhd(57): inferring latch(es) for signal or variable \"e\", which holds its previous value in one or more paths through the process" {  } { { "Responder.vhd" "" { Text "D:/VHDL/Responder/Responder.vhd" 57 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1573114490772 "|Responder"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "f Responder.vhd(57) " "VHDL Process Statement warning at Responder.vhd(57): inferring latch(es) for signal or variable \"f\", which holds its previous value in one or more paths through the process" {  } { { "Responder.vhd" "" { Text "D:/VHDL/Responder/Responder.vhd" 57 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1573114490772 "|Responder"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "g Responder.vhd(57) " "VHDL Process Statement warning at Responder.vhd(57): inferring latch(es) for signal or variable \"g\", which holds its previous value in one or more paths through the process" {  } { { "Responder.vhd" "" { Text "D:/VHDL/Responder/Responder.vhd" 57 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1573114490772 "|Responder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g Responder.vhd(57) " "Inferred latch for \"g\" at Responder.vhd(57)" {  } { { "Responder.vhd" "" { Text "D:/VHDL/Responder/Responder.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573114490773 "|Responder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f Responder.vhd(57) " "Inferred latch for \"f\" at Responder.vhd(57)" {  } { { "Responder.vhd" "" { Text "D:/VHDL/Responder/Responder.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573114490773 "|Responder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e Responder.vhd(57) " "Inferred latch for \"e\" at Responder.vhd(57)" {  } { { "Responder.vhd" "" { Text "D:/VHDL/Responder/Responder.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573114490773 "|Responder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d Responder.vhd(57) " "Inferred latch for \"d\" at Responder.vhd(57)" {  } { { "Responder.vhd" "" { Text "D:/VHDL/Responder/Responder.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573114490773 "|Responder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c Responder.vhd(57) " "Inferred latch for \"c\" at Responder.vhd(57)" {  } { { "Responder.vhd" "" { Text "D:/VHDL/Responder/Responder.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573114490773 "|Responder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b Responder.vhd(57) " "Inferred latch for \"b\" at Responder.vhd(57)" {  } { { "Responder.vhd" "" { Text "D:/VHDL/Responder/Responder.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573114490773 "|Responder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a Responder.vhd(57) " "Inferred latch for \"a\" at Responder.vhd(57)" {  } { { "Responder.vhd" "" { Text "D:/VHDL/Responder/Responder.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573114490773 "|Responder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Speaker Responder.vhd(57) " "Inferred latch for \"Speaker\" at Responder.vhd(57)" {  } { { "Responder.vhd" "" { Text "D:/VHDL/Responder/Responder.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573114490774 "|Responder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p3:Seg\[1\] Responder.vhd(60) " "Inferred latch for \"p3:Seg\[1\]\" at Responder.vhd(60)" {  } { { "Responder.vhd" "" { Text "D:/VHDL/Responder/Responder.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573114490774 "|Responder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p3:Seg\[2\] Responder.vhd(60) " "Inferred latch for \"p3:Seg\[2\]\" at Responder.vhd(60)" {  } { { "Responder.vhd" "" { Text "D:/VHDL/Responder/Responder.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573114490774 "|Responder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p3:Seg\[3\] Responder.vhd(60) " "Inferred latch for \"p3:Seg\[3\]\" at Responder.vhd(60)" {  } { { "Responder.vhd" "" { Text "D:/VHDL/Responder/Responder.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573114490774 "|Responder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p3:Seg\[4\] Responder.vhd(60) " "Inferred latch for \"p3:Seg\[4\]\" at Responder.vhd(60)" {  } { { "Responder.vhd" "" { Text "D:/VHDL/Responder/Responder.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573114490774 "|Responder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p3:Seg\[5\] Responder.vhd(60) " "Inferred latch for \"p3:Seg\[5\]\" at Responder.vhd(60)" {  } { { "Responder.vhd" "" { Text "D:/VHDL/Responder/Responder.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573114490774 "|Responder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p3:Seg\[6\] Responder.vhd(60) " "Inferred latch for \"p3:Seg\[6\]\" at Responder.vhd(60)" {  } { { "Responder.vhd" "" { Text "D:/VHDL/Responder/Responder.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573114490774 "|Responder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p3:Seg\[7\] Responder.vhd(60) " "Inferred latch for \"p3:Seg\[7\]\" at Responder.vhd(60)" {  } { { "Responder.vhd" "" { Text "D:/VHDL/Responder/Responder.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573114490775 "|Responder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mask_off Responder.vhd(34) " "Inferred latch for \"mask_off\" at Responder.vhd(34)" {  } { { "Responder.vhd" "" { Text "D:/VHDL/Responder/Responder.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573114490775 "|Responder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_div freq_div:U1 " "Elaborating entity \"freq_div\" for hierarchy \"freq_div:U1\"" {  } { { "Responder.vhd" "U1" { Text "D:/VHDL/Responder/Responder.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573114490794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_div freq_div:U2 " "Elaborating entity \"freq_div\" for hierarchy \"freq_div:U2\"" {  } { { "Responder.vhd" "U2" { Text "D:/VHDL/Responder/Responder.vhd" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573114490809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_div freq_div:U3 " "Elaborating entity \"freq_div\" for hierarchy \"freq_div:U3\"" {  } { { "Responder.vhd" "U3" { Text "D:/VHDL/Responder/Responder.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573114490823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_div freq_div:U4 " "Elaborating entity \"freq_div\" for hierarchy \"freq_div:U4\"" {  } { { "Responder.vhd" "U4" { Text "D:/VHDL/Responder/Responder.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573114490848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_div freq_div:U5 " "Elaborating entity \"freq_div\" for hierarchy \"freq_div:U5\"" {  } { { "Responder.vhd" "U5" { Text "D:/VHDL/Responder/Responder.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573114490861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_div freq_div:U6 " "Elaborating entity \"freq_div\" for hierarchy \"freq_div:U6\"" {  } { { "Responder.vhd" "U6" { Text "D:/VHDL/Responder/Responder.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573114490875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_div freq_div:U7 " "Elaborating entity \"freq_div\" for hierarchy \"freq_div:U7\"" {  } { { "Responder.vhd" "U7" { Text "D:/VHDL/Responder/Responder.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573114490888 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "\\p3:Seg\[1\] " "Latch \\p3:Seg\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Key_Keep\[7\] " "Ports D and ENA on the latch are fed by the same signal Key_Keep\[7\]" {  } { { "Responder.vhd" "" { Text "D:/VHDL/Responder/Responder.vhd" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573114491561 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573114491561 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "\\p3:Seg\[2\] " "Latch \\p3:Seg\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Key_Keep\[7\] " "Ports D and ENA on the latch are fed by the same signal Key_Keep\[7\]" {  } { { "Responder.vhd" "" { Text "D:/VHDL/Responder/Responder.vhd" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573114491561 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573114491561 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "\\p3:Seg\[3\] " "Latch \\p3:Seg\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Key_Keep\[7\] " "Ports D and ENA on the latch are fed by the same signal Key_Keep\[7\]" {  } { { "Responder.vhd" "" { Text "D:/VHDL/Responder/Responder.vhd" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573114491561 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573114491561 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "\\p3:Seg\[4\] " "Latch \\p3:Seg\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Key_Keep\[2\] " "Ports D and ENA on the latch are fed by the same signal Key_Keep\[2\]" {  } { { "Responder.vhd" "" { Text "D:/VHDL/Responder/Responder.vhd" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573114491561 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573114491561 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "\\p3:Seg\[5\] " "Latch \\p3:Seg\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Key_Keep\[1\] " "Ports D and ENA on the latch are fed by the same signal Key_Keep\[1\]" {  } { { "Responder.vhd" "" { Text "D:/VHDL/Responder/Responder.vhd" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573114491561 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573114491561 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "\\p3:Seg\[6\] " "Latch \\p3:Seg\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Key_Keep\[4\] " "Ports D and ENA on the latch are fed by the same signal Key_Keep\[4\]" {  } { { "Responder.vhd" "" { Text "D:/VHDL/Responder/Responder.vhd" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573114491561 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573114491561 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "\\p3:Seg\[7\] " "Latch \\p3:Seg\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Key_Keep\[6\] " "Ports D and ENA on the latch are fed by the same signal Key_Keep\[6\]" {  } { { "Responder.vhd" "" { Text "D:/VHDL/Responder/Responder.vhd" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573114491562 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573114491562 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1573114491773 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1573114492758 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573114492758 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "275 " "Implemented 275 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1573114492831 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1573114492831 ""} { "Info" "ICUT_CUT_TM_LCELLS" "251 " "Implemented 251 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1573114492831 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1573114492831 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4801 " "Peak virtual memory: 4801 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1573114492851 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 07 16:14:52 2019 " "Processing ended: Thu Nov 07 16:14:52 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1573114492851 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1573114492851 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1573114492851 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1573114492851 ""}
