#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Mar  4 11:41:31 2024
# Process ID: 27192
# Current directory: C:/Users/desig/Documents/FPGA/FPGA_Projects/Vivado_Projects/RAM/RAM_test/RAM_test.runs/synth_1
# Command line: vivado.exe -log RAM_tb.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source RAM_tb.tcl
# Log file: C:/Users/desig/Documents/FPGA/FPGA_Projects/Vivado_Projects/RAM/RAM_test/RAM_test.runs/synth_1/RAM_tb.vds
# Journal file: C:/Users/desig/Documents/FPGA/FPGA_Projects/Vivado_Projects/RAM/RAM_test/RAM_test.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source RAM_tb.tcl -notrace
