Model {
  Name			  "sampleModel824"
  System {
    Name		    "sampleModel824"
    Location		    [93, 84, 907, 617]
    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
    Open		    on
    PortBlocksUseCompactNotation off
    SetExecutionDomain	    off
    ExecutionDomainType	    "Deduce"
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
    TiledPageScale	    1
    ShowPageBoundaries	    off
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    SIDHighWatermark	    "6"
    SimulinkSubDomain	    "Simulink"
    Block {
      BlockType		      Reshape
      Name		      "cfblk1"
      SID		      "1"
      Ports		      [1, 1]
      Position		      [30, 30, 90, 90]
      ZOrder		      1
    }
    Block {
      BlockType		      Reference
      Name		      "cfblk2"
      SID		      "2"
      Ports		      [1, 1]
      Position		      [190, 30, 250, 90]
      ZOrder		      2
      LibraryVersion	      "1.480"
      SourceBlock	      "simulink/Math\nOperations/Slider\nGain"
      SourceType	      "Slider Gain"
      SourceProductBaseCode   "SL"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      ContentPreviewEnabled   off
      gain		      "1"
      low		      "0"
      high		      "2"
    }
    Block {
      BlockType		      Sum
      Name		      "cfblk3"
      SID		      "3"
      Ports		      [1, 1]
      Position		      [350, 30, 410, 90]
      ZOrder		      3
      IconShape		      "rectangular"
      Inputs		      "+"
    }
    Block {
      BlockType		      Constant
      Name		      "cfblk5"
      SID		      "5"
      Position		      [670, 30, 730, 90]
      ZOrder		      5
      Value		      "[87155842.738242]"
      SampleTime	      "1"
    }
    Block {
      BlockType		      Delay
      Name		      "cfblk6"
      SID		      "6"
      Ports		      [1, 1]
      Position		      [830, 30, 890, 90]
      ZOrder		      6
      InputPortMap	      "u0"
      SampleTime	      "1"
    }
    Block {
      BlockType		      Outport
      Name		      "cfblk4"
      SID		      "4"
      Position		      [510, 30, 570, 90]
      ZOrder		      4
      VectorParamsAs1DForOutWhenUnconnected off
    }
    Line {
      ZOrder		      2
      SrcBlock		      "cfblk1"
      SrcPort		      1
      DstBlock		      "cfblk2"
      DstPort		      1
    }
    Line {
      ZOrder		      3
      SrcBlock		      "cfblk3"
      SrcPort		      1
      DstBlock		      "cfblk4"
      DstPort		      1
    }
    Line {
      ZOrder		      4
      SrcBlock		      "cfblk5"
      SrcPort		      1
      Points		      [0, -35; -400, 0]
      DstBlock		      "cfblk3"
      DstPort		      1
    }
    Line {
      ZOrder		      5
      SrcBlock		      "cfblk2"
      SrcPort		      1
      Points		      [70, 0; 0, 35; 490, 0]
      DstBlock		      "cfblk6"
      DstPort		      1
    }
    Line {
      ZOrder		      6
      SrcBlock		      "cfblk6"
      SrcPort		      1
      Points		      [0, -45; -880, 0]
      DstBlock		      "cfblk1"
      DstPort		      1
    }
  }
}
