# Compile of tb_top.sv was successful.
# Compile of adder.sv was successful.
# Compile of alu.sv was successful.
# Compile of ALUController.sv was successful.
# Compile of BranchUnit.sv was successful.
# Compile of Controller.sv was successful.
# Compile of datamemory.sv was successful.
# Compile of Datapath.sv failed with 6 errors.
# Compile of flopr.sv was successful.
# Compile of ForwardingUnit.sv was successful.
# Compile of HazardDetection.sv was successful.
# Compile of imm_Gen.sv was successful.
# Compile of instructionmemory.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria32Data.sv was successful.
# Compile of mux2.sv was successful.
# Compile of mux4.sv was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChipData.v was successful.
# Compile of RegFile.sv was successful.
# Compile of RegPack.sv was successful.
# Compile of RISC_V.sv was successful.
# 22 compiles, 1 failed with 6 errors.
# Compile of Datapath.sv was successful.
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:26:26 on Dec 06,2025
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 19:26:26 on Dec 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 19:26:26 on Dec 06,2025
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: jpba  Hostname: HWC13  ProcessID: 9876
#           Attempting to use alternate WLF file "./wlftwzw83z".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftwzw83z
# hexadecimal
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
#                   45: Register [ 1] written with value: [00000004] | [         4]
# 
#                   55: Register [ 2] written with value: [00000005] | [         5]
# 
#                   65: Register [ 3] written with value: [00000000] | [         0]
# 
#                   95: Memory [ 32] written with value: [00000000] | [         0]
# 
#                  115: Register [ 4] written with value: [00000000] | [         0]
# 
#                  145: Memory [ 36] written with value: [00000000] | [         0]
# 
#                  165: Register [ 5] written with value: [00000000] | [         0]
# 
#                  195: Memory [ 40] written with value: [00000000] | [         0]
# 
#                  215: Register [ 6] written with value: [0000003c] | [        60]
# 
#                  235: Memory [ 44] written with value: [0000003c] | [        60]
# 
#                  255: Register [ 7] written with value: [00000048] | [        72]
# 
#                  285: Register [ 1] written with value: [00000004] | [         4]
# 
#                  295: Register [ 2] written with value: [00000005] | [         5]
# 
#                  305: Register [ 3] written with value: [00000000] | [         0]
# 
#                  335: Memory [ 32] written with value: [00000000] | [         0]
# 
#                  355: Register [ 4] written with value: [00000000] | [         0]
# 
#                  385: Memory [ 36] written with value: [00000000] | [         0]
# 
#                  405: Register [ 5] written with value: [00000000] | [         0]
# 
#                  435: Memory [ 40] written with value: [00000000] | [         0]
# 
#                  455: Register [ 6] written with value: [0000003c] | [        60]
# 
#                  475: Memory [ 44] written with value: [0000003c] | [        60]
# 
#                  495: Register [ 7] written with value: [00000048] | [        72]
# 
# ** Note: $stop    : ./tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at ./tb_top.sv line 43
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Error 31: Unable to unlink file "C:/Users/Antonio/Documents/Arquitetura de Computadores/AC/Projeto_OAC_RISC-V/rv32i-base-project-main/verif/work/_lib.qdb".
# Error 133: Unable to remove directory "C:/Users/Antonio/Documents/Arquitetura de Computadores/AC/Projeto_OAC_RISC-V/rv32i-base-project-main/verif/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:05:05 on Dec 06,2025
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 20:05:05 on Dec 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:05:06 on Dec 06,2025, Elapsed time: 0:38:40
# Errors: 0, Warnings: 9
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 20:05:06 on Dec 06,2025
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: jpba  Hostname: HWC13  ProcessID: 9876
#           Attempting to use alternate WLF file "./wlftjjaqa2".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftjjaqa2
# hexadecimal
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
#                   35: Memory [  0] read with value: [xxxxxxxx] | [         x]
# 
#                   35: Memory [  0] read with value: [11223344] | [ 287454020]
# 
#                   45: Register [ 1] written with value: [11223344] | [ 287454020]
# 
#                   55: Register [ 2] written with value: [11223344] | [ 287454020]
# 
#                   75: Register [ 3] written with value: [22446688] | [ 574908040]
# 
#                   85: Register [ 4] written with value: [00000000] | [         0]
# 
#                   95: Register [ 5] written with value: [00000000] | [         0]
# 
#                  105: Register [ 6] written with value: [00000000] | [         0]
# 
#                  115: Register [ 7] written with value: [11223344] | [ 287454020]
# 
#                  125: Memory [ 32] written with value: [22446688] | [ 574908040]
# 
#                  125: Register [ 8] written with value: [11223344] | [ 287454020]
# 
#                  135: Memory [ 36] written with value: [00000000] | [         0]
# 
#                  145: Memory [ 40] written with value: [00000000] | [         0]
# 
#                  155: Memory [ 44] written with value: [00000000] | [         0]
# 
#                  165: Memory [ 48] written with value: [11223344] | [ 287454020]
# 
#                  175: Memory [ 52] written with value: [11223344] | [ 287454020]
# 
#                  185: Memory [  0] read with value: [11223344] | [ 287454020]
# 
#                  185: Memory [  0] read with value: [00000000] | [         0]
# 
#                  190: Memory [  0] read with value: [00000044] | [        68]
# 
#                  195: Register [ 9] written with value: [00000044] | [        68]
# 
#                  205: Memory [ 56] written with value: [00000044] | [        68]
# 
#                  215: Memory [  0] read with value: [00000044] | [        68]
# 
#                  215: Memory [  0] read with value: [00000000] | [         0]
# 
#                  220: Memory [  0] read with value: [00003344] | [     13124]
# 
#                  225: Register [10] written with value: [00003344] | [     13124]
# 
#                  235: Memory [ 60] written with value: [00003344] | [     13124]
# 
#                  245: Memory [ 64] written with value: [11223344] | [ 287454020]
# 
#                  255: Memory [  0] read with value: [00003344] | [     13124]
# 
#                  255: Memory [  0] read with value: [00000000] | [         0]
# 
#                  260: Memory [  0] read with value: [00000044] | [        68]
# 
#                  265: Register [11] written with value: [00000044] | [        68]
# 
#                  275: Memory [ 68] written with value: [00000044] | [        68]
# 
#                  285: Memory [ 72] written with value: [11223344] | [ 287454020]
# 
#                  295: Memory [  0] read with value: [00000044] | [        68]
# 
#                  295: Memory [  0] read with value: [00000000] | [         0]
# 
#                  300: Memory [  0] read with value: [00003344] | [     13124]
# 
#                  305: Register [12] written with value: [00003344] | [     13124]
# 
#                  315: Memory [ 76] written with value: [00003344] | [     13124]
# 
#                  325: Memory [  0] read with value: [00003344] | [     13124]
# 
#                  325: Memory [  0] read with value: [00000000] | [         0]
# 
#                  330: Memory [  0] read with value: [11223344] | [ 287454020]
# 
#                  335: Register [13] written with value: [11223344] | [ 287454020]
# 
#                  345: Register [19] written with value: [ffffffff] | [4294967295]
# 
#                  355: Register [14] written with value: [00000001] | [         1]
# 
#                  365: Register [15] written with value: [11223343] | [ 287454019]
# 
#                  375: Register [16] written with value: [12233440] | [ 304297024]
# 
#                  385: Register [17] written with value: [01122334] | [  17965876]
# 
#                  395: Memory [  0] read with value: [11223344] | [ 287454020]
# 
#                  395: Register [18] written with value: [00000000] | [         0]
# 
#                  395: Memory [  0] read with value: [00000044] | [        68]
# 
#                  405: Memory [ 80] written with value: [00000001] | [         1]
# 
#                  405: Register [20] written with value: [00000044] | [        68]
# 
#                  415: Memory [ 84] written with value: [11223343] | [ 287454019]
# 
#                  425: Memory [ 88] written with value: [12233440] | [ 304297024]
# 
#                  435: Memory [ 92] written with value: [01122334] | [  17965876]
# 
#                  445: Memory [ 96] written with value: [00000000] | [         0]
# 
#                  455: Memory [100] written with value: [00000044] | [        68]
# 
#                  495: Memory [100] written with value: [00000044] | [        68]
# 
# ** Note: $stop    : ./tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at ./tb_top.sv line 43
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:14:10 on Dec 06,2025
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 20:14:10 on Dec 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:14:11 on Dec 06,2025, Elapsed time: 0:09:05
# Errors: 0, Warnings: 3
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 20:14:11 on Dec 06,2025
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: jpba  Hostname: HWC13  ProcessID: 9876
#           Attempting to use alternate WLF file "./wlft9g8jy9".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft9g8jy9
# hexadecimal
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
#                   35: Memory [  0] read with value: [xxxxxxxx] | [         x]
# 
#                   35: Memory [  0] read with value: [11223344] | [ 287454020]
# 
#                   45: Register [ 1] written with value: [11223344] | [ 287454020]
# 
#                   55: Register [ 2] written with value: [11223344] | [ 287454020]
# 
#                   75: Register [ 3] written with value: [22446688] | [ 574908040]
# 
#                   85: Register [ 4] written with value: [00000000] | [         0]
# 
#                   95: Register [ 5] written with value: [00000000] | [         0]
# 
#                  105: Register [ 6] written with value: [00000000] | [         0]
# 
#                  115: Register [ 7] written with value: [11223344] | [ 287454020]
# 
#                  125: Memory [ 32] written with value: [22446688] | [ 574908040]
# 
#                  125: Register [ 8] written with value: [11223344] | [ 287454020]
# 
#                  135: Memory [ 36] written with value: [00000000] | [         0]
# 
#                  145: Memory [ 40] written with value: [00000000] | [         0]
# 
#                  155: Memory [ 44] written with value: [00000000] | [         0]
# 
#                  165: Memory [ 48] written with value: [11223344] | [ 287454020]
# 
#                  175: Memory [ 52] written with value: [11223344] | [ 287454020]
# 
#                  185: Memory [  0] read with value: [11223344] | [ 287454020]
# 
#                  185: Memory [  0] read with value: [00000000] | [         0]
# 
#                  190: Memory [  0] read with value: [00000044] | [        68]
# 
#                  195: Register [ 9] written with value: [00000044] | [        68]
# 
#                  205: Memory [ 56] written with value: [00000044] | [        68]
# 
#                  215: Memory [  0] read with value: [00000044] | [        68]
# 
#                  215: Memory [  0] read with value: [00000000] | [         0]
# 
#                  220: Memory [  0] read with value: [00003344] | [     13124]
# 
#                  225: Register [10] written with value: [00003344] | [     13124]
# 
#                  235: Memory [ 60] written with value: [00003344] | [     13124]
# 
#                  245: Memory [ 64] written with value: [11223344] | [ 287454020]
# 
#                  255: Memory [  0] read with value: [00003344] | [     13124]
# 
#                  255: Memory [  0] read with value: [00000000] | [         0]
# 
#                  260: Memory [  0] read with value: [00000044] | [        68]
# 
#                  265: Register [11] written with value: [00000044] | [        68]
# 
#                  275: Memory [ 68] written with value: [00000044] | [        68]
# 
#                  285: Memory [ 72] written with value: [11223344] | [ 287454020]
# 
#                  295: Memory [  0] read with value: [00000044] | [        68]
# 
#                  295: Memory [  0] read with value: [00000000] | [         0]
# 
#                  300: Memory [  0] read with value: [00003344] | [     13124]
# 
#                  305: Register [12] written with value: [00003344] | [     13124]
# 
#                  315: Memory [ 76] written with value: [00003344] | [     13124]
# 
#                  325: Memory [  0] read with value: [00003344] | [     13124]
# 
#                  325: Memory [  0] read with value: [00000000] | [         0]
# 
#                  330: Memory [  0] read with value: [11223344] | [ 287454020]
# 
#                  335: Register [13] written with value: [11223344] | [ 287454020]
# 
#                  375: Memory [  0] read with value: [11223344] | [ 287454020]
# 
#                  385: Register [13] written with value: [11223344] | [ 287454020]
# 
#                  425: Memory [  0] read with value: [11223344] | [ 287454020]
# 
#                  435: Register [13] written with value: [11223344] | [ 287454020]
# 
#                  475: Memory [  0] read with value: [11223344] | [ 287454020]
# 
#                  485: Register [13] written with value: [11223344] | [ 287454020]
# 
# ** Note: $stop    : ./tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at ./tb_top.sv line 43
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:28:05 on Dec 06,2025
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 20:28:05 on Dec 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:28:06 on Dec 06,2025, Elapsed time: 0:13:55
# Errors: 0, Warnings: 3
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 20:28:06 on Dec 06,2025
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: jpba  Hostname: HWC13  ProcessID: 9876
#           Attempting to use alternate WLF file "./wlftgm51iz".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftgm51iz
# hexadecimal
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
#                   35: Memory [  0] read with value: [xxxxxxxx] | [         x]
# 
#                   35: Memory [  0] read with value: [11223344] | [ 287454020]
# 
#                   45: Register [ 1] written with value: [11223344] | [ 287454020]
# 
#                   55: Register [ 2] written with value: [11223344] | [ 287454020]
# 
#                   75: Register [ 3] written with value: [22446688] | [ 574908040]
# 
#                   85: Register [ 4] written with value: [00000000] | [         0]
# 
#                   95: Register [ 5] written with value: [00000000] | [         0]
# 
#                  105: Register [ 6] written with value: [00000000] | [         0]
# 
#                  115: Register [ 7] written with value: [11223344] | [ 287454020]
# 
#                  125: Memory [ 32] written with value: [22446688] | [ 574908040]
# 
#                  125: Register [ 8] written with value: [11223344] | [ 287454020]
# 
#                  135: Memory [ 36] written with value: [00000000] | [         0]
# 
#                  145: Memory [ 40] written with value: [00000000] | [         0]
# 
#                  155: Memory [ 44] written with value: [00000000] | [         0]
# 
#                  165: Memory [ 48] written with value: [11223344] | [ 287454020]
# 
#                  175: Memory [ 52] written with value: [11223344] | [ 287454020]
# 
#                  185: Memory [  0] read with value: [11223344] | [ 287454020]
# 
#                  185: Memory [  0] read with value: [00000000] | [         0]
# 
#                  190: Memory [  0] read with value: [00000044] | [        68]
# 
#                  195: Register [ 9] written with value: [00000044] | [        68]
# 
#                  205: Memory [ 56] written with value: [00000044] | [        68]
# 
#                  215: Memory [  0] read with value: [00000044] | [        68]
# 
#                  215: Memory [  0] read with value: [00000000] | [         0]
# 
#                  220: Memory [  0] read with value: [00003344] | [     13124]
# 
#                  225: Register [10] written with value: [00003344] | [     13124]
# 
#                  235: Memory [ 60] written with value: [00003344] | [     13124]
# 
#                  245: Memory [ 64] written with value: [11223344] | [ 287454020]
# 
#                  255: Memory [  0] read with value: [00003344] | [     13124]
# 
#                  255: Memory [  0] read with value: [00000000] | [         0]
# 
#                  260: Memory [  0] read with value: [00000044] | [        68]
# 
#                  265: Register [11] written with value: [00000044] | [        68]
# 
#                  275: Memory [ 68] written with value: [00000044] | [        68]
# 
#                  285: Memory [ 72] written with value: [11223344] | [ 287454020]
# 
#                  295: Memory [  0] read with value: [00000044] | [        68]
# 
#                  295: Memory [  0] read with value: [00000000] | [         0]
# 
#                  300: Memory [  0] read with value: [00003344] | [     13124]
# 
#                  305: Register [12] written with value: [00003344] | [     13124]
# 
#                  315: Memory [ 76] written with value: [00003344] | [     13124]
# 
#                  325: Memory [  0] read with value: [00003344] | [     13124]
# 
#                  325: Memory [  0] read with value: [00000000] | [         0]
# 
#                  330: Memory [  0] read with value: [11223344] | [ 287454020]
# 
#                  335: Register [13] written with value: [11223344] | [ 287454020]
# 
#                  345: Register [19] written with value: [ffffffff] | [4294967295]
# 
#                  355: Register [14] written with value: [00000001] | [         1]
# 
#                  365: Register [15] written with value: [11223343] | [ 287454019]
# 
#                  375: Register [16] written with value: [12233440] | [ 304297024]
# 
#                  385: Register [17] written with value: [01122334] | [  17965876]
# 
#                  395: Memory [  0] read with value: [11223344] | [ 287454020]
# 
#                  395: Register [18] written with value: [00000000] | [         0]
# 
#                  395: Memory [  0] read with value: [00000044] | [        68]
# 
#                  405: Memory [ 80] written with value: [00000001] | [         1]
# 
#                  405: Register [20] written with value: [00000044] | [        68]
# 
#                  415: Memory [ 84] written with value: [11223343] | [ 287454019]
# 
#                  425: Memory [ 88] written with value: [12233440] | [ 304297024]
# 
#                  435: Memory [ 92] written with value: [01122334] | [  17965876]
# 
#                  445: Memory [ 96] written with value: [00000000] | [         0]
# 
#                  455: Memory [100] written with value: [00000044] | [        68]
# 
#                  495: Memory [100] written with value: [00000044] | [        68]
# 
# ** Note: $stop    : ./tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at ./tb_top.sv line 43
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:39:06 on Dec 06,2025
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 20:39:07 on Dec 06,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 20:39:07 on Dec 06,2025, Elapsed time: 0:11:01
# Errors: 0, Warnings: 3
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 20:39:08 on Dec 06,2025
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: jpba  Hostname: HWC13  ProcessID: 9876
#           Attempting to use alternate WLF file "./wlft3fjezi".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft3fjezi
# hexadecimal
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
#                   45: Register [ 1] written with value: [00000004] | [         4]
# 
#                   55: Register [ 2] written with value: [00000005] | [         5]
# 
#                   65: Register [ 3] written with value: [00000000] | [         0]
# 
#                   95: Memory [ 32] written with value: [00000000] | [         0]
# 
#                  115: Register [ 4] written with value: [00000000] | [         0]
# 
#                  145: Memory [ 36] written with value: [00000000] | [         0]
# 
#                  165: Register [ 5] written with value: [00000000] | [         0]
# 
#                  195: Memory [ 40] written with value: [00000000] | [         0]
# 
#                  215: Register [ 6] written with value: [0000003c] | [        60]
# 
#                  235: Memory [ 44] written with value: [0000003c] | [        60]
# 
#                  255: Register [ 7] written with value: [00000048] | [        72]
# 
#                  285: Register [ 1] written with value: [00000004] | [         4]
# 
#                  295: Register [ 2] written with value: [00000005] | [         5]
# 
#                  305: Register [ 3] written with value: [00000000] | [         0]
# 
#                  335: Memory [ 32] written with value: [00000000] | [         0]
# 
#                  355: Register [ 4] written with value: [00000000] | [         0]
# 
#                  385: Memory [ 36] written with value: [00000000] | [         0]
# 
#                  405: Register [ 5] written with value: [00000000] | [         0]
# 
#                  435: Memory [ 40] written with value: [00000000] | [         0]
# 
#                  455: Register [ 6] written with value: [0000003c] | [        60]
# 
#                  475: Memory [ 44] written with value: [0000003c] | [        60]
# 
#                  495: Register [ 7] written with value: [00000048] | [        72]
# 
# ** Note: $stop    : ./tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at ./tb_top.sv line 43
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:04:10 on Dec 06,2025
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 21:04:10 on Dec 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:04:11 on Dec 06,2025, Elapsed time: 0:25:03
# Errors: 0, Warnings: 3
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 21:04:11 on Dec 06,2025
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: jpba  Hostname: HWC13  ProcessID: 9876
#           Attempting to use alternate WLF file "./wlftg2sfe0".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftg2sfe0
# hexadecimal
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
#                   45: Register [ 8] written with value: [0000000c] | [        12]
# 
#                   55: Register [ 6] written with value: [00000008] | [         8]
# 
#                   85: Memory [ 36] written with value: [fffffffd] | [4294967293]
# 
#                   85: Register [ 5] written with value: [fffffffd] | [4294967293]
# 
#                  105: Register [ 9] written with value: [00000004] | [         4]
# 
#                  115: Register [ 8] written with value: [00000008] | [         8]
# 
# ** Note: $stop    : ./tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at ./tb_top.sv line 43
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:29:35 on Dec 06,2025
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 21:29:35 on Dec 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:29:36 on Dec 06,2025, Elapsed time: 0:25:25
# Errors: 0, Warnings: 3
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 21:29:36 on Dec 06,2025
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: jpba  Hostname: HWC13  ProcessID: 9876
#           Attempting to use alternate WLF file "./wlftzcqhif".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftzcqhif
# hexadecimal
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
#                   45: Register [ 8] written with value: [0000000c] | [        12]
# 
#                   55: Register [ 6] written with value: [00000008] | [         8]
# 
#                   85: Register [ 8] written with value: [0000000c] | [        12]
# 
#                   95: Register [ 6] written with value: [00000008] | [         8]
# 
#                  115: Memory [ 36] written with value: [00000000] | [         0]
# 
#                  135: Register [ 5] written with value: [fffffffd] | [4294967293]
# 
#                  145: Register [10] written with value: [0000c000] | [     49152]
# 
#                  155: Register [ 9] written with value: [00000004] | [         4]
# 
#                  165: Register [ 8] written with value: [00000008] | [         8]
# 
# ** Note: $stop    : ./tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at ./tb_top.sv line 43
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:50:35 on Dec 06,2025
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 21:50:36 on Dec 06,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 21:50:37 on Dec 06,2025, Elapsed time: 0:21:01
# Errors: 0, Warnings: 3
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 21:50:37 on Dec 06,2025
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: jpba  Hostname: HWC13  ProcessID: 9876
#           Attempting to use alternate WLF file "./wlfte98ezh".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfte98ezh
# hexadecimal
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
#                   45: Register [ 8] written with value: [0000000c] | [        12]
# 
#                   55: Register [ 6] written with value: [00000008] | [         8]
# 
#                   85: Register [ 8] written with value: [0000000c] | [        12]
# 
#                   95: Register [ 6] written with value: [00000008] | [         8]
# 
#                  115: Memory [ 36] written with value: [00000000] | [         0]
# 
#                  135: Register [ 5] written with value: [fffffffd] | [4294967293]
# 
#                  145: Register [10] written with value: [0000c000] | [     49152]
# 
#                  155: Register [ 9] written with value: [00000004] | [         4]
# 
# ** Note: $stop    : ./tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at ./tb_top.sv line 43
