0.7
2020.2
Oct 13 2023
20:47:58
C:/Users/user/Documents/Github Projects/Verilog-in-Depth/half_adder_no_0001/half_adder_no_0001.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,,,,,,,
C:/Users/user/Documents/Github Projects/Verilog-in-Depth/half_adder_no_0001/half_adder_no_0001.srcs/sim_1/new/half_adder_tb_no_0001.v,1707281389,verilog,,,,half_adder_tb_no_0001,,,,,,,,
C:/Users/user/Documents/Github Projects/Verilog-in-Depth/half_adder_no_0001/half_adder_no_0001.srcs/sources_1/new/half_adder_no_0001.v,1707280929,verilog,,C:/Users/user/Documents/Github Projects/Verilog-in-Depth/half_adder_no_0001/half_adder_no_0001.srcs/sim_1/new/half_adder_tb_no_0001.v,,half_adder_no_0001,,,,,,,,
