vcom write_controller_pkg.vhd
vcom in_big_out_cordinator.vhd
vcom in_equal_out_cordinator.vhd
vcom in_small_out_cordinator.vhd
vcom in_out_cordinator_generic.vhd
vcom data_input_big.vhd
vcom data_input_small.vhd
vcom data_input_generic.vhd
vcom write_controller.vhd
vcom ram_generic_pkg.vhd
vcom mux_generic.vhd
vcom dec_generic.vhd
vcom ram_simple.vhd
vcom ram_generic.vhd
vcom read_controller.vhd
vcom wishbone_master.vhd
vcom wishbone_slave.vhd
vcom core_registers.vhd
vcom enable_fsm.vhd
vcom internal_logic_analyzer_core_top.vhd
vcom crc_gen.vhd
vcom dec_generic.vhd
vcom error_register.vhd
vcom general_fifo.vhd
vcom mp_dec.vhd
vcom mp_enc.vhd
vcom mux_generic.vhd
vcom signal_generator_registers.vhd
vcom signal_generator.vhd
vcom signal_generator_top.vhd
vcom timer.vhd
vcom uart_rx.vhd
vcom uart_tx.vhd
vcom wishbone_intercon.vhd
vcom rx_path.vhd
vcom tx_path.vhd
vcom uart_trans_gen_model.vhd
vcom top_internal_logic_analyzer.vhd
vcom top_internal_logic_analyzer_tb.vhd
vsim top_internal_logic_analyzer_tb

add wave *
-------- mp_dec
add wave /top_internal_logic_analyzer_TB/uut/rx_path_unit/mp_dec_inst/crc_err
add wave /top_internal_logic_analyzer_TB/uut/rx_path_unit/mp_dec_inst/din
add wave /top_internal_logic_analyzer_TB/uut/rx_path_unit/mp_dec_inst/valid
add wave /top_internal_logic_analyzer_TB/uut/rx_path_unit/mp_dec_inst/crc_in_val
add wave /top_internal_logic_analyzer_TB/uut/rx_path_unit/mp_dec_inst/crc_in
add wave /top_internal_logic_analyzer_TB/uut/rx_din

-------- core
add wave /top_internal_logic_analyzer_TB/uut/core_inst/core_registers_inst/trigger_type_reg_1
add wave /top_internal_logic_analyzer_TB/uut/core_inst/core_registers_inst/trigger_position_reg_2
add wave /top_internal_logic_analyzer_TB/uut/core_inst/core_registers_inst/enable_reg_4
add wave /top_internal_logic_analyzer_TB/uut/core_inst/core_registers_inst/en_reg
add wave /top_internal_logic_analyzer_TB/uut/core_inst/write_controller_inst/trigger_found_s
add wave /top_internal_logic_analyzer_TB/uut/core_inst/wishbone_master_inst/wm_start
add wave /top_internal_logic_analyzer_TB/uut/core_inst/wishbone_master_inst/wr
add wave /top_internal_logic_analyzer_TB/uut/core_inst/wishbone_master_inst/type_in
add wave /top_internal_logic_analyzer_TB/uut/core_inst/wishbone_master_inst/len_in
add wave /top_internal_logic_analyzer_TB/uut/core_inst/wishbone_master_inst/addr_in
add wave /top_internal_logic_analyzer_TB/uut/core_inst/wishbone_master_inst/ram_start_addr
add wave /top_internal_logic_analyzer_TB/uut/core_inst/wishbone_master_inst/wm_end

-------- signal generator registers
add wave /top_internal_logic_analyzer_TB/uut/signal_generator_inst/registers_inst/scene_number_reg_1
add wave /top_internal_logic_analyzer_TB/uut/signal_generator_inst/registers_inst/enable_reg_2

-------- wishbone intercon
add wave /top_internal_logic_analyzer_TB/uut/intercon/ADR_O_M1
add wave /top_internal_logic_analyzer_TB/uut/intercon/ADR_O_M2
add wave /top_internal_logic_analyzer_TB/uut/intercon/ADR_O_M3

-------- RX
--add wave /top_internal_logic_analyzer_TB/uut/rx_path_unit/ADR_O
--add wave /top_internal_logic_analyzer_TB/uut/rx_path_unit/DAT_O
--add wave /top_internal_logic_analyzer_TB/uut/rx_path_unit/ACK_I
--add wave /top_internal_logic_analyzer_TB/uut/rx_path_unit/DAT_I
--add wave /top_internal_logic_analyzer_TB/uut/rx_path_unit/ADR_I
--add wave /top_internal_logic_analyzer_TB/uut/rx_path_unit/STB_I
--add wave /top_internal_logic_analyzer_TB/uut/rx_path_unit/TGA_I

-------- TOP
add wave /top_internal_logic_analyzer_TB/uut/trigger_sig
add wave /top_internal_logic_analyzer_TB/uut/data_in_sig

-------- uart_trans_gen_model
--add wave /top_internal_logic_analyzer_TB/data_transmitter/uart_out
--add wave /top_internal_logic_analyzer_TB/data_transmitter/input
--add wave /top_internal_logic_analyzer_TB/data_transmitter/clk_i
--add wave /top_internal_logic_analyzer_TB/data_transmitter/file_status

-------- TX
add wave /top_internal_logic_analyzer_TB/uut/tx_path_unit/DAT_I_S
add wave /top_internal_logic_analyzer_TB/uut/tx_path_unit/ADR_I_S_TX
add wave /top_internal_logic_analyzer_TB/uut/tx_path_unit/TGA_I_S_TX
add wave /top_internal_logic_analyzer_TB/uut/tx_path_unit/TGD_I_S_TX
add wave /top_internal_logic_analyzer_TB/uut/tx_path_unit/WE_I_S_TX
add wave /top_internal_logic_analyzer_TB/uut/tx_path_unit/STB_I_S_TX
add wave /top_internal_logic_analyzer_TB/uut/tx_path_unit/CYC_I_S_TX
add wave /top_internal_logic_analyzer_TB/uut/tx_path_unit/ACK_O_TO_M
add wave /top_internal_logic_analyzer_TB/uut/tx_path_unit/DAT_O_TO_M
add wave /top_internal_logic_analyzer_TB/uut/tx_path_unit/STALL_O_TO_M

run 4800000 ns