
*** Running vivado
    with args -log ortakmodule.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ortakmodule.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ortakmodule.tcl -notrace
Command: synth_design -top ortakmodule -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6460 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 336.531 ; gain = 99.754
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ortakmodule' [C:/Users/ayber/lab5/lab5.srcs/sources_1/new/ortakmodule.v:23]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/ayber/lab5/lab5.srcs/sources_1/new/counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'counter' (1#1) [C:/Users/ayber/lab5/lab5.srcs/sources_1/new/counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'modulus' [C:/Users/ayber/lab5/lab5.srcs/sources_1/new/modulus.v:23]
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [C:/Users/ayber/lab5/lab5.srcs/sources_1/new/modulus.v:38]
WARNING: [Synth 8-5788] Register currentstate_reg in module modulus is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/ayber/lab5/lab5.srcs/sources_1/new/modulus.v:39]
INFO: [Synth 8-6155] done synthesizing module 'modulus' (2#1) [C:/Users/ayber/lab5/lab5.srcs/sources_1/new/modulus.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ortakmodule' (3#1) [C:/Users/ayber/lab5/lab5.srcs/sources_1/new/ortakmodule.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 391.164 ; gain = 154.387
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 391.164 ; gain = 154.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 391.164 ; gain = 154.387
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ayber/lab5/lab5.srcs/constrs_1/new/lab5constrain.xdc]
Finished Parsing XDC File [C:/Users/ayber/lab5/lab5.srcs/constrs_1/new/lab5constrain.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/ayber/lab5/lab5.srcs/constrs_1/new/lab5constrain.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ortakmodule_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ortakmodule_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 736.867 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 736.867 ; gain = 500.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 736.867 ; gain = 500.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 736.867 ; gain = 500.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 736.867 ; gain = 500.090
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                 1x32  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module counter 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   8 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
Module modulus 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Multipliers : 
	                 1x32  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/ayber/lab5/lab5.srcs/sources_1/new/modulus.v:43]
INFO: [Synth 8-3886] merging instance 'modulus/currentstate_reg[5]' (FDCE) to 'modulus/currentstate_reg[2]'
INFO: [Synth 8-3886] merging instance 'modulus/currentstate_reg[6]' (FDCE) to 'modulus/currentstate_reg[2]'
INFO: [Synth 8-3886] merging instance 'modulus/currentstate_reg[7]' (FDCE) to 'modulus/currentstate_reg[2]'
INFO: [Synth 8-3886] merging instance 'modulus/currentstate_reg[8]' (FDCE) to 'modulus/currentstate_reg[2]'
INFO: [Synth 8-3886] merging instance 'modulus/currentstate_reg[9]' (FDCE) to 'modulus/currentstate_reg[2]'
INFO: [Synth 8-3886] merging instance 'modulus/currentstate_reg[10]' (FDCE) to 'modulus/currentstate_reg[2]'
INFO: [Synth 8-3886] merging instance 'modulus/currentstate_reg[11]' (FDCE) to 'modulus/currentstate_reg[2]'
INFO: [Synth 8-3886] merging instance 'modulus/currentstate_reg[12]' (FDCE) to 'modulus/currentstate_reg[2]'
INFO: [Synth 8-3886] merging instance 'modulus/currentstate_reg[13]' (FDCE) to 'modulus/currentstate_reg[2]'
INFO: [Synth 8-3886] merging instance 'modulus/currentstate_reg[14]' (FDCE) to 'modulus/currentstate_reg[2]'
INFO: [Synth 8-3886] merging instance 'modulus/currentstate_reg[15]' (FDCE) to 'modulus/currentstate_reg[2]'
INFO: [Synth 8-3886] merging instance 'modulus/currentstate_reg[16]' (FDCE) to 'modulus/currentstate_reg[2]'
INFO: [Synth 8-3886] merging instance 'modulus/currentstate_reg[17]' (FDCE) to 'modulus/currentstate_reg[2]'
INFO: [Synth 8-3886] merging instance 'modulus/currentstate_reg[18]' (FDCE) to 'modulus/currentstate_reg[2]'
INFO: [Synth 8-3886] merging instance 'modulus/currentstate_reg[19]' (FDCE) to 'modulus/currentstate_reg[2]'
INFO: [Synth 8-3886] merging instance 'modulus/currentstate_reg[20]' (FDCE) to 'modulus/currentstate_reg[2]'
INFO: [Synth 8-3886] merging instance 'modulus/currentstate_reg[21]' (FDCE) to 'modulus/currentstate_reg[2]'
INFO: [Synth 8-3886] merging instance 'modulus/currentstate_reg[22]' (FDCE) to 'modulus/currentstate_reg[2]'
INFO: [Synth 8-3886] merging instance 'modulus/currentstate_reg[23]' (FDCE) to 'modulus/currentstate_reg[2]'
INFO: [Synth 8-3886] merging instance 'modulus/currentstate_reg[24]' (FDCE) to 'modulus/currentstate_reg[2]'
INFO: [Synth 8-3886] merging instance 'modulus/currentstate_reg[25]' (FDCE) to 'modulus/currentstate_reg[2]'
INFO: [Synth 8-3886] merging instance 'modulus/currentstate_reg[26]' (FDCE) to 'modulus/currentstate_reg[2]'
INFO: [Synth 8-3886] merging instance 'modulus/currentstate_reg[27]' (FDCE) to 'modulus/currentstate_reg[2]'
INFO: [Synth 8-3886] merging instance 'modulus/currentstate_reg[28]' (FDCE) to 'modulus/currentstate_reg[2]'
INFO: [Synth 8-3886] merging instance 'modulus/currentstate_reg[29]' (FDCE) to 'modulus/currentstate_reg[2]'
INFO: [Synth 8-3886] merging instance 'modulus/currentstate_reg[30]' (FDCE) to 'modulus/currentstate_reg[2]'
INFO: [Synth 8-3886] merging instance 'modulus/currentstate_reg[31]' (FDCE) to 'modulus/currentstate_reg[2]'
INFO: [Synth 8-3886] merging instance 'modulus/currentstate_reg[4]' (FDCE) to 'modulus/currentstate_reg[2]'
INFO: [Synth 8-3886] merging instance 'modulus/currentstate_reg[3]' (FDCE) to 'modulus/currentstate_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\modulus/currentstate_reg[2] )
WARNING: [Synth 8-3332] Sequential element (modulus/currentstate_reg[2]) is unused and will be removed from module ortakmodule.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 736.867 ; gain = 500.090
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 736.867 ; gain = 500.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 753.105 ; gain = 516.328
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 753.105 ; gain = 516.328
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 753.105 ; gain = 516.328
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 753.105 ; gain = 516.328
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 753.105 ; gain = 516.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 753.105 ; gain = 516.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 753.105 ; gain = 516.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 753.105 ; gain = 516.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    27|
|3     |LUT1   |     3|
|4     |LUT2   |    30|
|5     |LUT3   |    10|
|6     |LUT4   |    13|
|7     |LUT5   |     7|
|8     |LUT6   |    26|
|9     |FDCE   |     5|
|10    |FDRE   |    34|
|11    |IBUF   |     7|
|12    |OBUF   |     4|
+------+-------+------+

Report Instance Areas: 
+------+----------+--------+------+
|      |Instance  |Module  |Cells |
+------+----------+--------+------+
|1     |top       |        |   167|
|2     |  counter |counter |    77|
|3     |  modulus |modulus |    78|
+------+----------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 753.105 ; gain = 516.328
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 753.105 ; gain = 170.625
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 753.105 ; gain = 516.328
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 34 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
49 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 753.148 ; gain = 529.496
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/ayber/lab5/lab5.runs/synth_1/ortakmodule.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ortakmodule_utilization_synth.rpt -pb ortakmodule_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 753.148 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Dec 27 20:31:15 2022...
