/*
    This file was generated automatically by Alchitry Labs 2.0.30-BETA.
    Do not edit this file directly. Instead edit the original Lucid source.
    This is a temporary file and any changes made to it will be destroyed.
*/

module boolean #(
        parameter SIZE = 6'h20
    ) (
        input wire [(SIZE)-1:0] a,
        input wire [(SIZE)-1:0] b,
        input wire [5:0] alufn,
        output reg [(SIZE)-1:0] bool,
        output reg illop
    );
    always @* begin
        illop = 1'h0;
        
        case (alufn[2'h3:1'h1])
            3'h4: begin
                bool = a & b;
            end
            3'h7: begin
                bool = a | b;
            end
            3'h3: begin
                bool = a ^ b;
            end
            3'h5: begin
                bool = a;
            end
            default: begin
                bool = 1'h0;
                illop = 1'h1;
            end
        endcase
    end
    
    
endmodule