/******************************************************************************
	STM32 XXX RCCBF
Author: Sergio Santos 
	<sergio.salazar.santos@gmail.com>
License: GNU General Public License
Hardware: STM32-XXX
Date: 05032024
Comment:
	wrapper
*******************************************************************************/
#ifndef _STM32RCCBF_H_
	#define _STM32RCCBF_H_

#include <inttypes.h>

/*** RCC Bit Field TypeDef ***/
typedef volatile struct{
    // CR
    union{
	    struct RCC_CR_1{
		    uint32_t hsion:1;
		    uint32_t hsirdy:1;
		    uint32_t reserved1:1;
		    uint32_t hsitrim:5;
		    uint32_t hsical:8;
		    uint32_t hseon:1;
		    uint32_t hserdy:1;
		    uint32_t hsebyp:1;
		    uint32_t csson:1;
		    uint32_t reserved2:4;
		    uint32_t pllon:1;
		    uint32_t pllrdy:1;
		    uint32_t plli2son:1;
		    uint32_t plli2srdy:1;
		    uint32_t pllsaion:1;
		    uint32_t pllsairdy:1;
		    uint32_t reserved3:2;
	    }par;
	    uint32_t reg;
    }cr; //0x00
    // PLLCFGR
    union{
	    struct RCC_PLLCFGR_1{
		    uint32_t pllm:6;
		    uint32_t plln:9;
		    uint32_t reserved1:1;
		    uint32_t pllp:2;
		    uint32_t reserved2:4;
		    uint32_t pllsrc:1;
		    uint32_t reserved3:1;
		    uint32_t pllq:4;
		    uint32_t pllr:3;
		    uint32_t reserved4:1;
	    }par;
	    uint32_t reg;
    }pllcfgr; //0x04
    // CFGR
    union{
	    struct RCC_CFGR_1{
		    uint32_t sw:2;
		    uint32_t sws:2;
		    uint32_t hpre:4;
		    uint32_t reserved1:2;
		    uint32_t ppre1:3;
		    uint32_t ppre2:3;
		    uint32_t rtcpre:5;
		    uint32_t mco1:2;
		    uint32_t reserved2:1;
		    uint32_t mco1pre:3;
		    uint32_t mco2pre:3;
		    uint32_t mco2:2;
	    }par;
	    uint32_t reg;
    }cfgr; //0x08
    // CIR
    union{
	    struct RCC_CIR_1{
		    uint32_t lsirdyf:1;
		    uint32_t lserdyf:1;
		    uint32_t hsirdyf:1;
		    uint32_t hserdyf:1;
		    uint32_t pllrdyf:1;
		    uint32_t plli2srdyf:1;
		    uint32_t pllsairdyf:1;
		    uint32_t cssf:1;
		    uint32_t lsirdyie:1;
		    uint32_t lserdyie:1;
		    uint32_t hsirdyie:1;
		    uint32_t hserdyie:1;
		    uint32_t pllrdyie:1;
		    uint32_t plli2srdyie:1;
		    uint32_t pllsairdyie:1;
		    uint32_t reserved1:1;
		    uint32_t lsirdyc:1;
		    uint32_t lserdyc:1;
		    uint32_t hsirdyc:1;
		    uint32_t hserdyc:1;
		    uint32_t pllrdyc:1;
		    uint32_t plli2srdyc:1;
		    uint32_t pllsairdyc:1;
		    uint32_t cssc:1;
		    uint32_t reserved2:8;
	    }par;
	    uint32_t reg;
    }cir; //0x0C
    // AHB1RSTR
    union{
	    struct RCC_AHB1RSTR_1{
		    uint32_t gpioarst:1;
		    uint32_t gpiobrst:1;
		    uint32_t gpiocrst:1;
		    uint32_t gpiodrst:1;
		    uint32_t gpioerst:1;
		    uint32_t gpiofrst:1;
		    uint32_t gpiogrst:1;
		    uint32_t gpiohrst:1;
		    uint32_t reserved1:4;
		    uint32_t crcrst:1;
		    uint32_t reserved2:8;
		    uint32_t dma1rst:1;
		    uint32_t dma2rst:1;
		    uint32_t reserved3:6;
		    uint32_t otghsrst:1;
		    uint32_t reserved4:2;
	    }par;
	    uint32_t reg;
    }ahb1rstr; //0x10
    // AHB2RSTR
    union{
	    struct RCC_AHB2RSTR_1{
		    uint32_t dcmirst:1;
		    uint32_t reserved1:6;
		    uint32_t otgfsrs:1;
		    uint32_t reserved2:24;
	    }par;
	    uint32_t reg;
    }ahb2rstr; //0x14
    // AHB3RSTR
    union{
	    struct RCC_AHB3RSTR_1{
		    uint32_t fmcrst:1;
		    uint32_t qspirst:1;
		    uint32_t reserved2:30;
	    }par;
	    uint32_t reg;
    }ahb3rstr; //0x18
    //RESERVED
    uint32_t reserved0; // 0x1C
    // APB1RSTR
    union{
	    struct RCC_APB1RSTR_1{
		    uint32_t tim2rst:1;
		    uint32_t tim3rst:1;
		    uint32_t tim4rst:1;
		    uint32_t tim5rst:1;
		    uint32_t tim6rst:1;
		    uint32_t tim7rst:1;
		    uint32_t tim12rst:1;
		    uint32_t tim13rst:1;
		    uint32_t tim14rst:1;
		    uint32_t reserved1:2;
		    uint32_t wwdgrst:1;
		    uint32_t reserved2:2;
		    uint32_t spi2rst:1;
		    uint32_t spi3rst:1;
		    uint32_t spdifrxrst:1;
		    uint32_t uart2rst:1;
		    uint32_t uart3rst:1;
		    uint32_t uart4rst:1;
		    uint32_t uart5rst:1;
		    uint32_t i2c1rst:1;
		    uint32_t i2c2rst:1;
		    uint32_t i2c3rst:1;
		    uint32_t fmpi2c1rst:1;
		    uint32_t can1rst:1;
		    uint32_t can2rst:1;
		    uint32_t cecrst:1;
		    uint32_t pwrrst:1;
		    uint32_t dacrst:1;
		    uint32_t reserved3:2;
	    }par;
	    uint32_t reg;
    }apb1rstr; // 0x20
    // APB2RSTR
    union{
	    struct RCC_APB2RSTR_1{
		    uint32_t tim1rst:1;
		    uint32_t tim8rst:1;
		    uint32_t reserved1:2;
		    uint32_t usart1rst:1;
		    uint32_t usart6rst:1;
		    uint32_t reserved2:2;
		    uint32_t adcrst:1;
		    uint32_t reserved3:2;
		    uint32_t sdiorst:1;
		    uint32_t spi1rst:1;
		    uint32_t sp45rst:1;
		    uint32_t syscfgrst:1;
		    uint32_t reserved4:1;
		    uint32_t tim9rst:1;
		    uint32_t tim10rst:1;
		    uint32_t tim11rst:1;
		    uint32_t reserved5:3;
		    uint32_t sai1rst:1;
		    uint32_t sai2rst:1;
		    uint32_t reserved6:8;
	    }par;
	    uint32_t reg;
    }apb2rstr; //0x24
    //RESERVED
    uint32_t reserved1; //0x28
    //RESERVED
    uint32_t reserved2; //0x2C
    // AHB1ENR
    union{
	    struct RCC_AHB1ENR_1{
		    uint32_t gpioaen:1;
		    uint32_t gpioben:1;
		    uint32_t gpiocen:1;
		    uint32_t gpioden:1;
		    uint32_t gpioeen:1;
		    uint32_t gpiofen:1;
		    uint32_t gpiogen:1;
		    uint32_t gpiohen:1;
		    uint32_t reserved1:4;
		    uint32_t crcen:1;
		    uint32_t reserved2:5;
		    uint32_t bkpsramen:1;
		    uint32_t reserved3:2;
		    uint32_t dma1en:1;
		    uint32_t dma2en:1;
		    uint32_t reserved4:6;
		    uint32_t otghsen:1;
		    uint32_t otghsulpien:1;
		    uint32_t reserved5:1;
	    }par;
	    uint32_t reg;
    }ahb1enr; //0x30
    // AHB2ENR
    union{
	    struct RCC_AHB2ENR_1{
		    uint32_t dcmien:1;
		    uint32_t reserved1:6;
		    uint32_t otgfsen:1;
		    uint32_t reserved2:24;
	    }par;
	    uint32_t reg;
    }ahb2enr; //0x34
    // AHB3ENR
    union{
	    struct RCC_AHB3ENR_1{
		    uint32_t fmcen:1;
		    uint32_t qspien:1;
		    uint32_t reserved1:30;
	    }par;
	    uint32_t reg;
    }ahb3enr; //0x38
    //RESERVED
    uint32_t reserved3; //0x3C
    // APB1ENR
    union{
	    struct RCC_APB1ENR_1{
		    uint32_t tim2en:1;
		    uint32_t tim3en:1;
		    uint32_t tim4en:1;
		    uint32_t tim5en:1;
		    uint32_t tim6en:1;
		    uint32_t tim7en:1;
		    uint32_t tim12en:1;
		    uint32_t tim13en:1;
		    uint32_t tim14en:1;
		    uint32_t reserved1:2;
		    uint32_t wwdgen:1;
		    uint32_t reserved2:2;
		    uint32_t spi2en:1;
		    uint32_t spi3en:1;
		    uint32_t spdifrxen:1;
		    uint32_t usart2en:1;
		    uint32_t usart3en:1;
		    uint32_t uart4en:1;
		    uint32_t uart5en:1;
		    uint32_t i2c1en:1;
		    uint32_t i2c2en:1;
		    uint32_t i2c3en:1;
		    uint32_t fmpi2c1en:1;
		    uint32_t can1en:1;
		    uint32_t can2en:1;
		    uint32_t cecen:1;
		    uint32_t pwren:1;
		    uint32_t dacen:1;
		    uint32_t reserved3:2;
	    }par;
	    uint32_t reg;
    }apb1enr; // 0x40
    // APB2ENR
    union{
	    struct RCC_APB2ENR_1{
		    uint32_t tim1en:1;
		    uint32_t tim8en:1;
		    uint32_t reserved1:2;
		    uint32_t usart1en:1;
		    uint32_t usart6en:1;
		    uint32_t reserved2:2;
		    uint32_t adc1en:1;
		    uint32_t adc2en:1;
		    uint32_t adc3en:1;
		    uint32_t sdioen:1;
		    uint32_t spi1en:1;
		    uint32_t spi4en:1;
		    uint32_t syscfgen:1;
		    uint32_t reserved3:1;
		    uint32_t tim9en:1;
		    uint32_t tim10en:1;
		    uint32_t tim11en:1;
		    uint32_t reserved4:3;
		    uint32_t sai1en:1;
		    uint32_t sai2en:1;
		    uint32_t reserved5:8;
	    }par;
	    uint32_t reg;
    }apb2enr; //0x44
    //RESERVED
    uint32_t reserved4; //0x48
    //RESERVED
    uint32_t reserved5; //0x4C
    // AHB1LPENR
    union{
	    struct RCC_AHB1LPENR_1{
		    uint32_t gpioalpen:1;
		    uint32_t gpioblpen:1;
		    uint32_t gpioclpen:1;
		    uint32_t gpiodlpen:1;
		    uint32_t gpioelpen:1;
		    uint32_t gpioflpen:1;
		    uint32_t gpioglpen:1;
		    uint32_t gpiohlpen:1;
		    uint32_t reserved1:4;
		    uint32_t crclpen:1;
		    uint32_t reserved2:2;
		    uint32_t flitflpen:1;
		    uint32_t sram1lpen:1;
		    uint32_t sram2lpen:1;
		    uint32_t bkpsramlpen:1;
		    uint32_t reserved3:2;
		    uint32_t dma1lpen:1;
		    uint32_t dma2lpen:1;
		    uint32_t reserved4:6;
		    uint32_t otghslpen:1;
		    uint32_t otghsulpilpen:1;
		    uint32_t reserved5:1;
	    }par;
	    uint32_t reg;
    }ahb1lpenr; //0x50
    // AHB2LPENR
    union{
	    struct RCC_AHB2LPENR_1{
		    uint32_t dcmilpen:1;
		    uint32_t reserved1:6;
		    uint32_t otgfslpen:1;
		    uint32_t reserved2:24;
	    }par;
	    uint32_t reg;
    }ahb2lpenr; //0x54
    // AHB3LPENR
    union{
	    struct RCC_AHB3LPENR_1{
		    uint32_t fmclpen:1;
		    uint32_t qspilpen:1;
		    uint32_t reserved1:30;
	    }par;
	    uint32_t reg;
    }ahb3lpenr; //0x58
    //RESERVED
    uint32_t reserved6; //0x5C
    // APB1LPENR
    union{
	    struct RCC_APB1LPENR_1{
		    uint32_t tim2lpen:1;
		    uint32_t tim3lpen:1;
		    uint32_t tim4lpen:1;
		    uint32_t tim5lpen:1;
		    uint32_t tim6lpen:1;
		    uint32_t tim7lpen:1;
		    uint32_t tim12lpen:1;
		    uint32_t tim13lpen:1;
		    uint32_t tim14lpen:1;
		    uint32_t reserved1:2;
		    uint32_t wwdglpen:1;
		    uint32_t reserved2:2;
		    uint32_t spi2lpen:1;
		    uint32_t spi3lpen:1;
		    uint32_t spdifrxlpen:1;
		    uint32_t usart2lpen:1;
		    uint32_t usart3lpen:1;
		    uint32_t uart4lpen:1;
		    uint32_t uart5lpen:1;
		    uint32_t i2c1lpen:1;
		    uint32_t i2c2lpen:1;
		    uint32_t i2c3lpen:1;
		    uint32_t fmpi2c1lpen:1;
		    uint32_t can1lpen:1;
		    uint32_t can2lpen:1;
		    uint32_t ceclpen:1;
		    uint32_t pwrlpen:1;
		    uint32_t daclpen:1;
		    uint32_t reserved3:2;
	    }par;
	    uint32_t reg;
    }apb1lpenr; //0x60
    // APB2LPENR
    union{
	    struct RCC_APB2LPENR_1{
		    uint32_t tim1lpen:1;
		    uint32_t tim8lpen:1;
		    uint32_t reserved1:2;
		    uint32_t usart1lpen:1;
		    uint32_t usart6lpen:1;
		    uint32_t reserved2:2;
		    uint32_t adc1lpen:1;
		    uint32_t adc2lpen:1;
		    uint32_t adc3lpen:1;
		    uint32_t sdiolpen:1;
		    uint32_t spi1lpen:1;
		    uint32_t spi4lpen:1;
		    uint32_t syscfglpen:1;
		    uint32_t reserved3:1;
		    uint32_t tim9lpen:1;
		    uint32_t tim10lpen:1;
		    uint32_t tim11lpen:1;
		    uint32_t reserved4:3;
		    uint32_t sai1lpen:1;
		    uint32_t sai2lpen:1;
		    uint32_t reserved5:8;
	    }par;
	    uint32_t reg;
    }apb2lpenr; //0x64
    //RESERVED
    uint32_t reserved7; //0x68
    //RESERVED
    uint32_t reserved8; //0x6C
    // BDCR
    union{
	    struct RCC_BDCR_1{
		    uint32_t lseon:1;
		    uint32_t lserdy:1;
		    uint32_t lsebyp:1;
		    uint32_t lsemod:1;
		    uint32_t reserved1:4;
		    uint32_t rtcsel:2;
		    uint32_t reserved2:5;
		    uint32_t rtcen:1;
		    uint32_t bdrst:1;
		    uint32_t reserved3:15;
	    }par;
	    uint32_t reg;
    }bdcr; //0x70
    // CSR
    union{
	    struct RCC_CSR_1{
		    uint32_t lsion:1;
		    uint32_t lsirdy:1;
		    uint32_t reserved1:22;
		    uint32_t rmvf:1;
		    uint32_t borrstf:1;
		    uint32_t padrstf:1;
		    uint32_t porrstf:1;
		    uint32_t sftrstf:1;
		    uint32_t wdgrstf:1;
		    uint32_t wwgrstf:1;
		    uint32_t lpwrrstf:1;
	    }par;
	    uint32_t reg;
    }csr; //0x74
    //RESERVED
    uint32_t reserved9; //0x78
    //RESERVED
    uint32_t reserved10; //0x7C
    // SSCGR
    union{
	    struct RCC_SSCGR_1{
		    uint32_t modper:13;
		    uint32_t incstep:15;
		    uint32_t reserved1:2;
		    uint32_t spreadsel:1;
		    uint32_t sscgen:1;
	    }par;
	    uint32_t reg;
    }sscgr; //0x80
    // PLLI2SCFGR
    union{
	    struct RCC_PLLI2SCFGR_1{
		    uint32_t plli2sm:6;
		    uint32_t plli2sn:9;
		    uint32_t reserved1:1;
		    uint32_t plli2sp:2;
		    uint32_t reserved2:6;
		    uint32_t plli2sq:4;
		    uint32_t plli2sr:3;
		    uint32_t reserved3:1;
	    }par;
	    uint32_t reg;
    }plli2scfgr; //0x84
	#ifdef STM32F446xx
    // PLLSAICFGR
    union{
	    struct RCC_PLLSAICFGR_1{
		    uint32_t pllsaim:6;
		    uint32_t pllsain:9;
		    uint32_t reserved1:1;
		    uint32_t pllsaip:2;
		    uint32_t reserved2:6;
		    uint32_t pllsaiq:4;
		    uint32_t pllsair:3;
		    uint32_t reserved3:1;
	    }par;
	    uint32_t reg;
    }pllsaicfgr; //0x88
	#endif
    // DCKCFGR
    union{
	    struct RCC_DCKCFGR_1{
		    uint32_t plli2sdivq:5;
		    uint32_t reserved1:3;
		    uint32_t pllsaidivq:5;
		    uint32_t reserved2:7;
		    uint32_t sai1scr:2;
		    uint32_t sai2scr:2;
		    uint32_t timpre:1;
		    uint32_t i2s1src:2;
		    uint32_t i2s2src:2;
		    uint32_t reserved3:3;
	    }par;
	    uint32_t reg;
    }dckcfgr; // 0x8C
	#ifdef STM32F446xx
    // CKGATENR
    union{
	    struct RCC_CKGATENR_1{
		    uint32_t ahb2apb1_cken:1;
		    uint32_t ahb2apb2_cken:1;
		    uint32_t cm4dbg_cken:1;
		    uint32_t spare_cken:1;
		    uint32_t sram_cken:1;
		    uint32_t flitf_cken:1;
		    uint32_t rcc_cken:1;
		    uint32_t reserved1:25;
	    }par;
	    uint32_t reg;
    }ckgatenr; //0x90
    // DCKCFGR2
    union{
	    struct RCC_DCKCFGR2_1{
		    uint32_t reserved1:22;
		    uint32_t fmpi2c1sel:2;
		    uint32_t reserved2:2;
		    uint32_t cecsel:1;
		    uint32_t ck48msel:1;
		    uint32_t sdiosel:1;
		    uint32_t spdifrxsel:1;
		    uint32_t reserved3:2;
	    }par;
	    uint32_t reg;
    }dckcfgr2; //0x94
	#endif
}STM32FXXXRCC_TypeDef;

#endif

/*** EOF ***/

/******
1º Sequence
2º Scope
	- Library Scope
	- File Scope
	- Function Scope
	- Precedence Scope
3º Pointer and Variable
4º Casting
******/


