{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1599821824846 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1599821824858 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 11 18:57:04 2020 " "Processing started: Fri Sep 11 18:57:04 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1599821824858 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599821824858 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599821824858 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1599821825627 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1599821825627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test2.v 1 1 " "Found 1 design units, including 1 entities, in source file test2.v" { { "Info" "ISGN_ENTITY_NAME" "1 test2 " "Found entity 1: test2" {  } { { "test2.v" "" { Text "F:/intelFPGA_lite/18.1/Project/CPU/MIPSCPU/test2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599821839597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599821839597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.v 1 1 " "Found 1 design units, including 1 entities, in source file test.v" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.v" "" { Text "F:/intelFPGA_lite/18.1/Project/CPU/MIPSCPU/test.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599821839600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599821839600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "symex26.v 1 1 " "Found 1 design units, including 1 entities, in source file symex26.v" { { "Info" "ISGN_ENTITY_NAME" "1 SymEx26 " "Found entity 1: SymEx26" {  } { { "SymEx26.v" "" { Text "F:/intelFPGA_lite/18.1/Project/CPU/MIPSCPU/SymEx26.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599821839603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599821839603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "symex.v 1 1 " "Found 1 design units, including 1 entities, in source file symex.v" { { "Info" "ISGN_ENTITY_NAME" "1 SymEx " "Found entity 1: SymEx" {  } { { "SymEx.v" "" { Text "F:/intelFPGA_lite/18.1/Project/CPU/MIPSCPU/SymEx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599821839606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599821839606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegFile " "Found entity 1: RegFile" {  } { { "RegFile.v" "" { Text "F:/intelFPGA_lite/18.1/Project/CPU/MIPSCPU/RegFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599821839610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599821839610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcmux.v 1 1 " "Found 1 design units, including 1 entities, in source file pcmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 PCMUX " "Found entity 1: PCMUX" {  } { { "PCMUX.v" "" { Text "F:/intelFPGA_lite/18.1/Project/CPU/MIPSCPU/PCMUX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599821839615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599821839615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_and.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_and.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc_and " "Found entity 1: pc_and" {  } { { "pc_and.v" "" { Text "F:/intelFPGA_lite/18.1/Project/CPU/MIPSCPU/pc_and.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599821839620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599821839620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "F:/intelFPGA_lite/18.1/Project/CPU/MIPSCPU/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599821839624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599821839624 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "MUXRst.v(10) " "Verilog HDL information at MUXRst.v(10): always construct contains both blocking and non-blocking assignments" {  } { { "MUXRst.v" "" { Text "F:/intelFPGA_lite/18.1/Project/CPU/MIPSCPU/MUXRst.v" 10 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1599821839626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxrst.v 1 1 " "Found 1 design units, including 1 entities, in source file muxrst.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUXRst " "Found entity 1: MUXRst" {  } { { "MUXRst.v" "" { Text "F:/intelFPGA_lite/18.1/Project/CPU/MIPSCPU/MUXRst.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599821839627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599821839627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux3_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX3_1 " "Found entity 1: MUX3_1" {  } { { "MUX3_1.v" "" { Text "F:/intelFPGA_lite/18.1/Project/CPU/MIPSCPU/MUX3_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599821839631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599821839631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3.v 1 1 " "Found 1 design units, including 1 entities, in source file mux3.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX3 " "Found entity 1: MUX3" {  } { { "MUX3.v" "" { Text "F:/intelFPGA_lite/18.1/Project/CPU/MIPSCPU/MUX3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599821839635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599821839635 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX MUX.v " "Entity \"MUX\" obtained from \"MUX.v\" instead of from Quartus Prime megafunction library" {  } { { "MUX.v" "" { Text "F:/intelFPGA_lite/18.1/Project/CPU/MIPSCPU/MUX.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1599821839638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX " "Found entity 1: MUX" {  } { { "MUX.v" "" { Text "F:/intelFPGA_lite/18.1/Project/CPU/MIPSCPU/MUX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599821839638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599821839638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpiosinal.v 1 1 " "Found 1 design units, including 1 entities, in source file gpiosinal.v" { { "Info" "ISGN_ENTITY_NAME" "1 GPIOsinal " "Found entity 1: GPIOsinal" {  } { { "GPIOsinal.v" "" { Text "F:/intelFPGA_lite/18.1/Project/CPU/MIPSCPU/GPIOsinal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599821839641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599821839641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpioreg.v 1 1 " "Found 1 design units, including 1 entities, in source file gpioreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 GPIOReg " "Found entity 1: GPIOReg" {  } { { "GPIOReg.v" "" { Text "F:/intelFPGA_lite/18.1/Project/CPU/MIPSCPU/GPIOReg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599821839645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599821839645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamem_bb_bb.v 1 1 " "Found 1 design units, including 1 entities, in source file datamem_bb_bb.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMem_bb " "Found entity 1: DataMem_bb" {  } { { "DataMem_bb_bb.v" "" { Text "F:/intelFPGA_lite/18.1/Project/CPU/MIPSCPU/DataMem_bb_bb.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599821839649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599821839649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamem_bb.v 1 1 " "Found 1 design units, including 1 entities, in source file datamem_bb.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMem " "Found entity 1: DataMem" {  } { { "DataMem_bb.v" "" { Text "F:/intelFPGA_lite/18.1/Project/CPU/MIPSCPU/DataMem_bb.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599821839653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599821839653 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "DataMem DataMem.v(39) " "Verilog HDL error at DataMem.v(39): module \"DataMem\" cannot be declared more than once" {  } { { "DataMem.v" "" { Text "F:/intelFPGA_lite/18.1/Project/CPU/MIPSCPU/DataMem.v" 39 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1599821839656 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "DataMem DataMem_bb.v(34) " "HDL info at DataMem_bb.v(34): see declaration for object \"DataMem\"" {  } { { "DataMem_bb.v" "" { Text "F:/intelFPGA_lite/18.1/Project/CPU/MIPSCPU/DataMem_bb.v" 34 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599821839656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamem.v 0 0 " "Found 0 design units, including 0 entities, in source file datamem.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599821839656 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "CPU.v(257) " "Verilog HDL Module Instantiation warning at CPU.v(257): ignored dangling comma in List of Port Connections" {  } { { "CPU.v" "" { Text "F:/intelFPGA_lite/18.1/Project/CPU/MIPSCPU/CPU.v" 257 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1599821839659 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "DataMem_clken CPU.v(272) " "Verilog HDL Compiler Directive warning at CPU.v(272): text macro \"DataMem_clken\" is undefined" {  } { { "CPU.v" "" { Text "F:/intelFPGA_lite/18.1/Project/CPU/MIPSCPU/CPU.v" 272 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1599821839659 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "MUX3_1_in_data4 CPU.v(326) " "Verilog HDL Compiler Directive warning at CPU.v(326): text macro \"MUX3_1_in_data4\" is undefined" {  } { { "CPU.v" "" { Text "F:/intelFPGA_lite/18.1/Project/CPU/MIPSCPU/CPU.v" 326 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1599821839660 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "MUX3_1_in_data4 CPU.v 326 CPU.v(349) " "Verilog HDL macro warning at CPU.v(349): overriding existing definition for macro \"MUX3_1_in_data4\", which was defined in \"CPU.v\", line 326" {  } { { "CPU.v" "" { Text "F:/intelFPGA_lite/18.1/Project/CPU/MIPSCPU/CPU.v" 349 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1599821839660 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "GPIOReg_rst_n CPU.v(351) " "Verilog HDL Compiler Directive warning at CPU.v(351): text macro \"GPIOReg_rst_n\" is undefined" {  } { { "CPU.v" "" { Text "F:/intelFPGA_lite/18.1/Project/CPU/MIPSCPU/CPU.v" 351 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1599821839660 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "GPIOReg_rst_n CPU.v 351 CPU.v(362) " "Verilog HDL macro warning at CPU.v(362): overriding existing definition for macro \"GPIOReg_rst_n\", which was defined in \"CPU.v\", line 351" {  } { { "CPU.v" "" { Text "F:/intelFPGA_lite/18.1/Project/CPU/MIPSCPU/CPU.v" 362 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1599821839660 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "DataMem_clken CPU.v 272 CPU.v(363) " "Verilog HDL macro warning at CPU.v(363): overriding existing definition for macro \"DataMem_clken\", which was defined in \"CPU.v\", line 272" {  } { { "CPU.v" "" { Text "F:/intelFPGA_lite/18.1/Project/CPU/MIPSCPU/CPU.v" 363 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1599821839660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.v" "" { Text "F:/intelFPGA_lite/18.1/Project/CPU/MIPSCPU/CPU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599821839661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599821839661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "Control.v" "" { Text "F:/intelFPGA_lite/18.1/Project/CPU/MIPSCPU/Control.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599821839664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599821839664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockadjust.v 1 1 " "Found 1 design units, including 1 entities, in source file clockadjust.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClockAdjust " "Found entity 1: ClockAdjust" {  } { { "ClockAdjust.v" "" { Text "F:/intelFPGA_lite/18.1/Project/CPU/MIPSCPU/ClockAdjust.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599821839667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599821839667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file alucontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUControl " "Found entity 1: ALUControl" {  } { { "ALUControl.v" "" { Text "F:/intelFPGA_lite/18.1/Project/CPU/MIPSCPU/ALUControl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599821839670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599821839670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "F:/intelFPGA_lite/18.1/Project/CPU/MIPSCPU/ALU.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599821839673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599821839673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addrmem_bb.v 1 1 " "Found 1 design units, including 1 entities, in source file addrmem_bb.v" { { "Info" "ISGN_ENTITY_NAME" "1 AddrMem " "Found entity 1: AddrMem" {  } { { "AddrMem_bb.v" "" { Text "F:/intelFPGA_lite/18.1/Project/CPU/MIPSCPU/AddrMem_bb.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599821839677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599821839677 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "AddrMem AddrMem.v(39) " "Verilog HDL error at AddrMem.v(39): module \"AddrMem\" cannot be declared more than once" {  } { { "AddrMem.v" "" { Text "F:/intelFPGA_lite/18.1/Project/CPU/MIPSCPU/AddrMem.v" 39 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1599821839681 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "AddrMem AddrMem_bb.v(34) " "HDL info at AddrMem_bb.v(34): see declaration for object \"AddrMem\"" {  } { { "AddrMem_bb.v" "" { Text "F:/intelFPGA_lite/18.1/Project/CPU/MIPSCPU/AddrMem_bb.v" 34 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599821839681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addrmem.v 0 0 " "Found 0 design units, including 0 entities, in source file addrmem.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599821839681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_4.v 1 1 " "Found 1 design units, including 1 entities, in source file add_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Add_4 " "Found entity 1: Add_4" {  } { { "Add_4.v" "" { Text "F:/intelFPGA_lite/18.1/Project/CPU/MIPSCPU/Add_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599821839686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599821839686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add.v 1 1 " "Found 1 design units, including 1 entities, in source file add.v" { { "Info" "ISGN_ENTITY_NAME" "1 Add " "Found entity 1: Add" {  } { { "Add.v" "" { Text "F:/intelFPGA_lite/18.1/Project/CPU/MIPSCPU/Add.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599821839690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599821839690 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/intelFPGA_lite/18.1/Project/CPU/MIPSCPU/output_files/CPU.map.smsg " "Generated suppressed messages file F:/intelFPGA_lite/18.1/Project/CPU/MIPSCPU/output_files/CPU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599821839760 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 9 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4706 " "Peak virtual memory: 4706 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1599821839833 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Sep 11 18:57:19 2020 " "Processing ended: Fri Sep 11 18:57:19 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1599821839833 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1599821839833 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1599821839833 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1599821839833 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 9 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 9 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1599821840461 ""}
