# 1 "arch/arm64/boot/dts/qcom/sc7180-trogdor-pompom-r3.dts"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "arch/arm64/boot/dts/qcom/sc7180-trogdor-pompom-r3.dts"







/dts-v1/;

# 1 "arch/arm64/boot/dts/qcom/sc7180-trogdor-pompom.dtsi" 1







# 1 "arch/arm64/boot/dts/qcom/sc7180-trogdor.dtsi" 1







# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
# 9 "arch/arm64/boot/dts/qcom/sc7180-trogdor.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/gpio-keys.h" 1
# 10 "arch/arm64/boot/dts/qcom/sc7180-trogdor.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h" 1
# 13 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/linux-event-codes.h" 1
# 14 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h" 2
# 11 "arch/arm64/boot/dts/qcom/sc7180-trogdor.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/leds/common.h" 1
# 12 "arch/arm64/boot/dts/qcom/sc7180-trogdor.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/regulator/qcom,rpmh-regulator.h" 1
# 13 "arch/arm64/boot/dts/qcom/sc7180-trogdor.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/sound/sc7180-lpass.h" 1




# 1 "./scripts/dtc/include-prefixes/dt-bindings/sound/qcom,lpass.h" 1
# 6 "./scripts/dtc/include-prefixes/dt-bindings/sound/sc7180-lpass.h" 2
# 14 "arch/arm64/boot/dts/qcom/sc7180-trogdor.dtsi" 2

# 1 "arch/arm64/boot/dts/qcom/sc7180.dtsi" 1







# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,dispcc-sc7180.h" 1
# 9 "arch/arm64/boot/dts/qcom/sc7180.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,gcc-sc7180.h" 1
# 10 "arch/arm64/boot/dts/qcom/sc7180.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,gpucc-sc7180.h" 1
# 11 "arch/arm64/boot/dts/qcom/sc7180.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,lpasscorecc-sc7180.h" 1
# 12 "arch/arm64/boot/dts/qcom/sc7180.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,rpmh.h" 1
# 13 "arch/arm64/boot/dts/qcom/sc7180.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,videocc-sc7180.h" 1
# 14 "arch/arm64/boot/dts/qcom/sc7180.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interconnect/qcom,osm-l3.h" 1
# 15 "arch/arm64/boot/dts/qcom/sc7180.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interconnect/qcom,sc7180.h" 1
# 16 "arch/arm64/boot/dts/qcom/sc7180.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1
# 9 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 10 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 2
# 17 "arch/arm64/boot/dts/qcom/sc7180.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/phy/phy-qcom-qusb2.h" 1
# 18 "arch/arm64/boot/dts/qcom/sc7180.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/power/qcom-rpmpd.h" 1
# 19 "arch/arm64/boot/dts/qcom/sc7180.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/reset/qcom,sdm845-aoss.h" 1
# 20 "arch/arm64/boot/dts/qcom/sc7180.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/reset/qcom,sdm845-pdc.h" 1
# 21 "arch/arm64/boot/dts/qcom/sc7180.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/soc/qcom,rpmh-rsc.h" 1
# 22 "arch/arm64/boot/dts/qcom/sc7180.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/thermal/thermal.h" 1
# 23 "arch/arm64/boot/dts/qcom/sc7180.dtsi" 2

/ {
 interrupt-parent = <&intc>;

 #address-cells = <2>;
 #size-cells = <2>;

 chosen { };

 aliases {
  mmc1 = &sdhc_1;
  mmc2 = &sdhc_2;
  i2c0 = &i2c0;
  i2c1 = &i2c1;
  i2c2 = &i2c2;
  i2c3 = &i2c3;
  i2c4 = &i2c4;
  i2c5 = &i2c5;
  i2c6 = &i2c6;
  i2c7 = &i2c7;
  i2c8 = &i2c8;
  i2c9 = &i2c9;
  i2c10 = &i2c10;
  i2c11 = &i2c11;
  spi0 = &spi0;
  spi1 = &spi1;
  spi3 = &spi3;
  spi5 = &spi5;
  spi6 = &spi6;
  spi8 = &spi8;
  spi10 = &spi10;
  spi11 = &spi11;
 };

 clocks {
  xo_board: xo-board {
   compatible = "fixed-clock";
   clock-frequency = <38400000>;
   #clock-cells = <0>;
  };

  sleep_clk: sleep-clk {
   compatible = "fixed-clock";
   clock-frequency = <32764>;
   #clock-cells = <0>;
  };
 };

 reserved_memory: reserved-memory {
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  hyp_mem: memory@80000000 {
   reg = <0x0 0x80000000 0x0 0x600000>;
   no-map;
  };

  xbl_mem: memory@80600000 {
   reg = <0x0 0x80600000 0x0 0x200000>;
   no-map;
  };

  aop_mem: memory@80800000 {
   reg = <0x0 0x80800000 0x0 0x20000>;
   no-map;
  };

  aop_cmd_db_mem: memory@80820000 {
   reg = <0x0 0x80820000 0x0 0x20000>;
   compatible = "qcom,cmd-db";
   no-map;
  };

  sec_apps_mem: memory@808ff000 {
   reg = <0x0 0x808ff000 0x0 0x1000>;
   no-map;
  };

  smem_mem: memory@80900000 {
   reg = <0x0 0x80900000 0x0 0x200000>;
   no-map;
  };

  tz_mem: memory@80b00000 {
   reg = <0x0 0x80b00000 0x0 0x3900000>;
   no-map;
  };

  ipa_fw_mem: memory@8b700000 {
   reg = <0 0x8b700000 0 0x10000>;
   no-map;
  };

  rmtfs_mem: memory@94600000 {
   compatible = "qcom,rmtfs-mem";
   reg = <0x0 0x94600000 0x0 0x200000>;
   no-map;

   qcom,client-id = <1>;
   qcom,vmid = <15>;
  };
 };

 cpus {
  #address-cells = <2>;
  #size-cells = <0>;

  CPU0: cpu@0 {
   device_type = "cpu";
   compatible = "qcom,kryo468";
   reg = <0x0 0x0>;
   enable-method = "psci";
   cpu-idle-states = <&LITTLE_CPU_SLEEP_0
        &LITTLE_CPU_SLEEP_1
        &CLUSTER_SLEEP_0>;
   capacity-dmips-mhz = <415>;
   dynamic-power-coefficient = <137>;
   operating-points-v2 = <&cpu0_opp_table>;
   interconnects = <&gem_noc 0 3 &mc_virt 1 3>,
     <&osm_l3 0 &osm_l3 1>;
   next-level-cache = <&L2_0>;
   #cooling-cells = <2>;
   qcom,freq-domain = <&cpufreq_hw 0>;
   L2_0: l2-cache {
    compatible = "cache";
    next-level-cache = <&L3_0>;
    L3_0: l3-cache {
     compatible = "cache";
    };
   };
  };

  CPU1: cpu@100 {
   device_type = "cpu";
   compatible = "qcom,kryo468";
   reg = <0x0 0x100>;
   enable-method = "psci";
   cpu-idle-states = <&LITTLE_CPU_SLEEP_0
        &LITTLE_CPU_SLEEP_1
        &CLUSTER_SLEEP_0>;
   capacity-dmips-mhz = <415>;
   dynamic-power-coefficient = <137>;
   next-level-cache = <&L2_100>;
   operating-points-v2 = <&cpu0_opp_table>;
   interconnects = <&gem_noc 0 3 &mc_virt 1 3>,
     <&osm_l3 0 &osm_l3 1>;
   #cooling-cells = <2>;
   qcom,freq-domain = <&cpufreq_hw 0>;
   L2_100: l2-cache {
    compatible = "cache";
    next-level-cache = <&L3_0>;
   };
  };

  CPU2: cpu@200 {
   device_type = "cpu";
   compatible = "qcom,kryo468";
   reg = <0x0 0x200>;
   enable-method = "psci";
   cpu-idle-states = <&LITTLE_CPU_SLEEP_0
        &LITTLE_CPU_SLEEP_1
        &CLUSTER_SLEEP_0>;
   capacity-dmips-mhz = <415>;
   dynamic-power-coefficient = <137>;
   next-level-cache = <&L2_200>;
   operating-points-v2 = <&cpu0_opp_table>;
   interconnects = <&gem_noc 0 3 &mc_virt 1 3>,
     <&osm_l3 0 &osm_l3 1>;
   #cooling-cells = <2>;
   qcom,freq-domain = <&cpufreq_hw 0>;
   L2_200: l2-cache {
    compatible = "cache";
    next-level-cache = <&L3_0>;
   };
  };

  CPU3: cpu@300 {
   device_type = "cpu";
   compatible = "qcom,kryo468";
   reg = <0x0 0x300>;
   enable-method = "psci";
   cpu-idle-states = <&LITTLE_CPU_SLEEP_0
        &LITTLE_CPU_SLEEP_1
        &CLUSTER_SLEEP_0>;
   capacity-dmips-mhz = <415>;
   dynamic-power-coefficient = <137>;
   next-level-cache = <&L2_300>;
   operating-points-v2 = <&cpu0_opp_table>;
   interconnects = <&gem_noc 0 3 &mc_virt 1 3>,
     <&osm_l3 0 &osm_l3 1>;
   #cooling-cells = <2>;
   qcom,freq-domain = <&cpufreq_hw 0>;
   L2_300: l2-cache {
    compatible = "cache";
    next-level-cache = <&L3_0>;
   };
  };

  CPU4: cpu@400 {
   device_type = "cpu";
   compatible = "qcom,kryo468";
   reg = <0x0 0x400>;
   enable-method = "psci";
   cpu-idle-states = <&LITTLE_CPU_SLEEP_0
        &LITTLE_CPU_SLEEP_1
        &CLUSTER_SLEEP_0>;
   capacity-dmips-mhz = <415>;
   dynamic-power-coefficient = <137>;
   next-level-cache = <&L2_400>;
   operating-points-v2 = <&cpu0_opp_table>;
   interconnects = <&gem_noc 0 3 &mc_virt 1 3>,
     <&osm_l3 0 &osm_l3 1>;
   #cooling-cells = <2>;
   qcom,freq-domain = <&cpufreq_hw 0>;
   L2_400: l2-cache {
    compatible = "cache";
    next-level-cache = <&L3_0>;
   };
  };

  CPU5: cpu@500 {
   device_type = "cpu";
   compatible = "qcom,kryo468";
   reg = <0x0 0x500>;
   enable-method = "psci";
   cpu-idle-states = <&LITTLE_CPU_SLEEP_0
        &LITTLE_CPU_SLEEP_1
        &CLUSTER_SLEEP_0>;
   capacity-dmips-mhz = <415>;
   dynamic-power-coefficient = <137>;
   next-level-cache = <&L2_500>;
   operating-points-v2 = <&cpu0_opp_table>;
   interconnects = <&gem_noc 0 3 &mc_virt 1 3>,
     <&osm_l3 0 &osm_l3 1>;
   #cooling-cells = <2>;
   qcom,freq-domain = <&cpufreq_hw 0>;
   L2_500: l2-cache {
    compatible = "cache";
    next-level-cache = <&L3_0>;
   };
  };

  CPU6: cpu@600 {
   device_type = "cpu";
   compatible = "qcom,kryo468";
   reg = <0x0 0x600>;
   enable-method = "psci";
   cpu-idle-states = <&BIG_CPU_SLEEP_0
        &BIG_CPU_SLEEP_1
        &CLUSTER_SLEEP_0>;
   capacity-dmips-mhz = <1024>;
   dynamic-power-coefficient = <480>;
   next-level-cache = <&L2_600>;
   operating-points-v2 = <&cpu6_opp_table>;
   interconnects = <&gem_noc 0 3 &mc_virt 1 3>,
     <&osm_l3 0 &osm_l3 1>;
   #cooling-cells = <2>;
   qcom,freq-domain = <&cpufreq_hw 1>;
   L2_600: l2-cache {
    compatible = "cache";
    next-level-cache = <&L3_0>;
   };
  };

  CPU7: cpu@700 {
   device_type = "cpu";
   compatible = "qcom,kryo468";
   reg = <0x0 0x700>;
   enable-method = "psci";
   cpu-idle-states = <&BIG_CPU_SLEEP_0
        &BIG_CPU_SLEEP_1
        &CLUSTER_SLEEP_0>;
   capacity-dmips-mhz = <1024>;
   dynamic-power-coefficient = <480>;
   next-level-cache = <&L2_700>;
   operating-points-v2 = <&cpu6_opp_table>;
   interconnects = <&gem_noc 0 3 &mc_virt 1 3>,
     <&osm_l3 0 &osm_l3 1>;
   #cooling-cells = <2>;
   qcom,freq-domain = <&cpufreq_hw 1>;
   L2_700: l2-cache {
    compatible = "cache";
    next-level-cache = <&L3_0>;
   };
  };

  cpu-map {
   cluster0 {
    core0 {
     cpu = <&CPU0>;
    };

    core1 {
     cpu = <&CPU1>;
    };

    core2 {
     cpu = <&CPU2>;
    };

    core3 {
     cpu = <&CPU3>;
    };

    core4 {
     cpu = <&CPU4>;
    };

    core5 {
     cpu = <&CPU5>;
    };

    core6 {
     cpu = <&CPU6>;
    };

    core7 {
     cpu = <&CPU7>;
    };
   };
  };

  idle-states {
   entry-method = "psci";

   LITTLE_CPU_SLEEP_0: cpu-sleep-0-0 {
    compatible = "arm,idle-state";
    idle-state-name = "little-power-down";
    arm,psci-suspend-param = <0x40000003>;
    entry-latency-us = <549>;
    exit-latency-us = <901>;
    min-residency-us = <1774>;
    local-timer-stop;
   };

   LITTLE_CPU_SLEEP_1: cpu-sleep-0-1 {
    compatible = "arm,idle-state";
    idle-state-name = "little-rail-power-down";
    arm,psci-suspend-param = <0x40000004>;
    entry-latency-us = <702>;
    exit-latency-us = <915>;
    min-residency-us = <4001>;
    local-timer-stop;
   };

   BIG_CPU_SLEEP_0: cpu-sleep-1-0 {
    compatible = "arm,idle-state";
    idle-state-name = "big-power-down";
    arm,psci-suspend-param = <0x40000003>;
    entry-latency-us = <523>;
    exit-latency-us = <1244>;
    min-residency-us = <2207>;
    local-timer-stop;
   };

   BIG_CPU_SLEEP_1: cpu-sleep-1-1 {
    compatible = "arm,idle-state";
    idle-state-name = "big-rail-power-down";
    arm,psci-suspend-param = <0x40000004>;
    entry-latency-us = <526>;
    exit-latency-us = <1854>;
    min-residency-us = <5555>;
    local-timer-stop;
   };

   CLUSTER_SLEEP_0: cluster-sleep-0 {
    compatible = "arm,idle-state";
    idle-state-name = "cluster-power-down";
    arm,psci-suspend-param = <0x40003444>;
    entry-latency-us = <3263>;
    exit-latency-us = <6562>;
    min-residency-us = <9926>;
    local-timer-stop;
   };
  };
 };

 cpu0_opp_table: opp-table-cpu0 {
  compatible = "operating-points-v2";
  opp-shared;

  cpu0_opp1: opp-300000000 {
   opp-hz = /bits/ 64 <300000000>;
   opp-peak-kBps = <1200000 4800000>;
  };

  cpu0_opp2: opp-576000000 {
   opp-hz = /bits/ 64 <576000000>;
   opp-peak-kBps = <1200000 4800000>;
  };

  cpu0_opp3: opp-768000000 {
   opp-hz = /bits/ 64 <768000000>;
   opp-peak-kBps = <1200000 4800000>;
  };

  cpu0_opp4: opp-1017600000 {
   opp-hz = /bits/ 64 <1017600000>;
   opp-peak-kBps = <1804000 8908800>;
  };

  cpu0_opp5: opp-1248000000 {
   opp-hz = /bits/ 64 <1248000000>;
   opp-peak-kBps = <2188000 12902400>;
  };

  cpu0_opp6: opp-1324800000 {
   opp-hz = /bits/ 64 <1324800000>;
   opp-peak-kBps = <2188000 12902400>;
  };

  cpu0_opp7: opp-1516800000 {
   opp-hz = /bits/ 64 <1516800000>;
   opp-peak-kBps = <3072000 15052800>;
  };

  cpu0_opp8: opp-1612800000 {
   opp-hz = /bits/ 64 <1612800000>;
   opp-peak-kBps = <3072000 15052800>;
  };

  cpu0_opp9: opp-1708800000 {
   opp-hz = /bits/ 64 <1708800000>;
   opp-peak-kBps = <3072000 15052800>;
  };

  cpu0_opp10: opp-1804800000 {
   opp-hz = /bits/ 64 <1804800000>;
   opp-peak-kBps = <4068000 22425600>;
  };
 };

 cpu6_opp_table: opp-table-cpu6 {
  compatible = "operating-points-v2";
  opp-shared;

  cpu6_opp1: opp-300000000 {
   opp-hz = /bits/ 64 <300000000>;
   opp-peak-kBps = <2188000 8908800>;
  };

  cpu6_opp2: opp-652800000 {
   opp-hz = /bits/ 64 <652800000>;
   opp-peak-kBps = <2188000 8908800>;
  };

  cpu6_opp3: opp-825600000 {
   opp-hz = /bits/ 64 <825600000>;
   opp-peak-kBps = <2188000 8908800>;
  };

  cpu6_opp4: opp-979200000 {
   opp-hz = /bits/ 64 <979200000>;
   opp-peak-kBps = <2188000 8908800>;
  };

  cpu6_opp5: opp-1113600000 {
   opp-hz = /bits/ 64 <1113600000>;
   opp-peak-kBps = <2188000 8908800>;
  };

  cpu6_opp6: opp-1267200000 {
   opp-hz = /bits/ 64 <1267200000>;
   opp-peak-kBps = <4068000 12902400>;
  };

  cpu6_opp7: opp-1555200000 {
   opp-hz = /bits/ 64 <1555200000>;
   opp-peak-kBps = <4068000 15052800>;
  };

  cpu6_opp8: opp-1708800000 {
   opp-hz = /bits/ 64 <1708800000>;
   opp-peak-kBps = <6220000 19353600>;
  };

  cpu6_opp9: opp-1843200000 {
   opp-hz = /bits/ 64 <1843200000>;
   opp-peak-kBps = <6220000 19353600>;
  };

  cpu6_opp10: opp-1900800000 {
   opp-hz = /bits/ 64 <1900800000>;
   opp-peak-kBps = <6220000 22425600>;
  };

  cpu6_opp11: opp-1996800000 {
   opp-hz = /bits/ 64 <1996800000>;
   opp-peak-kBps = <6220000 22425600>;
  };

  cpu6_opp12: opp-2112000000 {
   opp-hz = /bits/ 64 <2112000000>;
   opp-peak-kBps = <6220000 22425600>;
  };

  cpu6_opp13: opp-2208000000 {
   opp-hz = /bits/ 64 <2208000000>;
   opp-peak-kBps = <7216000 22425600>;
  };

  cpu6_opp14: opp-2323200000 {
   opp-hz = /bits/ 64 <2323200000>;
   opp-peak-kBps = <7216000 22425600>;
  };

  cpu6_opp15: opp-2400000000 {
   opp-hz = /bits/ 64 <2400000000>;
   opp-peak-kBps = <8532000 23347200>;
  };

  cpu6_opp16: opp-2553600000 {
   opp-hz = /bits/ 64 <2553600000>;
   opp-peak-kBps = <8532000 23347200>;
  };
 };

 memory@80000000 {
  device_type = "memory";

  reg = <0 0x80000000 0 0>;
 };

 pmu {
  compatible = "arm,armv8-pmuv3";
  interrupts = <1 5 4>;
 };

 firmware {
  scm {
   compatible = "qcom,scm-sc7180", "qcom,scm";
  };
 };

 smem {
  compatible = "qcom,smem";
  memory-region = <&smem_mem>;
  hwlocks = <&tcsr_mutex 3>;
 };

 smp2p-cdsp {
  compatible = "qcom,smp2p";
  qcom,smem = <94>, <432>;

  interrupts = <0 576 1>;

  mboxes = <&apss_shared 6>;

  qcom,local-pid = <0>;
  qcom,remote-pid = <5>;

  cdsp_smp2p_out: master-kernel {
   qcom,entry-name = "master-kernel";
   #qcom,smem-state-cells = <1>;
  };

  cdsp_smp2p_in: slave-kernel {
   qcom,entry-name = "slave-kernel";

   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 smp2p-lpass {
  compatible = "qcom,smp2p";
  qcom,smem = <443>, <429>;

  interrupts = <0 158 1>;

  mboxes = <&apss_shared 10>;

  qcom,local-pid = <0>;
  qcom,remote-pid = <2>;

  adsp_smp2p_out: master-kernel {
   qcom,entry-name = "master-kernel";
   #qcom,smem-state-cells = <1>;
  };

  adsp_smp2p_in: slave-kernel {
   qcom,entry-name = "slave-kernel";

   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 smp2p-mpss {
  compatible = "qcom,smp2p";
  qcom,smem = <435>, <428>;
  interrupts = <0 451 1>;
  mboxes = <&apss_shared 14>;
  qcom,local-pid = <0>;
  qcom,remote-pid = <1>;

  modem_smp2p_out: master-kernel {
   qcom,entry-name = "master-kernel";
   #qcom,smem-state-cells = <1>;
  };

  modem_smp2p_in: slave-kernel {
   qcom,entry-name = "slave-kernel";
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  ipa_smp2p_out: ipa-ap-to-modem {
   qcom,entry-name = "ipa";
   #qcom,smem-state-cells = <1>;
  };

  ipa_smp2p_in: ipa-modem-to-ap {
   qcom,entry-name = "ipa";
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 psci {
  compatible = "arm,psci-1.0";
  method = "smc";
 };

 soc: soc@0 {
  #address-cells = <2>;
  #size-cells = <2>;
  ranges = <0 0 0 0 0x10 0>;
  dma-ranges = <0 0 0 0 0x10 0>;
  compatible = "simple-bus";

  gcc: clock-controller@100000 {
   compatible = "qcom,gcc-sc7180";
   reg = <0 0x00100000 0 0x1f0000>;
   clocks = <&rpmhcc 0>,
     <&rpmhcc 1>,
     <&sleep_clk>;
   clock-names = "bi_tcxo", "bi_tcxo_ao", "sleep_clk";
   #clock-cells = <1>;
   #reset-cells = <1>;
   #power-domain-cells = <1>;
  };

  qfprom: efuse@784000 {
   compatible = "qcom,sc7180-qfprom", "qcom,qfprom";
   reg = <0 0x00784000 0 0x7a0>,
         <0 0x00780000 0 0x7a0>,
         <0 0x00782000 0 0x100>,
         <0 0x00786000 0 0x1fff>;

   clocks = <&gcc 130>;
   clock-names = "core";
   #address-cells = <1>;
   #size-cells = <1>;

   qusb2p_hstx_trim: hstx-trim-primary@25b {
    reg = <0x25b 0x1>;
    bits = <1 3>;
   };

   gpu_speed_bin: gpu_speed_bin@1d2 {
    reg = <0x1d2 0x2>;
    bits = <5 8>;
   };
  };

  sdhc_1: mmc@7c4000 {
   compatible = "qcom,sc7180-sdhci", "qcom,sdhci-msm-v5";
   reg = <0 0x7c4000 0 0x1000>,
    <0 0x07c5000 0 0x1000>;
   reg-names = "hc", "cqhci";

   iommus = <&apps_smmu 0x60 0x0>;
   interrupts = <0 641 4>,
     <0 644 4>;
   interrupt-names = "hc_irq", "pwr_irq";

   clocks = <&gcc 88>,
     <&gcc 89>,
     <&rpmhcc 0>;
   clock-names = "iface", "core", "xo";
   interconnects = <&aggre1_noc 4 0 &mc_virt 1 0>,
     <&gem_noc 0 0 &config_noc 21 0>;
   interconnect-names = "sdhc-ddr","cpu-sdhc";
   power-domains = <&rpmhpd 0>;
   operating-points-v2 = <&sdhc1_opp_table>;

   bus-width = <8>;
   non-removable;
   supports-cqe;

   mmc-ddr-1_8v;
   mmc-hs200-1_8v;
   mmc-hs400-1_8v;
   mmc-hs400-enhanced-strobe;

   status = "disabled";

   sdhc1_opp_table: opp-table {
    compatible = "operating-points-v2";

    opp-100000000 {
     opp-hz = /bits/ 64 <100000000>;
     required-opps = <&rpmhpd_opp_low_svs>;
     opp-peak-kBps = <1800000 600000>;
     opp-avg-kBps = <100000 0>;
    };

    opp-384000000 {
     opp-hz = /bits/ 64 <384000000>;
     required-opps = <&rpmhpd_opp_nom>;
     opp-peak-kBps = <5400000 1600000>;
     opp-avg-kBps = <390000 0>;
    };
   };
  };

  qup_opp_table: opp-table-qup {
   compatible = "operating-points-v2";

   opp-75000000 {
    opp-hz = /bits/ 64 <75000000>;
    required-opps = <&rpmhpd_opp_low_svs>;
   };

   opp-100000000 {
    opp-hz = /bits/ 64 <100000000>;
    required-opps = <&rpmhpd_opp_svs>;
   };

   opp-128000000 {
    opp-hz = /bits/ 64 <128000000>;
    required-opps = <&rpmhpd_opp_nom>;
   };
  };

  qupv3_id_0: geniqup@8c0000 {
   compatible = "qcom,geni-se-qup";
   reg = <0 0x008c0000 0 0x6000>;
   clock-names = "m-ahb", "s-ahb";
   clocks = <&gcc 84>,
     <&gcc 85>;
   #address-cells = <2>;
   #size-cells = <2>;
   ranges;
   iommus = <&apps_smmu 0x43 0x0>;
   status = "disabled";

   i2c0: i2c@880000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00880000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 58>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c0_default>;
    interrupts = <0 601 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    interconnects = <&qup_virt 0 0 &qup_virt 2 0>,
      <&gem_noc 0 0 &config_noc 38 0>,
      <&aggre1_noc 2 0 &mc_virt 1 0>;
    interconnect-names = "qup-core", "qup-config",
       "qup-memory";
    power-domains = <&rpmhpd 0>;
    required-opps = <&rpmhpd_opp_low_svs>;
    status = "disabled";
   };

   spi0: spi@880000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00880000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 58>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_spi0_default>;
    interrupts = <0 601 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    interconnects = <&qup_virt 0 0 &qup_virt 2 0>,
      <&gem_noc 0 0 &config_noc 38 0>;
    interconnect-names = "qup-core", "qup-config";
    status = "disabled";
   };

   uart0: serial@880000 {
    compatible = "qcom,geni-uart";
    reg = <0 0x00880000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 58>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_uart0_default>;
    interrupts = <0 601 4>;
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    interconnects = <&qup_virt 0 0 &qup_virt 2 0>,
      <&gem_noc 0 0 &config_noc 38 0>;
    interconnect-names = "qup-core", "qup-config";
    status = "disabled";
   };

   i2c1: i2c@884000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00884000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 60>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c1_default>;
    interrupts = <0 602 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    interconnects = <&qup_virt 0 0 &qup_virt 2 0>,
      <&gem_noc 0 0 &config_noc 38 0>,
      <&aggre1_noc 2 0 &mc_virt 1 0>;
    interconnect-names = "qup-core", "qup-config",
       "qup-memory";
    power-domains = <&rpmhpd 0>;
    required-opps = <&rpmhpd_opp_low_svs>;
    status = "disabled";
   };

   spi1: spi@884000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00884000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 60>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_spi1_default>;
    interrupts = <0 602 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    interconnects = <&qup_virt 0 0 &qup_virt 2 0>,
      <&gem_noc 0 0 &config_noc 38 0>;
    interconnect-names = "qup-core", "qup-config";
    status = "disabled";
   };

   uart1: serial@884000 {
    compatible = "qcom,geni-uart";
    reg = <0 0x00884000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 60>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_uart1_default>;
    interrupts = <0 602 4>;
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    interconnects = <&qup_virt 0 0 &qup_virt 2 0>,
      <&gem_noc 0 0 &config_noc 38 0>;
    interconnect-names = "qup-core", "qup-config";
    status = "disabled";
   };

   i2c2: i2c@888000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00888000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 62>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c2_default>;
    interrupts = <0 603 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    interconnects = <&qup_virt 0 0 &qup_virt 2 0>,
      <&gem_noc 0 0 &config_noc 38 0>,
      <&aggre1_noc 2 0 &mc_virt 1 0>;
    interconnect-names = "qup-core", "qup-config",
       "qup-memory";
    power-domains = <&rpmhpd 0>;
    required-opps = <&rpmhpd_opp_low_svs>;
    status = "disabled";
   };

   uart2: serial@888000 {
    compatible = "qcom,geni-uart";
    reg = <0 0x00888000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 62>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_uart2_default>;
    interrupts = <0 603 4>;
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    interconnects = <&qup_virt 0 0 &qup_virt 2 0>,
      <&gem_noc 0 0 &config_noc 38 0>;
    interconnect-names = "qup-core", "qup-config";
    status = "disabled";
   };

   i2c3: i2c@88c000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x0088c000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 64>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c3_default>;
    interrupts = <0 604 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    interconnects = <&qup_virt 0 0 &qup_virt 2 0>,
      <&gem_noc 0 0 &config_noc 38 0>,
      <&aggre1_noc 2 0 &mc_virt 1 0>;
    interconnect-names = "qup-core", "qup-config",
       "qup-memory";
    power-domains = <&rpmhpd 0>;
    required-opps = <&rpmhpd_opp_low_svs>;
    status = "disabled";
   };

   spi3: spi@88c000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x0088c000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 64>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_spi3_default>;
    interrupts = <0 604 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    interconnects = <&qup_virt 0 0 &qup_virt 2 0>,
      <&gem_noc 0 0 &config_noc 38 0>;
    interconnect-names = "qup-core", "qup-config";
    status = "disabled";
   };

   uart3: serial@88c000 {
    compatible = "qcom,geni-uart";
    reg = <0 0x0088c000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 64>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_uart3_default>;
    interrupts = <0 604 4>;
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    interconnects = <&qup_virt 0 0 &qup_virt 2 0>,
      <&gem_noc 0 0 &config_noc 38 0>;
    interconnect-names = "qup-core", "qup-config";
    status = "disabled";
   };

   i2c4: i2c@890000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00890000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 66>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c4_default>;
    interrupts = <0 605 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    interconnects = <&qup_virt 0 0 &qup_virt 2 0>,
      <&gem_noc 0 0 &config_noc 38 0>,
      <&aggre1_noc 2 0 &mc_virt 1 0>;
    interconnect-names = "qup-core", "qup-config",
       "qup-memory";
    power-domains = <&rpmhpd 0>;
    required-opps = <&rpmhpd_opp_low_svs>;
    status = "disabled";
   };

   uart4: serial@890000 {
    compatible = "qcom,geni-uart";
    reg = <0 0x00890000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 66>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_uart4_default>;
    interrupts = <0 605 4>;
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    interconnects = <&qup_virt 0 0 &qup_virt 2 0>,
      <&gem_noc 0 0 &config_noc 38 0>;
    interconnect-names = "qup-core", "qup-config";
    status = "disabled";
   };

   i2c5: i2c@894000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00894000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 68>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c5_default>;
    interrupts = <0 606 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    interconnects = <&qup_virt 0 0 &qup_virt 2 0>,
      <&gem_noc 0 0 &config_noc 38 0>,
      <&aggre1_noc 2 0 &mc_virt 1 0>;
    interconnect-names = "qup-core", "qup-config",
       "qup-memory";
    power-domains = <&rpmhpd 0>;
    required-opps = <&rpmhpd_opp_low_svs>;
    status = "disabled";
   };

   spi5: spi@894000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00894000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 68>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_spi5_default>;
    interrupts = <0 606 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    interconnects = <&qup_virt 0 0 &qup_virt 2 0>,
      <&gem_noc 0 0 &config_noc 38 0>;
    interconnect-names = "qup-core", "qup-config";
    status = "disabled";
   };

   uart5: serial@894000 {
    compatible = "qcom,geni-uart";
    reg = <0 0x00894000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 68>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_uart5_default>;
    interrupts = <0 606 4>;
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    interconnects = <&qup_virt 0 0 &qup_virt 2 0>,
      <&gem_noc 0 0 &config_noc 38 0>;
    interconnect-names = "qup-core", "qup-config";
    status = "disabled";
   };
  };

  qupv3_id_1: geniqup@ac0000 {
   compatible = "qcom,geni-se-qup";
   reg = <0 0x00ac0000 0 0x6000>;
   clock-names = "m-ahb", "s-ahb";
   clocks = <&gcc 86>,
     <&gcc 87>;
   #address-cells = <2>;
   #size-cells = <2>;
   ranges;
   iommus = <&apps_smmu 0x4c3 0x0>;
   status = "disabled";

   i2c6: i2c@a80000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00a80000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 72>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c6_default>;
    interrupts = <0 353 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    interconnects = <&qup_virt 1 0 &qup_virt 3 0>,
      <&gem_noc 0 0 &config_noc 39 0>,
      <&aggre2_noc 2 0 &mc_virt 1 0>;
    interconnect-names = "qup-core", "qup-config",
       "qup-memory";
    power-domains = <&rpmhpd 0>;
    required-opps = <&rpmhpd_opp_low_svs>;
    status = "disabled";
   };

   spi6: spi@a80000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00a80000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 72>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_spi6_default>;
    interrupts = <0 353 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    interconnects = <&qup_virt 1 0 &qup_virt 3 0>,
      <&gem_noc 0 0 &config_noc 39 0>;
    interconnect-names = "qup-core", "qup-config";
    status = "disabled";
   };

   uart6: serial@a80000 {
    compatible = "qcom,geni-uart";
    reg = <0 0x00a80000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 72>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_uart6_default>;
    interrupts = <0 353 4>;
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    interconnects = <&qup_virt 1 0 &qup_virt 3 0>,
      <&gem_noc 0 0 &config_noc 39 0>;
    interconnect-names = "qup-core", "qup-config";
    status = "disabled";
   };

   i2c7: i2c@a84000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00a84000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 74>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c7_default>;
    interrupts = <0 354 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    interconnects = <&qup_virt 1 0 &qup_virt 3 0>,
      <&gem_noc 0 0 &config_noc 39 0>,
      <&aggre2_noc 2 0 &mc_virt 1 0>;
    interconnect-names = "qup-core", "qup-config",
       "qup-memory";
    power-domains = <&rpmhpd 0>;
    required-opps = <&rpmhpd_opp_low_svs>;
    status = "disabled";
   };

   uart7: serial@a84000 {
    compatible = "qcom,geni-uart";
    reg = <0 0x00a84000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 74>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_uart7_default>;
    interrupts = <0 354 4>;
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    interconnects = <&qup_virt 1 0 &qup_virt 3 0>,
      <&gem_noc 0 0 &config_noc 39 0>;
    interconnect-names = "qup-core", "qup-config";
    status = "disabled";
   };

   i2c8: i2c@a88000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00a88000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 76>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c8_default>;
    interrupts = <0 355 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    interconnects = <&qup_virt 1 0 &qup_virt 3 0>,
      <&gem_noc 0 0 &config_noc 39 0>,
      <&aggre2_noc 2 0 &mc_virt 1 0>;
    interconnect-names = "qup-core", "qup-config",
       "qup-memory";
    power-domains = <&rpmhpd 0>;
    required-opps = <&rpmhpd_opp_low_svs>;
    status = "disabled";
   };

   spi8: spi@a88000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00a88000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 76>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_spi8_default>;
    interrupts = <0 355 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    interconnects = <&qup_virt 1 0 &qup_virt 3 0>,
      <&gem_noc 0 0 &config_noc 39 0>;
    interconnect-names = "qup-core", "qup-config";
    status = "disabled";
   };

   uart8: serial@a88000 {
    compatible = "qcom,geni-debug-uart";
    reg = <0 0x00a88000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 76>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_uart8_default>;
    interrupts = <0 355 4>;
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    interconnects = <&qup_virt 1 0 &qup_virt 3 0>,
      <&gem_noc 0 0 &config_noc 39 0>;
    interconnect-names = "qup-core", "qup-config";
    status = "disabled";
   };

   i2c9: i2c@a8c000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00a8c000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 78>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c9_default>;
    interrupts = <0 356 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    interconnects = <&qup_virt 1 0 &qup_virt 3 0>,
      <&gem_noc 0 0 &config_noc 39 0>,
      <&aggre2_noc 2 0 &mc_virt 1 0>;
    interconnect-names = "qup-core", "qup-config",
       "qup-memory";
    power-domains = <&rpmhpd 0>;
    required-opps = <&rpmhpd_opp_low_svs>;
    status = "disabled";
   };

   uart9: serial@a8c000 {
    compatible = "qcom,geni-uart";
    reg = <0 0x00a8c000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 78>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_uart9_default>;
    interrupts = <0 356 4>;
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    interconnects = <&qup_virt 1 0 &qup_virt 3 0>,
      <&gem_noc 0 0 &config_noc 39 0>;
    interconnect-names = "qup-core", "qup-config";
    status = "disabled";
   };

   i2c10: i2c@a90000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00a90000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 80>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c10_default>;
    interrupts = <0 357 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    interconnects = <&qup_virt 1 0 &qup_virt 3 0>,
      <&gem_noc 0 0 &config_noc 39 0>,
      <&aggre2_noc 2 0 &mc_virt 1 0>;
    interconnect-names = "qup-core", "qup-config",
       "qup-memory";
    power-domains = <&rpmhpd 0>;
    required-opps = <&rpmhpd_opp_low_svs>;
    status = "disabled";
   };

   spi10: spi@a90000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00a90000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 80>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_spi10_default>;
    interrupts = <0 357 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    interconnects = <&qup_virt 1 0 &qup_virt 3 0>,
      <&gem_noc 0 0 &config_noc 39 0>;
    interconnect-names = "qup-core", "qup-config";
    status = "disabled";
   };

   uart10: serial@a90000 {
    compatible = "qcom,geni-uart";
    reg = <0 0x00a90000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 80>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_uart10_default>;
    interrupts = <0 357 4>;
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    interconnects = <&qup_virt 1 0 &qup_virt 3 0>,
      <&gem_noc 0 0 &config_noc 39 0>;
    interconnect-names = "qup-core", "qup-config";
    status = "disabled";
   };

   i2c11: i2c@a94000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00a94000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 82>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c11_default>;
    interrupts = <0 358 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    interconnects = <&qup_virt 1 0 &qup_virt 3 0>,
      <&gem_noc 0 0 &config_noc 39 0>,
      <&aggre2_noc 2 0 &mc_virt 1 0>;
    interconnect-names = "qup-core", "qup-config",
       "qup-memory";
    power-domains = <&rpmhpd 0>;
    required-opps = <&rpmhpd_opp_low_svs>;
    status = "disabled";
   };

   spi11: spi@a94000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00a94000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 82>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_spi11_default>;
    interrupts = <0 358 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    interconnects = <&qup_virt 1 0 &qup_virt 3 0>,
      <&gem_noc 0 0 &config_noc 39 0>;
    interconnect-names = "qup-core", "qup-config";
    status = "disabled";
   };

   uart11: serial@a94000 {
    compatible = "qcom,geni-uart";
    reg = <0 0x00a94000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 82>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_uart11_default>;
    interrupts = <0 358 4>;
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    interconnects = <&qup_virt 1 0 &qup_virt 3 0>,
      <&gem_noc 0 0 &config_noc 39 0>;
    interconnect-names = "qup-core", "qup-config";
    status = "disabled";
   };
  };

  config_noc: interconnect@1500000 {
   compatible = "qcom,sc7180-config-noc";
   reg = <0 0x01500000 0 0x28000>;
   #interconnect-cells = <2>;
   qcom,bcm-voters = <&apps_bcm_voter>;
  };

  system_noc: interconnect@1620000 {
   compatible = "qcom,sc7180-system-noc";
   reg = <0 0x01620000 0 0x17080>;
   #interconnect-cells = <2>;
   qcom,bcm-voters = <&apps_bcm_voter>;
  };

  mc_virt: interconnect@1638000 {
   compatible = "qcom,sc7180-mc-virt";
   reg = <0 0x01638000 0 0x1000>;
   #interconnect-cells = <2>;
   qcom,bcm-voters = <&apps_bcm_voter>;
  };

  qup_virt: interconnect@1650000 {
   compatible = "qcom,sc7180-qup-virt";
   reg = <0 0x01650000 0 0x1000>;
   #interconnect-cells = <2>;
   qcom,bcm-voters = <&apps_bcm_voter>;
  };

  aggre1_noc: interconnect@16e0000 {
   compatible = "qcom,sc7180-aggre1-noc";
   reg = <0 0x016e0000 0 0x15080>;
   #interconnect-cells = <2>;
   qcom,bcm-voters = <&apps_bcm_voter>;
  };

  aggre2_noc: interconnect@1705000 {
   compatible = "qcom,sc7180-aggre2-noc";
   reg = <0 0x01705000 0 0x9000>;
   #interconnect-cells = <2>;
   qcom,bcm-voters = <&apps_bcm_voter>;
  };

  compute_noc: interconnect@170e000 {
   compatible = "qcom,sc7180-compute-noc";
   reg = <0 0x0170e000 0 0x6000>;
   #interconnect-cells = <2>;
   qcom,bcm-voters = <&apps_bcm_voter>;
  };

  mmss_noc: interconnect@1740000 {
   compatible = "qcom,sc7180-mmss-noc";
   reg = <0 0x01740000 0 0x1c100>;
   #interconnect-cells = <2>;
   qcom,bcm-voters = <&apps_bcm_voter>;
  };

  ipa: ipa@1e40000 {
   compatible = "qcom,sc7180-ipa";

   iommus = <&apps_smmu 0x440 0x0>,
     <&apps_smmu 0x442 0x0>;
   reg = <0 0x1e40000 0 0x7000>,
         <0 0x1e47000 0 0x2000>,
         <0 0x1e04000 0 0x2c000>;
   reg-names = "ipa-reg",
        "ipa-shared",
        "gsi";

   interrupts-extended = <&intc 0 311 1>,
           <&intc 0 432 4>,
           <&ipa_smp2p_in 0 1>,
           <&ipa_smp2p_in 1 1>;
   interrupt-names = "ipa",
       "gsi",
       "ipa-clock-query",
       "ipa-setup-ready";

   clocks = <&rpmhcc 12>;
   clock-names = "core";

   interconnects = <&aggre2_noc 5 0 &mc_virt 1 0>,
     <&aggre2_noc 5 0 &system_noc 9 0>,
     <&gem_noc 0 0 &config_noc 25 0>;
   interconnect-names = "memory",
          "imem",
          "config";

   qcom,qmp = <&aoss_qmp>;

   qcom,smem-states = <&ipa_smp2p_out 0>,
        <&ipa_smp2p_out 1>;
   qcom,smem-state-names = "ipa-clock-enabled-valid",
      "ipa-clock-enabled";

   status = "disabled";
  };

  tcsr_mutex: hwlock@1f40000 {
   compatible = "qcom,tcsr-mutex";
   reg = <0 0x01f40000 0 0x20000>;
   #hwlock-cells = <1>;
  };

  tcsr_regs_1: syscon@1f60000 {
   compatible = "qcom,sc7180-tcsr", "syscon";
   reg = <0 0x01f60000 0 0x20000>;
  };

  tcsr_regs_2: syscon@1fc0000 {
   compatible = "qcom,sc7180-tcsr", "syscon";
   reg = <0 0x01fc0000 0 0x40000>;
  };

  tlmm: pinctrl@3500000 {
   compatible = "qcom,sc7180-pinctrl";
   reg = <0 0x03500000 0 0x300000>,
         <0 0x03900000 0 0x300000>,
         <0 0x03d00000 0 0x300000>;
   reg-names = "west", "north", "south";
   interrupts = <0 208 4>;
   gpio-controller;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
   gpio-ranges = <&tlmm 0 0 120>;
   wakeup-parent = <&pdc>;

   dp_hot_plug_det: dp-hot-plug-det {
    pinmux {
     pins = "gpio117";
     function = "dp_hot";
    };
   };

   qspi_clk: qspi-clk {
    pinmux {
     pins = "gpio63";
     function = "qspi_clk";
    };
   };

   qspi_cs0: qspi-cs0 {
    pinmux {
     pins = "gpio68";
     function = "qspi_cs";
    };
   };

   qspi_cs1: qspi-cs1 {
    pinmux {
     pins = "gpio72";
     function = "qspi_cs";
    };
   };

   qspi_data01: qspi-data01 {
    pinmux-data {
     pins = "gpio64", "gpio65";
     function = "qspi_data";
    };
   };

   qspi_data12: qspi-data12 {
    pinmux-data {
     pins = "gpio66", "gpio67";
     function = "qspi_data";
    };
   };

   qup_i2c0_default: qup-i2c0-default {
    pinmux {
     pins = "gpio34", "gpio35";
     function = "qup00";
    };
   };

   qup_i2c1_default: qup-i2c1-default {
    pinmux {
     pins = "gpio0", "gpio1";
     function = "qup01";
    };
   };

   qup_i2c2_default: qup-i2c2-default {
    pinmux {
     pins = "gpio15", "gpio16";
     function = "qup02_i2c";
    };
   };

   qup_i2c3_default: qup-i2c3-default {
    pinmux {
     pins = "gpio38", "gpio39";
     function = "qup03";
    };
   };

   qup_i2c4_default: qup-i2c4-default {
    pinmux {
     pins = "gpio115", "gpio116";
     function = "qup04_i2c";
    };
   };

   qup_i2c5_default: qup-i2c5-default {
    pinmux {
     pins = "gpio25", "gpio26";
     function = "qup05";
    };
   };

   qup_i2c6_default: qup-i2c6-default {
    pinmux {
     pins = "gpio59", "gpio60";
     function = "qup10";
    };
   };

   qup_i2c7_default: qup-i2c7-default {
    pinmux {
     pins = "gpio6", "gpio7";
     function = "qup11_i2c";
    };
   };

   qup_i2c8_default: qup-i2c8-default {
    pinmux {
     pins = "gpio42", "gpio43";
     function = "qup12";
    };
   };

   qup_i2c9_default: qup-i2c9-default {
    pinmux {
     pins = "gpio46", "gpio47";
     function = "qup13_i2c";
    };
   };

   qup_i2c10_default: qup-i2c10-default {
    pinmux {
     pins = "gpio86", "gpio87";
     function = "qup14";
    };
   };

   qup_i2c11_default: qup-i2c11-default {
    pinmux {
     pins = "gpio53", "gpio54";
     function = "qup15";
    };
   };

   qup_spi0_default: qup-spi0-default {
    pinmux {
     pins = "gpio34", "gpio35",
            "gpio36", "gpio37";
     function = "qup00";
    };
   };

   qup_spi0_cs_gpio: qup-spi0-cs-gpio {
    pinmux {
     pins = "gpio34", "gpio35",
            "gpio36";
     function = "qup00";
    };

    pinmux-cs {
     pins = "gpio37";
     function = "gpio";
    };
   };

   qup_spi1_default: qup-spi1-default {
    pinmux {
     pins = "gpio0", "gpio1",
            "gpio2", "gpio3";
     function = "qup01";
    };
   };

   qup_spi1_cs_gpio: qup-spi1-cs-gpio {
    pinmux {
     pins = "gpio0", "gpio1",
            "gpio2";
     function = "qup01";
    };

    pinmux-cs {
     pins = "gpio3";
     function = "gpio";
    };
   };

   qup_spi3_default: qup-spi3-default {
    pinmux {
     pins = "gpio38", "gpio39",
            "gpio40", "gpio41";
     function = "qup03";
    };
   };

   qup_spi3_cs_gpio: qup-spi3-cs-gpio {
    pinmux {
     pins = "gpio38", "gpio39",
            "gpio40";
     function = "qup03";
    };

    pinmux-cs {
     pins = "gpio41";
     function = "gpio";
    };
   };

   qup_spi5_default: qup-spi5-default {
    pinmux {
     pins = "gpio25", "gpio26",
            "gpio27", "gpio28";
     function = "qup05";
    };
   };

   qup_spi5_cs_gpio: qup-spi5-cs-gpio {
    pinmux {
     pins = "gpio25", "gpio26",
            "gpio27";
     function = "qup05";
    };

    pinmux-cs {
     pins = "gpio28";
     function = "gpio";
    };
   };

   qup_spi6_default: qup-spi6-default {
    pinmux {
     pins = "gpio59", "gpio60",
            "gpio61", "gpio62";
     function = "qup10";
    };
   };

   qup_spi6_cs_gpio: qup-spi6-cs-gpio {
    pinmux {
     pins = "gpio59", "gpio60",
            "gpio61";
     function = "qup10";
    };

    pinmux-cs {
     pins = "gpio62";
     function = "gpio";
    };
   };

   qup_spi8_default: qup-spi8-default {
    pinmux {
     pins = "gpio42", "gpio43",
            "gpio44", "gpio45";
     function = "qup12";
    };
   };

   qup_spi8_cs_gpio: qup-spi8-cs-gpio {
    pinmux {
     pins = "gpio42", "gpio43",
            "gpio44";
     function = "qup12";
    };

    pinmux-cs {
     pins = "gpio45";
     function = "gpio";
    };
   };

   qup_spi10_default: qup-spi10-default {
    pinmux {
     pins = "gpio86", "gpio87",
            "gpio88", "gpio89";
     function = "qup14";
    };
   };

   qup_spi10_cs_gpio: qup-spi10-cs-gpio {
    pinmux {
     pins = "gpio86", "gpio87",
            "gpio88";
     function = "qup14";
    };

    pinmux-cs {
     pins = "gpio89";
     function = "gpio";
    };
   };

   qup_spi11_default: qup-spi11-default {
    pinmux {
     pins = "gpio53", "gpio54",
            "gpio55", "gpio56";
     function = "qup15";
    };
   };

   qup_spi11_cs_gpio: qup-spi11-cs-gpio {
    pinmux {
     pins = "gpio53", "gpio54",
            "gpio55";
     function = "qup15";
    };

    pinmux-cs {
     pins = "gpio56";
     function = "gpio";
    };
   };

   qup_uart0_default: qup-uart0-default {
    pinmux {
     pins = "gpio34", "gpio35",
            "gpio36", "gpio37";
     function = "qup00";
    };
   };

   qup_uart1_default: qup-uart1-default {
    pinmux {
     pins = "gpio0", "gpio1",
            "gpio2", "gpio3";
     function = "qup01";
    };
   };

   qup_uart2_default: qup-uart2-default {
    pinmux {
     pins = "gpio15", "gpio16";
     function = "qup02_uart";
    };
   };

   qup_uart3_default: qup-uart3-default {
    pinmux {
     pins = "gpio38", "gpio39",
            "gpio40", "gpio41";
     function = "qup03";
    };
   };

   qup_uart4_default: qup-uart4-default {
    pinmux {
     pins = "gpio115", "gpio116";
     function = "qup04_uart";
    };
   };

   qup_uart5_default: qup-uart5-default {
    pinmux {
     pins = "gpio25", "gpio26",
            "gpio27", "gpio28";
     function = "qup05";
    };
   };

   qup_uart6_default: qup-uart6-default {
    pinmux {
     pins = "gpio59", "gpio60",
            "gpio61", "gpio62";
     function = "qup10";
    };
   };

   qup_uart7_default: qup-uart7-default {
    pinmux {
     pins = "gpio6", "gpio7";
     function = "qup11_uart";
    };
   };

   qup_uart8_default: qup-uart8-default {
    pinmux {
     pins = "gpio44", "gpio45";
     function = "qup12";
    };
   };

   qup_uart9_default: qup-uart9-default {
    pinmux {
     pins = "gpio46", "gpio47";
     function = "qup13_uart";
    };
   };

   qup_uart10_default: qup-uart10-default {
    pinmux {
     pins = "gpio86", "gpio87",
            "gpio88", "gpio89";
     function = "qup14";
    };
   };

   qup_uart11_default: qup-uart11-default {
    pinmux {
     pins = "gpio53", "gpio54",
            "gpio55", "gpio56";
     function = "qup15";
    };
   };

   sec_mi2s_active: sec-mi2s-active {
    pinmux {
     pins = "gpio49", "gpio50", "gpio51";
     function = "mi2s_1";
    };
   };

   pri_mi2s_active: pri-mi2s-active {
    pinmux {
     pins = "gpio53", "gpio54", "gpio55", "gpio56";
     function = "mi2s_0";
    };
   };

   pri_mi2s_mclk_active: pri-mi2s-mclk-active {
    pinmux {
     pins = "gpio57";
     function = "lpass_ext";
    };
   };
  };

  remoteproc_mpss: remoteproc@4080000 {
   compatible = "qcom,sc7180-mpss-pas";
   reg = <0 0x04080000 0 0x4040>, <0 0x04180000 0 0x48>;
   reg-names = "qdsp6", "rmb";

   interrupts-extended = <&intc 0 266 1>,
           <&modem_smp2p_in 0 1>,
           <&modem_smp2p_in 1 1>,
           <&modem_smp2p_in 2 1>,
           <&modem_smp2p_in 3 1>,
           <&modem_smp2p_in 7 1>;
   interrupt-names = "wdog", "fatal", "ready", "handover",
       "stop-ack", "shutdown-ack";

   clocks = <&gcc 125>,
     <&gcc 128>,
     <&gcc 127>,
     <&gcc 129>,
     <&gcc 126>,
     <&rpmhcc 0>;
   clock-names = "iface", "bus", "nav", "snoc_axi",
          "mnoc_axi", "xo";

   power-domains = <&rpmhpd 0>,
     <&rpmhpd 3>,
     <&rpmhpd 7>;
   power-domain-names = "cx", "mx", "mss";

   memory-region = <&mpss_mem>;

   qcom,qmp = <&aoss_qmp>;

   qcom,smem-states = <&modem_smp2p_out 0>;
   qcom,smem-state-names = "stop";

   resets = <&aoss_reset 0>,
     <&pdc_reset 9>;
   reset-names = "mss_restart", "pdc_reset";

   qcom,halt-regs = <&tcsr_regs_1 0x3000 0x5000 0x4000>;
   qcom,spare-regs = <&tcsr_regs_2 0xb3e4>;

   status = "disabled";

   glink-edge {
    interrupts = <0 449 1>;
    label = "modem";
    qcom,remote-pid = <1>;
    mboxes = <&apss_shared 12>;
   };
  };

  gpu: gpu@5000000 {
   compatible = "qcom,adreno-618.0", "qcom,adreno";
   reg = <0 0x05000000 0 0x40000>, <0 0x0509e000 0 0x1000>,
    <0 0x05061000 0 0x800>;
   reg-names = "kgsl_3d0_reg_memory", "cx_mem", "cx_dbgc";
   interrupts = <0 300 4>;
   iommus = <&adreno_smmu 0>;
   operating-points-v2 = <&gpu_opp_table>;
   qcom,gmu = <&gmu>;

   #cooling-cells = <2>;

   nvmem-cells = <&gpu_speed_bin>;
   nvmem-cell-names = "speed_bin";

   interconnects = <&gem_noc 8 0 &mc_virt 1 0>;
   interconnect-names = "gfx-mem";

   gpu_opp_table: opp-table {
    compatible = "operating-points-v2";

    opp-825000000 {
     opp-hz = /bits/ 64 <825000000>;
     opp-level = <416>;
     opp-peak-kBps = <8532000>;
     opp-supported-hw = <0x04>;
    };

    opp-800000000 {
     opp-hz = /bits/ 64 <800000000>;
     opp-level = <384>;
     opp-peak-kBps = <8532000>;
     opp-supported-hw = <0x07>;
    };

    opp-650000000 {
     opp-hz = /bits/ 64 <650000000>;
     opp-level = <320>;
     opp-peak-kBps = <7216000>;
     opp-supported-hw = <0x07>;
    };

    opp-565000000 {
     opp-hz = /bits/ 64 <565000000>;
     opp-level = <256>;
     opp-peak-kBps = <5412000>;
     opp-supported-hw = <0x07>;
    };

    opp-430000000 {
     opp-hz = /bits/ 64 <430000000>;
     opp-level = <192>;
     opp-peak-kBps = <5412000>;
     opp-supported-hw = <0x07>;
    };

    opp-355000000 {
     opp-hz = /bits/ 64 <355000000>;
     opp-level = <128>;
     opp-peak-kBps = <3072000>;
     opp-supported-hw = <0x07>;
    };

    opp-267000000 {
     opp-hz = /bits/ 64 <267000000>;
     opp-level = <64>;
     opp-peak-kBps = <3072000>;
     opp-supported-hw = <0x07>;
    };

    opp-180000000 {
     opp-hz = /bits/ 64 <180000000>;
     opp-level = <48>;
     opp-peak-kBps = <1804000>;
     opp-supported-hw = <0x07>;
    };
   };
  };

  adreno_smmu: iommu@5040000 {
   compatible = "qcom,sc7180-smmu-v2", "qcom,adreno-smmu", "qcom,smmu-v2";
   reg = <0 0x05040000 0 0x10000>;
   #iommu-cells = <1>;
   #global-interrupts = <2>;
   interrupts = <0 229 4>,
     <0 231 4>,
     <0 364 1>,
     <0 365 1>,
     <0 366 1>,
     <0 367 1>,
     <0 368 1>,
     <0 369 1>,
     <0 370 1>,
     <0 371 1>;

   clocks = <&gcc 38>,
    <&gcc 35>;
   clock-names = "bus", "iface";

   power-domains = <&gpucc 0>;
  };

  gmu: gmu@506a000 {
   compatible = "qcom,adreno-gmu-618.0", "qcom,adreno-gmu";
   reg = <0 0x0506a000 0 0x31000>, <0 0x0b290000 0 0x10000>,
    <0 0x0b490000 0 0x10000>;
   reg-names = "gmu", "gmu_pdc", "gmu_pdc_seq";
   interrupts = <0 304 4>,
       <0 305 4>;
   interrupt-names = "hfi", "gmu";
   clocks = <&gpucc 3>,
          <&gpucc 6>,
          <&gcc 22>,
          <&gcc 38>;
   clock-names = "gmu", "cxo", "axi", "memnoc";
   power-domains = <&gpucc 0>, <&gpucc 1>;
   power-domain-names = "cx", "gx";
   iommus = <&adreno_smmu 5>;
   operating-points-v2 = <&gmu_opp_table>;

   gmu_opp_table: opp-table {
    compatible = "operating-points-v2";

    opp-200000000 {
     opp-hz = /bits/ 64 <200000000>;
     opp-level = <48>;
    };
   };
  };

  gpucc: clock-controller@5090000 {
   compatible = "qcom,sc7180-gpucc";
   reg = <0 0x05090000 0 0x9000>;
   clocks = <&rpmhcc 0>,
     <&gcc 36>,
     <&gcc 37>;
   clock-names = "bi_tcxo",
          "gcc_gpu_gpll0_clk_src",
          "gcc_gpu_gpll0_div_clk_src";
   #clock-cells = <1>;
   #reset-cells = <1>;
   #power-domain-cells = <1>;
  };

  stm@6002000 {
   compatible = "arm,coresight-stm", "arm,primecell";
   reg = <0 0x06002000 0 0x1000>,
         <0 0x16280000 0 0x180000>;
   reg-names = "stm-base", "stm-stimulus-base";

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   out-ports {
    port {
     stm_out: endpoint {
      remote-endpoint = <&funnel0_in7>;
     };
    };
   };
  };

  funnel@6041000 {
   compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
   reg = <0 0x06041000 0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   out-ports {
    port {
     funnel0_out: endpoint {
      remote-endpoint = <&merge_funnel_in0>;
     };
    };
   };

   in-ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@7 {
     reg = <7>;
     funnel0_in7: endpoint {
      remote-endpoint = <&stm_out>;
     };
    };
   };
  };

  funnel@6042000 {
   compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
   reg = <0 0x06042000 0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   out-ports {
    port {
     funnel1_out: endpoint {
      remote-endpoint = <&merge_funnel_in1>;
     };
    };
   };

   in-ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@4 {
     reg = <4>;
     funnel1_in4: endpoint {
      remote-endpoint = <&apss_merge_funnel_out>;
     };
    };
   };
  };

  funnel@6045000 {
   compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
   reg = <0 0x06045000 0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   out-ports {
    port {
     merge_funnel_out: endpoint {
      remote-endpoint = <&swao_funnel_in>;
     };
    };
   };

   in-ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@0 {
     reg = <0>;
     merge_funnel_in0: endpoint {
      remote-endpoint = <&funnel0_out>;
     };
    };

    port@1 {
     reg = <1>;
     merge_funnel_in1: endpoint {
      remote-endpoint = <&funnel1_out>;
     };
    };
   };
  };

  replicator@6046000 {
   compatible = "arm,coresight-dynamic-replicator", "arm,primecell";
   reg = <0 0x06046000 0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   out-ports {
    port {
     replicator_out: endpoint {
      remote-endpoint = <&etr_in>;
     };
    };
   };

   in-ports {
    port {
     replicator_in: endpoint {
      remote-endpoint = <&swao_replicator_out>;
     };
    };
   };
  };

  etr@6048000 {
   compatible = "arm,coresight-tmc", "arm,primecell";
   reg = <0 0x06048000 0 0x1000>;
   iommus = <&apps_smmu 0x04a0 0x20>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";
   arm,scatter-gather;

   in-ports {
    port {
     etr_in: endpoint {
      remote-endpoint = <&replicator_out>;
     };
    };
   };
  };

  funnel@6b04000 {
   compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
   reg = <0 0x06b04000 0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   out-ports {
    port {
     swao_funnel_out: endpoint {
      remote-endpoint = <&etf_in>;
     };
    };
   };

   in-ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@7 {
     reg = <7>;
     swao_funnel_in: endpoint {
      remote-endpoint = <&merge_funnel_out>;
     };
    };
   };
  };

  etf@6b05000 {
   compatible = "arm,coresight-tmc", "arm,primecell";
   reg = <0 0x06b05000 0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   out-ports {
    port {
     etf_out: endpoint {
      remote-endpoint = <&swao_replicator_in>;
     };
    };
   };

   in-ports {
    port {
     etf_in: endpoint {
      remote-endpoint = <&swao_funnel_out>;
     };
    };
   };
  };

  replicator@6b06000 {
   compatible = "arm,coresight-dynamic-replicator", "arm,primecell";
   reg = <0 0x06b06000 0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";
   qcom,replicator-loses-context;

   out-ports {
    port {
     swao_replicator_out: endpoint {
      remote-endpoint = <&replicator_in>;
     };
    };
   };

   in-ports {
    port {
     swao_replicator_in: endpoint {
      remote-endpoint = <&etf_out>;
     };
    };
   };
  };

  etm@7040000 {
   compatible = "arm,coresight-etm4x", "arm,primecell";
   reg = <0 0x07040000 0 0x1000>;

   cpu = <&CPU0>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";
   arm,coresight-loses-context-with-cpu;
   qcom,skip-power-up;

   out-ports {
    port {
     etm0_out: endpoint {
      remote-endpoint = <&apss_funnel_in0>;
     };
    };
   };
  };

  etm@7140000 {
   compatible = "arm,coresight-etm4x", "arm,primecell";
   reg = <0 0x07140000 0 0x1000>;

   cpu = <&CPU1>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";
   arm,coresight-loses-context-with-cpu;
   qcom,skip-power-up;

   out-ports {
    port {
     etm1_out: endpoint {
      remote-endpoint = <&apss_funnel_in1>;
     };
    };
   };
  };

  etm@7240000 {
   compatible = "arm,coresight-etm4x", "arm,primecell";
   reg = <0 0x07240000 0 0x1000>;

   cpu = <&CPU2>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";
   arm,coresight-loses-context-with-cpu;
   qcom,skip-power-up;

   out-ports {
    port {
     etm2_out: endpoint {
      remote-endpoint = <&apss_funnel_in2>;
     };
    };
   };
  };

  etm@7340000 {
   compatible = "arm,coresight-etm4x", "arm,primecell";
   reg = <0 0x07340000 0 0x1000>;

   cpu = <&CPU3>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";
   arm,coresight-loses-context-with-cpu;
   qcom,skip-power-up;

   out-ports {
    port {
     etm3_out: endpoint {
      remote-endpoint = <&apss_funnel_in3>;
     };
    };
   };
  };

  etm@7440000 {
   compatible = "arm,coresight-etm4x", "arm,primecell";
   reg = <0 0x07440000 0 0x1000>;

   cpu = <&CPU4>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";
   arm,coresight-loses-context-with-cpu;
   qcom,skip-power-up;

   out-ports {
    port {
     etm4_out: endpoint {
      remote-endpoint = <&apss_funnel_in4>;
     };
    };
   };
  };

  etm@7540000 {
   compatible = "arm,coresight-etm4x", "arm,primecell";
   reg = <0 0x07540000 0 0x1000>;

   cpu = <&CPU5>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";
   arm,coresight-loses-context-with-cpu;
   qcom,skip-power-up;

   out-ports {
    port {
     etm5_out: endpoint {
      remote-endpoint = <&apss_funnel_in5>;
     };
    };
   };
  };

  etm@7640000 {
   compatible = "arm,coresight-etm4x", "arm,primecell";
   reg = <0 0x07640000 0 0x1000>;

   cpu = <&CPU6>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";
   arm,coresight-loses-context-with-cpu;
   qcom,skip-power-up;

   out-ports {
    port {
     etm6_out: endpoint {
      remote-endpoint = <&apss_funnel_in6>;
     };
    };
   };
  };

  etm@7740000 {
   compatible = "arm,coresight-etm4x", "arm,primecell";
   reg = <0 0x07740000 0 0x1000>;

   cpu = <&CPU7>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";
   arm,coresight-loses-context-with-cpu;
   qcom,skip-power-up;

   out-ports {
    port {
     etm7_out: endpoint {
      remote-endpoint = <&apss_funnel_in7>;
     };
    };
   };
  };

  funnel@7800000 {
   compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
   reg = <0 0x07800000 0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   out-ports {
    port {
     apss_funnel_out: endpoint {
      remote-endpoint = <&apss_merge_funnel_in>;
     };
    };
   };

   in-ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@0 {
     reg = <0>;
     apss_funnel_in0: endpoint {
      remote-endpoint = <&etm0_out>;
     };
    };

    port@1 {
     reg = <1>;
     apss_funnel_in1: endpoint {
      remote-endpoint = <&etm1_out>;
     };
    };

    port@2 {
     reg = <2>;
     apss_funnel_in2: endpoint {
      remote-endpoint = <&etm2_out>;
     };
    };

    port@3 {
     reg = <3>;
     apss_funnel_in3: endpoint {
      remote-endpoint = <&etm3_out>;
     };
    };

    port@4 {
     reg = <4>;
     apss_funnel_in4: endpoint {
      remote-endpoint = <&etm4_out>;
     };
    };

    port@5 {
     reg = <5>;
     apss_funnel_in5: endpoint {
      remote-endpoint = <&etm5_out>;
     };
    };

    port@6 {
     reg = <6>;
     apss_funnel_in6: endpoint {
      remote-endpoint = <&etm6_out>;
     };
    };

    port@7 {
     reg = <7>;
     apss_funnel_in7: endpoint {
      remote-endpoint = <&etm7_out>;
     };
    };
   };
  };

  funnel@7810000 {
   compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
   reg = <0 0x07810000 0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   out-ports {
    port {
     apss_merge_funnel_out: endpoint {
      remote-endpoint = <&funnel1_in4>;
     };
    };
   };

   in-ports {
    port {
     apss_merge_funnel_in: endpoint {
      remote-endpoint = <&apss_funnel_out>;
     };
    };
   };
  };

  sdhc_2: mmc@8804000 {
   compatible = "qcom,sc7180-sdhci", "qcom,sdhci-msm-v5";
   reg = <0 0x08804000 0 0x1000>;

   iommus = <&apps_smmu 0x80 0>;
   interrupts = <0 204 4>,
     <0 222 4>;
   interrupt-names = "hc_irq", "pwr_irq";

   clocks = <&gcc 93>,
     <&gcc 94>,
     <&rpmhcc 0>;
   clock-names = "iface", "core", "xo";

   interconnects = <&aggre1_noc 3 0 &mc_virt 1 0>,
     <&gem_noc 0 0 &config_noc 40 0>;
   interconnect-names = "sdhc-ddr","cpu-sdhc";
   power-domains = <&rpmhpd 0>;
   operating-points-v2 = <&sdhc2_opp_table>;

   bus-width = <4>;

   status = "disabled";

   sdhc2_opp_table: opp-table {
    compatible = "operating-points-v2";

    opp-100000000 {
     opp-hz = /bits/ 64 <100000000>;
     required-opps = <&rpmhpd_opp_low_svs>;
     opp-peak-kBps = <1800000 600000>;
     opp-avg-kBps = <100000 0>;
    };

    opp-202000000 {
     opp-hz = /bits/ 64 <202000000>;
     required-opps = <&rpmhpd_opp_nom>;
     opp-peak-kBps = <5400000 1600000>;
     opp-avg-kBps = <200000 0>;
    };
   };
  };

  qspi_opp_table: opp-table-qspi {
   compatible = "operating-points-v2";

   opp-75000000 {
    opp-hz = /bits/ 64 <75000000>;
    required-opps = <&rpmhpd_opp_low_svs>;
   };

   opp-150000000 {
    opp-hz = /bits/ 64 <150000000>;
    required-opps = <&rpmhpd_opp_svs>;
   };

   opp-300000000 {
    opp-hz = /bits/ 64 <300000000>;
    required-opps = <&rpmhpd_opp_nom>;
   };
  };

  qspi: spi@88dc000 {
   compatible = "qcom,sc7180-qspi", "qcom,qspi-v1";
   reg = <0 0x088dc000 0 0x600>;
   #address-cells = <1>;
   #size-cells = <0>;
   interrupts = <0 119 4>;
   clocks = <&gcc 53>,
     <&gcc 54>;
   clock-names = "iface", "core";
   interconnects = <&gem_noc 0 0
     &config_noc 37 0>;
   interconnect-names = "qspi-config";
   power-domains = <&rpmhpd 0>;
   operating-points-v2 = <&qspi_opp_table>;
   status = "disabled";
  };

  usb_1_hsphy: phy@88e3000 {
   compatible = "qcom,sc7180-qusb2-phy", "qcom,qusb2-v2-phy";
   reg = <0 0x088e3000 0 0x400>;
   status = "disabled";
   #phy-cells = <0>;
   clocks = <&gcc 119>,
     <&rpmhcc 0>;
   clock-names = "cfg_ahb", "ref";
   resets = <&gcc 0>;

   nvmem-cells = <&qusb2p_hstx_trim>;
  };

  usb_1_qmpphy: phy-wrapper@88e9000 {
   compatible = "qcom,sc7180-qmp-usb3-dp-phy";
   reg = <0 0x088e9000 0 0x18c>,
         <0 0x088e8000 0 0x3c>,
         <0 0x088ea000 0 0x18c>;
   status = "disabled";
   #address-cells = <2>;
   #size-cells = <2>;
   ranges;

   clocks = <&gcc 115>,
     <&gcc 119>,
     <&gcc 114>,
     <&gcc 117>;
   clock-names = "aux", "cfg_ahb", "ref", "com_aux";

   resets = <&gcc 6>,
     <&gcc 4>;
   reset-names = "phy", "common";

   usb_1_ssphy: usb3-phy@88e9200 {
    reg = <0 0x088e9200 0 0x128>,
          <0 0x088e9400 0 0x200>,
          <0 0x088e9c00 0 0x218>,
          <0 0x088e9600 0 0x128>,
          <0 0x088e9800 0 0x200>,
          <0 0x088e9a00 0 0x18>;
    #clock-cells = <0>;
    #phy-cells = <0>;
    clocks = <&gcc 118>;
    clock-names = "pipe0";
    clock-output-names = "usb3_phy_pipe_clk_src";
   };

   dp_phy: dp-phy@88ea200 {
    reg = <0 0x088ea200 0 0x200>,
          <0 0x088ea400 0 0x200>,
          <0 0x088eaa00 0 0x200>,
          <0 0x088ea600 0 0x200>,
          <0 0x088ea800 0 0x200>;
    #clock-cells = <1>;
    #phy-cells = <0>;
   };
  };

  dc_noc: interconnect@9160000 {
   compatible = "qcom,sc7180-dc-noc";
   reg = <0 0x09160000 0 0x03200>;
   #interconnect-cells = <2>;
   qcom,bcm-voters = <&apps_bcm_voter>;
  };

  system-cache-controller@9200000 {
   compatible = "qcom,sc7180-llcc";
   reg = <0 0x09200000 0 0x50000>, <0 0x09600000 0 0x50000>;
   reg-names = "llcc_base", "llcc_broadcast_base";
   interrupts = <0 582 4>;
  };

  gem_noc: interconnect@9680000 {
   compatible = "qcom,sc7180-gem-noc";
   reg = <0 0x09680000 0 0x3e200>;
   #interconnect-cells = <2>;
   qcom,bcm-voters = <&apps_bcm_voter>;
  };

  npu_noc: interconnect@9990000 {
   compatible = "qcom,sc7180-npu-noc";
   reg = <0 0x09990000 0 0x1600>;
   #interconnect-cells = <2>;
   qcom,bcm-voters = <&apps_bcm_voter>;
  };

  usb_1: usb@a6f8800 {
   compatible = "qcom,sc7180-dwc3", "qcom,dwc3";
   reg = <0 0x0a6f8800 0 0x400>;
   status = "disabled";
   #address-cells = <2>;
   #size-cells = <2>;
   ranges;
   dma-ranges;

   clocks = <&gcc 17>,
     <&gcc 109>,
     <&gcc 8>,
     <&gcc 113>,
     <&gcc 111>;
   clock-names = "cfg_noc",
          "core",
          "iface",
          "sleep",
          "mock_utmi";

   assigned-clocks = <&gcc 111>,
       <&gcc 109>;
   assigned-clock-rates = <19200000>, <150000000>;

   interrupts-extended = <&intc 0 131 4>,
           <&pdc 6 4>,
           <&pdc 8 4>,
           <&pdc 9 4>;
   interrupt-names = "hs_phy_irq", "ss_phy_irq",
       "dm_hs_phy_irq", "dp_hs_phy_irq";

   power-domains = <&gcc 1>;

   resets = <&gcc 3>;

   interconnects = <&aggre2_noc 3 0 &mc_virt 1 0>,
     <&gem_noc 0 0 &config_noc 48 0>;
   interconnect-names = "usb-ddr", "apps-usb";

   usb_1_dwc3: usb@a600000 {
    compatible = "snps,dwc3";
    reg = <0 0x0a600000 0 0xe000>;
    interrupts = <0 133 4>;
    iommus = <&apps_smmu 0x540 0>;
    snps,dis_u2_susphy_quirk;
    snps,dis_enblslpm_quirk;
    phys = <&usb_1_hsphy>, <&usb_1_ssphy>;
    phy-names = "usb2-phy", "usb3-phy";
    maximum-speed = "super-speed";
   };
  };

  venus: video-codec@aa00000 {
   compatible = "qcom,sc7180-venus";
   reg = <0 0x0aa00000 0 0xff000>;
   interrupts = <0 174 4>;
   power-domains = <&videocc 0>,
     <&videocc 1>,
     <&rpmhpd 0>;
   power-domain-names = "venus", "vcodec0", "cx";
   operating-points-v2 = <&venus_opp_table>;
   clocks = <&videocc 6>,
     <&videocc 3>,
     <&videocc 5>,
     <&videocc 2>,
     <&videocc 1>;
   clock-names = "core", "iface", "bus",
          "vcodec0_core", "vcodec0_bus";
   iommus = <&apps_smmu 0x0c00 0x60>;
   memory-region = <&venus_mem>;
   interconnects = <&mmss_noc 6 0 &mc_virt 1 0>,
     <&gem_noc 0 0 &config_noc 49 0>;
   interconnect-names = "video-mem", "cpu-cfg";

   video-decoder {
    compatible = "venus-decoder";
   };

   video-encoder {
    compatible = "venus-encoder";
   };

   venus_opp_table: opp-table {
    compatible = "operating-points-v2";

    opp-150000000 {
     opp-hz = /bits/ 64 <150000000>;
     required-opps = <&rpmhpd_opp_low_svs>;
    };

    opp-270000000 {
     opp-hz = /bits/ 64 <270000000>;
     required-opps = <&rpmhpd_opp_svs>;
    };

    opp-340000000 {
     opp-hz = /bits/ 64 <340000000>;
     required-opps = <&rpmhpd_opp_svs_l1>;
    };

    opp-434000000 {
     opp-hz = /bits/ 64 <434000000>;
     required-opps = <&rpmhpd_opp_nom>;
    };

    opp-500000097 {
     opp-hz = /bits/ 64 <500000097>;
     required-opps = <&rpmhpd_opp_turbo>;
    };
   };
  };

  videocc: clock-controller@ab00000 {
   compatible = "qcom,sc7180-videocc";
   reg = <0 0x0ab00000 0 0x10000>;
   clocks = <&rpmhcc 0>;
   clock-names = "bi_tcxo";
   #clock-cells = <1>;
   #reset-cells = <1>;
   #power-domain-cells = <1>;
  };

  camnoc_virt: interconnect@ac00000 {
   compatible = "qcom,sc7180-camnoc-virt";
   reg = <0 0x0ac00000 0 0x1000>;
   #interconnect-cells = <2>;
   qcom,bcm-voters = <&apps_bcm_voter>;
  };

  camcc: clock-controller@ad00000 {
   compatible = "qcom,sc7180-camcc";
   reg = <0 0x0ad00000 0 0x10000>;
   clocks = <&rpmhcc 0>,
          <&gcc 10>,
          <&gcc 13>;
   clock-names = "bi_tcxo", "iface", "xo";
   #clock-cells = <1>;
   #reset-cells = <1>;
   #power-domain-cells = <1>;
  };

  mdss: mdss@ae00000 {
   compatible = "qcom,sc7180-mdss";
   reg = <0 0x0ae00000 0 0x1000>;
   reg-names = "mdss";

   power-domains = <&dispcc 0>;

   clocks = <&gcc 23>,
     <&dispcc 2>,
     <&dispcc 20>;
   clock-names = "iface", "ahb", "core";

   interrupts = <0 83 4>;
   interrupt-controller;
   #interrupt-cells = <1>;

   interconnects = <&mmss_noc 4 0 &mc_virt 1 0>;
   interconnect-names = "mdp0-mem";

   iommus = <&apps_smmu 0x800 0x2>;

   #address-cells = <2>;
   #size-cells = <2>;
   ranges;

   status = "disabled";

   mdp: display-controller@ae01000 {
    compatible = "qcom,sc7180-dpu";
    reg = <0 0x0ae01000 0 0x8f000>,
          <0 0x0aeb0000 0 0x2008>;
    reg-names = "mdp", "vbif";

    clocks = <&gcc 26>,
      <&dispcc 2>,
      <&dispcc 26>,
      <&dispcc 22>,
      <&dispcc 20>,
      <&dispcc 30>;
    clock-names = "bus", "iface", "rot", "lut", "core",
           "vsync";
    assigned-clocks = <&dispcc 30>,
        <&dispcc 26>,
        <&dispcc 2>;
    assigned-clock-rates = <19200000>,
             <19200000>,
             <19200000>;
    operating-points-v2 = <&mdp_opp_table>;
    power-domains = <&rpmhpd 0>;

    interrupt-parent = <&mdss>;
    interrupts = <0>;

    status = "disabled";

    ports {
     #address-cells = <1>;
     #size-cells = <0>;

     port@0 {
      reg = <0>;
      dpu_intf1_out: endpoint {
       remote-endpoint = <&dsi0_in>;
      };
     };

     port@2 {
      reg = <2>;
      dpu_intf0_out: endpoint {
       remote-endpoint = <&dp_in>;
      };
     };
    };

    mdp_opp_table: opp-table {
     compatible = "operating-points-v2";

     opp-200000000 {
      opp-hz = /bits/ 64 <200000000>;
      required-opps = <&rpmhpd_opp_low_svs>;
     };

     opp-300000000 {
      opp-hz = /bits/ 64 <300000000>;
      required-opps = <&rpmhpd_opp_svs>;
     };

     opp-345000000 {
      opp-hz = /bits/ 64 <345000000>;
      required-opps = <&rpmhpd_opp_svs_l1>;
     };

     opp-460000000 {
      opp-hz = /bits/ 64 <460000000>;
      required-opps = <&rpmhpd_opp_nom>;
     };
    };

   };

   dsi0: dsi@ae94000 {
    compatible = "qcom,mdss-dsi-ctrl";
    reg = <0 0x0ae94000 0 0x400>;
    reg-names = "dsi_ctrl";

    interrupt-parent = <&mdss>;
    interrupts = <4>;

    clocks = <&dispcc 4>,
      <&dispcc 7>,
      <&dispcc 24>,
      <&dispcc 18>,
      <&dispcc 2>,
      <&gcc 26>;
    clock-names = "byte",
           "byte_intf",
           "pixel",
           "core",
           "iface",
           "bus";

    assigned-clocks = <&dispcc 5>, <&dispcc 25>;
    assigned-clock-parents = <&dsi_phy 0>, <&dsi_phy 1>;

    operating-points-v2 = <&dsi_opp_table>;
    power-domains = <&rpmhpd 0>;

    phys = <&dsi_phy>;
    phy-names = "dsi";

    #address-cells = <1>;
    #size-cells = <0>;

    status = "disabled";

    ports {
     #address-cells = <1>;
     #size-cells = <0>;

     port@0 {
      reg = <0>;
      dsi0_in: endpoint {
       remote-endpoint = <&dpu_intf1_out>;
      };
     };

     port@1 {
      reg = <1>;
      dsi0_out: endpoint {
      };
     };
    };

    dsi_opp_table: opp-table {
     compatible = "operating-points-v2";

     opp-187500000 {
      opp-hz = /bits/ 64 <187500000>;
      required-opps = <&rpmhpd_opp_low_svs>;
     };

     opp-300000000 {
      opp-hz = /bits/ 64 <300000000>;
      required-opps = <&rpmhpd_opp_svs>;
     };

     opp-358000000 {
      opp-hz = /bits/ 64 <358000000>;
      required-opps = <&rpmhpd_opp_svs_l1>;
     };
    };
   };

   dsi_phy: dsi-phy@ae94400 {
    compatible = "qcom,dsi-phy-10nm";
    reg = <0 0x0ae94400 0 0x200>,
          <0 0x0ae94600 0 0x280>,
          <0 0x0ae94a00 0 0x1e0>;
    reg-names = "dsi_phy",
         "dsi_phy_lane",
         "dsi_pll";

    #clock-cells = <1>;
    #phy-cells = <0>;

    clocks = <&dispcc 2>,
      <&rpmhcc 0>;
    clock-names = "iface", "ref";

    status = "disabled";
   };

   mdss_dp: displayport-controller@ae90000 {
    compatible = "qcom,sc7180-dp";
    status = "disabled";

    reg = <0 0xae90000 0 0x200>,
          <0 0xae90200 0 0x200>,
          <0 0xae90400 0 0xc00>,
          <0 0xae91000 0 0x400>,
          <0 0xae91400 0 0x400>;

    interrupt-parent = <&mdss>;
    interrupts = <12>;

    clocks = <&dispcc 2>,
      <&dispcc 8>,
      <&dispcc 12>,
      <&dispcc 15>,
      <&dispcc 16>;
    clock-names = "core_iface", "core_aux", "ctrl_link",
           "ctrl_link_iface", "stream_pixel";
    assigned-clocks = <&dispcc 13>,
        <&dispcc 17>;
    assigned-clock-parents = <&dp_phy 0>, <&dp_phy 1>;
    phys = <&dp_phy>;
    phy-names = "dp";

    operating-points-v2 = <&dp_opp_table>;
    power-domains = <&rpmhpd 0>;

    #sound-dai-cells = <0>;

    ports {
     #address-cells = <1>;
     #size-cells = <0>;
     port@0 {
      reg = <0>;
      dp_in: endpoint {
       remote-endpoint = <&dpu_intf0_out>;
      };
     };

     port@1 {
      reg = <1>;
      dp_out: endpoint { };
     };
    };

    dp_opp_table: opp-table {
     compatible = "operating-points-v2";

     opp-160000000 {
      opp-hz = /bits/ 64 <160000000>;
      required-opps = <&rpmhpd_opp_low_svs>;
     };

     opp-270000000 {
      opp-hz = /bits/ 64 <270000000>;
      required-opps = <&rpmhpd_opp_svs>;
     };

     opp-540000000 {
      opp-hz = /bits/ 64 <540000000>;
      required-opps = <&rpmhpd_opp_svs_l1>;
     };

     opp-810000000 {
      opp-hz = /bits/ 64 <810000000>;
      required-opps = <&rpmhpd_opp_nom>;
     };
    };
   };
  };

  dispcc: clock-controller@af00000 {
   compatible = "qcom,sc7180-dispcc";
   reg = <0 0x0af00000 0 0x200000>;
   clocks = <&rpmhcc 0>,
     <&gcc 24>,
     <&dsi_phy 0>,
     <&dsi_phy 1>,
     <&dp_phy 0>,
     <&dp_phy 1>;
   clock-names = "bi_tcxo",
          "gcc_disp_gpll0_clk_src",
          "dsi0_phy_pll_out_byteclk",
          "dsi0_phy_pll_out_dsiclk",
          "dp_phy_pll_link_clk",
          "dp_phy_pll_vco_div_clk";
   #clock-cells = <1>;
   #reset-cells = <1>;
   #power-domain-cells = <1>;
  };

  pdc: interrupt-controller@b220000 {
   compatible = "qcom,sc7180-pdc", "qcom,pdc";
   reg = <0 0x0b220000 0 0x30000>;
   qcom,pdc-ranges = <0 480 94>, <94 609 31>, <125 63 1>;
   #interrupt-cells = <2>;
   interrupt-parent = <&intc>;
   interrupt-controller;
  };

  pdc_reset: reset-controller@b2e0000 {
   compatible = "qcom,sc7180-pdc-global", "qcom,sdm845-pdc-global";
   reg = <0 0x0b2e0000 0 0x20000>;
   #reset-cells = <1>;
  };

  tsens0: thermal-sensor@c263000 {
   compatible = "qcom,sc7180-tsens","qcom,tsens-v2";
   reg = <0 0x0c263000 0 0x1ff>,
    <0 0x0c222000 0 0x1ff>;
   #qcom,sensors = <15>;
   interrupts = <0 506 4>,
         <0 508 4>;
   interrupt-names = "uplow","critical";
   #thermal-sensor-cells = <1>;
  };

  tsens1: thermal-sensor@c265000 {
   compatible = "qcom,sc7180-tsens","qcom,tsens-v2";
   reg = <0 0x0c265000 0 0x1ff>,
    <0 0x0c223000 0 0x1ff>;
   #qcom,sensors = <10>;
   interrupts = <0 507 4>,
         <0 509 4>;
   interrupt-names = "uplow","critical";
   #thermal-sensor-cells = <1>;
  };

  aoss_reset: reset-controller@c2a0000 {
   compatible = "qcom,sc7180-aoss-cc", "qcom,sdm845-aoss-cc";
   reg = <0 0x0c2a0000 0 0x31000>;
   #reset-cells = <1>;
  };

  aoss_qmp: power-controller@c300000 {
   compatible = "qcom,sc7180-aoss-qmp", "qcom,aoss-qmp";
   reg = <0 0x0c300000 0 0x400>;
   interrupts = <0 389 1>;
   mboxes = <&apss_shared 0>;

   #clock-cells = <0>;
  };

  sram@c3f0000 {
   compatible = "qcom,rpmh-stats";
   reg = <0 0x0c3f0000 0 0x400>;
  };

  spmi_bus: spmi@c440000 {
   compatible = "qcom,spmi-pmic-arb";
   reg = <0 0x0c440000 0 0x1100>,
         <0 0x0c600000 0 0x2000000>,
         <0 0x0e600000 0 0x100000>,
         <0 0x0e700000 0 0xa0000>,
         <0 0x0c40a000 0 0x26000>;
   reg-names = "core", "chnls", "obsrvr", "intr", "cnfg";
   interrupt-names = "periph_irq";
   interrupts-extended = <&pdc 1 4>;
   qcom,ee = <0>;
   qcom,channel = <0>;
   #address-cells = <1>;
   #size-cells = <1>;
   interrupt-controller;
   #interrupt-cells = <4>;
   cell-index = <0>;
  };

  sram@146aa000 {
   compatible = "qcom,sc7180-imem", "syscon", "simple-mfd";
   reg = <0 0x146aa000 0 0x2000>;

   #address-cells = <1>;
   #size-cells = <1>;

   ranges = <0 0 0x146aa000 0x2000>;

   pil-reloc@94c {
    compatible = "qcom,pil-reloc-info";
    reg = <0x94c 0xc8>;
   };
  };

  apps_smmu: iommu@15000000 {
   compatible = "qcom,sc7180-smmu-500", "arm,mmu-500";
   reg = <0 0x15000000 0 0x100000>;
   #iommu-cells = <2>;
   #global-interrupts = <1>;
   interrupts = <0 65 4>,
         <0 94 4>,
         <0 95 4>,
         <0 96 4>,
         <0 97 4>,
         <0 98 4>,
         <0 99 4>,
         <0 100 4>,
         <0 101 4>,
         <0 102 4>,
         <0 103 4>,
         <0 104 4>,
         <0 105 4>,
         <0 106 4>,
         <0 107 4>,
         <0 108 4>,
         <0 109 4>,
         <0 110 4>,
         <0 111 4>,
         <0 112 4>,
         <0 113 4>,
         <0 114 4>,
         <0 115 4>,
         <0 116 4>,
         <0 117 4>,
         <0 118 4>,
         <0 181 4>,
         <0 182 4>,
         <0 183 4>,
         <0 184 4>,
         <0 185 4>,
         <0 186 4>,
         <0 187 4>,
         <0 188 4>,
         <0 189 4>,
         <0 190 4>,
         <0 191 4>,
         <0 192 4>,
         <0 315 4>,
         <0 316 4>,
         <0 317 4>,
         <0 318 4>,
         <0 319 4>,
         <0 320 4>,
         <0 321 4>,
         <0 322 4>,
         <0 323 4>,
         <0 324 4>,
         <0 325 4>,
         <0 326 4>,
         <0 327 4>,
         <0 328 4>,
         <0 329 4>,
         <0 330 4>,
         <0 331 4>,
         <0 332 4>,
         <0 333 4>,
         <0 334 4>,
         <0 335 4>,
         <0 336 4>,
         <0 337 4>,
         <0 338 4>,
         <0 339 4>,
         <0 340 4>,
         <0 341 4>,
         <0 342 4>,
         <0 343 4>,
         <0 344 4>,
         <0 345 4>,
         <0 401 4>,
         <0 402 4>,
         <0 403 4>,
         <0 404 4>,
         <0 405 4>,
         <0 406 4>,
         <0 407 4>,
         <0 408 4>,
         <0 409 4>,
         <0 410 4>,
         <0 411 4>,
         <0 412 4>;
  };

  intc: interrupt-controller@17a00000 {
   compatible = "arm,gic-v3";
   #address-cells = <2>;
   #size-cells = <2>;
   ranges;
   #interrupt-cells = <3>;
   interrupt-controller;
   reg = <0 0x17a00000 0 0x10000>,
         <0 0x17a60000 0 0x100000>;
   interrupts = <1 9 4>;

   msi-controller@17a40000 {
    compatible = "arm,gic-v3-its";
    msi-controller;
    #msi-cells = <1>;
    reg = <0 0x17a40000 0 0x20000>;
    status = "disabled";
   };
  };

  apss_shared: mailbox@17c00000 {
   compatible = "qcom,sc7180-apss-shared";
   reg = <0 0x17c00000 0 0x10000>;
   #mbox-cells = <1>;
  };

  watchdog@17c10000 {
   compatible = "qcom,apss-wdt-sc7180", "qcom,kpss-wdt";
   reg = <0 0x17c10000 0 0x1000>;
   clocks = <&sleep_clk>;
   interrupts = <0 0 4>;
  };

  timer@17c20000{
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0 0 0 0x20000000>;
   compatible = "arm,armv7-timer-mem";
   reg = <0 0x17c20000 0 0x1000>;

   frame@17c21000 {
    frame-number = <0>;
    interrupts = <0 8 4>,
          <0 6 4>;
    reg = <0x17c21000 0x1000>,
          <0x17c22000 0x1000>;
   };

   frame@17c23000 {
    frame-number = <1>;
    interrupts = <0 9 4>;
    reg = <0x17c23000 0x1000>;
    status = "disabled";
   };

   frame@17c25000 {
    frame-number = <2>;
    interrupts = <0 10 4>;
    reg = <0x17c25000 0x1000>;
    status = "disabled";
   };

   frame@17c27000 {
    frame-number = <3>;
    interrupts = <0 11 4>;
    reg = <0x17c27000 0x1000>;
    status = "disabled";
   };

   frame@17c29000 {
    frame-number = <4>;
    interrupts = <0 12 4>;
    reg = <0x17c29000 0x1000>;
    status = "disabled";
   };

   frame@17c2b000 {
    frame-number = <5>;
    interrupts = <0 13 4>;
    reg = <0x17c2b000 0x1000>;
    status = "disabled";
   };

   frame@17c2d000 {
    frame-number = <6>;
    interrupts = <0 14 4>;
    reg = <0x17c2d000 0x1000>;
    status = "disabled";
   };
  };

  apps_rsc: rsc@18200000 {
   compatible = "qcom,rpmh-rsc";
   reg = <0 0x18200000 0 0x10000>,
         <0 0x18210000 0 0x10000>,
         <0 0x18220000 0 0x10000>;
   reg-names = "drv-0", "drv-1", "drv-2";
   interrupts = <0 3 4>,
         <0 4 4>,
         <0 5 4>;
   qcom,tcs-offset = <0xd00>;
   qcom,drv-id = <2>;
   qcom,tcs-config = <2 2>,
       <0 3>,
       <1 3>,
       <3 1>;

   rpmhcc: clock-controller {
    compatible = "qcom,sc7180-rpmh-clk";
    clocks = <&xo_board>;
    clock-names = "xo";
    #clock-cells = <1>;
   };

   rpmhpd: power-controller {
    compatible = "qcom,sc7180-rpmhpd";
    #power-domain-cells = <1>;
    operating-points-v2 = <&rpmhpd_opp_table>;

    rpmhpd_opp_table: opp-table {
     compatible = "operating-points-v2";

     rpmhpd_opp_ret: opp1 {
      opp-level = <16>;
     };

     rpmhpd_opp_min_svs: opp2 {
      opp-level = <48>;
     };

     rpmhpd_opp_low_svs: opp3 {
      opp-level = <64>;
     };

     rpmhpd_opp_svs: opp4 {
      opp-level = <128>;
     };

     rpmhpd_opp_svs_l1: opp5 {
      opp-level = <192>;
     };

     rpmhpd_opp_svs_l2: opp6 {
      opp-level = <224>;
     };

     rpmhpd_opp_nom: opp7 {
      opp-level = <256>;
     };

     rpmhpd_opp_nom_l1: opp8 {
      opp-level = <320>;
     };

     rpmhpd_opp_nom_l2: opp9 {
      opp-level = <336>;
     };

     rpmhpd_opp_turbo: opp10 {
      opp-level = <384>;
     };

     rpmhpd_opp_turbo_l1: opp11 {
      opp-level = <416>;
     };
    };
   };

   apps_bcm_voter: bcm-voter {
    compatible = "qcom,bcm-voter";
   };
  };

  osm_l3: interconnect@18321000 {
   compatible = "qcom,sc7180-osm-l3";
   reg = <0 0x18321000 0 0x1400>;

   clocks = <&rpmhcc 0>, <&gcc 1>;
   clock-names = "xo", "alternate";

   #interconnect-cells = <1>;
  };

  cpufreq_hw: cpufreq@18323000 {
   compatible = "qcom,cpufreq-hw";
   reg = <0 0x18323000 0 0x1400>, <0 0x18325800 0 0x1400>;
   reg-names = "freq-domain0", "freq-domain1";

   clocks = <&rpmhcc 0>, <&gcc 1>;
   clock-names = "xo", "alternate";

   #freq-domain-cells = <1>;
  };

  wifi: wifi@18800000 {
   compatible = "qcom,wcn3990-wifi";
   reg = <0 0x18800000 0 0x800000>;
   reg-names = "membase";
   iommus = <&apps_smmu 0xc0 0x1>;
   interrupts =
    <0 414 4 >,
    <0 415 4 >,
    <0 416 4 >,
    <0 417 4 >,
    <0 418 4 >,
    <0 419 4 >,
    <0 420 4 >,
    <0 421 4 >,
    <0 422 4 >,
    <0 423 4 >,
    <0 424 4 >,
    <0 425 4 >;
   memory-region = <&wlan_mem>;
   qcom,msa-fixed-perm;
   status = "disabled";
  };

  lpasscc: clock-controller@62d00000 {
   compatible = "qcom,sc7180-lpasscorecc";
   reg = <0 0x62d00000 0 0x50000>,
         <0 0x62780000 0 0x30000>;
   reg-names = "lpass_core_cc", "lpass_audio_cc";
   clocks = <&gcc 131>,
     <&rpmhcc 0>;
   clock-names = "iface", "bi_tcxo";
   power-domains = <&lpass_hm 0>;
   #clock-cells = <1>;
   #power-domain-cells = <1>;
  };

  lpass_cpu: lpass@62d87000 {
   compatible = "qcom,sc7180-lpass-cpu";

   reg = <0 0x62d87000 0 0x68000>, <0 0x62f00000 0 0x29000>;
   reg-names = "lpass-hdmiif", "lpass-lpaif";

   iommus = <&apps_smmu 0x1020 0>,
    <&apps_smmu 0x1021 0>,
    <&apps_smmu 0x1032 0>;

   power-domains = <&lpass_hm 0>;

   status = "disabled";

   clocks = <&gcc 131>,
     <&lpasscc 6>,
     <&lpasscc 7>,
     <&lpasscc 10>,
     <&lpasscc 8>,
     <&lpasscc 9>;

   clock-names = "pcnoc-sway-clk", "audio-core",
     "mclk0", "pcnoc-mport-clk",
     "mi2s-bit-clk0", "mi2s-bit-clk1";


   #sound-dai-cells = <1>;
   #address-cells = <1>;
   #size-cells = <0>;

   interrupts = <0 160 4>,
     <0 268 4>;
   interrupt-names = "lpass-irq-lpaif", "lpass-irq-hdmi";
  };

  lpass_hm: clock-controller@63000000 {
   compatible = "qcom,sc7180-lpasshm";
   reg = <0 0x63000000 0 0x28>;
   clocks = <&gcc 131>,
     <&rpmhcc 0>;
   clock-names = "iface", "bi_tcxo";
   #clock-cells = <1>;
   #power-domain-cells = <1>;
  };
 };

 thermal-zones {
  cpu0_thermal: cpu0-thermal {
   polling-delay-passive = <250>;
   polling-delay = <0>;

   thermal-sensors = <&tsens0 1>;
   sustainable-power = <1052>;

   trips {
    cpu0_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu0_alert1: trip-point1 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu0_crit: cpu_crit {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };

   cooling-maps {
    map0 {
     trip = <&cpu0_alert0>;
     cooling-device = <&CPU0 (~0) (~0)>,
        <&CPU1 (~0) (~0)>,
        <&CPU2 (~0) (~0)>,
        <&CPU3 (~0) (~0)>,
        <&CPU4 (~0) (~0)>,
        <&CPU5 (~0) (~0)>;
    };
    map1 {
     trip = <&cpu0_alert1>;
     cooling-device = <&CPU0 (~0) (~0)>,
        <&CPU1 (~0) (~0)>,
        <&CPU2 (~0) (~0)>,
        <&CPU3 (~0) (~0)>,
        <&CPU4 (~0) (~0)>,
        <&CPU5 (~0) (~0)>;
    };
   };
  };

  cpu1_thermal: cpu1-thermal {
   polling-delay-passive = <250>;
   polling-delay = <0>;

   thermal-sensors = <&tsens0 2>;
   sustainable-power = <1052>;

   trips {
    cpu1_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu1_alert1: trip-point1 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu1_crit: cpu_crit {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };

   cooling-maps {
    map0 {
     trip = <&cpu1_alert0>;
     cooling-device = <&CPU0 (~0) (~0)>,
        <&CPU1 (~0) (~0)>,
        <&CPU2 (~0) (~0)>,
        <&CPU3 (~0) (~0)>,
        <&CPU4 (~0) (~0)>,
        <&CPU5 (~0) (~0)>;
    };
    map1 {
     trip = <&cpu1_alert1>;
     cooling-device = <&CPU0 (~0) (~0)>,
        <&CPU1 (~0) (~0)>,
        <&CPU2 (~0) (~0)>,
        <&CPU3 (~0) (~0)>,
        <&CPU4 (~0) (~0)>,
        <&CPU5 (~0) (~0)>;
    };
   };
  };

  cpu2_thermal: cpu2-thermal {
   polling-delay-passive = <250>;
   polling-delay = <0>;

   thermal-sensors = <&tsens0 3>;
   sustainable-power = <1052>;

   trips {
    cpu2_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu2_alert1: trip-point1 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu2_crit: cpu_crit {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };

   cooling-maps {
    map0 {
     trip = <&cpu2_alert0>;
     cooling-device = <&CPU0 (~0) (~0)>,
        <&CPU1 (~0) (~0)>,
        <&CPU2 (~0) (~0)>,
        <&CPU3 (~0) (~0)>,
        <&CPU4 (~0) (~0)>,
        <&CPU5 (~0) (~0)>;
    };
    map1 {
     trip = <&cpu2_alert1>;
     cooling-device = <&CPU0 (~0) (~0)>,
        <&CPU1 (~0) (~0)>,
        <&CPU2 (~0) (~0)>,
        <&CPU3 (~0) (~0)>,
        <&CPU4 (~0) (~0)>,
        <&CPU5 (~0) (~0)>;
    };
   };
  };

  cpu3_thermal: cpu3-thermal {
   polling-delay-passive = <250>;
   polling-delay = <0>;

   thermal-sensors = <&tsens0 4>;
   sustainable-power = <1052>;

   trips {
    cpu3_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu3_alert1: trip-point1 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu3_crit: cpu_crit {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };

   cooling-maps {
    map0 {
     trip = <&cpu3_alert0>;
     cooling-device = <&CPU0 (~0) (~0)>,
        <&CPU1 (~0) (~0)>,
        <&CPU2 (~0) (~0)>,
        <&CPU3 (~0) (~0)>,
        <&CPU4 (~0) (~0)>,
        <&CPU5 (~0) (~0)>;
    };
    map1 {
     trip = <&cpu3_alert1>;
     cooling-device = <&CPU0 (~0) (~0)>,
        <&CPU1 (~0) (~0)>,
        <&CPU2 (~0) (~0)>,
        <&CPU3 (~0) (~0)>,
        <&CPU4 (~0) (~0)>,
        <&CPU5 (~0) (~0)>;
    };
   };
  };

  cpu4_thermal: cpu4-thermal {
   polling-delay-passive = <250>;
   polling-delay = <0>;

   thermal-sensors = <&tsens0 5>;
   sustainable-power = <1052>;

   trips {
    cpu4_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu4_alert1: trip-point1 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu4_crit: cpu_crit {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };

   cooling-maps {
    map0 {
     trip = <&cpu4_alert0>;
     cooling-device = <&CPU0 (~0) (~0)>,
        <&CPU1 (~0) (~0)>,
        <&CPU2 (~0) (~0)>,
        <&CPU3 (~0) (~0)>,
        <&CPU4 (~0) (~0)>,
        <&CPU5 (~0) (~0)>;
    };
    map1 {
     trip = <&cpu4_alert1>;
     cooling-device = <&CPU0 (~0) (~0)>,
        <&CPU1 (~0) (~0)>,
        <&CPU2 (~0) (~0)>,
        <&CPU3 (~0) (~0)>,
        <&CPU4 (~0) (~0)>,
        <&CPU5 (~0) (~0)>;
    };
   };
  };

  cpu5_thermal: cpu5-thermal {
   polling-delay-passive = <250>;
   polling-delay = <0>;

   thermal-sensors = <&tsens0 6>;
   sustainable-power = <1052>;

   trips {
    cpu5_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu5_alert1: trip-point1 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu5_crit: cpu_crit {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };

   cooling-maps {
    map0 {
     trip = <&cpu5_alert0>;
     cooling-device = <&CPU0 (~0) (~0)>,
        <&CPU1 (~0) (~0)>,
        <&CPU2 (~0) (~0)>,
        <&CPU3 (~0) (~0)>,
        <&CPU4 (~0) (~0)>,
        <&CPU5 (~0) (~0)>;
    };
    map1 {
     trip = <&cpu5_alert1>;
     cooling-device = <&CPU0 (~0) (~0)>,
        <&CPU1 (~0) (~0)>,
        <&CPU2 (~0) (~0)>,
        <&CPU3 (~0) (~0)>,
        <&CPU4 (~0) (~0)>,
        <&CPU5 (~0) (~0)>;
    };
   };
  };

  cpu6_thermal: cpu6-thermal {
   polling-delay-passive = <250>;
   polling-delay = <0>;

   thermal-sensors = <&tsens0 9>;
   sustainable-power = <1425>;

   trips {
    cpu6_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu6_alert1: trip-point1 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu6_crit: cpu_crit {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };

   cooling-maps {
    map0 {
     trip = <&cpu6_alert0>;
     cooling-device = <&CPU6 (~0) (~0)>,
        <&CPU7 (~0) (~0)>;
    };
    map1 {
     trip = <&cpu6_alert1>;
     cooling-device = <&CPU6 (~0) (~0)>,
        <&CPU7 (~0) (~0)>;
    };
   };
  };

  cpu7_thermal: cpu7-thermal {
   polling-delay-passive = <250>;
   polling-delay = <0>;

   thermal-sensors = <&tsens0 10>;
   sustainable-power = <1425>;

   trips {
    cpu7_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu7_alert1: trip-point1 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu7_crit: cpu_crit {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };

   cooling-maps {
    map0 {
     trip = <&cpu7_alert0>;
     cooling-device = <&CPU6 (~0) (~0)>,
        <&CPU7 (~0) (~0)>;
    };
    map1 {
     trip = <&cpu7_alert1>;
     cooling-device = <&CPU6 (~0) (~0)>,
        <&CPU7 (~0) (~0)>;
    };
   };
  };

  cpu8_thermal: cpu8-thermal {
   polling-delay-passive = <250>;
   polling-delay = <0>;

   thermal-sensors = <&tsens0 11>;
   sustainable-power = <1425>;

   trips {
    cpu8_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu8_alert1: trip-point1 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu8_crit: cpu_crit {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };

   cooling-maps {
    map0 {
     trip = <&cpu8_alert0>;
     cooling-device = <&CPU6 (~0) (~0)>,
        <&CPU7 (~0) (~0)>;
    };
    map1 {
     trip = <&cpu8_alert1>;
     cooling-device = <&CPU6 (~0) (~0)>,
        <&CPU7 (~0) (~0)>;
    };
   };
  };

  cpu9_thermal: cpu9-thermal {
   polling-delay-passive = <250>;
   polling-delay = <0>;

   thermal-sensors = <&tsens0 12>;
   sustainable-power = <1425>;

   trips {
    cpu9_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu9_alert1: trip-point1 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu9_crit: cpu_crit {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };

   cooling-maps {
    map0 {
     trip = <&cpu9_alert0>;
     cooling-device = <&CPU6 (~0) (~0)>,
        <&CPU7 (~0) (~0)>;
    };
    map1 {
     trip = <&cpu9_alert1>;
     cooling-device = <&CPU6 (~0) (~0)>,
        <&CPU7 (~0) (~0)>;
    };
   };
  };

  aoss0-thermal {
   polling-delay-passive = <250>;
   polling-delay = <0>;

   thermal-sensors = <&tsens0 0>;

   trips {
    aoss0_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };

    aoss0_crit: aoss0_crit {
     temperature = <110000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };
  };

  cpuss0-thermal {
   polling-delay-passive = <250>;
   polling-delay = <0>;

   thermal-sensors = <&tsens0 7>;

   trips {
    cpuss0_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };
    cpuss0_crit: cluster0_crit {
     temperature = <110000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };
  };

  cpuss1-thermal {
   polling-delay-passive = <250>;
   polling-delay = <0>;

   thermal-sensors = <&tsens0 8>;

   trips {
    cpuss1_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };
    cpuss1_crit: cluster0_crit {
     temperature = <110000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };
  };

  gpuss0-thermal {
   polling-delay-passive = <250>;
   polling-delay = <0>;

   thermal-sensors = <&tsens0 13>;

   trips {
    gpuss0_alert0: trip-point0 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "passive";
    };

    gpuss0_crit: gpuss0_crit {
     temperature = <110000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };

   cooling-maps {
    map0 {
     trip = <&gpuss0_alert0>;
     cooling-device = <&gpu (~0) (~0)>;
    };
   };
  };

  gpuss1-thermal {
   polling-delay-passive = <250>;
   polling-delay = <0>;

   thermal-sensors = <&tsens0 14>;

   trips {
    gpuss1_alert0: trip-point0 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "passive";
    };

    gpuss1_crit: gpuss1_crit {
     temperature = <110000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };

   cooling-maps {
    map0 {
     trip = <&gpuss1_alert0>;
     cooling-device = <&gpu (~0) (~0)>;
    };
   };
  };

  aoss1-thermal {
   polling-delay-passive = <250>;
   polling-delay = <0>;

   thermal-sensors = <&tsens1 0>;

   trips {
    aoss1_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };

    aoss1_crit: aoss1_crit {
     temperature = <110000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };
  };

  cwlan-thermal {
   polling-delay-passive = <250>;
   polling-delay = <0>;

   thermal-sensors = <&tsens1 1>;

   trips {
    cwlan_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };

    cwlan_crit: cwlan_crit {
     temperature = <110000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };
  };

  audio-thermal {
   polling-delay-passive = <250>;
   polling-delay = <0>;

   thermal-sensors = <&tsens1 2>;

   trips {
    audio_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };

    audio_crit: audio_crit {
     temperature = <110000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };
  };

  ddr-thermal {
   polling-delay-passive = <250>;
   polling-delay = <0>;

   thermal-sensors = <&tsens1 3>;

   trips {
    ddr_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };

    ddr_crit: ddr_crit {
     temperature = <110000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };
  };

  q6-hvx-thermal {
   polling-delay-passive = <250>;
   polling-delay = <0>;

   thermal-sensors = <&tsens1 4>;

   trips {
    q6_hvx_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };

    q6_hvx_crit: q6_hvx_crit {
     temperature = <110000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };
  };

  camera-thermal {
   polling-delay-passive = <250>;
   polling-delay = <0>;

   thermal-sensors = <&tsens1 5>;

   trips {
    camera_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };

    camera_crit: camera_crit {
     temperature = <110000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };
  };

  mdm-core-thermal {
   polling-delay-passive = <250>;
   polling-delay = <0>;

   thermal-sensors = <&tsens1 6>;

   trips {
    mdm_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };

    mdm_crit: mdm_crit {
     temperature = <110000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };
  };

  mdm-dsp-thermal {
   polling-delay-passive = <250>;
   polling-delay = <0>;

   thermal-sensors = <&tsens1 7>;

   trips {
    mdm_dsp_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };

    mdm_dsp_crit: mdm_dsp_crit {
     temperature = <110000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };
  };

  npu-thermal {
   polling-delay-passive = <250>;
   polling-delay = <0>;

   thermal-sensors = <&tsens1 8>;

   trips {
    npu_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };

    npu_crit: npu_crit {
     temperature = <110000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };
  };

  video-thermal {
   polling-delay-passive = <250>;
   polling-delay = <0>;

   thermal-sensors = <&tsens1 9>;

   trips {
    video_alert0: trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };

    video_crit: video_crit {
     temperature = <110000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };
  };
 };

 timer {
  compatible = "arm,armv8-timer";
  interrupts = <1 1 8>,
        <1 2 8>,
        <1 3 8>,
        <1 0 8>;
 };
};
# 16 "arch/arm64/boot/dts/qcom/sc7180-trogdor.dtsi" 2

# 1 "arch/arm64/boot/dts/qcom/pm6150.dtsi" 1



# 1 "./scripts/dtc/include-prefixes/dt-bindings/iio/qcom,spmi-vadc.h" 1
# 5 "arch/arm64/boot/dts/qcom/pm6150.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/linux-event-codes.h" 1
# 6 "arch/arm64/boot/dts/qcom/pm6150.dtsi" 2

# 1 "./scripts/dtc/include-prefixes/dt-bindings/spmi/spmi.h" 1
# 8 "arch/arm64/boot/dts/qcom/pm6150.dtsi" 2


/ {
 thermal-zones {
  pm6150_thermal: pm6150-thermal {
   polling-delay-passive = <100>;
   polling-delay = <0>;
   thermal-sensors = <&pm6150_temp>;

   trips {
    pm6150_trip0: trip0 {
     temperature = <95000>;
     hysteresis = <0>;
     type = "passive";
    };

    pm6150_crit: crit {
     temperature = <115000>;
     hysteresis = <0>;
     type = "critical";
    };
   };
  };
 };
};

&spmi_bus {
 pm6150_lsid0: pmic@0 {
  compatible = "qcom,pm6150", "qcom,spmi-pmic";
  reg = <0x0 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  pm6150_pon: pon@800 {
   compatible = "qcom,pm8998-pon";
   reg = <0x800>;
   mode-bootloader = <0x2>;
   mode-recovery = <0x1>;

   pm6150_pwrkey: pwrkey {
    compatible = "qcom,pm8941-pwrkey";
    interrupts = <0x0 0x8 0 (2 | 1)>;
    debounce = <15625>;
    bias-pull-up;
    linux,code = <116>;
   };
  };

  pm6150_temp: temp-alarm@2400 {
   compatible = "qcom,spmi-temp-alarm";
   reg = <0x2400>;
   interrupts = <0x0 0x24 0x0 1>;
   io-channels = <&pm6150_adc 0x06>;
   io-channel-names = "thermal";
   #thermal-sensor-cells = <0>;
  };

  pm6150_adc: adc@3100 {
   compatible = "qcom,spmi-adc5";
   reg = <0x3100>;
   interrupts = <0x0 0x31 0x0 1>;
   #address-cells = <1>;
   #size-cells = <0>;
   #io-channel-cells = <1>;

   adc-chan@6 {
    reg = <0x06>;
    label = "die_temp";
   };
  };

  pm6150_adc_tm: adc-tm@3500 {
   compatible = "qcom,spmi-adc-tm5";
   reg = <0x3500>;
   interrupts = <0x0 0x35 0x0 1>;
   #thermal-sensor-cells = <1>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  pm6150_gpio: gpios@c000 {
   compatible = "qcom,pm6150-gpio", "qcom,spmi-gpio";
   reg = <0xc000>;
   gpio-controller;
   gpio-ranges = <&pm6150_gpio 0 0 10>;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 pm6150_lsid1: pmic@1 {
  compatible = "qcom,pm6150", "qcom,spmi-pmic";
  reg = <0x1 0>;
  #address-cells = <1>;
  #size-cells = <0>;
 };
};
# 18 "arch/arm64/boot/dts/qcom/sc7180-trogdor.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/pm6150l.dtsi" 1







&spmi_bus {
 pm6150l_lsid4: pmic@4 {
  compatible = "qcom,pm6150l", "qcom,spmi-pmic";
  reg = <0x4 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  pm6150l_adc: adc@3100 {
   compatible = "qcom,spmi-adc5";
   reg = <0x3100>;
   interrupts = <0x4 0x31 0x0 1>;
   #address-cells = <1>;
   #size-cells = <0>;
   #io-channel-cells = <1>;

   adc-chan@0 {
    reg = <0x00>;
    qcom,pre-scaling = <1 1>;
    label = "ref_gnd";
   };

   adc-chan@1 {
    reg = <0x01>;
    qcom,pre-scaling = <1 1>;
    label = "vref_1p25";
   };

   adc-chan@6 {
    reg = <0x06>;
    qcom,pre-scaling = <1 1>;
    label = "die_temp";
   };

   adc-chan@83 {
    reg = <0x83>;
    qcom,pre-scaling = <1 3>;
    label = "vph_pwr";
   };
  };

  pm6150l_adc_tm: adc-tm@3500 {
   compatible = "qcom,spmi-adc-tm5";
   reg = <0x3500>;
   interrupts = <0x4 0x35 0x0 1>;
   #thermal-sensor-cells = <1>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  pm6150l_gpio: gpios@c000 {
   compatible = "qcom,pm6150l-gpio", "qcom,spmi-gpio";
   reg = <0xc000>;
   gpio-controller;
   gpio-ranges = <&pm6150l_gpio 0 0 12>;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 pm6150l_lsid5: pmic@5 {
  compatible = "qcom,pm6150l", "qcom,spmi-pmic";
  reg = <0x5 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  pm6150l_wled: leds@d800 {
   compatible = "qcom,pm6150l-wled";
   reg = <0xd800>, <0xd900>;
   interrupts = <0x5 0xd8 0x1 1>;
   interrupt-names = "ovp";
   label = "backlight";

   status = "disabled";
  };
 };
};
# 19 "arch/arm64/boot/dts/qcom/sc7180-trogdor.dtsi" 2

/ {
 thermal-zones {
  charger_thermal: charger-thermal {
   polling-delay-passive = <0>;
   polling-delay = <0>;

   thermal-sensors = <&pm6150_adc_tm 0>;

   trips {
    charger-crit {
     temperature = <125000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };
 };
};
# 46 "arch/arm64/boot/dts/qcom/sc7180-trogdor.dtsi"
/delete-node/ &hyp_mem;
/delete-node/ &ipa_fw_mem;
/delete-node/ &xbl_mem;
/delete-node/ &aop_mem;
/delete-node/ &sec_apps_mem;
/delete-node/ &tz_mem;


&rmtfs_mem {
 reg = <0x0 0x94600000 0x0 0x800000>;
};

/ {
 reserved-memory {
  atf_mem: memory@80b00000 {
   reg = <0x0 0x80b00000 0x0 0x100000>;
   no-map;
  };

  mpss_mem: memory@86000000 {
   reg = <0x0 0x86000000 0x0 0x2000000>;
   no-map;
  };

  venus_mem: memory@8f600000 {
   reg = <0 0x8f600000 0 0x500000>;
   no-map;
  };

  wlan_mem: memory@94100000 {
   reg = <0x0 0x94100000 0x0 0x200000>;
   no-map;
  };

  mba_mem: memory@94400000 {
   reg = <0x0 0x94400000 0x0 0x200000>;
   no-map;
  };
 };

 aliases {
  bluetooth0 = &bluetooth;
  hsuart0 = &uart3;
  serial0 = &uart8;
  wifi0 = &wifi;
 };

 chosen {
  stdout-path = "serial0:115200n8";
 };




 ppvar_sys: ppvar-sys-regulator {
  compatible = "regulator-fixed";
  regulator-name = "ppvar_sys";
  regulator-always-on;
  regulator-boot-on;
 };


 src_vph_pwr: src-vph-pwr-regulator {
  compatible = "regulator-fixed";
  regulator-name = "src_vph_pwr";


  regulator-always-on;
  regulator-boot-on;

  vin-supply = <&ppvar_sys>;
 };

 pp5000_a: pp5000-a-regulator {
  compatible = "regulator-fixed";
  regulator-name = "pp5000_a";


  regulator-always-on;
  regulator-boot-on;
  regulator-min-microvolt = <5000000>;
  regulator-max-microvolt = <5000000>;

  vin-supply = <&ppvar_sys>;
 };

 pp3300_a: pp3300-a-regulator {
  compatible = "regulator-fixed";
  regulator-name = "pp3300_a";


  regulator-always-on;
  regulator-boot-on;
  regulator-min-microvolt = <3300000>;
  regulator-max-microvolt = <3300000>;






  vin-supply = <&ppvar_sys>;
 };

 pp1800_ec:
 pp1800_sensors:
 pp1800_ldo: pp1800-ldo-regulator {
  compatible = "regulator-fixed";
  regulator-name = "pp1800_ldo";


  regulator-always-on;
  regulator-boot-on;
  regulator-min-microvolt = <1800000>;
  regulator-max-microvolt = <1800000>;





  vin-supply = <&pp3300_a>;
 };

 pp1800_uf_cam: pp1800-uf-cam-regulator {
  compatible = "regulator-fixed";
  regulator-name = "pp1800_uf_cam";
  status = "disabled";

  regulator-min-microvolt = <1800000>;
  regulator-max-microvolt = <1800000>;

  gpio = <&tlmm 6 0>;
  enable-active-high;
  pinctrl-names = "default";
  pinctrl-0 = <&uf_cam_en>;

  vin-supply = <&pp1800_ldo>;
  regulator-enable-ramp-delay = <1000>;
 };

 pp1800_wf_cam: pp1800-wf-cam-regulator {
  compatible = "regulator-fixed";
  regulator-name = "pp1800_wf_cam";
  status = "disabled";

  regulator-min-microvolt = <1800000>;
  regulator-max-microvolt = <1800000>;

  gpio = <&tlmm 7 0>;
  enable-active-high;
  pinctrl-names = "default";
  pinctrl-0 = <&wf_cam_en>;

  vin-supply = <&pp1800_ldo>;
  regulator-enable-ramp-delay = <1000>;
 };

 pp2800_uf_cam: pp2800-uf-cam-regulator {
  compatible = "regulator-fixed";
  regulator-name = "pp2800_uf_cam";
  status = "disabled";

  regulator-min-microvolt = <2850000>;
  regulator-max-microvolt = <2850000>;

  gpio = <&tlmm 6 0>;
  enable-active-high;







  vin-supply = <&pp3300_a>;
 };

 pp2800_vcm_wf_cam:
 pp2800_wf_cam: pp2800-wf-cam-regulator {
  compatible = "regulator-fixed";
  regulator-name = "pp2800_wf_cam";
  status = "disabled";

  regulator-min-microvolt = <2850000>;
  regulator-max-microvolt = <2850000>;

  gpio = <&tlmm 7 0>;
  enable-active-high;







  vin-supply = <&pp3300_a>;
 };

 pp3300_audio:
 pp3300_codec: pp3300-codec-regulator {
  compatible = "regulator-fixed";
  regulator-name = "pp3300_codec";

  regulator-min-microvolt = <3300000>;
  regulator-max-microvolt = <3300000>;

  gpio = <&tlmm 83 0>;
  enable-active-high;
  pinctrl-names = "default";
  pinctrl-0 = <&en_pp3300_codec>;

  vin-supply = <&pp3300_a>;
 };

 pp3300_dx_edp:
 pp3300_ts: pp3300-dx-edp-regulator {
  compatible = "regulator-fixed";
  regulator-name = "pp3300_dx_edp";

  regulator-min-microvolt = <3300000>;
  regulator-max-microvolt = <3300000>;

  gpio = <&tlmm 30 0>;
  enable-active-high;
  pinctrl-names = "default";
  pinctrl-0 = <&en_pp3300_dx_edp>;

  vin-supply = <&pp3300_a>;
 };

 pp3300_fp_tp: pp3300-fp-tp-regulator {
  compatible = "regulator-fixed";
  regulator-name = "pp3300_fp_tp";

  regulator-min-microvolt = <3300000>;
  regulator-max-microvolt = <3300000>;


  regulator-always-on;
  regulator-boot-on;

  vin-supply = <&pp3300_a>;
 };

 pp3300_hub: pp3300-hub-regulator {
  compatible = "regulator-fixed";
  regulator-name = "pp3300_hub";

  regulator-min-microvolt = <3300000>;
  regulator-max-microvolt = <3300000>;

  gpio = <&tlmm 84 0>;
  enable-active-high;
  pinctrl-names = "default";
  pinctrl-0 = <&en_pp3300_hub>;


  regulator-boot-on;

  vin-supply = <&pp3300_a>;
 };



 backlight: backlight {
  compatible = "pwm-backlight";


  brightness-levels = <
   196 256 324 400 484 576 676 784 900 1024 1156 1296
   1444 1600 1764 1936 2116 2304 2500 2704 2916 3136
   3364 3600 3844 4096
  >;
  num-interpolated-steps = <64>;
  default-brightness-level = <951>;

  pwms = <&cros_ec_pwm 1>;
  enable-gpios = <&tlmm 12 0>;
  power-supply = <&ppvar_sys>;
  pinctrl-names = "default";
  pinctrl-0 = <&ap_edp_bklten>;
 };

 gpio_keys: gpio-keys {
  compatible = "gpio-keys";
  status = "disabled";
  pinctrl-names = "default";
  pinctrl-0 = <&pen_pdct_l>;

  pen_insert: switch-pen-insert {
   label = "Pen Insert";


   gpios = <&tlmm 52 1>;
   linux,code = <0x0f>;
   linux,input-type = <0x05>;
   wakeup-event-action = <0x02>;
   wakeup-source;
  };
 };

 max98360a: audio-codec-0 {
  compatible = "maxim,max98360a";
  pinctrl-names = "default";
  pinctrl-0 = <&amp_en>;
  sdmode-gpios = <&tlmm 23 0>;
  #sound-dai-cells = <0>;
 };

 pwmleds {
  compatible = "pwm-leds";
  keyboard_backlight: keyboard-backlight {
   status = "disabled";
   label = "cros_ec::kbd_backlight";
   function = "kbd_backlight";
   pwms = <&cros_ec_pwm 0>;
   max-brightness = <1023>;
  };
 };

 sound: sound {
  compatible = "google,sc7180-trogdor";
  model = "sc7180-rt5682-max98357a-1mic";

  audio-routing =
   "Headphone Jack", "HPOL",
   "Headphone Jack", "HPOR";

  #address-cells = <1>;
  #size-cells = <0>;

  dai-link@0 {
   link-name = "MultiMedia0";
   reg = <0>;
   cpu {
    sound-dai = <&lpass_cpu 0>;
   };

   sound_multimedia0_codec: codec {
    sound-dai = <&alc5682 0 >;
   };
  };

  dai-link@1 {
   link-name = "MultiMedia1";
   reg = <1>;
   cpu {
    sound-dai = <&lpass_cpu 1>;
   };

   sound_multimedia1_codec: codec {
    sound-dai = <&max98360a>;
   };
  };

  dai-link@5 {
   link-name = "MultiMedia2";
   reg = <5>;
   cpu {
    sound-dai = <&lpass_cpu 5>;
   };

   codec {
    sound-dai = <&mdss_dp>;
   };
  };
 };
};

&qfprom {
 vcc-supply = <&pp1800_l11a>;
};

&qspi {
 status = "okay";
 pinctrl-names = "default";
 pinctrl-0 = <&qspi_clk>, <&qspi_cs0>, <&qspi_data01>;

 flash@0 {
  compatible = "jedec,spi-nor";
  reg = <0>;

  spi-max-frequency = <37500000>;
  spi-tx-bus-width = <2>;
  spi-rx-bus-width = <2>;
 };
};

&apps_rsc {
 pm6150-rpmh-regulators {
  compatible = "qcom,pm6150-rpmh-regulators";
  qcom,pmic-id = "a";

  vddpx_1:
  vdd2:
  pp1125_s1a: smps1 {
   regulator-min-microvolt = <1128000>;
   regulator-max-microvolt = <1128000>;
  };

  vdd_qlink_lv:
  vdd_qlink_lv_ck:
  vdd_qusb_hs0_core:
  vdd_ufs1_core:
  vdda_mipi_csi0_0p9:
  vdda_mipi_csi1_0p9:
  vdda_mipi_csi2_0p9:
  vdda_mipi_csi3_0p9:
  vdda_mipi_dsi0_pll:
  vdda_pll_cc_ebi01:
  vdda_qrefs_0p9:
  vdda_usb_ss_dp_core:
  pp900_l4a: ldo4 {
   regulator-min-microvolt = <824000>;
   regulator-max-microvolt = <928000>;
   regulator-initial-mode = <3>;
  };

  vdd_cx_wlan:
  pp800_l9a: ldo9 {
   regulator-min-microvolt = <488000>;
   regulator-max-microvolt = <800000>;
   regulator-initial-mode = <3>;
  };

  vdd1:
  vddpx_3:
  vddpx_7:
  vio_in:
  pp1800_l10a: ldo10 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   regulator-initial-mode = <3>;
  };

  vdd_qfprom:
  vdda_apc1_cs_1p8:
  vdda_qrefs_1p8:
  vdda_qusb_hs0_1p8:
  vddpx_11:
  vreg_bb_clk:
  pp1800_l11a: ldo11 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   regulator-initial-mode = <3>;
  };

  mcp_vccq:
  pp1800_l12a_r: ldo12 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   regulator-initial-mode = <3>;
  };






  pp1800_l13a: ldo13 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   regulator-initial-mode = <3>;
  };

  pp1800_prox:
  pp1800_l14a: ldo14 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   regulator-initial-mode = <3>;
  };

  pp1800_alc5682:
  pp1800_l15a: ldo15 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   regulator-initial-mode = <3>;
  };

  vdda_qusb_hs0_3p1:
  vdd_pdphy:
  pp3100_l17a: ldo17 {
   regulator-min-microvolt = <2920000>;
   regulator-max-microvolt = <3232000>;
   regulator-initial-mode = <3>;
  };

  pp1800_pen:
  pp1800_l18a: ldo18 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   regulator-initial-mode = <3>;
  };

  mcp_vcc:
  pp2850_l19a: ldo19 {
   regulator-min-microvolt = <2960000>;
   regulator-max-microvolt = <2960000>;
   regulator-initial-mode = <3>;
  };
 };

 pm6150l-rpmh-regulators {
  compatible = "qcom,pm6150l-rpmh-regulators";
  qcom,pmic-id = "c";

  pp1300_s8c: smps8 {
   regulator-min-microvolt = <1120000>;
   regulator-max-microvolt = <1408000>;
  };

  pp1800_l1c: ldo1 {
   regulator-min-microvolt = <1616000>;
   regulator-max-microvolt = <1984000>;
   regulator-initial-mode = <3>;
  };

  vdd_wcss_adc_dac:
  pp1300_l2c: ldo2 {
   regulator-min-microvolt = <1168000>;
   regulator-max-microvolt = <1304000>;
   regulator-initial-mode = <3>;
  };

  pp1200_brij:
  vdd_ufs1_1p2:
  vdda_csi0_1p25:
  vdda_csi1_1p25:
  vdda_csi2_1p25:
  vdda_csi3_1p25:
  vdda_hv_ebi0:
  vdda_mipi_dsi0_1p2:
  vdda_usb_ss_dp_1p2:
  vddpx_10:
  pp1200_l3c: ldo3 {
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1200000>;
   regulator-initial-mode = <3>;
  };

  vddpx_2:
  ppvar_l6c: ldo6 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <2952000>;
   regulator-initial-mode = <3>;
  };

  pp3300_l7c: ldo7 {
   regulator-min-microvolt = <3304000>;
   regulator-max-microvolt = <3304000>;
   regulator-initial-mode = <3>;
  };

  pp1800_brij_vccio:
  pp1800_edp_vpll:
  pp1800_l8c: ldo8 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   regulator-initial-mode = <3>;
  };

  pp2950_l9c: ldo9 {
   regulator-min-microvolt = <2952000>;
   regulator-max-microvolt = <2952000>;
   regulator-initial-mode = <3>;
  };

  pp3300_l10c: ldo10 {
   regulator-min-microvolt = <3000000>;
   regulator-max-microvolt = <3400000>;
   regulator-initial-mode = <3>;
  };

  pp3300_l11c: ldo11 {
   regulator-min-microvolt = <3000000>;
   regulator-max-microvolt = <3400000>;
   regulator-initial-mode = <3>;
  };

  src_vreg_bob: bob {
   regulator-min-microvolt = <3008000>;
   regulator-max-microvolt = <3960000>;
   regulator-initial-mode = <2>;
  };
 };
};

ap_ec_spi: &spi6 {
 status = "okay";
 cros_ec: ec@0 {
  compatible = "google,cros-ec-spi";
  reg = <0>;
  interrupt-parent = <&tlmm>;
  interrupts = <94 8>;
  pinctrl-names = "default";
  pinctrl-0 = <&ap_ec_int_l>;
  spi-max-frequency = <3000000>;

  cros_ec_pwm: pwm {
   compatible = "google,cros-ec-pwm";
   #pwm-cells = <1>;
  };

  i2c_tunnel: i2c-tunnel {
   compatible = "google,cros-ec-i2c-tunnel";
   google,remote-bus = <0>;
   #address-cells = <1>;
   #size-cells = <0>;
  };

  typec {
   compatible = "google,cros-ec-typec";
   #address-cells = <1>;
   #size-cells = <0>;

   usb_c0: connector@0 {
    compatible = "usb-c-connector";
    reg = <0>;
    label = "left";
    power-role = "dual";
    data-role = "host";
    try-power-role = "source";
   };

   usb_c1: connector@1 {
    compatible = "usb-c-connector";
    reg = <1>;
    label = "right";
    power-role = "dual";
    data-role = "host";
    try-power-role = "source";
   };
  };
 };
};

ap_h1_spi: &spi0 {
 status = "okay";
 cr50: tpm@0 {
  compatible = "google,cr50";
  reg = <0>;
  pinctrl-names = "default";
  pinctrl-0 = <&h1_ap_int_odl>;
  spi-max-frequency = <800000>;
  interrupt-parent = <&tlmm>;
  interrupts = <42 1>;
 };
};

&camcc {
 status = "disabled";
};

&dsi0 {
 status = "okay";
 vdda-supply = <&vdda_mipi_dsi0_1p2>;
};

&dsi0_out {
 data-lanes = <0 1 2 3>;
};

&dsi_phy {
 status = "okay";
 vdds-supply = <&vdda_mipi_dsi0_pll>;
};

ap_sar_sensor_i2c: &i2c5 {
 clock-frequency = <400000>;

 ap_sar_sensor: proximity@28 {
  compatible = "semtech,sx9310";
  reg = <0x28>;
  #io-channel-cells = <1>;
  pinctrl-names = "default";
  pinctrl-0 = <&p_sensor_int_l>;

  interrupt-parent = <&tlmm>;
  interrupts = <24 8>;

  vdd-supply = <&pp3300_a>;
  svdd-supply = <&pp1800_prox>;

  label = "proximity-wifi";
 };
};

ap_tp_i2c: &i2c7 {
 clock-frequency = <400000>;

 trackpad: trackpad@15 {
  compatible = "elan,ekth3000";
  reg = <0x15>;
  pinctrl-names = "default";
  pinctrl-0 = <&tp_int_odl>;

  interrupt-parent = <&tlmm>;
  interrupts = <0 2>;

  vcc-supply = <&pp3300_fp_tp>;

  wakeup-source;
 };
};

hp_i2c: &i2c9 {
 status = "okay";
 clock-frequency = <400000>;

 alc5682: codec@1a {
  compatible = "realtek,rt5682i";
  reg = <0x1a>;
  pinctrl-names = "default";
  pinctrl-0 = <&hp_irq>;

  #sound-dai-cells = <1>;

  interrupt-parent = <&tlmm>;




  interrupts = <28 (2 | 1)>;

  AVDD-supply = <&pp1800_alc5682>;
  MICVDD-supply = <&pp3300_codec>;
  VBAT-supply = <&pp3300_audio>;

  realtek,dmic1-data-pin = <1>;
  realtek,dmic1-clk-pin = <1>;
  realtek,jd-src = <1>;
 };
};

&lpass_cpu {
 status = "okay";

 pinctrl-names = "default";
 pinctrl-0 = <&sec_mi2s_active>, <&pri_mi2s_active>, <&pri_mi2s_mclk_active>;

 #address-cells = <1>;
 #size-cells = <0>;

 mi2s@0 {
  reg = <0>;
  qcom,playback-sd-lines = <1>;
  qcom,capture-sd-lines = <0>;
 };

 secondary_mi2s: mi2s@1 {
  reg = <1>;
  qcom,playback-sd-lines = <0>;
 };

 hdmi@5 {
  reg = <5>;
 };
};

&mdp {
 status = "okay";
};

&mdss {
 status = "okay";
};

&mdss_dp {
 status = "okay";
 pinctrl-names = "default";
 pinctrl-0 = <&dp_hot_plug_det>;
 data-lanes = <0 1>;
};

&pm6150_adc {
 charger-thermistor@4f {
  reg = <0x4f>;
  qcom,ratiometric;
  qcom,hw-settle-time = <200>;
 };
};

&pm6150_adc_tm {
 status = "okay";

 charger-thermistor@0 {
  reg = <0>;
  io-channels = <&pm6150_adc 0x4f>;
  qcom,ratiometric;
  qcom,hw-settle-time-us = <200>;
 };
};

&pm6150_pon {
 status = "disabled";
};

&qupv3_id_0 {
 status = "okay";
};

&qupv3_id_1 {
 status = "okay";
};

&remoteproc_mpss {
 status = "okay";
 compatible = "qcom,sc7180-mss-pil";
 iommus = <&apps_smmu 0x461 0x0>, <&apps_smmu 0x444 0x3>;
 memory-region = <&mba_mem &mpss_mem>;


 firmware-name = "qcom/sc7180-trogdor/modem-nolte/mba.mbn",
   "qcom/sc7180-trogdor/modem-nolte/qdsp6sw.mbn";
};

&sdhc_1 {
 status = "okay";

 pinctrl-names = "default", "sleep";
 pinctrl-0 = <&sdc1_on>;
 pinctrl-1 = <&sdc1_off>;
 vmmc-supply = <&mcp_vcc>;
 vqmmc-supply = <&mcp_vccq>;
};

&sdhc_2 {
 pinctrl-names = "default", "sleep";
 pinctrl-0 = <&sdc2_on>;
 pinctrl-1 = <&sdc2_off>;
 vmmc-supply = <&pp2950_l9c>;
 vqmmc-supply = <&ppvar_l6c>;

 cd-gpios = <&tlmm 69 1>;
};

&spi0 {
 pinctrl-0 = <&qup_spi0_cs_gpio_init_high>, <&qup_spi0_cs_gpio>;
 cs-gpios = <&tlmm 37 1>;
};

&spi6 {
 pinctrl-0 = <&qup_spi6_cs_gpio_init_high>, <&qup_spi6_cs_gpio>;
 cs-gpios = <&tlmm 62 1>;
};

ap_spi_fp: &spi10 {
 pinctrl-0 = <&qup_spi10_cs_gpio_init_high>, <&qup_spi10_cs_gpio>;
 cs-gpios = <&tlmm 89 1>;

 cros_ec_fp: ec@0 {
  compatible = "google,cros-ec-spi";
  reg = <0>;
  interrupt-parent = <&tlmm>;
  interrupts = <4 8>;
  pinctrl-names = "default";
  pinctrl-0 = <&fp_to_ap_irq_l>;
  spi-max-frequency = <3000000>;
 };
};

# 1 "./scripts/dtc/include-prefixes/arm/cros-ec-sbs.dtsi" 1
# 45 "./scripts/dtc/include-prefixes/arm/cros-ec-sbs.dtsi"
&i2c_tunnel {
 battery: sbs-battery@b {
  compatible = "sbs,sbs-battery";
  reg = <0xb>;
  sbs,i2c-retry-count = <2>;
  sbs,poll-retry-count = <1>;
 };
};
# 908 "arch/arm64/boot/dts/qcom/sc7180-trogdor.dtsi" 2

&uart3 {
 status = "okay";

 /delete-property/interrupts;
 interrupts-extended = <&intc 0 604 4>,
    <&tlmm 41 2>;

 pinctrl-names = "default", "sleep";
 pinctrl-1 = <&qup_uart3_sleep>;

 bluetooth: bluetooth {
  compatible = "qcom,wcn3991-bt";
  vddio-supply = <&pp1800_l10a>;
  vddxo-supply = <&pp1800_l1c>;
  vddrf-supply = <&pp1300_l2c>;
  vddch0-supply = <&pp3300_l10c>;
  max-speed = <3200000>;
 };
};

&uart8 {
 status = "okay";
};

&usb_1 {
 status = "okay";
};

&usb_1_dwc3 {
 dr_mode = "host";
 #address-cells = <1>;
 #size-cells = <0>;


 usb_hub_2_x: hub@1 {
  compatible = "usbbda,5411";
  reg = <1>;
  vdd-supply = <&pp3300_hub>;
  peer-hub = <&usb_hub_3_x>;
 };


 usb_hub_3_x: hub@2 {
  compatible = "usbbda,411";
  reg = <2>;
  vdd-supply = <&pp3300_hub>;
  peer-hub = <&usb_hub_2_x>;
 };
};

&usb_1_hsphy {
 status = "okay";
 vdd-supply = <&vdd_qusb_hs0_core>;
 vdda-pll-supply = <&vdda_qusb_hs0_1p8>;
 vdda-phy-dpdm-supply = <&vdda_qusb_hs0_3p1>;
 qcom,imp-res-offset-value = <8>;
 qcom,preemphasis-level = <3>;
 qcom,preemphasis-width = <1>;
 qcom,bias-ctrl-value = <0x22>;
 qcom,charge-ctrl-value = <3>;
 qcom,hsdisc-trim-value = <0>;
};

&usb_1_qmpphy {
 status = "okay";
 vdda-phy-supply = <&vdda_usb_ss_dp_1p2>;
 vdda-pll-supply = <&vdda_usb_ss_dp_core>;
};

&venus {
 video-firmware {
  iommus = <&apps_smmu 0x0c42 0x0>;
 };
};

&wifi {
 status = "okay";
 vdd-0.8-cx-mx-supply = <&vdd_cx_wlan>;
 vdd-1.8-xo-supply = <&pp1800_l1c>;
 vdd-1.3-rfa-supply = <&pp1300_l2c>;
 vdd-3.3-ch0-supply = <&pp3300_l10c>;
 vdd-3.3-ch1-supply = <&pp3300_l11c>;

 wifi-firmware {
  iommus = <&apps_smmu 0xc2 0x1>;
 };
};



&dp_hot_plug_det {
 pinconf {
  pins = "gpio117";
  bias-disable;
 };
};

&pri_mi2s_active {
 pinconf {
  pins = "gpio53", "gpio54", "gpio55", "gpio56";
  drive-strength = <2>;
  bias-pull-down;
 };
};

&pri_mi2s_mclk_active {
 pinconf {
  pins = "gpio57";
  drive-strength = <2>;
  bias-pull-down;
 };
};

&qspi_cs0 {
 pinconf {
  pins = "gpio68";
  bias-disable;
 };
};

&qspi_clk {
 pinconf {
  pins = "gpio63";
  drive-strength = <8>;
  bias-disable;
 };
};

&qspi_data01 {
 pinconf {
  pins = "gpio64", "gpio65";


  bias-pull-up;
 };
};

&qup_i2c2_default {
 pinconf {
  pins = "gpio15", "gpio16";
  drive-strength = <2>;


  bias-disable;
 };
};

&qup_i2c4_default {
 pinconf {
  pins = "gpio115", "gpio116";
  drive-strength = <2>;


  bias-disable;
 };
};

&qup_i2c5_default {
 pinconf {
  pins = "gpio25", "gpio26";
  drive-strength = <2>;


  bias-disable;
 };
};

&qup_i2c7_default {
 pinconf {
  pins = "gpio6", "gpio7";
  drive-strength = <2>;


  bias-disable;
 };
};

&qup_i2c9_default {
 pinconf {
  pins = "gpio46", "gpio47";
  drive-strength = <2>;


  bias-disable;
 };
};

&qup_spi0_cs_gpio {
 pinconf {
  pins = "gpio34", "gpio35", "gpio36", "gpio37";
  drive-strength = <2>;
  bias-disable;
 };
};

&qup_spi6_cs_gpio {
 pinconf {
  pins = "gpio59", "gpio60", "gpio61", "gpio62";
  drive-strength = <2>;
  bias-disable;
 };
};

&qup_spi10_cs_gpio {
 pinconf {
  pins = "gpio86", "gpio87", "gpio88", "gpio89";
  drive-strength = <2>;
  bias-disable;
 };
};

&qup_uart3_default {
 pinconf-cts {




  pins = "gpio38";
  bias-pull-down;
 };

 pinconf-rts-tx {

  pins = "gpio39", "gpio40";
  drive-strength = <2>;
  bias-disable;
 };

 pinconf-rx {






  pins = "gpio41";
  bias-pull-up;
 };
};

&qup_uart8_default {
 pinconf-tx {
  pins = "gpio44";
  drive-strength = <2>;
  bias-disable;
 };

 pinconf-rx {
  pins = "gpio45";
  drive-strength = <2>;
  bias-pull-up;
 };
};

&sec_mi2s_active {
 pinconf {
  pins = "gpio49", "gpio50", "gpio51";
  drive-strength = <2>;
  bias-pull-down;
 };
};



&pm6150_gpio {
 status = "disabled";
};

&pm6150l_gpio {
 gpio-line-names = "AP_SUSPEND",
     "",
     "",
     "",
     "",
     "",
     "",
     "",
     "",
     "",
     "",
     "";
};

&tlmm {



 pinctrl-names = "default";
 pinctrl-0 = <&bios_flash_wp_l>, <&ap_suspend_l_neuter>;

 amp_en: amp-en {
  pinmux {
   pins = "gpio23";
   function = "gpio";
  };

  pinconf {
   pins = "gpio23";
   bias-pull-down;
  };
 };

 ap_ec_int_l: ap-ec-int-l {
  pinmux {
   pins = "gpio94";
   function = "gpio";
   input-enable;
  };

  pinconf {
   pins = "gpio94";
   bias-pull-up;
  };
 };

 ap_edp_bklten: ap-edp-bklten {
  pinmux {
   pins = "gpio12";
   function = "gpio";
  };

  pinconf {
   pins = "gpio12";
   drive-strength = <2>;
   bias-disable;


   output-low;
  };
 };

 ap_suspend_l_neuter: ap-suspend-l-neuter {
  pinmux {
   pins = "gpio27";
   function = "gpio";
  };

  pinconf {
   pins = "gpio27";
   bias-disable;
  };
 };

 bios_flash_wp_l: bios-flash-wp-l {
  pinmux {
   pins = "gpio66";
   function = "gpio";
   input-enable;
  };

  pinconf {
   pins = "gpio66";
   bias-disable;
  };
 };

 edp_brij_en: edp-brij-en {
  pinmux {
   pins = "gpio104";
   function = "gpio";
  };

  pinconf {
   pins = "gpio104";
   drive-strength = <2>;
   bias-disable;
  };
 };

 en_pp3300_codec: en-pp3300-codec {
  pinmux {
   pins = "gpio83";
   function = "gpio";
  };

  pinconf {
   pins = "gpio83";
   drive-strength = <2>;
   bias-disable;
  };
 };

 en_pp3300_dx_edp: en-pp3300-dx-edp {
  pinmux {
   pins = "gpio30";
   function = "gpio";
  };

  pinconf {
   pins = "gpio30";
   drive-strength = <2>;
   bias-disable;
  };
 };

 en_pp3300_hub: en-pp3300-hub {
  pinmux {
   pins = "gpio84";
   function = "gpio";
  };

  pinconf {
   pins = "gpio84";
   drive-strength = <2>;
   bias-disable;
  };
 };

 fp_to_ap_irq_l: fp-to-ap-irq-l {
  pinmux {
   pins = "gpio4";
   function = "gpio";
   input-enable;
  };

  pinconf {
   pins = "gpio4";


   bias-disable;
  };
 };

 h1_ap_int_odl: h1-ap-int-odl {
  pinmux {
   pins = "gpio42";
   function = "gpio";
   input-enable;
  };

  pinconf {
   pins = "gpio42";
   bias-pull-up;
  };
 };

 hp_irq: hp-irq {
  pinmux {
   pins = "gpio28";
   function = "gpio";
  };

  pinconf {
   pins = "gpio28";
   bias-pull-up;
  };
 };

 pen_irq_l: pen-irq-l {
  pinmux {
   pins = "gpio21";
   function = "gpio";
  };

  pinconf {
   pins = "gpio21";


   bias-disable;
  };
 };

 pen_pdct_l: pen-pdct-l {
  pinmux {
   pins = "gpio52";
   function = "gpio";
  };

  pinconf {
   pins = "gpio52";


   bias-disable;
  };
 };

 pen_rst_odl: pen-rst-odl {
  pinmux {
   pins = "gpio18";
   function = "gpio";
  };

  pinconf {
   pins = "gpio18";
   bias-disable;
   drive-strength = <2>;
# 1407 "arch/arm64/boot/dts/qcom/sc7180-trogdor.dtsi"
   output-high;
  };
 };

 p_sensor_int_l: p-sensor-int-l {
  pinmux {
   pins = "gpio24";
   function = "gpio";
   input-enable;
  };

  pinconf {
   pins = "gpio24";

   bias-disable;
  };
 };

 qup_spi0_cs_gpio_init_high: qup-spi0-cs-gpio-init-high {
  pinconf {
   pins = "gpio37";
   output-high;
  };
 };

 qup_spi6_cs_gpio_init_high: qup-spi6-cs-gpio-init-high {
  pinconf {
   pins = "gpio62";
   output-high;
  };
 };

 qup_spi10_cs_gpio_init_high: qup-spi10-cs-gpio-init-high {
  pinconf {
   pins = "gpio89";
   output-high;
  };
 };

 qup_uart3_sleep: qup-uart3-sleep {
  pinmux {
   pins = "gpio38", "gpio39",
          "gpio40", "gpio41";
   function = "gpio";
  };

  pinconf-cts {




   pins = "gpio38";
   bias-pull-down;
  };

  pinconf-rts {






    pins = "gpio39";
    bias-pull-down;
  };

  pinconf-tx {




   pins = "gpio40";
   bias-pull-up;
  };

  pinconf-rx {





   pins = "gpio41";
   bias-pull-up;
  };
 };


 trackpad_int_1v8_odl:
 tp_int_odl: tp-int-odl {
  pinmux {
   pins = "gpio0";
   function = "gpio";
  };

  pinconf {
   pins = "gpio0";


   bias-disable;
  };
 };

 ts_int_l: ts-int-l {
  pinmux {
   pins = "gpio9";
   function = "gpio";
  };

  pinconf {
   pins = "gpio9";
   bias-pull-up;
  };
 };

 ts_reset_l: ts-reset-l {
  pinmux {
   pins = "gpio8";
   function = "gpio";
  };

  pinconf {
   pins = "gpio8";
   bias-disable;
   drive-strength = <2>;
  };
 };

 sdc1_on: sdc1-on {
  pinconf-clk {
   pins = "sdc1_clk";
   bias-disable;
   drive-strength = <16>;
  };

  pinconf-cmd {
   pins = "sdc1_cmd";
   bias-pull-up;
   drive-strength = <16>;
  };

  pinconf-data {
   pins = "sdc1_data";
   bias-pull-up;
   drive-strength = <16>;
  };

  pinconf-rclk {
   pins = "sdc1_rclk";
   bias-pull-down;
  };
 };

 sdc1_off: sdc1-off {
  pinconf-clk {
   pins = "sdc1_clk";
   bias-disable;
   drive-strength = <2>;
  };

  pinconf-cmd {
   pins = "sdc1_cmd";
   bias-pull-up;
   drive-strength = <2>;
  };

  pinconf-data {
   pins = "sdc1_data";
   bias-pull-up;
   drive-strength = <2>;
  };

  pinconf-rclk {
   pins = "sdc1_rclk";
   bias-pull-down;
  };
 };

 sdc2_on: sdc2-on {
  pinconf-clk {
   pins = "sdc2_clk";
   bias-disable;
   drive-strength = <16>;
  };

  pinconf-cmd {
   pins = "sdc2_cmd";
   bias-pull-up;
   drive-strength = <10>;
  };

  pinconf-data {
   pins = "sdc2_data";
   bias-pull-up;
   drive-strength = <10>;
  };

  pinconf-sd-cd {
   pins = "gpio69";
   bias-pull-up;
   drive-strength = <2>;
  };
 };

 sdc2_off: sdc2-off {
  pinconf-clk {
   pins = "sdc2_clk";
   bias-disable;
   drive-strength = <2>;
  };

  pinconf-cmd {
   pins = "sdc2_cmd";
   bias-pull-up;
   drive-strength = <2>;
  };

  pinconf-data {
   pins = "sdc2_data";
   bias-pull-up;
   drive-strength = <2>;
  };

  pinconf-sd-cd {
   pins = "gpio69";
   bias-pull-up;
   drive-strength = <2>;
  };
 };

 uf_cam_en: uf-cam-en {
  pinmux {
   pins = "gpio6";
   function = "gpio";
  };

  pinconf {
   pins = "gpio6";
   drive-strength = <2>;

   bias-disable;
  };
 };

 wf_cam_en: wf-cam-en {
  pinmux {
   pins = "gpio7";
   function = "gpio";
  };

  pinconf {
   pins = "gpio7";
   drive-strength = <2>;

   bias-disable;
  };
 };
};
# 9 "arch/arm64/boot/dts/qcom/sc7180-trogdor-pompom.dtsi" 2

# 1 "./scripts/dtc/include-prefixes/arm/cros-ec-keyboard.dtsi" 1
# 9 "./scripts/dtc/include-prefixes/arm/cros-ec-keyboard.dtsi"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/cros-ec-keyboard.h" 1
# 10 "./scripts/dtc/include-prefixes/arm/cros-ec-keyboard.dtsi" 2

&cros_ec {
 keyboard_controller: keyboard-controller {
  compatible = "google,cros-ec-keyb";
  keypad,num-rows = <8>;
  keypad,num-columns = <13>;
  google,needs-ghost-filter;

  linux,keymap = <
   ((((0x00) & 0xFF) << 24) | (((0x02) & 0xFF) << 16) | ((59) & 0xFFFF)) ((((0x03) & 0xFF) << 24) | (((0x02) & 0xFF) << 16) | ((60) & 0xFFFF)) ((((0x02) & 0xFF) << 24) | (((0x02) & 0xFF) << 16) | ((61) & 0xFFFF)) ((((0x01) & 0xFF) << 24) | (((0x02) & 0xFF) << 16) | ((62) & 0xFFFF)) ((((0x03) & 0xFF) << 24) | (((0x04) & 0xFF) << 16) | ((63) & 0xFFFF)) ((((0x02) & 0xFF) << 24) | (((0x04) & 0xFF) << 16) | ((64) & 0xFFFF)) ((((0x01) & 0xFF) << 24) | (((0x04) & 0xFF) << 16) | ((65) & 0xFFFF)) ((((0x02) & 0xFF) << 24) | (((0x09) & 0xFF) << 16) | ((66) & 0xFFFF)) ((((0x01) & 0xFF) << 24) | (((0x09) & 0xFF) << 16) | ((67) & 0xFFFF)) ((((0x00) & 0xFF) << 24) | (((0x04) & 0xFF) << 16) | ((68) & 0xFFFF))
   ((((0x00) & 0xFF) << 24) | (((0x01) & 0xFF) << 16) | ((125) & 0xFFFF)) ((((0x00) & 0xFF) << 24) | (((0x03) & 0xFF) << 16) | ((48) & 0xFFFF)) ((((0x00) & 0xFF) << 24) | (((0x05) & 0xFF) << 16) | ((89) & 0xFFFF)) ((((0x00) & 0xFF) << 24) | (((0x06) & 0xFF) << 16) | ((49) & 0xFFFF)) ((((0x00) & 0xFF) << 24) | (((0x08) & 0xFF) << 16) | ((13) & 0xFFFF)) ((((0x00) & 0xFF) << 24) | (((0x0a) & 0xFF) << 16) | ((100) & 0xFFFF)) ((((0x01) & 0xFF) << 24) | (((0x01) & 0xFF) << 16) | ((1) & 0xFFFF)) ((((0x01) & 0xFF) << 24) | (((0x03) & 0xFF) << 16) | ((34) & 0xFFFF)) ((((0x01) & 0xFF) << 24) | (((0x06) & 0xFF) << 16) | ((35) & 0xFFFF)) ((((0x01) & 0xFF) << 24) | (((0x08) & 0xFF) << 16) | ((40) & 0xFFFF)) ((((0x01) & 0xFF) << 24) | (((0x0b) & 0xFF) << 16) | ((14) & 0xFFFF)) ((((0x01) & 0xFF) << 24) | (((0x0c) & 0xFF) << 16) | ((92) & 0xFFFF)) ((((0x02) & 0xFF) << 24) | (((0x00) & 0xFF) << 16) | ((29) & 0xFFFF)) ((((0x02) & 0xFF) << 24) | (((0x01) & 0xFF) << 16) | ((15) & 0xFFFF)) ((((0x02) & 0xFF) << 24) | (((0x03) & 0xFF) << 16) | ((20) & 0xFFFF)) ((((0x02) & 0xFF) << 24) | (((0x05) & 0xFF) << 16) | ((27) & 0xFFFF)) ((((0x02) & 0xFF) << 24) | (((0x06) & 0xFF) << 16) | ((21) & 0xFFFF)) ((((0x02) & 0xFF) << 24) | (((0x07) & 0xFF) << 16) | ((86) & 0xFFFF)) ((((0x02) & 0xFF) << 24) | (((0x08) & 0xFF) << 16) | ((26) & 0xFFFF)) ((((0x02) & 0xFF) << 24) | (((0x0a) & 0xFF) << 16) | ((124) & 0xFFFF)) ((((0x03) & 0xFF) << 24) | (((0x00) & 0xFF) << 16) | ((125) & 0xFFFF)) ((((0x03) & 0xFF) << 24) | (((0x01) & 0xFF) << 16) | ((41) & 0xFFFF)) ((((0x03) & 0xFF) << 24) | (((0x03) & 0xFF) << 16) | ((6) & 0xFFFF)) ((((0x03) & 0xFF) << 24) | (((0x06) & 0xFF) << 16) | ((7) & 0xFFFF)) ((((0x03) & 0xFF) << 24) | (((0x08) & 0xFF) << 16) | ((12) & 0xFFFF)) ((((0x03) & 0xFF) << 24) | (((0x09) & 0xFF) << 16) | ((142) & 0xFFFF)) ((((0x03) & 0xFF) << 24) | (((0x0b) & 0xFF) << 16) | ((43) & 0xFFFF)) ((((0x03) & 0xFF) << 24) | (((0x0c) & 0xFF) << 16) | ((94) & 0xFFFF)) ((((0x04) & 0xFF) << 24) | (((0x00) & 0xFF) << 16) | ((97) & 0xFFFF)) ((((0x04) & 0xFF) << 24) | (((0x01) & 0xFF) << 16) | ((30) & 0xFFFF)) ((((0x04) & 0xFF) << 24) | (((0x02) & 0xFF) << 16) | ((32) & 0xFFFF)) ((((0x04) & 0xFF) << 24) | (((0x03) & 0xFF) << 16) | ((33) & 0xFFFF)) ((((0x04) & 0xFF) << 24) | (((0x04) & 0xFF) << 16) | ((31) & 0xFFFF)) ((((0x04) & 0xFF) << 24) | (((0x05) & 0xFF) << 16) | ((37) & 0xFFFF)) ((((0x04) & 0xFF) << 24) | (((0x06) & 0xFF) << 16) | ((36) & 0xFFFF)) ((((0x04) & 0xFF) << 24) | (((0x08) & 0xFF) << 16) | ((39) & 0xFFFF)) ((((0x04) & 0xFF) << 24) | (((0x09) & 0xFF) << 16) | ((38) & 0xFFFF)) ((((0x04) & 0xFF) << 24) | (((0x0a) & 0xFF) << 16) | ((43) & 0xFFFF)) ((((0x04) & 0xFF) << 24) | (((0x0b) & 0xFF) << 16) | ((28) & 0xFFFF)) ((((0x05) & 0xFF) << 24) | (((0x01) & 0xFF) << 16) | ((44) & 0xFFFF)) ((((0x05) & 0xFF) << 24) | (((0x02) & 0xFF) << 16) | ((46) & 0xFFFF)) ((((0x05) & 0xFF) << 24) | (((0x03) & 0xFF) << 16) | ((47) & 0xFFFF)) ((((0x05) & 0xFF) << 24) | (((0x04) & 0xFF) << 16) | ((45) & 0xFFFF)) ((((0x05) & 0xFF) << 24) | (((0x05) & 0xFF) << 16) | ((51) & 0xFFFF)) ((((0x05) & 0xFF) << 24) | (((0x06) & 0xFF) << 16) | ((50) & 0xFFFF)) ((((0x05) & 0xFF) << 24) | (((0x07) & 0xFF) << 16) | ((42) & 0xFFFF)) ((((0x05) & 0xFF) << 24) | (((0x08) & 0xFF) << 16) | ((53) & 0xFFFF)) ((((0x05) & 0xFF) << 24) | (((0x09) & 0xFF) << 16) | ((52) & 0xFFFF)) ((((0x05) & 0xFF) << 24) | (((0x0b) & 0xFF) << 16) | ((57) & 0xFFFF)) ((((0x06) & 0xFF) << 24) | (((0x01) & 0xFF) << 16) | ((2) & 0xFFFF)) ((((0x06) & 0xFF) << 24) | (((0x02) & 0xFF) << 16) | ((4) & 0xFFFF)) ((((0x06) & 0xFF) << 24) | (((0x03) & 0xFF) << 16) | ((5) & 0xFFFF)) ((((0x06) & 0xFF) << 24) | (((0x04) & 0xFF) << 16) | ((3) & 0xFFFF)) ((((0x06) & 0xFF) << 24) | (((0x05) & 0xFF) << 16) | ((9) & 0xFFFF)) ((((0x06) & 0xFF) << 24) | (((0x06) & 0xFF) << 16) | ((8) & 0xFFFF)) ((((0x06) & 0xFF) << 24) | (((0x08) & 0xFF) << 16) | ((11) & 0xFFFF)) ((((0x06) & 0xFF) << 24) | (((0x09) & 0xFF) << 16) | ((10) & 0xFFFF)) ((((0x06) & 0xFF) << 24) | (((0x0a) & 0xFF) << 16) | ((56) & 0xFFFF)) ((((0x06) & 0xFF) << 24) | (((0x0b) & 0xFF) << 16) | ((108) & 0xFFFF)) ((((0x06) & 0xFF) << 24) | (((0x0c) & 0xFF) << 16) | ((106) & 0xFFFF)) ((((0x07) & 0xFF) << 24) | (((0x01) & 0xFF) << 16) | ((16) & 0xFFFF)) ((((0x07) & 0xFF) << 24) | (((0x02) & 0xFF) << 16) | ((18) & 0xFFFF)) ((((0x07) & 0xFF) << 24) | (((0x03) & 0xFF) << 16) | ((19) & 0xFFFF)) ((((0x07) & 0xFF) << 24) | (((0x04) & 0xFF) << 16) | ((17) & 0xFFFF)) ((((0x07) & 0xFF) << 24) | (((0x05) & 0xFF) << 16) | ((23) & 0xFFFF)) ((((0x07) & 0xFF) << 24) | (((0x06) & 0xFF) << 16) | ((22) & 0xFFFF)) ((((0x07) & 0xFF) << 24) | (((0x07) & 0xFF) << 16) | ((54) & 0xFFFF)) ((((0x07) & 0xFF) << 24) | (((0x08) & 0xFF) << 16) | ((25) & 0xFFFF)) ((((0x07) & 0xFF) << 24) | (((0x09) & 0xFF) << 16) | ((24) & 0xFFFF)) ((((0x07) & 0xFF) << 24) | (((0x0b) & 0xFF) << 16) | ((103) & 0xFFFF)) ((((0x07) & 0xFF) << 24) | (((0x0c) & 0xFF) << 16) | ((105) & 0xFFFF))
  >;
 };
};
# 11 "arch/arm64/boot/dts/qcom/sc7180-trogdor-pompom.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/sc7180-trogdor-ti-sn65dsi86.dtsi" 1
# 10 "arch/arm64/boot/dts/qcom/sc7180-trogdor-ti-sn65dsi86.dtsi"
&dsi0_out {
 remote-endpoint = <&sn65dsi86_in>;
};

edp_brij_i2c: &i2c2 {
 status = "okay";
 clock-frequency = <400000>;

 sn65dsi86_bridge: bridge@2d {
  compatible = "ti,sn65dsi86";
  reg = <0x2d>;
  pinctrl-names = "default";
  pinctrl-0 = <&edp_brij_en>, <&edp_brij_irq>;
  gpio-controller;
  #gpio-cells = <2>;

  interrupt-parent = <&tlmm>;
  interrupts = <11 4>;

  enable-gpios = <&tlmm 104 0>;

  vpll-supply = <&pp1800_edp_vpll>;
  vccio-supply = <&pp1800_brij_vccio>;
  vcca-supply = <&pp1200_brij>;
  vcc-supply = <&pp1200_brij>;

  clocks = <&rpmhcc 4>;
  clock-names = "refclk";

  no-hpd;

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    sn65dsi86_in: endpoint {
     remote-endpoint = <&dsi0_out>;
    };
   };

   port@1 {
    reg = <1>;
    sn65dsi86_out: endpoint {
     data-lanes = <0 1>;
     remote-endpoint = <&panel_in_edp>;
    };
   };
  };

  aux-bus {
   panel: panel {

    power-supply = <&pp3300_dx_edp>;
    backlight = <&backlight>;
    hpd-gpios = <&sn65dsi86_bridge 2 0>;

    port {
     panel_in_edp: endpoint {
      remote-endpoint = <&sn65dsi86_out>;
     };
    };
   };
  };
 };
};

&tlmm {
 edp_brij_irq: edp-brij-irq {
  pinmux {
   pins = "gpio11";
   function = "gpio";
  };

  pinconf {
   pins = "gpio11";
   drive-strength = <2>;
   bias-pull-down;
  };
 };
};
# 12 "arch/arm64/boot/dts/qcom/sc7180-trogdor-pompom.dtsi" 2

/ {
 thermal-zones {
  5v-choke-thermal {
   polling-delay-passive = <0>;
   polling-delay = <250>;

   thermal-sensors = <&pm6150_adc_tm 1>;

   trips {
    5v-choke-crit {
     temperature = <125000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };
 };
};

&alc5682 {
 realtek,dmic-clk-driving-high;
};

&ap_tp_i2c {
 status = "okay";
};

&cpu6_alert0 {
 temperature = <60000>;
};

&cpu6_alert1 {
 temperature = <65000>;
};

&cpu6_thermal {
 sustainable-power = <1124>;
};

&cpu7_alert0 {
 temperature = <60000>;
};

&cpu7_alert1 {
 temperature = <65000>;
};

&cpu7_thermal {
 sustainable-power = <1124>;
};

&cpu8_alert0 {
 temperature = <60000>;
};

&cpu8_alert1 {
 temperature = <65000>;
};

&cpu8_thermal {
 sustainable-power = <1124>;
};

&cpu9_alert0 {
 temperature = <60000>;
};

&cpu9_alert1 {
 temperature = <65000>;
};

&cpu9_thermal {
 sustainable-power = <1124>;
};

&gpio_keys {
 status = "okay";
};

ap_ts_pen_1v8: &i2c4 {
 status = "okay";
 clock-frequency = <400000>;

 ap_ts: touchscreen@10 {
  compatible = "hid-over-i2c";
  reg = <0x10>;
  pinctrl-names = "default";
  pinctrl-0 = <&ts_int_l>, <&ts_reset_l>;

  interrupt-parent = <&tlmm>;
  interrupts = <9 8>;

  post-power-on-delay-ms = <20>;
  hid-descr-addr = <0x0001>;

  vdd-supply = <&pp3300_ts>;
 };
};

&keyboard_controller {
 function-row-physmap = <
  ((((0x00) & 0xFF) << 24) | (((0x02) & 0xFF) << 16) | ((0) & 0xFFFF))
  ((((0x03) & 0xFF) << 24) | (((0x02) & 0xFF) << 16) | ((0) & 0xFFFF))
  ((((0x02) & 0xFF) << 24) | (((0x02) & 0xFF) << 16) | ((0) & 0xFFFF))
  ((((0x01) & 0xFF) << 24) | (((0x02) & 0xFF) << 16) | ((0) & 0xFFFF))
  ((((0x03) & 0xFF) << 24) | (((0x04) & 0xFF) << 16) | ((0) & 0xFFFF))
  ((((0x02) & 0xFF) << 24) | (((0x04) & 0xFF) << 16) | ((0) & 0xFFFF))
  ((((0x01) & 0xFF) << 24) | (((0x04) & 0xFF) << 16) | ((0) & 0xFFFF))
  ((((0x02) & 0xFF) << 24) | (((0x09) & 0xFF) << 16) | ((0) & 0xFFFF))
  ((((0x01) & 0xFF) << 24) | (((0x09) & 0xFF) << 16) | ((0) & 0xFFFF))
  ((((0x00) & 0xFF) << 24) | (((0x04) & 0xFF) << 16) | ((0) & 0xFFFF))
 >;
 linux,keymap = <
  ((((0x00) & 0xFF) << 24) | (((0x02) & 0xFF) << 16) | ((158) & 0xFFFF))
  ((((0x03) & 0xFF) << 24) | (((0x02) & 0xFF) << 16) | ((173) & 0xFFFF))
  ((((0x02) & 0xFF) << 24) | (((0x02) & 0xFF) << 16) | ((0x174) & 0xFFFF))
  ((((0x01) & 0xFF) << 24) | (((0x02) & 0xFF) << 16) | ((120) & 0xFFFF))
  ((((0x03) & 0xFF) << 24) | (((0x04) & 0xFF) << 16) | ((99) & 0xFFFF))
  ((((0x02) & 0xFF) << 24) | (((0x04) & 0xFF) << 16) | ((224) & 0xFFFF))
  ((((0x01) & 0xFF) << 24) | (((0x04) & 0xFF) << 16) | ((225) & 0xFFFF))
  ((((0x02) & 0xFF) << 24) | (((0x09) & 0xFF) << 16) | ((113) & 0xFFFF))
  ((((0x01) & 0xFF) << 24) | (((0x09) & 0xFF) << 16) | ((114) & 0xFFFF))
  ((((0x00) & 0xFF) << 24) | (((0x04) & 0xFF) << 16) | ((115) & 0xFFFF))

  ((((0x00) & 0xFF) << 24) | (((0x01) & 0xFF) << 16) | ((125) & 0xFFFF)) ((((0x00) & 0xFF) << 24) | (((0x03) & 0xFF) << 16) | ((48) & 0xFFFF)) ((((0x00) & 0xFF) << 24) | (((0x05) & 0xFF) << 16) | ((89) & 0xFFFF)) ((((0x00) & 0xFF) << 24) | (((0x06) & 0xFF) << 16) | ((49) & 0xFFFF)) ((((0x00) & 0xFF) << 24) | (((0x08) & 0xFF) << 16) | ((13) & 0xFFFF)) ((((0x00) & 0xFF) << 24) | (((0x0a) & 0xFF) << 16) | ((100) & 0xFFFF)) ((((0x01) & 0xFF) << 24) | (((0x01) & 0xFF) << 16) | ((1) & 0xFFFF)) ((((0x01) & 0xFF) << 24) | (((0x03) & 0xFF) << 16) | ((34) & 0xFFFF)) ((((0x01) & 0xFF) << 24) | (((0x06) & 0xFF) << 16) | ((35) & 0xFFFF)) ((((0x01) & 0xFF) << 24) | (((0x08) & 0xFF) << 16) | ((40) & 0xFFFF)) ((((0x01) & 0xFF) << 24) | (((0x0b) & 0xFF) << 16) | ((14) & 0xFFFF)) ((((0x01) & 0xFF) << 24) | (((0x0c) & 0xFF) << 16) | ((92) & 0xFFFF)) ((((0x02) & 0xFF) << 24) | (((0x00) & 0xFF) << 16) | ((29) & 0xFFFF)) ((((0x02) & 0xFF) << 24) | (((0x01) & 0xFF) << 16) | ((15) & 0xFFFF)) ((((0x02) & 0xFF) << 24) | (((0x03) & 0xFF) << 16) | ((20) & 0xFFFF)) ((((0x02) & 0xFF) << 24) | (((0x05) & 0xFF) << 16) | ((27) & 0xFFFF)) ((((0x02) & 0xFF) << 24) | (((0x06) & 0xFF) << 16) | ((21) & 0xFFFF)) ((((0x02) & 0xFF) << 24) | (((0x07) & 0xFF) << 16) | ((86) & 0xFFFF)) ((((0x02) & 0xFF) << 24) | (((0x08) & 0xFF) << 16) | ((26) & 0xFFFF)) ((((0x02) & 0xFF) << 24) | (((0x0a) & 0xFF) << 16) | ((124) & 0xFFFF)) ((((0x03) & 0xFF) << 24) | (((0x00) & 0xFF) << 16) | ((125) & 0xFFFF)) ((((0x03) & 0xFF) << 24) | (((0x01) & 0xFF) << 16) | ((41) & 0xFFFF)) ((((0x03) & 0xFF) << 24) | (((0x03) & 0xFF) << 16) | ((6) & 0xFFFF)) ((((0x03) & 0xFF) << 24) | (((0x06) & 0xFF) << 16) | ((7) & 0xFFFF)) ((((0x03) & 0xFF) << 24) | (((0x08) & 0xFF) << 16) | ((12) & 0xFFFF)) ((((0x03) & 0xFF) << 24) | (((0x09) & 0xFF) << 16) | ((142) & 0xFFFF)) ((((0x03) & 0xFF) << 24) | (((0x0b) & 0xFF) << 16) | ((43) & 0xFFFF)) ((((0x03) & 0xFF) << 24) | (((0x0c) & 0xFF) << 16) | ((94) & 0xFFFF)) ((((0x04) & 0xFF) << 24) | (((0x00) & 0xFF) << 16) | ((97) & 0xFFFF)) ((((0x04) & 0xFF) << 24) | (((0x01) & 0xFF) << 16) | ((30) & 0xFFFF)) ((((0x04) & 0xFF) << 24) | (((0x02) & 0xFF) << 16) | ((32) & 0xFFFF)) ((((0x04) & 0xFF) << 24) | (((0x03) & 0xFF) << 16) | ((33) & 0xFFFF)) ((((0x04) & 0xFF) << 24) | (((0x04) & 0xFF) << 16) | ((31) & 0xFFFF)) ((((0x04) & 0xFF) << 24) | (((0x05) & 0xFF) << 16) | ((37) & 0xFFFF)) ((((0x04) & 0xFF) << 24) | (((0x06) & 0xFF) << 16) | ((36) & 0xFFFF)) ((((0x04) & 0xFF) << 24) | (((0x08) & 0xFF) << 16) | ((39) & 0xFFFF)) ((((0x04) & 0xFF) << 24) | (((0x09) & 0xFF) << 16) | ((38) & 0xFFFF)) ((((0x04) & 0xFF) << 24) | (((0x0a) & 0xFF) << 16) | ((43) & 0xFFFF)) ((((0x04) & 0xFF) << 24) | (((0x0b) & 0xFF) << 16) | ((28) & 0xFFFF)) ((((0x05) & 0xFF) << 24) | (((0x01) & 0xFF) << 16) | ((44) & 0xFFFF)) ((((0x05) & 0xFF) << 24) | (((0x02) & 0xFF) << 16) | ((46) & 0xFFFF)) ((((0x05) & 0xFF) << 24) | (((0x03) & 0xFF) << 16) | ((47) & 0xFFFF)) ((((0x05) & 0xFF) << 24) | (((0x04) & 0xFF) << 16) | ((45) & 0xFFFF)) ((((0x05) & 0xFF) << 24) | (((0x05) & 0xFF) << 16) | ((51) & 0xFFFF)) ((((0x05) & 0xFF) << 24) | (((0x06) & 0xFF) << 16) | ((50) & 0xFFFF)) ((((0x05) & 0xFF) << 24) | (((0x07) & 0xFF) << 16) | ((42) & 0xFFFF)) ((((0x05) & 0xFF) << 24) | (((0x08) & 0xFF) << 16) | ((53) & 0xFFFF)) ((((0x05) & 0xFF) << 24) | (((0x09) & 0xFF) << 16) | ((52) & 0xFFFF)) ((((0x05) & 0xFF) << 24) | (((0x0b) & 0xFF) << 16) | ((57) & 0xFFFF)) ((((0x06) & 0xFF) << 24) | (((0x01) & 0xFF) << 16) | ((2) & 0xFFFF)) ((((0x06) & 0xFF) << 24) | (((0x02) & 0xFF) << 16) | ((4) & 0xFFFF)) ((((0x06) & 0xFF) << 24) | (((0x03) & 0xFF) << 16) | ((5) & 0xFFFF)) ((((0x06) & 0xFF) << 24) | (((0x04) & 0xFF) << 16) | ((3) & 0xFFFF)) ((((0x06) & 0xFF) << 24) | (((0x05) & 0xFF) << 16) | ((9) & 0xFFFF)) ((((0x06) & 0xFF) << 24) | (((0x06) & 0xFF) << 16) | ((8) & 0xFFFF)) ((((0x06) & 0xFF) << 24) | (((0x08) & 0xFF) << 16) | ((11) & 0xFFFF)) ((((0x06) & 0xFF) << 24) | (((0x09) & 0xFF) << 16) | ((10) & 0xFFFF)) ((((0x06) & 0xFF) << 24) | (((0x0a) & 0xFF) << 16) | ((56) & 0xFFFF)) ((((0x06) & 0xFF) << 24) | (((0x0b) & 0xFF) << 16) | ((108) & 0xFFFF)) ((((0x06) & 0xFF) << 24) | (((0x0c) & 0xFF) << 16) | ((106) & 0xFFFF)) ((((0x07) & 0xFF) << 24) | (((0x01) & 0xFF) << 16) | ((16) & 0xFFFF)) ((((0x07) & 0xFF) << 24) | (((0x02) & 0xFF) << 16) | ((18) & 0xFFFF)) ((((0x07) & 0xFF) << 24) | (((0x03) & 0xFF) << 16) | ((19) & 0xFFFF)) ((((0x07) & 0xFF) << 24) | (((0x04) & 0xFF) << 16) | ((17) & 0xFFFF)) ((((0x07) & 0xFF) << 24) | (((0x05) & 0xFF) << 16) | ((23) & 0xFFFF)) ((((0x07) & 0xFF) << 24) | (((0x06) & 0xFF) << 16) | ((22) & 0xFFFF)) ((((0x07) & 0xFF) << 24) | (((0x07) & 0xFF) << 16) | ((54) & 0xFFFF)) ((((0x07) & 0xFF) << 24) | (((0x08) & 0xFF) << 16) | ((25) & 0xFFFF)) ((((0x07) & 0xFF) << 24) | (((0x09) & 0xFF) << 16) | ((24) & 0xFFFF)) ((((0x07) & 0xFF) << 24) | (((0x0b) & 0xFF) << 16) | ((103) & 0xFFFF)) ((((0x07) & 0xFF) << 24) | (((0x0c) & 0xFF) << 16) | ((105) & 0xFFFF))
 >;
};

&panel {
 compatible = "kingdisplay,kd116n21-30nv-a010";
};

&pen_insert {

 gpios = <&tlmm 52 0>;
};

&pm6150_adc {
 5v-choke-thermistor@4e {
  reg = <0x4e>;
  qcom,ratiometric;
  qcom,hw-settle-time = <200>;
 };
};

&pm6150_adc_tm {
 status = "okay";

 5v-choke-thermistor@1 {
  reg = <1>;
  io-channels = <&pm6150_adc 0x4e>;
  qcom,ratiometric;
  qcom,hw-settle-time-us = <200>;
 };
};

&sdhc_2 {
 status = "okay";
};

&sound {
 model = "sc7180-rt5682-max98357a-2mic";
 pinctrl-names = "default";
 pinctrl-0 = <&dmic_sel>;
 dmic-gpios = <&tlmm 86 0>;
};

&usb_c1 {
 status = "disabled";
};

&wifi {
 qcom,ath10k-calibration-variant = "GO_POMPOM";
};



&tlmm {
 gpio-line-names = "TP_INT_ODL",
     "AP_RAM_ID0",
     "AP_SKU_ID2",
     "AP_RAM_ID1",
     "",
     "AP_RAM_ID2",
     "AP_TP_I2C_SDA",
     "AP_TP_I2C_SCL",
     "TS_RESET_L",
     "TS_INT_L",
     "",
     "EDP_BRIJ_IRQ",
     "AP_EDP_BKLTEN",
     "",
     "",
     "EDP_BRIJ_I2C_SDA",
     "EDP_BRIJ_I2C_SCL",
     "HUB_RST_L",
     "",
     "",
     "",
     "",
     "",
     "AMP_EN",
     "P_SENSOR_INT_L",
     "AP_SAR_SENSOR_SDA",
     "AP_SAR_SENSOR_SCL",
     "",
     "HP_IRQ",
     "",
     "EN_PP3300_DX_EDP",
     "AP_BRD_ID2",
     "BRIJ_SUSPEND",
     "AP_BRD_ID0",
     "AP_H1_SPI_MISO",
     "AP_H1_SPI_MOSI",
     "AP_H1_SPI_CLK",
     "AP_H1_SPI_CS_L",
     "",
     "",
     "",
     "",
     "H1_AP_INT_ODL",
     "",
     "UART_AP_TX_DBG_RX",
     "UART_DBG_TX_AP_RX",
     "HP_I2C_SDA",
     "HP_I2C_SCL",
     "FORCED_USB_BOOT",
     "AMP_BCLK",
     "AMP_LRCLK",
     "AMP_DIN",
     "PEN_PDCT_L",
     "HP_BCLK",
     "HP_LRCLK",
     "HP_DOUT",
     "HP_DIN",
     "HP_MCLK",
     "AP_SKU_ID0",
     "AP_EC_SPI_MISO",
     "AP_EC_SPI_MOSI",
     "AP_EC_SPI_CLK",
     "AP_EC_SPI_CS_L",
     "AP_SPI_CLK",
     "AP_SPI_MOSI",
     "AP_SPI_MISO",




     "AP_FLASH_WP_L",
     "",
     "AP_SPI_CS0_L",
     "SD_CD_ODL",
     "",
     "",
     "",
     "",
     "",
     "UIM2_DATA",
     "UIM2_CLK",
     "UIM2_RST",
     "UIM2_PRESENT",
     "UIM1_DATA",
     "UIM1_CLK",
     "UIM1_RST",
     "",
     "EN_PP3300_CODEC",
     "EN_PP3300_HUB",
     "",
     "DMIC_SEL",
     "",
     "",
     "",
     "AP_SKU_ID1",
     "AP_RST_REQ",
     "",
     "AP_BRD_ID1",
     "AP_EC_INT_R_L",
     "",
     "",
     "",
     "",
     "",
     "",
     "",
     "",
     "",
     "EDP_BRIJ_EN",
     "",
     "",
     "",
     "",
     "",
     "",
     "",
     "",
     "",
     "",
     "AP_TS_PEN_I2C_SDA",
     "AP_TS_PEN_I2C_SCL",
     "DP_HOT_PLUG_DET",
     "EC_IN_RW_ODL";

 dmic_sel: dmic-sel {
  pinmux {
   pins = "gpio86";
   function = "gpio";
  };

  pinconf {
   pins = "gpio86";
   bias-pull-down;
  };
 };
};
# 11 "arch/arm64/boot/dts/qcom/sc7180-trogdor-pompom-r3.dts" 2

/ {
 model = "Google Pompom (rev3+)";
 compatible = "google,pompom", "qcom,sc7180";
};
