ARM GAS  /tmp/ccUzZr56.s 			page 1


   1              		.arch armv7e-m
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 2
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stats.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.taus_get,"ax",%progbits
  18              		.align	1
  19              		.p2align 2,,3
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	taus_get:
  27              	.LFB35:
  28              		.file 1 "src/stats.c"
   1:src/stats.c   **** /* This file is part of 34S.
   2:src/stats.c   ****  * 
   3:src/stats.c   ****  * 34S is free software: you can redistribute it and/or modify
   4:src/stats.c   ****  * it under the terms of the GNU General Public License as published by
   5:src/stats.c   ****  * the Free Software Foundation, either version 3 of the License, or
   6:src/stats.c   ****  * (at your option) any later version.
   7:src/stats.c   ****  * 
   8:src/stats.c   ****  * 34S is distributed in the hope that it will be useful,
   9:src/stats.c   ****  * but WITHOUT ANY WARRANTY; without even the implied warranty of
  10:src/stats.c   ****  * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  11:src/stats.c   ****  * GNU General Public License for more details.
  12:src/stats.c   ****  * 
  13:src/stats.c   ****  * You should have received a copy of the GNU General Public License
  14:src/stats.c   ****  * along with 34S.  If not, see <http://www.gnu.org/licenses/>.
  15:src/stats.c   ****  */
  16:src/stats.c   **** 
  17:src/stats.c   **** // New version with variable register block
  18:src/stats.c   **** 
  19:src/stats.c   **** #include "xeq.h"
  20:src/stats.c   **** #include "decn.h"
  21:src/stats.c   **** #include "stats.h"
  22:src/stats.c   **** #include "consts.h"
  23:src/stats.c   **** #include "int.h"
  24:src/stats.c   **** 
  25:src/stats.c   **** // #define DUMP1	// Debug output
  26:src/stats.c   **** 
  27:src/stats.c   **** #define DISCRETE_TOLERANCE	&const_0_1
  28:src/stats.c   **** 
  29:src/stats.c   **** /*
  30:src/stats.c   ****  *  Define register block
ARM GAS  /tmp/ccUzZr56.s 			page 2


  31:src/stats.c   ****  */
  32:src/stats.c   **** STAT_DATA *StatRegs;
  33:src/stats.c   **** 
  34:src/stats.c   **** #define sigmaN		(StatRegs->sN)
  35:src/stats.c   **** #define sigmaX		(StatRegs->sX)
  36:src/stats.c   **** #define sigmaY		(StatRegs->sY)
  37:src/stats.c   **** #define sigmaX2		(StatRegs->sX2)
  38:src/stats.c   **** #define sigmaY2		(StatRegs->sY2)
  39:src/stats.c   **** #define sigmaXY		(StatRegs->sXY)
  40:src/stats.c   **** #define sigmaX2Y	(StatRegs->sX2Y)
  41:src/stats.c   **** #define sigmalnX	(StatRegs->slnX)
  42:src/stats.c   **** #define sigmalnXlnX	(StatRegs->slnXlnX)
  43:src/stats.c   **** #define sigmalnY	(StatRegs->slnY)
  44:src/stats.c   **** #define sigmalnYlnY	(StatRegs->slnYlnY)
  45:src/stats.c   **** #define sigmalnXlnY	(StatRegs->slnXlnY)
  46:src/stats.c   **** #define sigmaXlnY	(StatRegs->sXlnY)
  47:src/stats.c   **** #define sigmaYlnX	(StatRegs->sYlnX)
  48:src/stats.c   **** 
  49:src/stats.c   **** /*
  50:src/stats.c   ****  *  Actual size of this block (may be zero)
  51:src/stats.c   ****  */
  52:src/stats.c   **** SMALL_INT SizeStatRegs;
  53:src/stats.c   **** 
  54:src/stats.c   **** /*
  55:src/stats.c   ****  *  Handle block (de)allocation
  56:src/stats.c   ****  */
  57:src/stats.c   **** int sigmaCheck(void) {
  58:src/stats.c   **** 	if (SizeStatRegs == 0) {
  59:src/stats.c   **** 		report_err(ERR_MORE_POINTS);
  60:src/stats.c   **** 		return 1;
  61:src/stats.c   **** 	}
  62:src/stats.c   **** 	StatRegs = (STAT_DATA *) ((unsigned short *)(Regs + TOPREALREG - NumRegs) - SizeStatRegs);
  63:src/stats.c   **** 	return 0;
  64:src/stats.c   **** }
  65:src/stats.c   **** 
  66:src/stats.c   **** static int sigmaAllocate(void)
  67:src/stats.c   **** {
  68:src/stats.c   **** 	if (State.have_stats == 0) {
  69:src/stats.c   **** 		SizeStatRegs = sizeof(STAT_DATA) >> 1;	// in 16 bit words!
  70:src/stats.c   **** 		if (move_retstk(-SizeStatRegs)) {
  71:src/stats.c   **** 			SizeStatRegs = 0;
  72:src/stats.c   **** 			report_err(ERR_RAM_FULL);
  73:src/stats.c   **** 			return 1;
  74:src/stats.c   **** 		}
  75:src/stats.c   **** 		State.have_stats = 1;
  76:src/stats.c   **** 		sigmaCheck();
  77:src/stats.c   **** 		xset(StatRegs, 0, sizeof(STAT_DATA));
  78:src/stats.c   **** 	}
  79:src/stats.c   **** 	return sigmaCheck();
  80:src/stats.c   **** }
  81:src/stats.c   **** 
  82:src/stats.c   **** void sigmaDeallocate(void) {
  83:src/stats.c   **** 	move_retstk(SizeStatRegs);
  84:src/stats.c   **** 	SizeStatRegs = 0;
  85:src/stats.c   **** 	State.have_stats = 0;
  86:src/stats.c   **** }
  87:src/stats.c   **** 
ARM GAS  /tmp/ccUzZr56.s 			page 3


  88:src/stats.c   **** /*
  89:src/stats.c   ****  *  Helper for serial and storage commands
  90:src/stats.c   ****  */
  91:src/stats.c   **** int sigmaCopy(void *source)
  92:src/stats.c   **** {
  93:src/stats.c   **** 	if (sigmaAllocate())
  94:src/stats.c   **** 		return 1;
  95:src/stats.c   **** 	xcopy(StatRegs, source, sizeof(STAT_DATA));
  96:src/stats.c   **** 	return 0;
  97:src/stats.c   **** }
  98:src/stats.c   **** 
  99:src/stats.c   **** #ifdef DUMP1
 100:src/stats.c   **** #include <stdio.h>
 101:src/stats.c   **** static FILE *debugf = NULL;
 102:src/stats.c   **** 
 103:src/stats.c   **** static void open_debug(void) {
 104:src/stats.c   **** 	if (debugf == NULL) {
 105:src/stats.c   **** 		debugf = fopen("/dev/ttys001", "w");
 106:src/stats.c   **** 	}
 107:src/stats.c   **** }
 108:src/stats.c   **** static void dump1(const decNumber *a, const char *msg) {
 109:src/stats.c   **** 	char buf[2000], *b = buf;
 110:src/stats.c   **** 
 111:src/stats.c   **** 	open_debug();
 112:src/stats.c   **** 	if (decNumberIsNaN(a)) b= "NaN";
 113:src/stats.c   **** 	else if (decNumberIsInfinite(a)) b = decNumberIsNegative(a)?"-inf":"inf";
 114:src/stats.c   **** 	else
 115:src/stats.c   **** 		decNumberToString(a, b);
 116:src/stats.c   **** 	fprintf(debugf, "%s: %s\n", msg ? msg : "???", b);
 117:src/stats.c   **** 	fflush(debugf);
 118:src/stats.c   **** }
 119:src/stats.c   **** #endif
 120:src/stats.c   **** 
 121:src/stats.c   **** 
 122:src/stats.c   **** static void correlation(decNumber *, const enum sigma_modes);
 123:src/stats.c   **** 
 124:src/stats.c   **** static int check_data(int n) {
 125:src/stats.c   **** 	if (sigmaCheck() || sigmaN < n) {
 126:src/stats.c   **** 		report_err(ERR_MORE_POINTS);
 127:src/stats.c   **** 		return 1;
 128:src/stats.c   **** 	}
 129:src/stats.c   **** 	return 0;
 130:src/stats.c   **** }
 131:src/stats.c   **** 
 132:src/stats.c   **** void stats_mode(enum nilop op) {
 133:src/stats.c   **** 	UState.sigma_mode = (op - OP_LINF) + SIGMA_LINEAR;
 134:src/stats.c   **** }
 135:src/stats.c   **** 
 136:src/stats.c   **** void sigma_clear(enum nilop op) {
 137:src/stats.c   **** 	sigmaDeallocate();
 138:src/stats.c   **** }
 139:src/stats.c   **** 
 140:src/stats.c   **** 
 141:src/stats.c   **** /* Accumulate sigma data.
 142:src/stats.c   ****  */
 143:src/stats.c   **** static void sigop(decimal64 *r, const decNumber *a, decNumber *(*op)(decNumber *, const decNumber *
 144:src/stats.c   **** 	decNumber t, u;
ARM GAS  /tmp/ccUzZr56.s 			page 4


 145:src/stats.c   **** 
 146:src/stats.c   **** 	decimal64ToNumber(r, &t);
 147:src/stats.c   **** 	(*op)(&u, &t, a);
 148:src/stats.c   **** 	packed_from_number(r, &u);
 149:src/stats.c   **** }
 150:src/stats.c   **** 
 151:src/stats.c   **** static void sigop128(decimal128 *r, const decNumber *a, decNumber *(*op)(decNumber *, const decNumb
 152:src/stats.c   **** 	decNumber t, u;
 153:src/stats.c   **** 
 154:src/stats.c   **** 	decimal128ToNumber(r, &t);
 155:src/stats.c   **** 	(*op)(&u, &t, a);
 156:src/stats.c   **** 	packed128_from_number(r, &u);
 157:src/stats.c   **** }
 158:src/stats.c   **** 
 159:src/stats.c   **** 
 160:src/stats.c   **** /* Multiply a pair of values and accumulate into the sigma data.
 161:src/stats.c   ****  */
 162:src/stats.c   **** static void mulop(decimal64 *r, const decNumber *a, const decNumber *b, decNumber *(*op)(decNumber 
 163:src/stats.c   **** 	decNumber t;
 164:src/stats.c   **** 
 165:src/stats.c   **** 	sigop(r, dn_multiply(&t, a, b), op);
 166:src/stats.c   **** }
 167:src/stats.c   **** 
 168:src/stats.c   **** static void mulop128(decimal128 *r, const decNumber *a, const decNumber *b, decNumber *(*op)(decNum
 169:src/stats.c   **** 	decNumber t;
 170:src/stats.c   **** 
 171:src/stats.c   **** 	sigop128(r, dn_multiply(&t, a, b), op);
 172:src/stats.c   **** }
 173:src/stats.c   **** 
 174:src/stats.c   **** 
 175:src/stats.c   **** /* Define a helper function to handle sigma+ and sigma-
 176:src/stats.c   ****  */
 177:src/stats.c   **** static void sigma_helper(decNumber *(*op)(decNumber *, const decNumber *, const decNumber *), const
 178:src/stats.c   **** 	decNumber lx, ly;
 179:src/stats.c   **** 
 180:src/stats.c   **** 	sigop(&sigmaX, x, op);
 181:src/stats.c   **** 	sigop(&sigmaY, y, op);
 182:src/stats.c   **** 	mulop128(&sigmaX2, x, x, op);
 183:src/stats.c   **** 	mulop128(&sigmaY2, y, y, op);
 184:src/stats.c   **** 	mulop128(&sigmaXY, x, y, op);
 185:src/stats.c   **** 
 186:src/stats.c   **** 	decNumberSquare(&lx, x);
 187:src/stats.c   **** 	mulop128(&sigmaX2Y, &lx, y, op);
 188:src/stats.c   **** 
 189:src/stats.c   **** //	if (UState.sigma_mode == SIGMA_LINEAR)
 190:src/stats.c   **** //		return;
 191:src/stats.c   **** 
 192:src/stats.c   **** 	dn_ln(&lx, x);
 193:src/stats.c   **** 	dn_ln(&ly, y);
 194:src/stats.c   **** 
 195:src/stats.c   **** 	sigop(&sigmalnX, &lx, op);
 196:src/stats.c   **** 	sigop(&sigmalnY, &ly, op);
 197:src/stats.c   **** 	mulop(&sigmalnXlnX, &lx, &lx, op);
 198:src/stats.c   **** 	mulop(&sigmalnYlnY, &ly, &ly, op);
 199:src/stats.c   **** 	mulop(&sigmalnXlnY, &lx, &ly, op);
 200:src/stats.c   **** 	mulop(&sigmaXlnY, x, &ly, op);
 201:src/stats.c   **** 	mulop(&sigmaYlnX, y, &lx, op);
ARM GAS  /tmp/ccUzZr56.s 			page 5


 202:src/stats.c   **** }
 203:src/stats.c   **** 
 204:src/stats.c   **** static void sigma_helper_xy(decNumber *(*op)(decNumber *, const decNumber *, const decNumber *)) {
 205:src/stats.c   **** 	decNumber x, y;
 206:src/stats.c   **** 
 207:src/stats.c   **** 	getXY(&x, &y);
 208:src/stats.c   **** 	sigma_helper(op, &x, &y);
 209:src/stats.c   **** }
 210:src/stats.c   **** 
 211:src/stats.c   **** void sigma_plus() {
 212:src/stats.c   **** 	if (sigmaAllocate())
 213:src/stats.c   **** 		return;
 214:src/stats.c   **** 	++sigmaN;
 215:src/stats.c   **** 	sigma_helper_xy(&dn_add);
 216:src/stats.c   **** }
 217:src/stats.c   **** 
 218:src/stats.c   **** void sigma_minus() {
 219:src/stats.c   **** 	if (sigmaAllocate())
 220:src/stats.c   **** 		return;
 221:src/stats.c   **** 	sigma_helper_xy(&dn_subtract);
 222:src/stats.c   **** 	--sigmaN;
 223:src/stats.c   **** }
 224:src/stats.c   **** 
 225:src/stats.c   **** /*
 226:src/stats.c   ****  * Used by Stopwatch to compute round time averages
 227:src/stats.c   ****  */
 228:src/stats.c   **** int sigma_plus_x( const decNumber *x) {
 229:src/stats.c   **** 	decNumber y;
 230:src/stats.c   **** 
 231:src/stats.c   **** 	if (sigmaAllocate())
 232:src/stats.c   **** 		return -1;
 233:src/stats.c   **** 	
 234:src/stats.c   **** 	ullint_to_dn(&y, ++sigmaN);
 235:src/stats.c   **** 	sigma_helper(&dn_add, x, &y);
 236:src/stats.c   **** 	return sigmaN;
 237:src/stats.c   **** }
 238:src/stats.c   **** 
 239:src/stats.c   **** /* Loop through the various modes and work out
 240:src/stats.c   ****  * which has the highest absolute correlation.
 241:src/stats.c   ****  */
 242:src/stats.c   **** static enum sigma_modes determine_best(void) {
 243:src/stats.c   **** 	enum sigma_modes m = SIGMA_LINEAR;
 244:src/stats.c   **** 	int i;
 245:src/stats.c   **** 	decNumber b, c, d;
 246:src/stats.c   **** 
 247:src/stats.c   **** 	if (sigmaN > 2) {
 248:src/stats.c   **** 		correlation(&c, SIGMA_LINEAR);
 249:src/stats.c   **** 		dn_abs(&b, &c);
 250:src/stats.c   **** 		for (i=SIGMA_LINEAR+1; i<SIGMA_BEST; i++) {
 251:src/stats.c   **** 			correlation(&d, (enum sigma_modes) i);
 252:src/stats.c   **** 
 253:src/stats.c   **** 			if (! decNumberIsNaN(&d)) {
 254:src/stats.c   **** 				dn_abs(&c, &d);
 255:src/stats.c   **** 				if (dn_gt(&c, &b)) {
 256:src/stats.c   **** 					decNumberCopy(&b, &c);
 257:src/stats.c   **** 					m = (enum sigma_modes) i;
 258:src/stats.c   **** 				}
ARM GAS  /tmp/ccUzZr56.s 			page 6


 259:src/stats.c   **** 			}
 260:src/stats.c   **** 		}
 261:src/stats.c   **** 	}
 262:src/stats.c   **** 	return m;
 263:src/stats.c   **** }
 264:src/stats.c   **** 
 265:src/stats.c   **** 
 266:src/stats.c   **** /* Return the appropriate variables for the specified fit.
 267:src/stats.c   ****  * If the fit is best, call a routine to figure out which has the highest
 268:src/stats.c   ****  * absolute r.  This entails a recursive call back here.
 269:src/stats.c   ****  */
 270:src/stats.c   **** static enum sigma_modes get_sigmas(decNumber *N, decNumber *sx, decNumber *sy, 
 271:src/stats.c   **** 					decNumber *sxx, decNumber *syy,
 272:src/stats.c   **** 					decNumber *sxy, enum sigma_modes mode) {
 273:src/stats.c   **** 	int lnx, lny;
 274:src/stats.c   **** 	decimal64 *xy = NULL;
 275:src/stats.c   **** 
 276:src/stats.c   **** 	if (mode == SIGMA_BEST)
 277:src/stats.c   **** 		mode = determine_best();
 278:src/stats.c   **** 
 279:src/stats.c   **** 	switch (mode) {
 280:src/stats.c   **** 	default:
 281:src/stats.c   **** 	case SIGMA_LINEAR:
 282:src/stats.c   **** 		DispMsg = "Linear";
 283:src/stats.c   **** 	case SIGMA_QUIET_LINEAR:
 284:src/stats.c   **** 		lnx = lny = 0;
 285:src/stats.c   **** 		break;
 286:src/stats.c   **** 
 287:src/stats.c   **** 	case SIGMA_LOG:
 288:src/stats.c   **** 		DispMsg = "Log";
 289:src/stats.c   **** 		xy = &sigmaYlnX;
 290:src/stats.c   **** 		lnx = 1;
 291:src/stats.c   **** 		lny = 0;
 292:src/stats.c   **** 		break;
 293:src/stats.c   **** 
 294:src/stats.c   **** 	case SIGMA_EXP:
 295:src/stats.c   **** 		DispMsg = "Exp";
 296:src/stats.c   **** 		xy = &sigmaXlnY;
 297:src/stats.c   **** 		lnx = 0;
 298:src/stats.c   **** 		lny = 1;
 299:src/stats.c   **** 		break;
 300:src/stats.c   **** 
 301:src/stats.c   **** 	case SIGMA_POWER:
 302:src/stats.c   **** 		DispMsg = "Power";
 303:src/stats.c   **** 	case SIGMA_QUIET_POWER:
 304:src/stats.c   **** 		xy = &sigmalnXlnY;
 305:src/stats.c   **** 		lnx = lny = 1;
 306:src/stats.c   **** 		break;
 307:src/stats.c   **** 	}
 308:src/stats.c   **** 
 309:src/stats.c   **** 	if (N != NULL)
 310:src/stats.c   **** 		int_to_dn(N, sigmaN);
 311:src/stats.c   **** 	if (sx != NULL)
 312:src/stats.c   **** 		decimal64ToNumber(lnx ? &sigmalnX : &sigmaX, sx);
 313:src/stats.c   **** 	if (sy != NULL)
 314:src/stats.c   **** 		decimal64ToNumber(lny ? &sigmalnY : &sigmaY, sy);
 315:src/stats.c   **** 	if (sxx != NULL) {
ARM GAS  /tmp/ccUzZr56.s 			page 7


 316:src/stats.c   **** 		if (lnx)
 317:src/stats.c   **** 			decimal64ToNumber(&sigmalnXlnX, sxx);
 318:src/stats.c   **** 		else
 319:src/stats.c   **** 			decimal128ToNumber(&sigmaX2, sxx);
 320:src/stats.c   **** 	}
 321:src/stats.c   **** 	if (syy != NULL) {
 322:src/stats.c   **** 		if (lny)
 323:src/stats.c   **** 			decimal64ToNumber(&sigmalnYlnY, syy);
 324:src/stats.c   **** 		else
 325:src/stats.c   **** 			decimal128ToNumber(&sigmaY2, syy);
 326:src/stats.c   **** 	}
 327:src/stats.c   **** 	if (sxy != NULL) {
 328:src/stats.c   **** 		if (lnx || lny)
 329:src/stats.c   **** 			decimal64ToNumber(xy, sxy);
 330:src/stats.c   **** 		else
 331:src/stats.c   **** 			decimal128ToNumber(&sigmaXY, sxy);
 332:src/stats.c   **** 	}
 333:src/stats.c   **** 	return mode;
 334:src/stats.c   **** }
 335:src/stats.c   **** 
 336:src/stats.c   **** 
 337:src/stats.c   **** /*
 338:src/stats.c   ****  *  Return a summation register to the user.
 339:src/stats.c   ****  *  Opcodes have been reaaranged to move sigmaN to the end of the list.
 340:src/stats.c   ****  *  decimal64 values are grouped together, if decimal128 is used, regrouping is required
 341:src/stats.c   ****  */
 342:src/stats.c   **** void sigma_val(enum nilop op) {
 343:src/stats.c   **** 	REGISTER *const x = StackBase;
 344:src/stats.c   **** 	const int dbl = is_dblmode();
 345:src/stats.c   **** 	if (SizeStatRegs == 0) {
 346:src/stats.c   **** 		zero_X();
 347:src/stats.c   **** 		return;
 348:src/stats.c   **** 	}
 349:src/stats.c   **** 	sigmaCheck();
 350:src/stats.c   **** 	if (op == OP_sigmaN) {
 351:src/stats.c   **** 		if (sigmaN > 0)
 352:src/stats.c   **** 			setX_int_sgn( sigmaN, 0);
 353:src/stats.c   **** 		else
 354:src/stats.c   **** 			setX_int_sgn( -sigmaN, 1);
 355:src/stats.c   **** 	}
 356:src/stats.c   **** 	else if (op < OP_sigmaX) {
 357:src/stats.c   **** 		decimal128 *d = (&sigmaX2Y) + (op - OP_sigmaX2Y);
 358:src/stats.c   **** 		if (dbl)
 359:src/stats.c   **** 			x->d = *d;
 360:src/stats.c   **** 		else
 361:src/stats.c   **** 			packed_from_packed128(&(x->s), d);
 362:src/stats.c   **** 	}
 363:src/stats.c   **** 	else {
 364:src/stats.c   **** 		x->s = (&sigmaX)[op - OP_sigmaX];
 365:src/stats.c   **** 		if (dbl)
 366:src/stats.c   **** 			packed128_from_packed(&(x->d), &(x->s));
 367:src/stats.c   **** 	}
 368:src/stats.c   **** }
 369:src/stats.c   **** 
 370:src/stats.c   **** void sigma_sum(enum nilop op) {
 371:src/stats.c   **** 	REGISTER *const x = StackBase;
 372:src/stats.c   **** 	REGISTER *const y = get_reg_n(regY_idx);
ARM GAS  /tmp/ccUzZr56.s 			page 8


 373:src/stats.c   **** 
 374:src/stats.c   **** 	if (SizeStatRegs == 0) {
 375:src/stats.c   **** 		x->s = y->s = get_const(OP_ZERO, 0)->s;
 376:src/stats.c   **** 	}
 377:src/stats.c   **** 	else {
 378:src/stats.c   **** 		sigmaCheck();	// recompute pointer to StatRegs
 379:src/stats.c   **** 		x->s = sigmaX;
 380:src/stats.c   **** 		y->s = sigmaY;
 381:src/stats.c   **** 	}
 382:src/stats.c   **** 	if (is_dblmode()) {
 383:src/stats.c   **** 		packed128_from_packed(&(x->d), &(x->s));
 384:src/stats.c   **** 		packed128_from_packed(&(y->d), &(y->s));
 385:src/stats.c   **** 	}
 386:src/stats.c   **** }
 387:src/stats.c   **** 
 388:src/stats.c   **** 
 389:src/stats.c   **** static void mean_common(int index, const decNumber *x, const decNumber *n, int exp) {
 390:src/stats.c   **** 	decNumber t, u, *p = &t;
 391:src/stats.c   **** 
 392:src/stats.c   **** 	dn_divide(&t, x, n);
 393:src/stats.c   **** 	if (exp)
 394:src/stats.c   **** 		dn_exp(p=&u, &t);
 395:src/stats.c   **** 	setRegister(index, p);
 396:src/stats.c   **** }
 397:src/stats.c   **** 
 398:src/stats.c   **** void stats_mean(enum nilop op) {
 399:src/stats.c   **** 	decNumber N;
 400:src/stats.c   **** 	decNumber sx, sy;
 401:src/stats.c   **** 
 402:src/stats.c   **** 	if (check_data(1))
 403:src/stats.c   **** 		return;
 404:src/stats.c   **** 	get_sigmas(&N, &sx, &sy, NULL, NULL, NULL, SIGMA_QUIET_LINEAR);
 405:src/stats.c   **** 
 406:src/stats.c   **** 	mean_common(regX_idx, &sx, &N, 0);
 407:src/stats.c   **** 	mean_common(regY_idx, &sy, &N, 0);
 408:src/stats.c   **** }
 409:src/stats.c   **** 
 410:src/stats.c   **** 
 411:src/stats.c   **** // weighted mean sigmaXY / sigmaY
 412:src/stats.c   **** void stats_wmean(enum nilop op) {
 413:src/stats.c   **** 	decNumber xy, y;
 414:src/stats.c   **** 
 415:src/stats.c   **** 	if (check_data(1))
 416:src/stats.c   **** 		return;
 417:src/stats.c   **** 	get_sigmas(NULL, NULL, &y, NULL, NULL, &xy, SIGMA_QUIET_LINEAR);
 418:src/stats.c   **** 
 419:src/stats.c   **** 	mean_common(regX_idx, &xy, &y, 0);
 420:src/stats.c   **** }
 421:src/stats.c   **** 
 422:src/stats.c   **** // geometric mean e^(sigmaLnX / N)
 423:src/stats.c   **** void stats_gmean(enum nilop op) {
 424:src/stats.c   **** 	decNumber N;
 425:src/stats.c   **** 	decNumber sx, sy;
 426:src/stats.c   **** 
 427:src/stats.c   **** 	if (check_data(1))
 428:src/stats.c   **** 		return;
 429:src/stats.c   **** 	get_sigmas(&N, &sx, &sy, NULL, NULL, NULL, SIGMA_QUIET_POWER);
ARM GAS  /tmp/ccUzZr56.s 			page 9


 430:src/stats.c   **** 
 431:src/stats.c   **** 	mean_common(regX_idx, &sx, &N, 1);
 432:src/stats.c   **** 	mean_common(regY_idx, &sy, &N, 1);
 433:src/stats.c   **** }
 434:src/stats.c   **** 
 435:src/stats.c   **** // Standard deviations and standard errors
 436:src/stats.c   **** static void do_s(int index,
 437:src/stats.c   **** 		const decNumber *sxx, const decNumber *sx,
 438:src/stats.c   **** 		const decNumber *N, const decNumber *denom, 
 439:src/stats.c   **** 		int rootn, int exp) {
 440:src/stats.c   **** 	decNumber t, u, v, *p = &t;
 441:src/stats.c   **** 
 442:src/stats.c   **** 	decNumberSquare(&t, sx);
 443:src/stats.c   **** 	dn_divide(&u, &t, N);
 444:src/stats.c   **** 	dn_subtract(&t, sxx, &u);
 445:src/stats.c   **** 	dn_divide(&u, &t, denom);
 446:src/stats.c   **** 	if (dn_le0(&u))
 447:src/stats.c   **** 		decNumberZero(&t);
 448:src/stats.c   **** 	else
 449:src/stats.c   **** 		dn_sqrt(&t, &u);
 450:src/stats.c   **** 
 451:src/stats.c   **** 	if (rootn) {
 452:src/stats.c   **** 		dn_sqrt(&u, N);
 453:src/stats.c   **** 		dn_divide(p = &v, &t, &u);
 454:src/stats.c   **** 	}
 455:src/stats.c   **** 	if (exp) {
 456:src/stats.c   **** 		dn_exp(&u, p);
 457:src/stats.c   **** 		p = &u;
 458:src/stats.c   **** 	}
 459:src/stats.c   **** 	setRegister(index, p);
 460:src/stats.c   **** }
 461:src/stats.c   **** 
 462:src/stats.c   **** // sx = sqrt(sigmaX^2 - (sigmaX ^ 2 ) / (n-1))
 463:src/stats.c   **** void stats_deviations(enum nilop op) {
 464:src/stats.c   **** 	decNumber N, nm1, *n = &N;
 465:src/stats.c   **** 	decNumber sx, sxx, sy, syy;
 466:src/stats.c   **** 	int sample = 1, rootn = 0, exp = 0;
 467:src/stats.c   **** 
 468:src/stats.c   **** 	if (check_data(2))
 469:src/stats.c   **** 		return;
 470:src/stats.c   **** 
 471:src/stats.c   **** 	if (op == OP_statSigma || op == OP_statGSigma)
 472:src/stats.c   **** 		sample = 0;
 473:src/stats.c   **** 	if (op == OP_statSErr || op == OP_statGSErr)
 474:src/stats.c   **** 		rootn = 1;
 475:src/stats.c   **** 	if (op == OP_statGS || op == OP_statGSigma || op == OP_statGSErr)
 476:src/stats.c   **** 		exp = 1;
 477:src/stats.c   **** 
 478:src/stats.c   **** 	get_sigmas(&N, &sx, &sy, &sxx, &syy, NULL, exp?SIGMA_QUIET_POWER:SIGMA_QUIET_LINEAR);
 479:src/stats.c   **** 	if (sample)
 480:src/stats.c   **** 		dn_m1(n = &nm1, &N);
 481:src/stats.c   **** 	do_s(regX_idx, &sxx, &sx, &N, n, rootn, exp);
 482:src/stats.c   **** 	do_s(regY_idx, &syy, &sy, &N, n, rootn, exp);
 483:src/stats.c   **** }
 484:src/stats.c   **** 
 485:src/stats.c   **** 
 486:src/stats.c   **** 
ARM GAS  /tmp/ccUzZr56.s 			page 10


 487:src/stats.c   **** // Weighted standard deviation
 488:src/stats.c   **** void stats_wdeviations(enum nilop op) {
 489:src/stats.c   **** 	decNumber sxxy, sy, sxy, syy;
 490:src/stats.c   **** 	decNumber t, u, v, w, *p;
 491:src/stats.c   **** 	int sample = 1, rootn = 0;
 492:src/stats.c   **** 
 493:src/stats.c   **** 	if (op == OP_statWSigma)
 494:src/stats.c   **** 		sample = 0;
 495:src/stats.c   **** 	if (op == OP_statWSErr)
 496:src/stats.c   **** 		rootn = 1;
 497:src/stats.c   **** 
 498:src/stats.c   **** 	if (sigmaCheck())
 499:src/stats.c   **** 		return;
 500:src/stats.c   **** 	get_sigmas(NULL, NULL, &sy, NULL, &syy, &sxy, SIGMA_QUIET_LINEAR);
 501:src/stats.c   **** 	if (dn_lt(&sy, &const_2)) {
 502:src/stats.c   **** 		report_err(ERR_MORE_POINTS);
 503:src/stats.c   **** 		return;
 504:src/stats.c   **** 	}
 505:src/stats.c   **** 	decimal128ToNumber(&sigmaX2Y, &sxxy);
 506:src/stats.c   **** 	dn_multiply(&t, &sy, &sxxy);
 507:src/stats.c   **** 	decNumberSquare(&u, &sxy);
 508:src/stats.c   **** 	dn_subtract(&v, &t, &u);
 509:src/stats.c   **** 	decNumberSquare(p = &t, &sy);
 510:src/stats.c   **** 	if (sample)
 511:src/stats.c   **** 		dn_subtract(p = &u, &t, &syy);
 512:src/stats.c   **** 	dn_divide(&w, &v, p);
 513:src/stats.c   **** 	dn_sqrt(p = &u, &w);
 514:src/stats.c   **** 	if (rootn) {
 515:src/stats.c   **** 		dn_sqrt(&t, &sy);
 516:src/stats.c   **** 		dn_divide(p = &v, &u, &t);
 517:src/stats.c   **** 	}
 518:src/stats.c   **** 	setX(p);
 519:src/stats.c   **** }
 520:src/stats.c   **** 
 521:src/stats.c   **** 
 522:src/stats.c   **** decNumber *stats_sigper(decNumber *res, const decNumber *x) {
 523:src/stats.c   **** 	decNumber sx, t;
 524:src/stats.c   **** 
 525:src/stats.c   **** 	if (sigmaCheck())
 526:src/stats.c   **** 		return res;
 527:src/stats.c   **** 	get_sigmas(NULL, &sx, NULL, NULL, NULL, NULL, SIGMA_QUIET_LINEAR);
 528:src/stats.c   **** 	dn_divide(&t, x, &sx);
 529:src/stats.c   **** 	return dn_mul100(res, &t);
 530:src/stats.c   **** }
 531:src/stats.c   **** 
 532:src/stats.c   **** /* Calculate the correlation based on the stats data using the
 533:src/stats.c   ****  * specified model.
 534:src/stats.c   ****  */
 535:src/stats.c   **** static void correlation(decNumber *t, const enum sigma_modes m) {
 536:src/stats.c   **** 	decNumber N, u, v, w;
 537:src/stats.c   **** 	decNumber sx, sy, sxx, syy, sxy;
 538:src/stats.c   **** 
 539:src/stats.c   **** 	get_sigmas(&N, &sx, &sy, &sxx, &syy, &sxy, m);
 540:src/stats.c   **** 
 541:src/stats.c   **** 	dn_multiply(t, &N, &sxx);
 542:src/stats.c   **** 	decNumberSquare(&u, &sx);
 543:src/stats.c   **** 	dn_subtract(&v, t, &u);
ARM GAS  /tmp/ccUzZr56.s 			page 11


 544:src/stats.c   **** 	dn_multiply(t, &N, &syy);
 545:src/stats.c   **** 	decNumberSquare(&u, &sy);
 546:src/stats.c   **** 	dn_subtract(&w, t, &u);
 547:src/stats.c   **** 	dn_multiply(t, &v, &w);
 548:src/stats.c   **** 	dn_sqrt(&w, t);
 549:src/stats.c   **** 	dn_multiply(t, &N, &sxy);
 550:src/stats.c   **** 	dn_multiply(&u, &sx, &sy);
 551:src/stats.c   **** 	dn_subtract(&v, t, &u);
 552:src/stats.c   **** 	dn_divide(t, &v, &w);
 553:src/stats.c   **** 
 554:src/stats.c   **** 	if (dn_gt(t, &const_1))
 555:src/stats.c   **** 		dn_1(t);
 556:src/stats.c   **** 	else if (dn_lt(t, &const__1))
 557:src/stats.c   **** 		dn__1(t);
 558:src/stats.c   **** }
 559:src/stats.c   **** 
 560:src/stats.c   **** 
 561:src/stats.c   **** void stats_correlation(enum nilop op) {
 562:src/stats.c   **** 	decNumber t;
 563:src/stats.c   **** 
 564:src/stats.c   **** 	if (check_data(2))
 565:src/stats.c   **** 		return;
 566:src/stats.c   **** 	correlation(&t, (enum sigma_modes) UState.sigma_mode);
 567:src/stats.c   **** 	setX(&t);
 568:src/stats.c   **** }
 569:src/stats.c   **** 
 570:src/stats.c   **** 
 571:src/stats.c   **** void stats_COV(enum nilop op) {
 572:src/stats.c   **** 	const int sample = (op == OP_statCOV) ? 0 : 1;
 573:src/stats.c   **** 	decNumber N, t, u, v;
 574:src/stats.c   **** 	decNumber sx, sy, sxy;
 575:src/stats.c   **** 
 576:src/stats.c   **** 	if (check_data(2))
 577:src/stats.c   **** 		return;
 578:src/stats.c   **** 	get_sigmas(&N, &sx, &sy, NULL, NULL, &sxy, (enum sigma_modes) UState.sigma_mode);
 579:src/stats.c   **** 	dn_multiply(&t, &sx, &sy);
 580:src/stats.c   **** 	dn_divide(&u, &t, &N);
 581:src/stats.c   **** 	dn_subtract(&t, &sxy, &u);
 582:src/stats.c   **** 	if (sample) {
 583:src/stats.c   **** 		dn_m1(&v, &N);
 584:src/stats.c   **** 		dn_divide(&u, &t, &v);
 585:src/stats.c   **** 	} else
 586:src/stats.c   **** 		dn_divide(&u, &t, &N);
 587:src/stats.c   **** 	setX(&u);
 588:src/stats.c   **** }
 589:src/stats.c   **** 
 590:src/stats.c   **** 
 591:src/stats.c   **** // y = B + A . x
 592:src/stats.c   **** static enum sigma_modes do_LR(decNumber *B, decNumber *A) {
 593:src/stats.c   **** 	decNumber N, u, v, denom;
 594:src/stats.c   **** 	decNumber sx, sy, sxx, sxy;
 595:src/stats.c   **** 	enum sigma_modes m;
 596:src/stats.c   **** 
 597:src/stats.c   **** 	m = get_sigmas(&N, &sx, &sy, &sxx, NULL, &sxy, (enum sigma_modes) UState.sigma_mode);
 598:src/stats.c   **** 
 599:src/stats.c   **** 	dn_multiply(B, &N, &sxx);
 600:src/stats.c   **** 	decNumberSquare(&u, &sx);
ARM GAS  /tmp/ccUzZr56.s 			page 12


 601:src/stats.c   **** 	dn_subtract(&denom, B, &u);
 602:src/stats.c   **** 
 603:src/stats.c   **** 	dn_multiply(B, &N, &sxy);
 604:src/stats.c   **** 	dn_multiply(&u, &sx, &sy);
 605:src/stats.c   **** 	dn_subtract(&v, B, &u);
 606:src/stats.c   **** 	dn_divide(A, &v, &denom);
 607:src/stats.c   **** 
 608:src/stats.c   **** 	dn_multiply(B, &sxx, &sy);
 609:src/stats.c   **** 	dn_multiply(&u, &sx, &sxy);
 610:src/stats.c   **** 	dn_subtract(&v, B, &u);
 611:src/stats.c   **** 	dn_divide(B, &v, &denom);
 612:src/stats.c   **** 
 613:src/stats.c   **** 	return m;
 614:src/stats.c   **** }
 615:src/stats.c   **** 
 616:src/stats.c   **** 
 617:src/stats.c   **** void stats_LR(enum nilop op) {
 618:src/stats.c   **** 	decNumber a, b;
 619:src/stats.c   **** 	enum sigma_modes m;
 620:src/stats.c   **** 
 621:src/stats.c   **** 	if (check_data(2))
 622:src/stats.c   **** 		return;
 623:src/stats.c   **** 	m = do_LR(&b, &a);
 624:src/stats.c   **** 	if (m == SIGMA_EXP || m == SIGMA_POWER || m == SIGMA_QUIET_POWER)
 625:src/stats.c   **** 		dn_exp(&b, &b);
 626:src/stats.c   **** 	setY(&a);
 627:src/stats.c   **** 	setX(&b);
 628:src/stats.c   **** }
 629:src/stats.c   **** 
 630:src/stats.c   **** 
 631:src/stats.c   **** decNumber *stats_xhat(decNumber *res, const decNumber *y) {
 632:src/stats.c   **** 	decNumber a, b, t, u;
 633:src/stats.c   **** 	enum sigma_modes m;
 634:src/stats.c   **** 
 635:src/stats.c   **** 	if (check_data(2))
 636:src/stats.c   **** 		return set_NaN(res);
 637:src/stats.c   **** 	m = do_LR(&b, &a);
 638:src/stats.c   **** 	switch (m) {
 639:src/stats.c   **** 	default:
 640:src/stats.c   **** 		dn_subtract(&t, y, &b);
 641:src/stats.c   **** 		return dn_divide(res, &t, &a);
 642:src/stats.c   **** 
 643:src/stats.c   **** 	case SIGMA_EXP:
 644:src/stats.c   **** 		dn_ln(&t, y);
 645:src/stats.c   **** 		dn_subtract(&u, &t, &b);
 646:src/stats.c   **** 		return dn_divide(res, &u, &a);
 647:src/stats.c   **** 
 648:src/stats.c   **** 	case SIGMA_LOG:
 649:src/stats.c   **** 		dn_subtract(&t, y, &b);
 650:src/stats.c   **** 		dn_divide(&b, &t, &a);
 651:src/stats.c   **** 		return dn_exp(res, &b);
 652:src/stats.c   **** 
 653:src/stats.c   **** 	case SIGMA_POWER:
 654:src/stats.c   **** 	case SIGMA_QUIET_POWER:
 655:src/stats.c   **** 		dn_ln(&t, y);
 656:src/stats.c   **** 		dn_subtract(&u, &t, &b);
 657:src/stats.c   **** 		dn_divide(&t, &u, &a);
ARM GAS  /tmp/ccUzZr56.s 			page 13


 658:src/stats.c   **** 		return dn_exp(res, &t);
 659:src/stats.c   **** 	}
 660:src/stats.c   **** }
 661:src/stats.c   **** 
 662:src/stats.c   **** 
 663:src/stats.c   **** decNumber *stats_yhat(decNumber *res, const decNumber *x) {
 664:src/stats.c   **** 	decNumber a, b, t, u;
 665:src/stats.c   **** 	enum sigma_modes m;
 666:src/stats.c   **** 
 667:src/stats.c   **** 	if (check_data(2))
 668:src/stats.c   **** 		return set_NaN(res);
 669:src/stats.c   **** 	m = do_LR(&b, &a);
 670:src/stats.c   **** 	switch (m) {
 671:src/stats.c   **** 	default:
 672:src/stats.c   **** 		dn_multiply(&t, x, &a);
 673:src/stats.c   **** 		return dn_add(res, &t, &b);
 674:src/stats.c   **** 
 675:src/stats.c   **** 	case SIGMA_EXP:
 676:src/stats.c   **** 		dn_multiply(&t, x, &a);
 677:src/stats.c   **** 		dn_add(&a, &b, &t);
 678:src/stats.c   **** 		return dn_exp(res, &a);
 679:src/stats.c   **** 
 680:src/stats.c   **** 	case SIGMA_LOG:
 681:src/stats.c   **** 		dn_ln(&u, x);
 682:src/stats.c   **** 		dn_multiply(&t, &u, &a);
 683:src/stats.c   **** 		return dn_add(res, &t, &b);
 684:src/stats.c   **** 
 685:src/stats.c   **** 	case SIGMA_POWER:
 686:src/stats.c   **** 	case SIGMA_QUIET_POWER:
 687:src/stats.c   **** 		dn_ln(&t, x);
 688:src/stats.c   **** 		dn_multiply(&u, &t, &a);
 689:src/stats.c   **** 		dn_add(&t, &u, &b);
 690:src/stats.c   **** 		return dn_exp(res, &t);
 691:src/stats.c   **** 	}
 692:src/stats.c   **** }
 693:src/stats.c   **** 
 694:src/stats.c   **** 
 695:src/stats.c   **** /* rng/taus.c from the GNU Scientific Library.
 696:src/stats.c   ****  * The period of this generator is about 2^88.
 697:src/stats.c   ****  */
 698:src/stats.c   **** static unsigned long int taus_get(void) {
  29              		.loc 1 698 41 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
 699:src/stats.c   **** #define MASK 0xffffffffUL
 700:src/stats.c   **** #define TAUSWORTHE(s,a,b,c,d) (((s & c) << d) & MASK) ^ ((((s << a) & MASK) ^ s) >> b)
 701:src/stats.c   **** 
 702:src/stats.c   ****   RandS1 = TAUSWORTHE (RandS1, 13, 19, 4294967294UL, 12);
  34              		.loc 1 702 3 view .LVU1
  35              		.loc 1 702 12 is_stmt 0 view .LVU2
  36 0000 134B     		ldr	r3, .L4
  37 0002 1449     		ldr	r1, .L4+4
 703:src/stats.c   ****   RandS2 = TAUSWORTHE (RandS2,  2, 25, 4294967288UL, 4);
 704:src/stats.c   ****   RandS3 = TAUSWORTHE (RandS3,  3, 11, 4294967280UL, 17);
  38              		.loc 1 704 12 view .LVU3
ARM GAS  /tmp/ccUzZr56.s 			page 14


  39 0004 D3F8D807 		ldr	r0, [r3, #2008]
  40 0008 134A     		ldr	r2, .L4+8
 698:src/stats.c   **** #define MASK 0xffffffffUL
  41              		.loc 1 698 41 view .LVU4
  42 000a 70B4     		push	{r4, r5, r6}
  43              		.cfi_def_cfa_offset 12
  44              		.cfi_offset 4, -12
  45              		.cfi_offset 5, -8
  46              		.cfi_offset 6, -4
 703:src/stats.c   ****   RandS2 = TAUSWORTHE (RandS2,  2, 25, 4294967288UL, 4);
  47              		.loc 1 703 12 view .LVU5
  48 000c D3F8D467 		ldr	r6, [r3, #2004]
 702:src/stats.c   ****   RandS2 = TAUSWORTHE (RandS2,  2, 25, 4294967288UL, 4);
  49              		.loc 1 702 12 view .LVU6
  50 0010 D3F8D057 		ldr	r5, [r3, #2000]
 703:src/stats.c   ****   RandS2 = TAUSWORTHE (RandS2,  2, 25, 4294967288UL, 4);
  51              		.loc 1 703 12 view .LVU7
  52 0014 3401     		lsls	r4, r6, #4
 702:src/stats.c   ****   RandS2 = TAUSWORTHE (RandS2,  2, 25, 4294967288UL, 4);
  53              		.loc 1 702 12 view .LVU8
  54 0016 01EA0531 		and	r1, r1, r5, lsl #12
 703:src/stats.c   ****   RandS2 = TAUSWORTHE (RandS2,  2, 25, 4294967288UL, 4);
  55              		.loc 1 703 12 view .LVU9
  56 001a 86EA8606 		eor	r6, r6, r6, lsl #2
 702:src/stats.c   ****   RandS2 = TAUSWORTHE (RandS2,  2, 25, 4294967288UL, 4);
  57              		.loc 1 702 12 view .LVU10
  58 001e 85EA4535 		eor	r5, r5, r5, lsl #13
 703:src/stats.c   ****   RandS2 = TAUSWORTHE (RandS2,  2, 25, 4294967288UL, 4);
  59              		.loc 1 703 12 view .LVU11
  60 0022 24F07F04 		bic	r4, r4, #127
  61 0026 44EA5664 		orr	r4, r4, r6, lsr #25
 702:src/stats.c   ****   RandS2 = TAUSWORTHE (RandS2,  2, 25, 4294967288UL, 4);
  62              		.loc 1 702 12 view .LVU12
  63 002a 41EAD541 		orr	r1, r1, r5, lsr #19
  64              		.loc 1 704 12 view .LVU13
  65 002e 02EA4042 		and	r2, r2, r0, lsl #17
  66 0032 80EAC000 		eor	r0, r0, r0, lsl #3
  67 0036 42EAD022 		orr	r2, r2, r0, lsr #11
 705:src/stats.c   **** 
 706:src/stats.c   ****   return RandS1 ^ RandS2 ^ RandS3;
  68              		.loc 1 706 17 view .LVU14
  69 003a 81EA0400 		eor	r0, r1, r4
 703:src/stats.c   ****   RandS3 = TAUSWORTHE (RandS3,  3, 11, 4294967280UL, 17);
  70              		.loc 1 703 10 view .LVU15
  71 003e C3F8D447 		str	r4, [r3, #2004]
 707:src/stats.c   **** }
  72              		.loc 1 707 1 view .LVU16
  73 0042 5040     		eors	r0, r0, r2
  74 0044 70BC     		pop	{r4, r5, r6}
  75              		.cfi_restore 6
  76              		.cfi_restore 5
  77              		.cfi_restore 4
  78              		.cfi_def_cfa_offset 0
 702:src/stats.c   ****   RandS2 = TAUSWORTHE (RandS2,  2, 25, 4294967288UL, 4);
  79              		.loc 1 702 10 view .LVU17
  80 0046 C3F8D017 		str	r1, [r3, #2000]
 703:src/stats.c   ****   RandS3 = TAUSWORTHE (RandS3,  3, 11, 4294967280UL, 17);
ARM GAS  /tmp/ccUzZr56.s 			page 15


  81              		.loc 1 703 3 is_stmt 1 view .LVU18
 704:src/stats.c   **** 
  82              		.loc 1 704 3 view .LVU19
 704:src/stats.c   **** 
  83              		.loc 1 704 10 is_stmt 0 view .LVU20
  84 004a C3F8D827 		str	r2, [r3, #2008]
 706:src/stats.c   **** }
  85              		.loc 1 706 3 is_stmt 1 view .LVU21
  86              		.loc 1 707 1 is_stmt 0 view .LVU22
  87 004e 7047     		bx	lr
  88              	.L5:
  89              		.align	2
  90              	.L4:
  91 0050 00000000 		.word	PersistentRam
  92 0054 00E0FFFF 		.word	-8192
  93 0058 0000E0FF 		.word	-2097152
  94              		.cfi_endproc
  95              	.LFE35:
  97              		.section	.text.taus_seed,"ax",%progbits
  98              		.align	1
  99              		.p2align 2,,3
 100              		.syntax unified
 101              		.thumb
 102              		.thumb_func
 103              		.fpu fpv4-sp-d16
 105              	taus_seed:
 106              	.LVL0:
 107              	.LFB36:
 708:src/stats.c   **** 
 709:src/stats.c   **** static void taus_seed(unsigned long int s) {
 108              		.loc 1 709 44 is_stmt 1 view -0
 109              		.cfi_startproc
 110              		@ args = 0, pretend = 0, frame = 0
 111              		@ frame_needed = 0, uses_anonymous_args = 0
 710:src/stats.c   **** 	int i;
 112              		.loc 1 710 2 view .LVU24
 711:src/stats.c   **** 
 712:src/stats.c   **** 	if (s == 0)
 113              		.loc 1 712 2 view .LVU25
 114 0000 0128     		cmp	r0, #1
 713:src/stats.c   **** 		s = 1;
 714:src/stats.c   **** #define LCG(n) ((69069 * n) & 0xffffffffUL)
 715:src/stats.c   **** 	RandS1 = LCG (s);
 115              		.loc 1 715 11 is_stmt 0 view .LVU26
 116 0002 1A4B     		ldr	r3, .L15
 117 0004 38BF     		it	cc
 118 0006 0120     		movcc	r0, #1
 119              	.LVL1:
 120              		.loc 1 715 2 is_stmt 1 view .LVU27
 121              		.loc 1 715 11 is_stmt 0 view .LVU28
 122 0008 03FB00F1 		mul	r1, r3, r0
 716:src/stats.c   **** 	if (RandS1 < 2) RandS1 += 2UL;
 123              		.loc 1 716 2 is_stmt 1 view .LVU29
 124              		.loc 1 716 5 is_stmt 0 view .LVU30
 125 000c 0129     		cmp	r1, #1
 709:src/stats.c   **** 	int i;
 126              		.loc 1 709 44 view .LVU31
ARM GAS  /tmp/ccUzZr56.s 			page 16


 127 000e 10B5     		push	{r4, lr}
 128              		.cfi_def_cfa_offset 8
 129              		.cfi_offset 4, -8
 130              		.cfi_offset 14, -4
 131              		.loc 1 716 5 view .LVU32
 132 0010 1CD9     		bls	.L7
 717:src/stats.c   **** 
 718:src/stats.c   **** 	RandS2 = LCG (RandS1);
 133              		.loc 1 718 11 view .LVU33
 134 0012 174A     		ldr	r2, .L15+4
 715:src/stats.c   **** 	if (RandS1 < 2) RandS1 += 2UL;
 135              		.loc 1 715 9 view .LVU34
 136 0014 174C     		ldr	r4, .L15+8
 137              		.loc 1 718 11 view .LVU35
 138 0016 02FB00F0 		mul	r0, r2, r0
 139              	.LVL2:
 719:src/stats.c   **** 	if (RandS2 < 8) RandS2 += 8UL;
 140              		.loc 1 719 5 view .LVU36
 141 001a 0728     		cmp	r0, #7
 715:src/stats.c   **** 	if (RandS1 < 2) RandS1 += 2UL;
 142              		.loc 1 715 9 view .LVU37
 143 001c C4F8D017 		str	r1, [r4, #2000]
 718:src/stats.c   **** 	if (RandS2 < 8) RandS2 += 8UL;
 144              		.loc 1 718 2 is_stmt 1 view .LVU38
 145              		.loc 1 719 2 view .LVU39
 146              		.loc 1 719 5 is_stmt 0 view .LVU40
 147 0020 1AD8     		bhi	.L9
 148              		.loc 1 719 18 is_stmt 1 discriminator 1 view .LVU41
 149              		.loc 1 719 25 is_stmt 0 discriminator 1 view .LVU42
 150 0022 0830     		adds	r0, r0, #8
 151 0024 C4F8D407 		str	r0, [r4, #2004]
 720:src/stats.c   **** 
 721:src/stats.c   **** 	RandS3 = LCG (RandS2);
 152              		.loc 1 721 2 is_stmt 1 discriminator 1 view .LVU43
 153              		.loc 1 721 11 is_stmt 0 discriminator 1 view .LVU44
 154 0028 03FB00F3 		mul	r3, r3, r0
 722:src/stats.c   **** 	if (RandS3 < 16) RandS3 += 16UL;
 155              		.loc 1 722 2 is_stmt 1 discriminator 1 view .LVU45
 156              	.L14:
 157              		.loc 1 722 26 is_stmt 0 discriminator 1 view .LVU46
 158 002c C4F8D837 		str	r3, [r4, #2008]
 159              	.LVL3:
 723:src/stats.c   **** #undef LCG
 724:src/stats.c   **** 
 725:src/stats.c   **** 	for (i=0; i<6; i++)
 160              		.loc 1 725 12 is_stmt 1 discriminator 1 view .LVU47
 726:src/stats.c   **** 		taus_get();
 161              		.loc 1 726 3 discriminator 1 view .LVU48
 162 0030 FFF7FEFF 		bl	taus_get
 163              	.LVL4:
 725:src/stats.c   **** 		taus_get();
 164              		.loc 1 725 17 discriminator 1 view .LVU49
 725:src/stats.c   **** 		taus_get();
 165              		.loc 1 725 12 discriminator 1 view .LVU50
 166              		.loc 1 726 3 discriminator 1 view .LVU51
 167 0034 FFF7FEFF 		bl	taus_get
 168              	.LVL5:
ARM GAS  /tmp/ccUzZr56.s 			page 17


 725:src/stats.c   **** 		taus_get();
 169              		.loc 1 725 17 discriminator 1 view .LVU52
 725:src/stats.c   **** 		taus_get();
 170              		.loc 1 725 12 discriminator 1 view .LVU53
 171              		.loc 1 726 3 discriminator 1 view .LVU54
 172 0038 FFF7FEFF 		bl	taus_get
 173              	.LVL6:
 725:src/stats.c   **** 		taus_get();
 174              		.loc 1 725 17 discriminator 1 view .LVU55
 725:src/stats.c   **** 		taus_get();
 175              		.loc 1 725 12 discriminator 1 view .LVU56
 176              		.loc 1 726 3 discriminator 1 view .LVU57
 177 003c FFF7FEFF 		bl	taus_get
 178              	.LVL7:
 725:src/stats.c   **** 		taus_get();
 179              		.loc 1 725 17 discriminator 1 view .LVU58
 725:src/stats.c   **** 		taus_get();
 180              		.loc 1 725 12 discriminator 1 view .LVU59
 181              		.loc 1 726 3 discriminator 1 view .LVU60
 182 0040 FFF7FEFF 		bl	taus_get
 183              	.LVL8:
 725:src/stats.c   **** 		taus_get();
 184              		.loc 1 725 17 discriminator 1 view .LVU61
 725:src/stats.c   **** 		taus_get();
 185              		.loc 1 725 12 discriminator 1 view .LVU62
 186              		.loc 1 726 3 discriminator 1 view .LVU63
 727:src/stats.c   **** }
 187              		.loc 1 727 1 is_stmt 0 discriminator 1 view .LVU64
 188 0044 BDE81040 		pop	{r4, lr}
 189              		.cfi_remember_state
 190              		.cfi_restore 14
 191              		.cfi_restore 4
 192              		.cfi_def_cfa_offset 0
 726:src/stats.c   **** 		taus_get();
 193              		.loc 1 726 3 discriminator 1 view .LVU65
 194 0048 FFF7FEBF 		b	taus_get
 195              	.LVL9:
 196              	.L7:
 197              		.cfi_restore_state
 716:src/stats.c   **** 
 198              		.loc 1 716 18 is_stmt 1 discriminator 1 view .LVU66
 716:src/stats.c   **** 
 199              		.loc 1 716 25 is_stmt 0 discriminator 1 view .LVU67
 200 004c 094C     		ldr	r4, .L15+8
 201 004e 0231     		adds	r1, r1, #2
 718:src/stats.c   **** 	if (RandS2 < 8) RandS2 += 8UL;
 202              		.loc 1 718 11 discriminator 1 view .LVU68
 203 0050 03FB01F0 		mul	r0, r3, r1
 204              	.LVL10:
 716:src/stats.c   **** 
 205              		.loc 1 716 25 discriminator 1 view .LVU69
 206 0054 C4F8D017 		str	r1, [r4, #2000]
 718:src/stats.c   **** 	if (RandS2 < 8) RandS2 += 8UL;
 207              		.loc 1 718 2 is_stmt 1 discriminator 1 view .LVU70
 719:src/stats.c   **** 
 208              		.loc 1 719 2 discriminator 1 view .LVU71
 209              	.L9:
ARM GAS  /tmp/ccUzZr56.s 			page 18


 721:src/stats.c   **** 	if (RandS3 < 16) RandS3 += 16UL;
 210              		.loc 1 721 11 is_stmt 0 view .LVU72
 211 0058 044B     		ldr	r3, .L15
 718:src/stats.c   **** 	if (RandS2 < 8) RandS2 += 8UL;
 212              		.loc 1 718 9 view .LVU73
 213 005a C4F8D407 		str	r0, [r4, #2004]
 721:src/stats.c   **** 	if (RandS3 < 16) RandS3 += 16UL;
 214              		.loc 1 721 2 is_stmt 1 view .LVU74
 721:src/stats.c   **** 	if (RandS3 < 16) RandS3 += 16UL;
 215              		.loc 1 721 11 is_stmt 0 view .LVU75
 216 005e 03FB00F3 		mul	r3, r3, r0
 722:src/stats.c   **** #undef LCG
 217              		.loc 1 722 2 is_stmt 1 view .LVU76
 722:src/stats.c   **** #undef LCG
 218              		.loc 1 722 5 is_stmt 0 view .LVU77
 219 0062 0F2B     		cmp	r3, #15
 722:src/stats.c   **** #undef LCG
 220              		.loc 1 722 26 view .LVU78
 221 0064 98BF     		it	ls
 222 0066 1033     		addls	r3, r3, #16
 223 0068 E0E7     		b	.L14
 224              	.L16:
 225 006a 00BF     		.align	2
 226              	.L15:
 227 006c CD0D0100 		.word	69069
 228 0070 2976581C 		.word	475559465
 229 0074 00000000 		.word	PersistentRam
 230              		.cfi_endproc
 231              	.LFE36:
 233              		.section	.text.sigop128,"ax",%progbits
 234              		.align	1
 235              		.p2align 2,,3
 236              		.syntax unified
 237              		.thumb
 238              		.thumb_func
 239              		.fpu fpv4-sp-d16
 241              	sigop128:
 242              	.LVL11:
 243              	.LFB8:
 151:src/stats.c   **** 	decNumber t, u;
 244              		.loc 1 151 126 is_stmt 1 view -0
 245              		.cfi_startproc
 246              		@ args = 0, pretend = 0, frame = 72
 247              		@ frame_needed = 0, uses_anonymous_args = 0
 152:src/stats.c   **** 
 248              		.loc 1 152 2 view .LVU80
 154:src/stats.c   **** 	(*op)(&u, &t, a);
 249              		.loc 1 154 2 view .LVU81
 151:src/stats.c   **** 	decNumber t, u;
 250              		.loc 1 151 126 is_stmt 0 view .LVU82
 251 0000 70B5     		push	{r4, r5, r6, lr}
 252              		.cfi_def_cfa_offset 16
 253              		.cfi_offset 4, -16
 254              		.cfi_offset 5, -12
 255              		.cfi_offset 6, -8
 256              		.cfi_offset 14, -4
 257 0002 92B0     		sub	sp, sp, #72
ARM GAS  /tmp/ccUzZr56.s 			page 19


 258              		.cfi_def_cfa_offset 88
 151:src/stats.c   **** 	decNumber t, u;
 259              		.loc 1 151 126 view .LVU83
 260 0004 0E46     		mov	r6, r1
 154:src/stats.c   **** 	(*op)(&u, &t, a);
 261              		.loc 1 154 2 view .LVU84
 262 0006 6946     		mov	r1, sp
 263              	.LVL12:
 151:src/stats.c   **** 	decNumber t, u;
 264              		.loc 1 151 126 view .LVU85
 265 0008 1546     		mov	r5, r2
 266 000a 0446     		mov	r4, r0
 154:src/stats.c   **** 	(*op)(&u, &t, a);
 267              		.loc 1 154 2 view .LVU86
 268 000c FFF7FEFF 		bl	decimal128ToNumber
 269              	.LVL13:
 155:src/stats.c   **** 	packed128_from_number(r, &u);
 270              		.loc 1 155 2 is_stmt 1 view .LVU87
 155:src/stats.c   **** 	packed128_from_number(r, &u);
 271              		.loc 1 155 3 is_stmt 0 view .LVU88
 272 0010 3246     		mov	r2, r6
 273 0012 6946     		mov	r1, sp
 274 0014 09A8     		add	r0, sp, #36
 275 0016 A847     		blx	r5
 276              	.LVL14:
 156:src/stats.c   **** }
 277              		.loc 1 156 2 is_stmt 1 view .LVU89
 278 0018 09A9     		add	r1, sp, #36
 279 001a 2046     		mov	r0, r4
 280 001c FFF7FEFF 		bl	packed128_from_number
 281              	.LVL15:
 157:src/stats.c   **** 
 282              		.loc 1 157 1 is_stmt 0 view .LVU90
 283 0020 12B0     		add	sp, sp, #72
 284              		.cfi_def_cfa_offset 16
 285              		@ sp needed
 286 0022 70BD     		pop	{r4, r5, r6, pc}
 157:src/stats.c   **** 
 287              		.loc 1 157 1 view .LVU91
 288              		.cfi_endproc
 289              	.LFE8:
 291              		.section	.text.sigop,"ax",%progbits
 292              		.align	1
 293              		.p2align 2,,3
 294              		.syntax unified
 295              		.thumb
 296              		.thumb_func
 297              		.fpu fpv4-sp-d16
 299              	sigop:
 300              	.LVL16:
 301              	.LFB7:
 143:src/stats.c   **** 	decNumber t, u;
 302              		.loc 1 143 122 is_stmt 1 view -0
 303              		.cfi_startproc
 304              		@ args = 0, pretend = 0, frame = 72
 305              		@ frame_needed = 0, uses_anonymous_args = 0
 144:src/stats.c   **** 
ARM GAS  /tmp/ccUzZr56.s 			page 20


 306              		.loc 1 144 2 view .LVU93
 146:src/stats.c   **** 	(*op)(&u, &t, a);
 307              		.loc 1 146 2 view .LVU94
 143:src/stats.c   **** 	decNumber t, u;
 308              		.loc 1 143 122 is_stmt 0 view .LVU95
 309 0000 70B5     		push	{r4, r5, r6, lr}
 310              		.cfi_def_cfa_offset 16
 311              		.cfi_offset 4, -16
 312              		.cfi_offset 5, -12
 313              		.cfi_offset 6, -8
 314              		.cfi_offset 14, -4
 315 0002 92B0     		sub	sp, sp, #72
 316              		.cfi_def_cfa_offset 88
 143:src/stats.c   **** 	decNumber t, u;
 317              		.loc 1 143 122 view .LVU96
 318 0004 0E46     		mov	r6, r1
 146:src/stats.c   **** 	(*op)(&u, &t, a);
 319              		.loc 1 146 2 view .LVU97
 320 0006 6946     		mov	r1, sp
 321              	.LVL17:
 143:src/stats.c   **** 	decNumber t, u;
 322              		.loc 1 143 122 view .LVU98
 323 0008 1546     		mov	r5, r2
 324 000a 0446     		mov	r4, r0
 146:src/stats.c   **** 	(*op)(&u, &t, a);
 325              		.loc 1 146 2 view .LVU99
 326 000c FFF7FEFF 		bl	decimal64ToNumber
 327              	.LVL18:
 147:src/stats.c   **** 	packed_from_number(r, &u);
 328              		.loc 1 147 2 is_stmt 1 view .LVU100
 147:src/stats.c   **** 	packed_from_number(r, &u);
 329              		.loc 1 147 3 is_stmt 0 view .LVU101
 330 0010 3246     		mov	r2, r6
 331 0012 6946     		mov	r1, sp
 332 0014 09A8     		add	r0, sp, #36
 333 0016 A847     		blx	r5
 334              	.LVL19:
 148:src/stats.c   **** }
 335              		.loc 1 148 2 is_stmt 1 view .LVU102
 336 0018 09A9     		add	r1, sp, #36
 337 001a 2046     		mov	r0, r4
 338 001c FFF7FEFF 		bl	packed_from_number
 339              	.LVL20:
 149:src/stats.c   **** 
 340              		.loc 1 149 1 is_stmt 0 view .LVU103
 341 0020 12B0     		add	sp, sp, #72
 342              		.cfi_def_cfa_offset 16
 343              		@ sp needed
 344 0022 70BD     		pop	{r4, r5, r6, pc}
 149:src/stats.c   **** 
 345              		.loc 1 149 1 view .LVU104
 346              		.cfi_endproc
 347              	.LFE7:
 349              		.section	.text.sigma_helper,"ax",%progbits
 350              		.align	1
 351              		.p2align 2,,3
 352              		.syntax unified
ARM GAS  /tmp/ccUzZr56.s 			page 21


 353              		.thumb
 354              		.thumb_func
 355              		.fpu fpv4-sp-d16
 357              	sigma_helper:
 358              	.LVL21:
 359              	.LFB11:
 177:src/stats.c   **** 	decNumber lx, ly;
 360              		.loc 1 177 135 is_stmt 1 view -0
 361              		.cfi_startproc
 362              		@ args = 0, pretend = 0, frame = 112
 363              		@ frame_needed = 0, uses_anonymous_args = 0
 178:src/stats.c   **** 
 364              		.loc 1 178 2 view .LVU106
 180:src/stats.c   **** 	sigop(&sigmaY, y, op);
 365              		.loc 1 180 2 view .LVU107
 177:src/stats.c   **** 	decNumber lx, ly;
 366              		.loc 1 177 135 is_stmt 0 view .LVU108
 367 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 368              		.cfi_def_cfa_offset 24
 369              		.cfi_offset 4, -24
 370              		.cfi_offset 5, -20
 371              		.cfi_offset 6, -16
 372              		.cfi_offset 7, -12
 373              		.cfi_offset 8, -8
 374              		.cfi_offset 14, -4
 180:src/stats.c   **** 	sigop(&sigmaY, y, op);
 375              		.loc 1 180 9 view .LVU109
 376 0004 4F4D     		ldr	r5, .L23
 180:src/stats.c   **** 	sigop(&sigmaY, y, op);
 377              		.loc 1 180 2 view .LVU110
 378 0006 2B68     		ldr	r3, [r5]
 177:src/stats.c   **** 	decNumber lx, ly;
 379              		.loc 1 177 135 view .LVU111
 380 0008 0446     		mov	r4, r0
 381 000a 9CB0     		sub	sp, sp, #112
 382              		.cfi_def_cfa_offset 136
 180:src/stats.c   **** 	sigop(&sigmaY, y, op);
 383              		.loc 1 180 2 view .LVU112
 384 000c 03F14000 		add	r0, r3, #64
 385              	.LVL22:
 177:src/stats.c   **** 	decNumber lx, ly;
 386              		.loc 1 177 135 view .LVU113
 387 0010 1646     		mov	r6, r2
 180:src/stats.c   **** 	sigop(&sigmaY, y, op);
 388              		.loc 1 180 2 view .LVU114
 389 0012 2246     		mov	r2, r4
 390              	.LVL23:
 177:src/stats.c   **** 	decNumber lx, ly;
 391              		.loc 1 177 135 view .LVU115
 392 0014 0F46     		mov	r7, r1
 180:src/stats.c   **** 	sigop(&sigmaY, y, op);
 393              		.loc 1 180 2 view .LVU116
 394 0016 FFF7FEFF 		bl	sigop
 395              	.LVL24:
 181:src/stats.c   **** 	mulop128(&sigmaX2, x, x, op);
 396              		.loc 1 181 2 is_stmt 1 view .LVU117
 397 001a 2868     		ldr	r0, [r5]
ARM GAS  /tmp/ccUzZr56.s 			page 22


 398 001c 2246     		mov	r2, r4
 399 001e 3146     		mov	r1, r6
 400 0020 4830     		adds	r0, r0, #72
 401 0022 FFF7FEFF 		bl	sigop
 402              	.LVL25:
 182:src/stats.c   **** 	mulop128(&sigmaY2, y, y, op);
 403              		.loc 1 182 2 view .LVU118
 404 0026 2868     		ldr	r0, [r5]
 405              	.LBB28:
 406              	.LBB29:
 171:src/stats.c   **** }
 407              		.loc 1 171 14 is_stmt 0 view .LVU119
 408 0028 3A46     		mov	r2, r7
 409 002a 3946     		mov	r1, r7
 410              	.LBE29:
 411              	.LBE28:
 182:src/stats.c   **** 	mulop128(&sigmaY2, y, y, op);
 412              		.loc 1 182 2 view .LVU120
 413 002c 00F11008 		add	r8, r0, #16
 414              	.LVL26:
 415              	.LBB31:
 416              	.LBI28:
 168:src/stats.c   **** 	decNumber t;
 417              		.loc 1 168 13 is_stmt 1 view .LVU121
 418              	.LBB30:
 169:src/stats.c   **** 
 419              		.loc 1 169 2 view .LVU122
 171:src/stats.c   **** }
 420              		.loc 1 171 2 view .LVU123
 171:src/stats.c   **** }
 421              		.loc 1 171 14 is_stmt 0 view .LVU124
 422 0030 13A8     		add	r0, sp, #76
 423 0032 FFF7FEFF 		bl	dn_multiply
 424              	.LVL27:
 171:src/stats.c   **** }
 425              		.loc 1 171 2 view .LVU125
 426 0036 2246     		mov	r2, r4
 171:src/stats.c   **** }
 427              		.loc 1 171 14 view .LVU126
 428 0038 0146     		mov	r1, r0
 171:src/stats.c   **** }
 429              		.loc 1 171 2 view .LVU127
 430 003a 4046     		mov	r0, r8
 431 003c FFF7FEFF 		bl	sigop128
 432              	.LVL28:
 171:src/stats.c   **** }
 433              		.loc 1 171 2 view .LVU128
 434              	.LBE30:
 435              	.LBE31:
 183:src/stats.c   **** 	mulop128(&sigmaXY, x, y, op);
 436              		.loc 1 183 2 is_stmt 1 view .LVU129
 437 0040 2868     		ldr	r0, [r5]
 438              	.LBB32:
 439              	.LBB33:
 171:src/stats.c   **** }
 440              		.loc 1 171 14 is_stmt 0 view .LVU130
 441 0042 3246     		mov	r2, r6
ARM GAS  /tmp/ccUzZr56.s 			page 23


 442 0044 3146     		mov	r1, r6
 443              	.LBE33:
 444              	.LBE32:
 183:src/stats.c   **** 	mulop128(&sigmaXY, x, y, op);
 445              		.loc 1 183 2 view .LVU131
 446 0046 00F12008 		add	r8, r0, #32
 447              	.LVL29:
 448              	.LBB35:
 449              	.LBI32:
 168:src/stats.c   **** 	decNumber t;
 450              		.loc 1 168 13 is_stmt 1 view .LVU132
 451              	.LBB34:
 169:src/stats.c   **** 
 452              		.loc 1 169 2 view .LVU133
 171:src/stats.c   **** }
 453              		.loc 1 171 2 view .LVU134
 171:src/stats.c   **** }
 454              		.loc 1 171 14 is_stmt 0 view .LVU135
 455 004a 13A8     		add	r0, sp, #76
 456 004c FFF7FEFF 		bl	dn_multiply
 457              	.LVL30:
 171:src/stats.c   **** }
 458              		.loc 1 171 2 view .LVU136
 459 0050 2246     		mov	r2, r4
 171:src/stats.c   **** }
 460              		.loc 1 171 14 view .LVU137
 461 0052 0146     		mov	r1, r0
 171:src/stats.c   **** }
 462              		.loc 1 171 2 view .LVU138
 463 0054 4046     		mov	r0, r8
 464 0056 FFF7FEFF 		bl	sigop128
 465              	.LVL31:
 171:src/stats.c   **** }
 466              		.loc 1 171 2 view .LVU139
 467              	.LBE34:
 468              	.LBE35:
 184:src/stats.c   **** 
 469              		.loc 1 184 2 is_stmt 1 view .LVU140
 470 005a 2868     		ldr	r0, [r5]
 471              	.LBB36:
 472              	.LBB37:
 171:src/stats.c   **** }
 473              		.loc 1 171 14 is_stmt 0 view .LVU141
 474 005c 3246     		mov	r2, r6
 475 005e 3946     		mov	r1, r7
 476              	.LBE37:
 477              	.LBE36:
 184:src/stats.c   **** 
 478              		.loc 1 184 2 view .LVU142
 479 0060 00F13008 		add	r8, r0, #48
 480              	.LVL32:
 481              	.LBB39:
 482              	.LBI36:
 168:src/stats.c   **** 	decNumber t;
 483              		.loc 1 168 13 is_stmt 1 view .LVU143
 484              	.LBB38:
 169:src/stats.c   **** 
ARM GAS  /tmp/ccUzZr56.s 			page 24


 485              		.loc 1 169 2 view .LVU144
 171:src/stats.c   **** }
 486              		.loc 1 171 2 view .LVU145
 171:src/stats.c   **** }
 487              		.loc 1 171 14 is_stmt 0 view .LVU146
 488 0064 13A8     		add	r0, sp, #76
 489 0066 FFF7FEFF 		bl	dn_multiply
 490              	.LVL33:
 171:src/stats.c   **** }
 491              		.loc 1 171 2 view .LVU147
 492 006a 2246     		mov	r2, r4
 171:src/stats.c   **** }
 493              		.loc 1 171 14 view .LVU148
 494 006c 0146     		mov	r1, r0
 171:src/stats.c   **** }
 495              		.loc 1 171 2 view .LVU149
 496 006e 4046     		mov	r0, r8
 497 0070 FFF7FEFF 		bl	sigop128
 498              	.LVL34:
 171:src/stats.c   **** }
 499              		.loc 1 171 2 view .LVU150
 500              	.LBE38:
 501              	.LBE39:
 186:src/stats.c   **** 	mulop128(&sigmaX2Y, &lx, y, op);
 502              		.loc 1 186 2 is_stmt 1 view .LVU151
 503 0074 3946     		mov	r1, r7
 504 0076 01A8     		add	r0, sp, #4
 505 0078 FFF7FEFF 		bl	decNumberSquare
 506              	.LVL35:
 187:src/stats.c   **** 
 507              		.loc 1 187 2 view .LVU152
 508              	.LBB40:
 509              	.LBB41:
 171:src/stats.c   **** }
 510              		.loc 1 171 14 is_stmt 0 view .LVU153
 511 007c 3246     		mov	r2, r6
 512 007e 01A9     		add	r1, sp, #4
 513 0080 13A8     		add	r0, sp, #76
 514              	.LBE41:
 515              	.LBE40:
 187:src/stats.c   **** 
 516              		.loc 1 187 2 view .LVU154
 517 0082 D5F80080 		ldr	r8, [r5]
 518              	.LVL36:
 519              	.LBB43:
 520              	.LBI40:
 168:src/stats.c   **** 	decNumber t;
 521              		.loc 1 168 13 is_stmt 1 view .LVU155
 522              	.LBB42:
 169:src/stats.c   **** 
 523              		.loc 1 169 2 view .LVU156
 171:src/stats.c   **** }
 524              		.loc 1 171 2 view .LVU157
 171:src/stats.c   **** }
 525              		.loc 1 171 14 is_stmt 0 view .LVU158
 526 0086 FFF7FEFF 		bl	dn_multiply
 527              	.LVL37:
ARM GAS  /tmp/ccUzZr56.s 			page 25


 171:src/stats.c   **** }
 528              		.loc 1 171 2 view .LVU159
 529 008a 2246     		mov	r2, r4
 171:src/stats.c   **** }
 530              		.loc 1 171 14 view .LVU160
 531 008c 0146     		mov	r1, r0
 171:src/stats.c   **** }
 532              		.loc 1 171 2 view .LVU161
 533 008e 4046     		mov	r0, r8
 534 0090 FFF7FEFF 		bl	sigop128
 535              	.LVL38:
 171:src/stats.c   **** }
 536              		.loc 1 171 2 view .LVU162
 537              	.LBE42:
 538              	.LBE43:
 192:src/stats.c   **** 	dn_ln(&ly, y);
 539              		.loc 1 192 2 is_stmt 1 view .LVU163
 540 0094 3946     		mov	r1, r7
 541 0096 01A8     		add	r0, sp, #4
 542 0098 FFF7FEFF 		bl	dn_ln
 543              	.LVL39:
 193:src/stats.c   **** 
 544              		.loc 1 193 2 view .LVU164
 545 009c 3146     		mov	r1, r6
 546 009e 0AA8     		add	r0, sp, #40
 547 00a0 FFF7FEFF 		bl	dn_ln
 548              	.LVL40:
 195:src/stats.c   **** 	sigop(&sigmalnY, &ly, op);
 549              		.loc 1 195 2 view .LVU165
 550 00a4 2868     		ldr	r0, [r5]
 551 00a6 2246     		mov	r2, r4
 552 00a8 01A9     		add	r1, sp, #4
 553 00aa 5030     		adds	r0, r0, #80
 554 00ac FFF7FEFF 		bl	sigop
 555              	.LVL41:
 196:src/stats.c   **** 	mulop(&sigmalnXlnX, &lx, &lx, op);
 556              		.loc 1 196 2 view .LVU166
 557 00b0 2868     		ldr	r0, [r5]
 558 00b2 2246     		mov	r2, r4
 559 00b4 0AA9     		add	r1, sp, #40
 560 00b6 6030     		adds	r0, r0, #96
 561 00b8 FFF7FEFF 		bl	sigop
 562              	.LVL42:
 197:src/stats.c   **** 	mulop(&sigmalnYlnY, &ly, &ly, op);
 563              		.loc 1 197 2 view .LVU167
 564 00bc 2868     		ldr	r0, [r5]
 565              	.LBB44:
 566              	.LBB45:
 165:src/stats.c   **** }
 567              		.loc 1 165 11 is_stmt 0 view .LVU168
 568 00be 01AA     		add	r2, sp, #4
 569              	.LBE45:
 570              	.LBE44:
 197:src/stats.c   **** 	mulop(&sigmalnYlnY, &ly, &ly, op);
 571              		.loc 1 197 2 view .LVU169
 572 00c0 00F15808 		add	r8, r0, #88
 573              	.LVL43:
ARM GAS  /tmp/ccUzZr56.s 			page 26


 574              	.LBB47:
 575              	.LBI44:
 162:src/stats.c   **** 	decNumber t;
 576              		.loc 1 162 13 is_stmt 1 view .LVU170
 577              	.LBB46:
 163:src/stats.c   **** 
 578              		.loc 1 163 2 view .LVU171
 165:src/stats.c   **** }
 579              		.loc 1 165 2 view .LVU172
 165:src/stats.c   **** }
 580              		.loc 1 165 11 is_stmt 0 view .LVU173
 581 00c4 1146     		mov	r1, r2
 582 00c6 13A8     		add	r0, sp, #76
 583 00c8 FFF7FEFF 		bl	dn_multiply
 584              	.LVL44:
 165:src/stats.c   **** }
 585              		.loc 1 165 2 view .LVU174
 586 00cc 2246     		mov	r2, r4
 165:src/stats.c   **** }
 587              		.loc 1 165 11 view .LVU175
 588 00ce 0146     		mov	r1, r0
 165:src/stats.c   **** }
 589              		.loc 1 165 2 view .LVU176
 590 00d0 4046     		mov	r0, r8
 591 00d2 FFF7FEFF 		bl	sigop
 592              	.LVL45:
 165:src/stats.c   **** }
 593              		.loc 1 165 2 view .LVU177
 594              	.LBE46:
 595              	.LBE47:
 198:src/stats.c   **** 	mulop(&sigmalnXlnY, &lx, &ly, op);
 596              		.loc 1 198 2 is_stmt 1 view .LVU178
 597 00d6 2868     		ldr	r0, [r5]
 598              	.LBB48:
 599              	.LBB49:
 165:src/stats.c   **** }
 600              		.loc 1 165 11 is_stmt 0 view .LVU179
 601 00d8 0AAA     		add	r2, sp, #40
 602              	.LBE49:
 603              	.LBE48:
 198:src/stats.c   **** 	mulop(&sigmalnXlnY, &lx, &ly, op);
 604              		.loc 1 198 2 view .LVU180
 605 00da 00F16808 		add	r8, r0, #104
 606              	.LVL46:
 607              	.LBB51:
 608              	.LBI48:
 162:src/stats.c   **** 	decNumber t;
 609              		.loc 1 162 13 is_stmt 1 view .LVU181
 610              	.LBB50:
 163:src/stats.c   **** 
 611              		.loc 1 163 2 view .LVU182
 165:src/stats.c   **** }
 612              		.loc 1 165 2 view .LVU183
 165:src/stats.c   **** }
 613              		.loc 1 165 11 is_stmt 0 view .LVU184
 614 00de 1146     		mov	r1, r2
 615 00e0 13A8     		add	r0, sp, #76
ARM GAS  /tmp/ccUzZr56.s 			page 27


 616 00e2 FFF7FEFF 		bl	dn_multiply
 617              	.LVL47:
 165:src/stats.c   **** }
 618              		.loc 1 165 2 view .LVU185
 619 00e6 2246     		mov	r2, r4
 165:src/stats.c   **** }
 620              		.loc 1 165 11 view .LVU186
 621 00e8 0146     		mov	r1, r0
 165:src/stats.c   **** }
 622              		.loc 1 165 2 view .LVU187
 623 00ea 4046     		mov	r0, r8
 624 00ec FFF7FEFF 		bl	sigop
 625              	.LVL48:
 165:src/stats.c   **** }
 626              		.loc 1 165 2 view .LVU188
 627              	.LBE50:
 628              	.LBE51:
 199:src/stats.c   **** 	mulop(&sigmaXlnY, x, &ly, op);
 629              		.loc 1 199 2 is_stmt 1 view .LVU189
 630 00f0 2868     		ldr	r0, [r5]
 631              	.LBB52:
 632              	.LBB53:
 165:src/stats.c   **** }
 633              		.loc 1 165 11 is_stmt 0 view .LVU190
 634 00f2 0AAA     		add	r2, sp, #40
 635              	.LBE53:
 636              	.LBE52:
 199:src/stats.c   **** 	mulop(&sigmaXlnY, x, &ly, op);
 637              		.loc 1 199 2 view .LVU191
 638 00f4 00F17008 		add	r8, r0, #112
 639              	.LVL49:
 640              	.LBB55:
 641              	.LBI52:
 162:src/stats.c   **** 	decNumber t;
 642              		.loc 1 162 13 is_stmt 1 view .LVU192
 643              	.LBB54:
 163:src/stats.c   **** 
 644              		.loc 1 163 2 view .LVU193
 165:src/stats.c   **** }
 645              		.loc 1 165 2 view .LVU194
 165:src/stats.c   **** }
 646              		.loc 1 165 11 is_stmt 0 view .LVU195
 647 00f8 01A9     		add	r1, sp, #4
 648              	.LVL50:
 165:src/stats.c   **** }
 649              		.loc 1 165 11 view .LVU196
 650 00fa 13A8     		add	r0, sp, #76
 651 00fc FFF7FEFF 		bl	dn_multiply
 652              	.LVL51:
 165:src/stats.c   **** }
 653              		.loc 1 165 2 view .LVU197
 654 0100 2246     		mov	r2, r4
 165:src/stats.c   **** }
 655              		.loc 1 165 11 view .LVU198
 656 0102 0146     		mov	r1, r0
 165:src/stats.c   **** }
 657              		.loc 1 165 2 view .LVU199
ARM GAS  /tmp/ccUzZr56.s 			page 28


 658 0104 4046     		mov	r0, r8
 659 0106 FFF7FEFF 		bl	sigop
 660              	.LVL52:
 165:src/stats.c   **** }
 661              		.loc 1 165 2 view .LVU200
 662              	.LBE54:
 663              	.LBE55:
 200:src/stats.c   **** 	mulop(&sigmaYlnX, y, &lx, op);
 664              		.loc 1 200 2 is_stmt 1 view .LVU201
 665 010a 2868     		ldr	r0, [r5]
 666              	.LBB56:
 667              	.LBB57:
 165:src/stats.c   **** }
 668              		.loc 1 165 11 is_stmt 0 view .LVU202
 669 010c 3946     		mov	r1, r7
 670 010e 0AAA     		add	r2, sp, #40
 671              	.LBE57:
 672              	.LBE56:
 200:src/stats.c   **** 	mulop(&sigmaYlnX, y, &lx, op);
 673              		.loc 1 200 2 view .LVU203
 674 0110 00F17807 		add	r7, r0, #120
 675              	.LVL53:
 676              	.LBB59:
 677              	.LBI56:
 162:src/stats.c   **** 	decNumber t;
 678              		.loc 1 162 13 is_stmt 1 view .LVU204
 679              	.LBB58:
 163:src/stats.c   **** 
 680              		.loc 1 163 2 view .LVU205
 165:src/stats.c   **** }
 681              		.loc 1 165 2 view .LVU206
 165:src/stats.c   **** }
 682              		.loc 1 165 11 is_stmt 0 view .LVU207
 683 0114 13A8     		add	r0, sp, #76
 684 0116 FFF7FEFF 		bl	dn_multiply
 685              	.LVL54:
 165:src/stats.c   **** }
 686              		.loc 1 165 2 view .LVU208
 687 011a 2246     		mov	r2, r4
 165:src/stats.c   **** }
 688              		.loc 1 165 11 view .LVU209
 689 011c 0146     		mov	r1, r0
 165:src/stats.c   **** }
 690              		.loc 1 165 2 view .LVU210
 691 011e 3846     		mov	r0, r7
 692 0120 FFF7FEFF 		bl	sigop
 693              	.LVL55:
 165:src/stats.c   **** }
 694              		.loc 1 165 2 view .LVU211
 695              	.LBE58:
 696              	.LBE59:
 201:src/stats.c   **** }
 697              		.loc 1 201 2 is_stmt 1 view .LVU212
 698              	.LBB60:
 699              	.LBB61:
 165:src/stats.c   **** }
 700              		.loc 1 165 11 is_stmt 0 view .LVU213
ARM GAS  /tmp/ccUzZr56.s 			page 29


 701 0124 3146     		mov	r1, r6
 702 0126 01AA     		add	r2, sp, #4
 703 0128 13A8     		add	r0, sp, #76
 704              	.LBE61:
 705              	.LBE60:
 201:src/stats.c   **** }
 706              		.loc 1 201 2 view .LVU214
 707 012a 2D68     		ldr	r5, [r5]
 708              	.LBB64:
 709              	.LBB62:
 165:src/stats.c   **** }
 710              		.loc 1 165 11 view .LVU215
 711 012c FFF7FEFF 		bl	dn_multiply
 712              	.LVL56:
 713              	.LBE62:
 714              	.LBE64:
 201:src/stats.c   **** }
 715              		.loc 1 201 2 view .LVU216
 716 0130 8035     		adds	r5, r5, #128
 717              	.LVL57:
 718              	.LBB65:
 719              	.LBI60:
 162:src/stats.c   **** 	decNumber t;
 720              		.loc 1 162 13 is_stmt 1 view .LVU217
 721              	.LBB63:
 163:src/stats.c   **** 
 722              		.loc 1 163 2 view .LVU218
 165:src/stats.c   **** }
 723              		.loc 1 165 2 view .LVU219
 165:src/stats.c   **** }
 724              		.loc 1 165 11 is_stmt 0 view .LVU220
 725 0132 0146     		mov	r1, r0
 165:src/stats.c   **** }
 726              		.loc 1 165 2 view .LVU221
 727 0134 2246     		mov	r2, r4
 728 0136 2846     		mov	r0, r5
 729 0138 FFF7FEFF 		bl	sigop
 730              	.LVL58:
 165:src/stats.c   **** }
 731              		.loc 1 165 2 view .LVU222
 732              	.LBE63:
 733              	.LBE65:
 202:src/stats.c   **** 
 734              		.loc 1 202 1 view .LVU223
 735 013c 1CB0     		add	sp, sp, #112
 736              		.cfi_def_cfa_offset 24
 737              		@ sp needed
 738 013e BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 739              	.LVL59:
 740              	.L24:
 202:src/stats.c   **** 
 741              		.loc 1 202 1 view .LVU224
 742 0142 00BF     		.align	2
 743              	.L23:
 744 0144 00000000 		.word	StatRegs
 745              		.cfi_endproc
 746              	.LFE11:
ARM GAS  /tmp/ccUzZr56.s 			page 30


 748              		.section	.text.correlation,"ax",%progbits
 749              		.align	1
 750              		.p2align 2,,3
 751              		.syntax unified
 752              		.thumb
 753              		.thumb_func
 754              		.fpu fpv4-sp-d16
 756              	correlation:
 757              	.LVL60:
 758              	.LFB28:
 535:src/stats.c   **** 	decNumber N, u, v, w;
 759              		.loc 1 535 65 is_stmt 1 view -0
 760              		.cfi_startproc
 761              		@ args = 0, pretend = 0, frame = 328
 762              		@ frame_needed = 0, uses_anonymous_args = 0
 536:src/stats.c   **** 	decNumber sx, sy, sxx, syy, sxy;
 763              		.loc 1 536 2 view .LVU226
 537:src/stats.c   **** 
 764              		.loc 1 537 2 view .LVU227
 539:src/stats.c   **** 
 765              		.loc 1 539 2 view .LVU228
 535:src/stats.c   **** 	decNumber N, u, v, w;
 766              		.loc 1 535 65 is_stmt 0 view .LVU229
 767 0000 70B5     		push	{r4, r5, r6, lr}
 768              		.cfi_def_cfa_offset 16
 769              		.cfi_offset 4, -16
 770              		.cfi_offset 5, -12
 771              		.cfi_offset 6, -8
 772              		.cfi_offset 14, -4
 773 0002 D6B0     		sub	sp, sp, #344
 774              		.cfi_def_cfa_offset 360
 539:src/stats.c   **** 
 775              		.loc 1 539 2 view .LVU230
 776 0004 4DAD     		add	r5, sp, #308
 777 0006 44AE     		add	r6, sp, #272
 778 0008 3BAB     		add	r3, sp, #236
 535:src/stats.c   **** 	decNumber N, u, v, w;
 779              		.loc 1 535 65 view .LVU231
 780 000a 0446     		mov	r4, r0
 539:src/stats.c   **** 
 781              		.loc 1 539 2 view .LVU232
 782 000c 0291     		str	r1, [sp, #8]
 783 000e 32AA     		add	r2, sp, #200
 784 0010 29A9     		add	r1, sp, #164
 785              	.LVL61:
 539:src/stats.c   **** 
 786              		.loc 1 539 2 view .LVU233
 787 0012 CDE90065 		strd	r6, r5, [sp]
 788 0016 05A8     		add	r0, sp, #20
 789              	.LVL62:
 539:src/stats.c   **** 
 790              		.loc 1 539 2 view .LVU234
 791 0018 FFF7FEFF 		bl	get_sigmas
 792              	.LVL63:
 541:src/stats.c   **** 	decNumberSquare(&u, &sx);
 793              		.loc 1 541 2 is_stmt 1 view .LVU235
 794 001c 3BAA     		add	r2, sp, #236
ARM GAS  /tmp/ccUzZr56.s 			page 31


 795 001e 05A9     		add	r1, sp, #20
 796 0020 2046     		mov	r0, r4
 797 0022 FFF7FEFF 		bl	dn_multiply
 798              	.LVL64:
 542:src/stats.c   **** 	dn_subtract(&v, t, &u);
 799              		.loc 1 542 2 view .LVU236
 800 0026 29A9     		add	r1, sp, #164
 801 0028 0EA8     		add	r0, sp, #56
 802 002a FFF7FEFF 		bl	decNumberSquare
 803              	.LVL65:
 543:src/stats.c   **** 	dn_multiply(t, &N, &syy);
 804              		.loc 1 543 2 view .LVU237
 805 002e 2146     		mov	r1, r4
 806 0030 0EAA     		add	r2, sp, #56
 807 0032 17A8     		add	r0, sp, #92
 808 0034 FFF7FEFF 		bl	dn_subtract
 809              	.LVL66:
 544:src/stats.c   **** 	decNumberSquare(&u, &sy);
 810              		.loc 1 544 2 view .LVU238
 811 0038 3246     		mov	r2, r6
 812 003a 05A9     		add	r1, sp, #20
 813 003c 2046     		mov	r0, r4
 814 003e FFF7FEFF 		bl	dn_multiply
 815              	.LVL67:
 545:src/stats.c   **** 	dn_subtract(&w, t, &u);
 816              		.loc 1 545 2 view .LVU239
 817 0042 32A9     		add	r1, sp, #200
 818 0044 0EA8     		add	r0, sp, #56
 819 0046 FFF7FEFF 		bl	decNumberSquare
 820              	.LVL68:
 546:src/stats.c   **** 	dn_multiply(t, &v, &w);
 821              		.loc 1 546 2 view .LVU240
 822 004a 2146     		mov	r1, r4
 823 004c 0EAA     		add	r2, sp, #56
 824 004e 20A8     		add	r0, sp, #128
 825 0050 FFF7FEFF 		bl	dn_subtract
 826              	.LVL69:
 547:src/stats.c   **** 	dn_sqrt(&w, t);
 827              		.loc 1 547 2 view .LVU241
 828 0054 20AA     		add	r2, sp, #128
 829 0056 17A9     		add	r1, sp, #92
 830 0058 2046     		mov	r0, r4
 831 005a FFF7FEFF 		bl	dn_multiply
 832              	.LVL70:
 548:src/stats.c   **** 	dn_multiply(t, &N, &sxy);
 833              		.loc 1 548 2 view .LVU242
 834 005e 2146     		mov	r1, r4
 835 0060 20A8     		add	r0, sp, #128
 836 0062 FFF7FEFF 		bl	dn_sqrt
 837              	.LVL71:
 549:src/stats.c   **** 	dn_multiply(&u, &sx, &sy);
 838              		.loc 1 549 2 view .LVU243
 839 0066 2A46     		mov	r2, r5
 840 0068 05A9     		add	r1, sp, #20
 841 006a 2046     		mov	r0, r4
 842 006c FFF7FEFF 		bl	dn_multiply
 843              	.LVL72:
ARM GAS  /tmp/ccUzZr56.s 			page 32


 550:src/stats.c   **** 	dn_subtract(&v, t, &u);
 844              		.loc 1 550 2 view .LVU244
 845 0070 32AA     		add	r2, sp, #200
 846 0072 29A9     		add	r1, sp, #164
 847 0074 0EA8     		add	r0, sp, #56
 848 0076 FFF7FEFF 		bl	dn_multiply
 849              	.LVL73:
 551:src/stats.c   **** 	dn_divide(t, &v, &w);
 850              		.loc 1 551 2 view .LVU245
 851 007a 0EAA     		add	r2, sp, #56
 852 007c 2146     		mov	r1, r4
 853 007e 17A8     		add	r0, sp, #92
 854 0080 FFF7FEFF 		bl	dn_subtract
 855              	.LVL74:
 552:src/stats.c   **** 
 856              		.loc 1 552 2 view .LVU246
 857 0084 17A9     		add	r1, sp, #92
 858 0086 20AA     		add	r2, sp, #128
 859 0088 2046     		mov	r0, r4
 860 008a FFF7FEFF 		bl	dn_divide
 861              	.LVL75:
 554:src/stats.c   **** 		dn_1(t);
 862              		.loc 1 554 2 view .LVU247
 554:src/stats.c   **** 		dn_1(t);
 863              		.loc 1 554 6 is_stmt 0 view .LVU248
 864 008e 0A48     		ldr	r0, .L32
 865 0090 2146     		mov	r1, r4
 866 0092 FFF7FEFF 		bl	dn_lt
 867              	.LVL76:
 554:src/stats.c   **** 		dn_1(t);
 868              		.loc 1 554 5 view .LVU249
 869 0096 20B1     		cbz	r0, .L26
 555:src/stats.c   **** 	else if (dn_lt(t, &const__1))
 870              		.loc 1 555 3 is_stmt 1 view .LVU250
 871 0098 2046     		mov	r0, r4
 872 009a FFF7FEFF 		bl	dn_1
 873              	.LVL77:
 874              	.L25:
 558:src/stats.c   **** 
 875              		.loc 1 558 1 is_stmt 0 view .LVU251
 876 009e 56B0     		add	sp, sp, #344
 877              		.cfi_remember_state
 878              		.cfi_def_cfa_offset 16
 879              		@ sp needed
 880 00a0 70BD     		pop	{r4, r5, r6, pc}
 881              	.LVL78:
 882              	.L26:
 883              		.cfi_restore_state
 556:src/stats.c   **** 		dn__1(t);
 884              		.loc 1 556 7 is_stmt 1 view .LVU252
 556:src/stats.c   **** 		dn__1(t);
 885              		.loc 1 556 11 is_stmt 0 view .LVU253
 886 00a2 0649     		ldr	r1, .L32+4
 887 00a4 2046     		mov	r0, r4
 888 00a6 FFF7FEFF 		bl	dn_lt
 889              	.LVL79:
 556:src/stats.c   **** 		dn__1(t);
ARM GAS  /tmp/ccUzZr56.s 			page 33


 890              		.loc 1 556 10 view .LVU254
 891 00aa 0028     		cmp	r0, #0
 892 00ac F7D0     		beq	.L25
 557:src/stats.c   **** }
 893              		.loc 1 557 3 is_stmt 1 view .LVU255
 894 00ae 2046     		mov	r0, r4
 895 00b0 FFF7FEFF 		bl	dn__1
 896              	.LVL80:
 558:src/stats.c   **** 
 897              		.loc 1 558 1 is_stmt 0 view .LVU256
 898 00b4 56B0     		add	sp, sp, #344
 899              		.cfi_def_cfa_offset 16
 900              		@ sp needed
 901 00b6 70BD     		pop	{r4, r5, r6, pc}
 902              	.LVL81:
 903              	.L33:
 558:src/stats.c   **** 
 904              		.loc 1 558 1 view .LVU257
 905              		.align	2
 906              	.L32:
 907 00b8 00000000 		.word	const_1
 908 00bc 00000000 		.word	const__1
 909              		.cfi_endproc
 910              	.LFE28:
 912              		.section	.rodata.get_sigmas.str1.4,"aMS",%progbits,1
 913              		.align	2
 914              	.LC0:
 915 0000 4C696E65 		.ascii	"Linear\000"
 915      617200
 916 0007 00       		.align	2
 917              	.LC1:
 918 0008 4C6F6700 		.ascii	"Log\000"
 919              		.align	2
 920              	.LC2:
 921 000c 45787000 		.ascii	"Exp\000"
 922              		.align	2
 923              	.LC3:
 924 0010 506F7765 		.ascii	"Power\000"
 924      7200
 925              		.section	.text.get_sigmas,"ax",%progbits
 926              		.align	1
 927              		.p2align 2,,3
 928              		.syntax unified
 929              		.thumb
 930              		.thumb_func
 931              		.fpu fpv4-sp-d16
 933              	get_sigmas:
 934              	.LVL82:
 935              	.LFB17:
 272:src/stats.c   **** 	int lnx, lny;
 936              		.loc 1 272 45 is_stmt 1 view -0
 937              		.cfi_startproc
 938              		@ args = 12, pretend = 0, frame = 112
 939              		@ frame_needed = 0, uses_anonymous_args = 0
 273:src/stats.c   **** 	decimal64 *xy = NULL;
 940              		.loc 1 273 2 view .LVU259
 274:src/stats.c   **** 
ARM GAS  /tmp/ccUzZr56.s 			page 34


 941              		.loc 1 274 2 view .LVU260
 276:src/stats.c   **** 		mode = determine_best();
 942              		.loc 1 276 2 view .LVU261
 272:src/stats.c   **** 	int lnx, lny;
 943              		.loc 1 272 45 is_stmt 0 view .LVU262
 944 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
 945              		.cfi_def_cfa_offset 36
 946              		.cfi_offset 4, -36
 947              		.cfi_offset 5, -32
 948              		.cfi_offset 6, -28
 949              		.cfi_offset 7, -24
 950              		.cfi_offset 8, -20
 951              		.cfi_offset 9, -16
 952              		.cfi_offset 10, -12
 953              		.cfi_offset 11, -8
 954              		.cfi_offset 14, -4
 955 0004 9DB0     		sub	sp, sp, #116
 956              		.cfi_def_cfa_offset 152
 272:src/stats.c   **** 	int lnx, lny;
 957              		.loc 1 272 45 view .LVU263
 958 0006 8246     		mov	r10, r0
 959 0008 9DF8A060 		ldrb	r6, [sp, #160]	@ zero_extendqisi2
 276:src/stats.c   **** 		mode = determine_best();
 960              		.loc 1 276 5 view .LVU264
 961 000c 042E     		cmp	r6, #4
 272:src/stats.c   **** 	int lnx, lny;
 962              		.loc 1 272 45 view .LVU265
 963 000e 8B46     		mov	fp, r1
 964 0010 1546     		mov	r5, r2
 965 0012 1C46     		mov	r4, r3
 276:src/stats.c   **** 		mode = determine_best();
 966              		.loc 1 276 5 view .LVU266
 967 0014 6AD0     		beq	.L84
 968              	.LVL83:
 969              	.L35:
 279:src/stats.c   **** 	default:
 970              		.loc 1 279 2 is_stmt 1 view .LVU267
 971 0016 731E     		subs	r3, r6, #1
 972 0018 052B     		cmp	r3, #5
 973 001a 6ED8     		bhi	.L37
 974 001c DFE803F0 		tbb	[pc, r3]
 975              	.L41:
 976 0020 7F       		.byte	(.L45-.L41)/2
 977 0021 03       		.byte	(.L44-.L41)/2
 978 0022 74       		.byte	(.L43-.L41)/2
 979 0023 6D       		.byte	(.L37-.L41)/2
 980 0024 8A       		.byte	(.L60-.L41)/2
 981 0025 06       		.byte	(.L40-.L41)/2
 982              		.p2align 1
 983              	.L44:
 302:src/stats.c   **** 	case SIGMA_QUIET_POWER:
 984              		.loc 1 302 3 view .LVU268
 302:src/stats.c   **** 	case SIGMA_QUIET_POWER:
 985              		.loc 1 302 11 is_stmt 0 view .LVU269
 986 0026 5A4B     		ldr	r3, .L86
 987 0028 5A4A     		ldr	r2, .L86+4
 988 002a 1A60     		str	r2, [r3]
ARM GAS  /tmp/ccUzZr56.s 			page 35


 989              	.L40:
 304:src/stats.c   **** 		lnx = lny = 1;
 990              		.loc 1 304 3 is_stmt 1 view .LVU270
 304:src/stats.c   **** 		lnx = lny = 1;
 991              		.loc 1 304 9 is_stmt 0 view .LVU271
 992 002c 5A4B     		ldr	r3, .L86+8
 304:src/stats.c   **** 		lnx = lny = 1;
 993              		.loc 1 304 6 view .LVU272
 994 002e 1F68     		ldr	r7, [r3]
 305:src/stats.c   **** 		break;
 995              		.loc 1 305 13 view .LVU273
 996 0030 4FF00108 		mov	r8, #1
 304:src/stats.c   **** 		lnx = lny = 1;
 997              		.loc 1 304 6 view .LVU274
 998 0034 7037     		adds	r7, r7, #112
 999              	.LVL84:
 305:src/stats.c   **** 		break;
 1000              		.loc 1 305 3 is_stmt 1 view .LVU275
 306:src/stats.c   **** 	}
 1001              		.loc 1 306 3 view .LVU276
 305:src/stats.c   **** 		break;
 1002              		.loc 1 305 7 is_stmt 0 view .LVU277
 1003 0036 C146     		mov	r9, r8
 1004              	.LVL85:
 1005              	.L42:
 309:src/stats.c   **** 		int_to_dn(N, sigmaN);
 1006              		.loc 1 309 2 is_stmt 1 view .LVU278
 309:src/stats.c   **** 		int_to_dn(N, sigmaN);
 1007              		.loc 1 309 5 is_stmt 0 view .LVU279
 1008 0038 BAF1000F 		cmp	r10, #0
 1009 003c 06D0     		beq	.L46
 310:src/stats.c   **** 	if (sx != NULL)
 1010              		.loc 1 310 3 is_stmt 1 view .LVU280
 1011 003e 564B     		ldr	r3, .L86+8
 1012 0040 1B68     		ldr	r3, [r3]
 1013 0042 5046     		mov	r0, r10
 1014 0044 D3F88810 		ldr	r1, [r3, #136]
 1015 0048 FFF7FEFF 		bl	int_to_dn
 1016              	.LVL86:
 1017              	.L46:
 311:src/stats.c   **** 		decimal64ToNumber(lnx ? &sigmalnX : &sigmaX, sx);
 1018              		.loc 1 311 2 view .LVU281
 311:src/stats.c   **** 		decimal64ToNumber(lnx ? &sigmalnX : &sigmaX, sx);
 1019              		.loc 1 311 5 is_stmt 0 view .LVU282
 1020 004c BBF1000F 		cmp	fp, #0
 1021 0050 08D0     		beq	.L47
 312:src/stats.c   **** 	if (sy != NULL)
 1022              		.loc 1 312 3 is_stmt 1 view .LVU283
 312:src/stats.c   **** 	if (sy != NULL)
 1023              		.loc 1 312 28 is_stmt 0 view .LVU284
 1024 0052 514B     		ldr	r3, .L86+8
 312:src/stats.c   **** 	if (sy != NULL)
 1025              		.loc 1 312 3 view .LVU285
 1026 0054 1868     		ldr	r0, [r3]
 1027 0056 B9F1000F 		cmp	r9, #0
 1028 005a 43D0     		beq	.L48
 312:src/stats.c   **** 	if (sy != NULL)
ARM GAS  /tmp/ccUzZr56.s 			page 36


 1029              		.loc 1 312 3 discriminator 1 view .LVU286
 1030 005c 5030     		adds	r0, r0, #80
 1031              	.L49:
 312:src/stats.c   **** 	if (sy != NULL)
 1032              		.loc 1 312 3 discriminator 4 view .LVU287
 1033 005e 5946     		mov	r1, fp
 1034 0060 FFF7FEFF 		bl	decimal64ToNumber
 1035              	.LVL87:
 1036              	.L47:
 313:src/stats.c   **** 		decimal64ToNumber(lny ? &sigmalnY : &sigmaY, sy);
 1037              		.loc 1 313 2 is_stmt 1 view .LVU288
 313:src/stats.c   **** 		decimal64ToNumber(lny ? &sigmalnY : &sigmaY, sy);
 1038              		.loc 1 313 5 is_stmt 0 view .LVU289
 1039 0064 45B1     		cbz	r5, .L50
 314:src/stats.c   **** 	if (sxx != NULL) {
 1040              		.loc 1 314 3 is_stmt 1 view .LVU290
 314:src/stats.c   **** 	if (sxx != NULL) {
 1041              		.loc 1 314 28 is_stmt 0 view .LVU291
 1042 0066 4C4B     		ldr	r3, .L86+8
 314:src/stats.c   **** 	if (sxx != NULL) {
 1043              		.loc 1 314 3 view .LVU292
 1044 0068 1868     		ldr	r0, [r3]
 1045 006a B8F1000F 		cmp	r8, #0
 1046 006e 3BD0     		beq	.L51
 314:src/stats.c   **** 	if (sxx != NULL) {
 1047              		.loc 1 314 3 discriminator 1 view .LVU293
 1048 0070 6030     		adds	r0, r0, #96
 1049              	.L52:
 314:src/stats.c   **** 	if (sxx != NULL) {
 1050              		.loc 1 314 3 discriminator 4 view .LVU294
 1051 0072 2946     		mov	r1, r5
 1052 0074 FFF7FEFF 		bl	decimal64ToNumber
 1053              	.LVL88:
 1054              	.L50:
 315:src/stats.c   **** 		if (lnx)
 1055              		.loc 1 315 2 is_stmt 1 view .LVU295
 315:src/stats.c   **** 		if (lnx)
 1056              		.loc 1 315 5 is_stmt 0 view .LVU296
 1057 0078 44B1     		cbz	r4, .L53
 316:src/stats.c   **** 			decimal64ToNumber(&sigmalnXlnX, sxx);
 1058              		.loc 1 316 3 is_stmt 1 view .LVU297
 317:src/stats.c   **** 		else
 1059              		.loc 1 317 23 is_stmt 0 view .LVU298
 1060 007a 474B     		ldr	r3, .L86+8
 317:src/stats.c   **** 		else
 1061              		.loc 1 317 4 view .LVU299
 1062 007c 2146     		mov	r1, r4
 317:src/stats.c   **** 		else
 1063              		.loc 1 317 22 view .LVU300
 1064 007e 1868     		ldr	r0, [r3]
 316:src/stats.c   **** 			decimal64ToNumber(&sigmalnXlnX, sxx);
 1065              		.loc 1 316 6 view .LVU301
 1066 0080 B9F1000F 		cmp	r9, #0
 1067 0084 2AD0     		beq	.L54
 1068              	.LVL89:
 317:src/stats.c   **** 		else
 1069              		.loc 1 317 4 is_stmt 1 view .LVU302
ARM GAS  /tmp/ccUzZr56.s 			page 37


 1070 0086 5830     		adds	r0, r0, #88
 1071 0088 FFF7FEFF 		bl	decimal64ToNumber
 1072              	.LVL90:
 1073              	.L53:
 321:src/stats.c   **** 		if (lny)
 1074              		.loc 1 321 2 view .LVU303
 321:src/stats.c   **** 		if (lny)
 1075              		.loc 1 321 5 is_stmt 0 view .LVU304
 1076 008c 269B     		ldr	r3, [sp, #152]
 1077 008e ABB1     		cbz	r3, .L55
 322:src/stats.c   **** 			decimal64ToNumber(&sigmalnYlnY, syy);
 1078              		.loc 1 322 3 is_stmt 1 view .LVU305
 323:src/stats.c   **** 		else
 1079              		.loc 1 323 23 is_stmt 0 view .LVU306
 1080 0090 414B     		ldr	r3, .L86+8
 323:src/stats.c   **** 		else
 1081              		.loc 1 323 4 view .LVU307
 1082 0092 2699     		ldr	r1, [sp, #152]
 323:src/stats.c   **** 		else
 1083              		.loc 1 323 22 view .LVU308
 1084 0094 1868     		ldr	r0, [r3]
 322:src/stats.c   **** 			decimal64ToNumber(&sigmalnYlnY, syy);
 1085              		.loc 1 322 6 view .LVU309
 1086 0096 B8F1000F 		cmp	r8, #0
 1087 009a 0CD0     		beq	.L56
 323:src/stats.c   **** 		else
 1088              		.loc 1 323 4 is_stmt 1 view .LVU310
 1089 009c 6830     		adds	r0, r0, #104
 1090 009e FFF7FEFF 		bl	decimal64ToNumber
 1091              	.LVL91:
 327:src/stats.c   **** 		if (lnx || lny)
 1092              		.loc 1 327 2 view .LVU311
 327:src/stats.c   **** 		if (lnx || lny)
 1093              		.loc 1 327 5 is_stmt 0 view .LVU312
 1094 00a2 279B     		ldr	r3, [sp, #156]
 1095 00a4 1BB1     		cbz	r3, .L58
 1096              	.L57:
 329:src/stats.c   **** 		else
 1097              		.loc 1 329 4 is_stmt 1 view .LVU313
 1098 00a6 2799     		ldr	r1, [sp, #156]
 1099 00a8 3846     		mov	r0, r7
 1100 00aa FFF7FEFF 		bl	decimal64ToNumber
 1101              	.LVL92:
 1102              	.L58:
 333:src/stats.c   **** }
 1103              		.loc 1 333 2 view .LVU314
 334:src/stats.c   **** 
 1104              		.loc 1 334 1 is_stmt 0 view .LVU315
 1105 00ae 3046     		mov	r0, r6
 1106 00b0 1DB0     		add	sp, sp, #116
 1107              		.cfi_remember_state
 1108              		.cfi_def_cfa_offset 36
 1109              		@ sp needed
 1110 00b2 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 1111              	.LVL93:
 1112              	.L56:
 1113              		.cfi_restore_state
ARM GAS  /tmp/ccUzZr56.s 			page 38


 325:src/stats.c   **** 	}
 1114              		.loc 1 325 4 is_stmt 1 view .LVU316
 1115 00b6 2030     		adds	r0, r0, #32
 1116 00b8 FFF7FEFF 		bl	decimal128ToNumber
 1117              	.LVL94:
 1118              	.L55:
 327:src/stats.c   **** 		if (lnx || lny)
 1119              		.loc 1 327 2 view .LVU317
 327:src/stats.c   **** 		if (lnx || lny)
 1120              		.loc 1 327 5 is_stmt 0 view .LVU318
 1121 00bc 279B     		ldr	r3, [sp, #156]
 1122 00be 002B     		cmp	r3, #0
 1123 00c0 F5D0     		beq	.L58
 328:src/stats.c   **** 			decimal64ToNumber(xy, sxy);
 1124              		.loc 1 328 3 is_stmt 1 view .LVU319
 328:src/stats.c   **** 			decimal64ToNumber(xy, sxy);
 1125              		.loc 1 328 6 is_stmt 0 view .LVU320
 1126 00c2 59EA0803 		orrs	r3, r9, r8
 1127 00c6 EED1     		bne	.L57
 331:src/stats.c   **** 	}
 1128              		.loc 1 331 4 is_stmt 1 view .LVU321
 331:src/stats.c   **** 	}
 1129              		.loc 1 331 24 is_stmt 0 view .LVU322
 1130 00c8 334B     		ldr	r3, .L86+8
 331:src/stats.c   **** 	}
 1131              		.loc 1 331 4 view .LVU323
 1132 00ca 2799     		ldr	r1, [sp, #156]
 331:src/stats.c   **** 	}
 1133              		.loc 1 331 23 view .LVU324
 1134 00cc 1868     		ldr	r0, [r3]
 331:src/stats.c   **** 	}
 1135              		.loc 1 331 4 view .LVU325
 1136 00ce 3030     		adds	r0, r0, #48
 1137 00d0 FFF7FEFF 		bl	decimal128ToNumber
 1138              	.LVL95:
 333:src/stats.c   **** }
 1139              		.loc 1 333 2 is_stmt 1 view .LVU326
 334:src/stats.c   **** 
 1140              		.loc 1 334 1 is_stmt 0 view .LVU327
 1141 00d4 3046     		mov	r0, r6
 1142 00d6 1DB0     		add	sp, sp, #116
 1143              		.cfi_remember_state
 1144              		.cfi_def_cfa_offset 36
 1145              		@ sp needed
 1146 00d8 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 1147              	.LVL96:
 1148              	.L54:
 1149              		.cfi_restore_state
 319:src/stats.c   **** 	}
 1150              		.loc 1 319 4 is_stmt 1 view .LVU328
 1151 00dc 1030     		adds	r0, r0, #16
 1152 00de FFF7FEFF 		bl	decimal128ToNumber
 1153              	.LVL97:
 319:src/stats.c   **** 	}
 1154              		.loc 1 319 4 is_stmt 0 view .LVU329
 1155 00e2 D3E7     		b	.L53
 1156              	.L48:
ARM GAS  /tmp/ccUzZr56.s 			page 39


 312:src/stats.c   **** 	if (sy != NULL)
 1157              		.loc 1 312 3 discriminator 2 view .LVU330
 1158 00e4 4030     		adds	r0, r0, #64
 1159 00e6 BAE7     		b	.L49
 1160              	.L51:
 314:src/stats.c   **** 	if (sxx != NULL) {
 1161              		.loc 1 314 3 discriminator 2 view .LVU331
 1162 00e8 4830     		adds	r0, r0, #72
 1163 00ea C2E7     		b	.L52
 1164              	.LVL98:
 1165              	.L84:
 277:src/stats.c   **** 
 1166              		.loc 1 277 3 is_stmt 1 view .LVU332
 1167              	.LBB68:
 1168              	.LBI68:
 242:src/stats.c   **** 	enum sigma_modes m = SIGMA_LINEAR;
 1169              		.loc 1 242 25 view .LVU333
 1170              	.LBB69:
 243:src/stats.c   **** 	int i;
 1171              		.loc 1 243 2 view .LVU334
 244:src/stats.c   **** 	decNumber b, c, d;
 1172              		.loc 1 244 2 view .LVU335
 245:src/stats.c   **** 
 1173              		.loc 1 245 2 view .LVU336
 247:src/stats.c   **** 		correlation(&c, SIGMA_LINEAR);
 1174              		.loc 1 247 2 view .LVU337
 247:src/stats.c   **** 		correlation(&c, SIGMA_LINEAR);
 1175              		.loc 1 247 6 is_stmt 0 view .LVU338
 1176 00ec 2A4B     		ldr	r3, .L86+8
 1177              	.LVL99:
 247:src/stats.c   **** 		correlation(&c, SIGMA_LINEAR);
 1178              		.loc 1 247 6 view .LVU339
 1179 00ee 1B68     		ldr	r3, [r3]
 247:src/stats.c   **** 		correlation(&c, SIGMA_LINEAR);
 1180              		.loc 1 247 5 view .LVU340
 1181 00f0 D3F88830 		ldr	r3, [r3, #136]
 1182 00f4 022B     		cmp	r3, #2
 1183 00f6 21DC     		bgt	.L36
 262:src/stats.c   **** }
 1184              		.loc 1 262 2 is_stmt 1 view .LVU341
 1185              	.LVL100:
 262:src/stats.c   **** }
 1186              		.loc 1 262 2 is_stmt 0 view .LVU342
 1187              	.LBE69:
 1188              	.LBE68:
 279:src/stats.c   **** 	default:
 1189              		.loc 1 279 2 is_stmt 1 view .LVU343
 1190              	.LBB72:
 1191              	.LBB70:
 243:src/stats.c   **** 	int i;
 1192              		.loc 1 243 19 is_stmt 0 view .LVU344
 1193 00f8 0026     		movs	r6, #0
 1194              	.LVL101:
 1195              	.L37:
 243:src/stats.c   **** 	int i;
 1196              		.loc 1 243 19 view .LVU345
 1197              	.LBE70:
ARM GAS  /tmp/ccUzZr56.s 			page 40


 1198              	.LBE72:
 282:src/stats.c   **** 	case SIGMA_QUIET_LINEAR:
 1199              		.loc 1 282 3 is_stmt 1 view .LVU346
 282:src/stats.c   **** 	case SIGMA_QUIET_LINEAR:
 1200              		.loc 1 282 11 is_stmt 0 view .LVU347
 1201 00fa 254B     		ldr	r3, .L86
 1202 00fc 274A     		ldr	r2, .L86+12
 1203 00fe 1A60     		str	r2, [r3]
 274:src/stats.c   **** 
 1204              		.loc 1 274 13 view .LVU348
 1205 0100 0027     		movs	r7, #0
 284:src/stats.c   **** 		break;
 1206              		.loc 1 284 13 view .LVU349
 1207 0102 B846     		mov	r8, r7
 284:src/stats.c   **** 		break;
 1208              		.loc 1 284 7 view .LVU350
 1209 0104 B946     		mov	r9, r7
 1210 0106 97E7     		b	.L42
 1211              	.LVL102:
 1212              	.L43:
 288:src/stats.c   **** 		xy = &sigmaYlnX;
 1213              		.loc 1 288 3 is_stmt 1 view .LVU351
 289:src/stats.c   **** 		lnx = 1;
 1214              		.loc 1 289 9 is_stmt 0 view .LVU352
 1215 0108 234A     		ldr	r2, .L86+8
 288:src/stats.c   **** 		xy = &sigmaYlnX;
 1216              		.loc 1 288 11 view .LVU353
 1217 010a 214B     		ldr	r3, .L86
 289:src/stats.c   **** 		lnx = 1;
 1218              		.loc 1 289 6 view .LVU354
 1219 010c 1768     		ldr	r7, [r2]
 288:src/stats.c   **** 		xy = &sigmaYlnX;
 1220              		.loc 1 288 11 view .LVU355
 1221 010e 244A     		ldr	r2, .L86+16
 1222 0110 1A60     		str	r2, [r3]
 289:src/stats.c   **** 		lnx = 1;
 1223              		.loc 1 289 3 is_stmt 1 view .LVU356
 289:src/stats.c   **** 		lnx = 1;
 1224              		.loc 1 289 6 is_stmt 0 view .LVU357
 1225 0112 8037     		adds	r7, r7, #128
 1226              	.LVL103:
 290:src/stats.c   **** 		lny = 0;
 1227              		.loc 1 290 3 is_stmt 1 view .LVU358
 291:src/stats.c   **** 		break;
 1228              		.loc 1 291 3 view .LVU359
 292:src/stats.c   **** 
 1229              		.loc 1 292 3 view .LVU360
 291:src/stats.c   **** 		break;
 1230              		.loc 1 291 7 is_stmt 0 view .LVU361
 1231 0114 4FF00008 		mov	r8, #0
 290:src/stats.c   **** 		lny = 0;
 1232              		.loc 1 290 7 view .LVU362
 1233 0118 4FF00109 		mov	r9, #1
 292:src/stats.c   **** 
 1234              		.loc 1 292 3 view .LVU363
 1235 011c 8CE7     		b	.L42
 1236              	.LVL104:
ARM GAS  /tmp/ccUzZr56.s 			page 41


 1237              	.L45:
 295:src/stats.c   **** 		xy = &sigmaXlnY;
 1238              		.loc 1 295 3 is_stmt 1 view .LVU364
 296:src/stats.c   **** 		lnx = 0;
 1239              		.loc 1 296 9 is_stmt 0 view .LVU365
 1240 011e 1E4A     		ldr	r2, .L86+8
 295:src/stats.c   **** 		xy = &sigmaXlnY;
 1241              		.loc 1 295 11 view .LVU366
 1242 0120 1B4B     		ldr	r3, .L86
 296:src/stats.c   **** 		lnx = 0;
 1243              		.loc 1 296 6 view .LVU367
 1244 0122 1768     		ldr	r7, [r2]
 295:src/stats.c   **** 		xy = &sigmaXlnY;
 1245              		.loc 1 295 11 view .LVU368
 1246 0124 1F4A     		ldr	r2, .L86+20
 1247 0126 1A60     		str	r2, [r3]
 296:src/stats.c   **** 		lnx = 0;
 1248              		.loc 1 296 3 is_stmt 1 view .LVU369
 296:src/stats.c   **** 		lnx = 0;
 1249              		.loc 1 296 6 is_stmt 0 view .LVU370
 1250 0128 7837     		adds	r7, r7, #120
 1251              	.LVL105:
 297:src/stats.c   **** 		lny = 1;
 1252              		.loc 1 297 3 is_stmt 1 view .LVU371
 298:src/stats.c   **** 		break;
 1253              		.loc 1 298 3 view .LVU372
 299:src/stats.c   **** 
 1254              		.loc 1 299 3 view .LVU373
 298:src/stats.c   **** 		break;
 1255              		.loc 1 298 7 is_stmt 0 view .LVU374
 1256 012a 4FF00108 		mov	r8, #1
 297:src/stats.c   **** 		lny = 1;
 1257              		.loc 1 297 7 view .LVU375
 1258 012e 4FF00009 		mov	r9, #0
 299:src/stats.c   **** 
 1259              		.loc 1 299 3 view .LVU376
 1260 0132 81E7     		b	.L42
 1261              	.LVL106:
 1262              	.L60:
 305:src/stats.c   **** 		break;
 1263              		.loc 1 305 7 view .LVU377
 1264 0134 0027     		movs	r7, #0
 1265 0136 B846     		mov	r8, r7
 1266 0138 B946     		mov	r9, r7
 1267 013a 7DE7     		b	.L42
 1268              	.LVL107:
 1269              	.L36:
 1270              	.LBB73:
 1271              	.LBB71:
 248:src/stats.c   **** 		dn_abs(&b, &c);
 1272              		.loc 1 248 3 is_stmt 1 view .LVU378
 1273 013c 0AA8     		add	r0, sp, #40
 1274              	.LVL108:
 248:src/stats.c   **** 		dn_abs(&b, &c);
 1275              		.loc 1 248 3 is_stmt 0 view .LVU379
 1276 013e 0021     		movs	r1, #0
 1277              	.LVL109:
ARM GAS  /tmp/ccUzZr56.s 			page 42


 248:src/stats.c   **** 		dn_abs(&b, &c);
 1278              		.loc 1 248 3 view .LVU380
 1279 0140 FFF7FEFF 		bl	correlation
 1280              	.LVL110:
 249:src/stats.c   **** 		for (i=SIGMA_LINEAR+1; i<SIGMA_BEST; i++) {
 1281              		.loc 1 249 3 is_stmt 1 view .LVU381
 1282 0144 0AA9     		add	r1, sp, #40
 1283 0146 01A8     		add	r0, sp, #4
 1284 0148 FFF7FEFF 		bl	dn_abs
 1285              	.LVL111:
 250:src/stats.c   **** 			correlation(&d, (enum sigma_modes) i);
 1286              		.loc 1 250 3 view .LVU382
 250:src/stats.c   **** 			correlation(&d, (enum sigma_modes) i);
 1287              		.loc 1 250 26 view .LVU383
 243:src/stats.c   **** 	int i;
 1288              		.loc 1 243 19 is_stmt 0 view .LVU384
 1289 014c 0026     		movs	r6, #0
 250:src/stats.c   **** 			correlation(&d, (enum sigma_modes) i);
 1290              		.loc 1 250 9 view .LVU385
 1291 014e 0127     		movs	r7, #1
 1292              	.LVL112:
 1293              	.L39:
 251:src/stats.c   **** 
 1294              		.loc 1 251 4 is_stmt 1 view .LVU386
 1295 0150 5FFA87F8 		uxtb	r8, r7
 1296 0154 4146     		mov	r1, r8
 1297 0156 13A8     		add	r0, sp, #76
 1298 0158 FFF7FEFF 		bl	correlation
 1299              	.LVL113:
 253:src/stats.c   **** 				dn_abs(&c, &d);
 1300              		.loc 1 253 4 view .LVU387
 253:src/stats.c   **** 				dn_abs(&c, &d);
 1301              		.loc 1 253 7 is_stmt 0 view .LVU388
 1302 015c 9DF85430 		ldrb	r3, [sp, #84]	@ zero_extendqisi2
 1303 0160 13F0300F 		tst	r3, #48
 250:src/stats.c   **** 			correlation(&d, (enum sigma_modes) i);
 1304              		.loc 1 250 41 view .LVU389
 1305 0164 07F10107 		add	r7, r7, #1
 1306              	.LVL114:
 253:src/stats.c   **** 				dn_abs(&c, &d);
 1307              		.loc 1 253 7 view .LVU390
 1308 0168 02D0     		beq	.L85
 1309              	.L38:
 250:src/stats.c   **** 			correlation(&d, (enum sigma_modes) i);
 1310              		.loc 1 250 40 is_stmt 1 view .LVU391
 1311              	.LVL115:
 250:src/stats.c   **** 			correlation(&d, (enum sigma_modes) i);
 1312              		.loc 1 250 26 view .LVU392
 250:src/stats.c   **** 			correlation(&d, (enum sigma_modes) i);
 1313              		.loc 1 250 3 is_stmt 0 view .LVU393
 1314 016a 042F     		cmp	r7, #4
 1315 016c F0D1     		bne	.L39
 1316 016e 52E7     		b	.L35
 1317              	.LVL116:
 1318              	.L85:
 254:src/stats.c   **** 				if (dn_gt(&c, &b)) {
 1319              		.loc 1 254 5 is_stmt 1 view .LVU394
ARM GAS  /tmp/ccUzZr56.s 			page 43


 1320 0170 13A9     		add	r1, sp, #76
 1321 0172 0AA8     		add	r0, sp, #40
 1322 0174 FFF7FEFF 		bl	dn_abs
 1323              	.LVL117:
 255:src/stats.c   **** 					decNumberCopy(&b, &c);
 1324              		.loc 1 255 5 view .LVU395
 255:src/stats.c   **** 					decNumberCopy(&b, &c);
 1325              		.loc 1 255 9 is_stmt 0 view .LVU396
 1326 0178 0AA9     		add	r1, sp, #40
 1327 017a 01A8     		add	r0, sp, #4
 1328 017c FFF7FEFF 		bl	dn_lt
 1329              	.LVL118:
 255:src/stats.c   **** 					decNumberCopy(&b, &c);
 1330              		.loc 1 255 8 view .LVU397
 1331 0180 0028     		cmp	r0, #0
 1332 0182 F2D0     		beq	.L38
 256:src/stats.c   **** 					m = (enum sigma_modes) i;
 1333              		.loc 1 256 6 is_stmt 1 view .LVU398
 1334 0184 0AA9     		add	r1, sp, #40
 1335 0186 01A8     		add	r0, sp, #4
 1336 0188 FFF7FEFF 		bl	decNumberCopy
 1337              	.LVL119:
 257:src/stats.c   **** 				}
 1338              		.loc 1 257 6 view .LVU399
 257:src/stats.c   **** 				}
 1339              		.loc 1 257 8 is_stmt 0 view .LVU400
 1340 018c 4646     		mov	r6, r8
 1341 018e ECE7     		b	.L38
 1342              	.L87:
 1343              		.align	2
 1344              	.L86:
 1345 0190 00000000 		.word	DispMsg
 1346 0194 10000000 		.word	.LC3
 1347 0198 00000000 		.word	StatRegs
 1348 019c 00000000 		.word	.LC0
 1349 01a0 08000000 		.word	.LC1
 1350 01a4 0C000000 		.word	.LC2
 1351              	.LBE71:
 1352              	.LBE73:
 1353              		.cfi_endproc
 1354              	.LFE17:
 1356              		.section	.text.do_LR,"ax",%progbits
 1357              		.align	1
 1358              		.p2align 2,,3
 1359              		.syntax unified
 1360              		.thumb
 1361              		.thumb_func
 1362              		.fpu fpv4-sp-d16
 1364              	do_LR:
 1365              	.LVL120:
 1366              	.LFB31:
 592:src/stats.c   **** 	decNumber N, u, v, denom;
 1367              		.loc 1 592 59 is_stmt 1 view -0
 1368              		.cfi_startproc
 1369              		@ args = 0, pretend = 0, frame = 288
 1370              		@ frame_needed = 0, uses_anonymous_args = 0
 593:src/stats.c   **** 	decNumber sx, sy, sxx, sxy;
ARM GAS  /tmp/ccUzZr56.s 			page 44


 1371              		.loc 1 593 2 view .LVU402
 594:src/stats.c   **** 	enum sigma_modes m;
 1372              		.loc 1 594 2 view .LVU403
 595:src/stats.c   **** 
 1373              		.loc 1 595 2 view .LVU404
 597:src/stats.c   **** 
 1374              		.loc 1 597 2 view .LVU405
 592:src/stats.c   **** 	decNumber N, u, v, denom;
 1375              		.loc 1 592 59 is_stmt 0 view .LVU406
 1376 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 1377              		.cfi_def_cfa_offset 20
 1378              		.cfi_offset 4, -20
 1379              		.cfi_offset 5, -16
 1380              		.cfi_offset 6, -12
 1381              		.cfi_offset 7, -8
 1382              		.cfi_offset 14, -4
 597:src/stats.c   **** 
 1383              		.loc 1 597 74 view .LVU407
 1384 0002 264B     		ldr	r3, .L90
 1385 0004 93F8EB37 		ldrb	r3, [r3, #2027]	@ zero_extendqisi2
 592:src/stats.c   **** 	decNumber N, u, v, denom;
 1386              		.loc 1 592 59 view .LVU408
 1387 0008 CDB0     		sub	sp, sp, #308
 1388              		.cfi_def_cfa_offset 328
 597:src/stats.c   **** 
 1389              		.loc 1 597 6 view .LVU409
 1390 000a 43AE     		add	r6, sp, #268
 1391 000c 03F00703 		and	r3, r3, #7
 1392 0010 0025     		movs	r5, #0
 592:src/stats.c   **** 	decNumber N, u, v, denom;
 1393              		.loc 1 592 59 view .LVU410
 1394 0012 0446     		mov	r4, r0
 597:src/stats.c   **** 
 1395              		.loc 1 597 6 view .LVU411
 1396 0014 CDE90056 		strd	r5, r6, [sp]
 592:src/stats.c   **** 	decNumber N, u, v, denom;
 1397              		.loc 1 592 59 view .LVU412
 1398 0018 0F46     		mov	r7, r1
 597:src/stats.c   **** 
 1399              		.loc 1 597 6 view .LVU413
 1400 001a 0293     		str	r3, [sp, #8]
 1401 001c 31AA     		add	r2, sp, #196
 1402 001e 3AAB     		add	r3, sp, #232
 1403 0020 28A9     		add	r1, sp, #160
 1404              	.LVL121:
 597:src/stats.c   **** 
 1405              		.loc 1 597 6 view .LVU414
 1406 0022 04A8     		add	r0, sp, #16
 1407              	.LVL122:
 597:src/stats.c   **** 
 1408              		.loc 1 597 6 view .LVU415
 1409 0024 FFF7FEFF 		bl	get_sigmas
 1410              	.LVL123:
 599:src/stats.c   **** 	decNumberSquare(&u, &sx);
 1411              		.loc 1 599 2 view .LVU416
 1412 0028 3AAA     		add	r2, sp, #232
 597:src/stats.c   **** 
ARM GAS  /tmp/ccUzZr56.s 			page 45


 1413              		.loc 1 597 6 view .LVU417
 1414 002a 0546     		mov	r5, r0
 599:src/stats.c   **** 	decNumberSquare(&u, &sx);
 1415              		.loc 1 599 2 view .LVU418
 1416 002c 04A9     		add	r1, sp, #16
 1417              	.LVL124:
 599:src/stats.c   **** 	decNumberSquare(&u, &sx);
 1418              		.loc 1 599 2 is_stmt 1 view .LVU419
 1419 002e 2046     		mov	r0, r4
 1420 0030 FFF7FEFF 		bl	dn_multiply
 1421              	.LVL125:
 600:src/stats.c   **** 	dn_subtract(&denom, B, &u);
 1422              		.loc 1 600 2 view .LVU420
 1423 0034 28A9     		add	r1, sp, #160
 1424 0036 0DA8     		add	r0, sp, #52
 1425 0038 FFF7FEFF 		bl	decNumberSquare
 1426              	.LVL126:
 601:src/stats.c   **** 
 1427              		.loc 1 601 2 view .LVU421
 1428 003c 2146     		mov	r1, r4
 1429 003e 0DAA     		add	r2, sp, #52
 1430 0040 1FA8     		add	r0, sp, #124
 1431 0042 FFF7FEFF 		bl	dn_subtract
 1432              	.LVL127:
 603:src/stats.c   **** 	dn_multiply(&u, &sx, &sy);
 1433              		.loc 1 603 2 view .LVU422
 1434 0046 3246     		mov	r2, r6
 1435 0048 04A9     		add	r1, sp, #16
 1436 004a 2046     		mov	r0, r4
 1437 004c FFF7FEFF 		bl	dn_multiply
 1438              	.LVL128:
 604:src/stats.c   **** 	dn_subtract(&v, B, &u);
 1439              		.loc 1 604 2 view .LVU423
 1440 0050 31AA     		add	r2, sp, #196
 1441 0052 28A9     		add	r1, sp, #160
 1442 0054 0DA8     		add	r0, sp, #52
 1443 0056 FFF7FEFF 		bl	dn_multiply
 1444              	.LVL129:
 605:src/stats.c   **** 	dn_divide(A, &v, &denom);
 1445              		.loc 1 605 2 view .LVU424
 1446 005a 2146     		mov	r1, r4
 1447 005c 0DAA     		add	r2, sp, #52
 1448 005e 16A8     		add	r0, sp, #88
 1449 0060 FFF7FEFF 		bl	dn_subtract
 1450              	.LVL130:
 606:src/stats.c   **** 
 1451              		.loc 1 606 2 view .LVU425
 1452 0064 1FAA     		add	r2, sp, #124
 1453 0066 16A9     		add	r1, sp, #88
 1454 0068 3846     		mov	r0, r7
 1455 006a FFF7FEFF 		bl	dn_divide
 1456              	.LVL131:
 608:src/stats.c   **** 	dn_multiply(&u, &sx, &sxy);
 1457              		.loc 1 608 2 view .LVU426
 1458 006e 31AA     		add	r2, sp, #196
 1459 0070 3AA9     		add	r1, sp, #232
 1460 0072 2046     		mov	r0, r4
ARM GAS  /tmp/ccUzZr56.s 			page 46


 1461 0074 FFF7FEFF 		bl	dn_multiply
 1462              	.LVL132:
 609:src/stats.c   **** 	dn_subtract(&v, B, &u);
 1463              		.loc 1 609 2 view .LVU427
 1464 0078 3246     		mov	r2, r6
 1465 007a 28A9     		add	r1, sp, #160
 1466 007c 0DA8     		add	r0, sp, #52
 1467 007e FFF7FEFF 		bl	dn_multiply
 1468              	.LVL133:
 610:src/stats.c   **** 	dn_divide(B, &v, &denom);
 1469              		.loc 1 610 2 view .LVU428
 1470 0082 0DAA     		add	r2, sp, #52
 1471 0084 2146     		mov	r1, r4
 1472 0086 16A8     		add	r0, sp, #88
 1473 0088 FFF7FEFF 		bl	dn_subtract
 1474              	.LVL134:
 611:src/stats.c   **** 
 1475              		.loc 1 611 2 view .LVU429
 1476 008c 1FAA     		add	r2, sp, #124
 1477 008e 16A9     		add	r1, sp, #88
 1478 0090 2046     		mov	r0, r4
 1479 0092 FFF7FEFF 		bl	dn_divide
 1480              	.LVL135:
 613:src/stats.c   **** }
 1481              		.loc 1 613 2 view .LVU430
 614:src/stats.c   **** 
 1482              		.loc 1 614 1 is_stmt 0 view .LVU431
 1483 0096 2846     		mov	r0, r5
 1484 0098 4DB0     		add	sp, sp, #308
 1485              		.cfi_def_cfa_offset 20
 1486              		@ sp needed
 1487 009a F0BD     		pop	{r4, r5, r6, r7, pc}
 1488              	.LVL136:
 1489              	.L91:
 614:src/stats.c   **** 
 1490              		.loc 1 614 1 view .LVU432
 1491              		.align	2
 1492              	.L90:
 1493 009c 00000000 		.word	PersistentRam
 1494              		.cfi_endproc
 1495              	.LFE31:
 1497              		.section	.text.do_s,"ax",%progbits
 1498              		.align	1
 1499              		.p2align 2,,3
 1500              		.syntax unified
 1501              		.thumb
 1502              		.thumb_func
 1503              		.fpu fpv4-sp-d16
 1505              	do_s:
 1506              	.LVL137:
 1507              	.LFB24:
 439:src/stats.c   **** 	decNumber t, u, v, *p = &t;
 1508              		.loc 1 439 23 is_stmt 1 view -0
 1509              		.cfi_startproc
 1510              		@ args = 12, pretend = 0, frame = 112
 1511              		@ frame_needed = 0, uses_anonymous_args = 0
 440:src/stats.c   **** 
ARM GAS  /tmp/ccUzZr56.s 			page 47


 1512              		.loc 1 440 2 view .LVU434
 439:src/stats.c   **** 	decNumber t, u, v, *p = &t;
 1513              		.loc 1 439 23 is_stmt 0 view .LVU435
 1514 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 1515              		.cfi_def_cfa_offset 24
 1516              		.cfi_offset 4, -24
 1517              		.cfi_offset 5, -20
 1518              		.cfi_offset 6, -16
 1519              		.cfi_offset 7, -12
 1520              		.cfi_offset 8, -8
 1521              		.cfi_offset 14, -4
 1522 0004 9CB0     		sub	sp, sp, #112
 1523              		.cfi_def_cfa_offset 136
 1524              	.LVL138:
 442:src/stats.c   **** 	dn_divide(&u, &t, N);
 1525              		.loc 1 442 2 is_stmt 1 view .LVU436
 439:src/stats.c   **** 	decNumber t, u, v, *p = &t;
 1526              		.loc 1 439 23 is_stmt 0 view .LVU437
 1527 0006 1C46     		mov	r4, r3
 1528 0008 8846     		mov	r8, r1
 1529 000a 0546     		mov	r5, r0
 442:src/stats.c   **** 	dn_divide(&u, &t, N);
 1530              		.loc 1 442 2 view .LVU438
 1531 000c 1146     		mov	r1, r2
 1532              	.LVL139:
 442:src/stats.c   **** 	dn_divide(&u, &t, N);
 1533              		.loc 1 442 2 view .LVU439
 1534 000e 01A8     		add	r0, sp, #4
 1535              	.LVL140:
 439:src/stats.c   **** 	decNumber t, u, v, *p = &t;
 1536              		.loc 1 439 23 view .LVU440
 1537 0010 DDE92376 		ldrd	r7, r6, [sp, #140]
 442:src/stats.c   **** 	dn_divide(&u, &t, N);
 1538              		.loc 1 442 2 view .LVU441
 1539 0014 FFF7FEFF 		bl	decNumberSquare
 1540              	.LVL141:
 443:src/stats.c   **** 	dn_subtract(&t, sxx, &u);
 1541              		.loc 1 443 2 is_stmt 1 view .LVU442
 1542 0018 2246     		mov	r2, r4
 1543 001a 01A9     		add	r1, sp, #4
 1544              	.LVL142:
 443:src/stats.c   **** 	dn_subtract(&t, sxx, &u);
 1545              		.loc 1 443 2 is_stmt 0 view .LVU443
 1546 001c 0AA8     		add	r0, sp, #40
 1547 001e FFF7FEFF 		bl	dn_divide
 1548              	.LVL143:
 444:src/stats.c   **** 	dn_divide(&u, &t, denom);
 1549              		.loc 1 444 2 is_stmt 1 view .LVU444
 1550 0022 0AAA     		add	r2, sp, #40
 1551 0024 4146     		mov	r1, r8
 1552 0026 01A8     		add	r0, sp, #4
 1553              	.LVL144:
 444:src/stats.c   **** 	dn_divide(&u, &t, denom);
 1554              		.loc 1 444 2 is_stmt 0 view .LVU445
 1555 0028 FFF7FEFF 		bl	dn_subtract
 1556              	.LVL145:
 445:src/stats.c   **** 	if (dn_le0(&u))
ARM GAS  /tmp/ccUzZr56.s 			page 48


 1557              		.loc 1 445 2 is_stmt 1 view .LVU446
 1558 002c 229A     		ldr	r2, [sp, #136]
 1559 002e 01A9     		add	r1, sp, #4
 1560              	.LVL146:
 445:src/stats.c   **** 	if (dn_le0(&u))
 1561              		.loc 1 445 2 is_stmt 0 view .LVU447
 1562 0030 0AA8     		add	r0, sp, #40
 1563 0032 FFF7FEFF 		bl	dn_divide
 1564              	.LVL147:
 446:src/stats.c   **** 		decNumberZero(&t);
 1565              		.loc 1 446 2 is_stmt 1 view .LVU448
 446:src/stats.c   **** 		decNumberZero(&t);
 1566              		.loc 1 446 6 is_stmt 0 view .LVU449
 1567 0036 0AA8     		add	r0, sp, #40
 1568 0038 FFF7FEFF 		bl	dn_le0
 1569              	.LVL148:
 446:src/stats.c   **** 		decNumberZero(&t);
 1570              		.loc 1 446 5 view .LVU450
 1571 003c 58B1     		cbz	r0, .L93
 447:src/stats.c   **** 	else
 1572              		.loc 1 447 3 is_stmt 1 view .LVU451
 1573 003e 01A8     		add	r0, sp, #4
 1574              	.LVL149:
 447:src/stats.c   **** 	else
 1575              		.loc 1 447 3 is_stmt 0 view .LVU452
 1576 0040 FFF7FEFF 		bl	decNumberZero
 1577              	.LVL150:
 451:src/stats.c   **** 		dn_sqrt(&u, N);
 1578              		.loc 1 451 2 is_stmt 1 view .LVU453
 451:src/stats.c   **** 		dn_sqrt(&u, N);
 1579              		.loc 1 451 5 is_stmt 0 view .LVU454
 1580 0044 6FB9     		cbnz	r7, .L102
 1581              	.L97:
 440:src/stats.c   **** 
 1582              		.loc 1 440 22 view .LVU455
 1583 0046 01A9     		add	r1, sp, #4
 1584              	.LVL151:
 455:src/stats.c   **** 		dn_exp(&u, p);
 1585              		.loc 1 455 2 is_stmt 1 view .LVU456
 455:src/stats.c   **** 		dn_exp(&u, p);
 1586              		.loc 1 455 5 is_stmt 0 view .LVU457
 1587 0048 BEB9     		cbnz	r6, .L103
 1588              	.L96:
 459:src/stats.c   **** }
 1589              		.loc 1 459 2 is_stmt 1 view .LVU458
 1590 004a 2846     		mov	r0, r5
 1591 004c FFF7FEFF 		bl	setRegister
 1592              	.LVL152:
 460:src/stats.c   **** 
 1593              		.loc 1 460 1 is_stmt 0 view .LVU459
 1594 0050 1CB0     		add	sp, sp, #112
 1595              		.cfi_remember_state
 1596              		.cfi_def_cfa_offset 24
 1597              		@ sp needed
 1598 0052 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 1599              	.LVL153:
 1600              	.L93:
ARM GAS  /tmp/ccUzZr56.s 			page 49


 1601              		.cfi_restore_state
 449:src/stats.c   **** 
 1602              		.loc 1 449 3 is_stmt 1 view .LVU460
 1603 0056 0AA9     		add	r1, sp, #40
 1604 0058 01A8     		add	r0, sp, #4
 1605              	.LVL154:
 449:src/stats.c   **** 
 1606              		.loc 1 449 3 is_stmt 0 view .LVU461
 1607 005a FFF7FEFF 		bl	dn_sqrt
 1608              	.LVL155:
 451:src/stats.c   **** 		dn_sqrt(&u, N);
 1609              		.loc 1 451 2 is_stmt 1 view .LVU462
 451:src/stats.c   **** 		dn_sqrt(&u, N);
 1610              		.loc 1 451 5 is_stmt 0 view .LVU463
 1611 005e 002F     		cmp	r7, #0
 1612 0060 F1D0     		beq	.L97
 1613              	.L102:
 452:src/stats.c   **** 		dn_divide(p = &v, &t, &u);
 1614              		.loc 1 452 3 is_stmt 1 view .LVU464
 1615 0062 2146     		mov	r1, r4
 1616 0064 0AA8     		add	r0, sp, #40
 1617 0066 FFF7FEFF 		bl	dn_sqrt
 1618              	.LVL156:
 453:src/stats.c   **** 	}
 1619              		.loc 1 453 3 view .LVU465
 453:src/stats.c   **** 	}
 1620              		.loc 1 453 3 is_stmt 0 view .LVU466
 1621 006a 01A9     		add	r1, sp, #4
 1622 006c 13A8     		add	r0, sp, #76
 1623              	.LVL157:
 453:src/stats.c   **** 	}
 1624              		.loc 1 453 3 view .LVU467
 1625 006e 0AAA     		add	r2, sp, #40
 1626 0070 FFF7FEFF 		bl	dn_divide
 1627              	.LVL158:
 453:src/stats.c   **** 	}
 1628              		.loc 1 453 3 view .LVU468
 1629 0074 13A9     		add	r1, sp, #76
 1630              	.LVL159:
 455:src/stats.c   **** 		dn_exp(&u, p);
 1631              		.loc 1 455 2 is_stmt 1 view .LVU469
 455:src/stats.c   **** 		dn_exp(&u, p);
 1632              		.loc 1 455 5 is_stmt 0 view .LVU470
 1633 0076 002E     		cmp	r6, #0
 1634 0078 E7D0     		beq	.L96
 1635              	.L103:
 456:src/stats.c   **** 		p = &u;
 1636              		.loc 1 456 3 is_stmt 1 view .LVU471
 1637 007a 0AA8     		add	r0, sp, #40
 1638 007c FFF7FEFF 		bl	dn_exp
 1639              	.LVL160:
 457:src/stats.c   **** 	}
 1640              		.loc 1 457 3 view .LVU472
 457:src/stats.c   **** 	}
 1641              		.loc 1 457 5 is_stmt 0 view .LVU473
 1642 0080 0AA9     		add	r1, sp, #40
 1643              	.LVL161:
ARM GAS  /tmp/ccUzZr56.s 			page 50


 459:src/stats.c   **** }
 1644              		.loc 1 459 2 is_stmt 1 view .LVU474
 1645 0082 2846     		mov	r0, r5
 1646 0084 FFF7FEFF 		bl	setRegister
 1647              	.LVL162:
 460:src/stats.c   **** 
 1648              		.loc 1 460 1 is_stmt 0 view .LVU475
 1649 0088 1CB0     		add	sp, sp, #112
 1650              		.cfi_def_cfa_offset 24
 1651              		@ sp needed
 1652 008a BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 460:src/stats.c   **** 
 1653              		.loc 1 460 1 view .LVU476
 1654              		.cfi_endproc
 1655              	.LFE24:
 1657 008e 00BF     		.section	.text.check_low,"ax",%progbits
 1658              		.align	1
 1659              		.p2align 2,,3
 1660              		.syntax unified
 1661              		.thumb
 1662              		.thumb_func
 1663              		.fpu fpv4-sp-d16
 1665              	check_low:
 1666              	.LVL163:
 1667              	.LFB39:
 728:src/stats.c   **** 
 729:src/stats.c   **** void stats_random(enum nilop op) {
 730:src/stats.c   **** 	// Start by generating the next in sequence
 731:src/stats.c   **** 	unsigned long int s;
 732:src/stats.c   **** 	decNumber y, z;
 733:src/stats.c   **** 
 734:src/stats.c   **** 	if (RandS1 == 0 && RandS2 == 0 && RandS3 == 0)
 735:src/stats.c   **** 		taus_seed(0);
 736:src/stats.c   **** 	s = taus_get();
 737:src/stats.c   **** 
 738:src/stats.c   **** 	// Now build ourselves a number
 739:src/stats.c   **** 	if (is_intmode())
 740:src/stats.c   **** 		setX_int_sgn((((unsigned long long int)taus_get()) << 32) | s, 0);
 741:src/stats.c   **** 	else {
 742:src/stats.c   **** 		ullint_to_dn(&z, s);
 743:src/stats.c   **** 		dn_multiply(&y, &z, &const_randfac);
 744:src/stats.c   **** 		setX(&y);
 745:src/stats.c   **** 	}
 746:src/stats.c   **** }
 747:src/stats.c   **** 
 748:src/stats.c   **** 
 749:src/stats.c   **** void stats_sto_random(enum nilop op) {
 750:src/stats.c   **** 	unsigned long int s;
 751:src/stats.c   **** 	int z;
 752:src/stats.c   **** 	decNumber x;
 753:src/stats.c   **** 
 754:src/stats.c   **** 	if (is_intmode()) {
 755:src/stats.c   **** 		 s = getX_int() & 0xffffffff;
 756:src/stats.c   **** 	} else {
 757:src/stats.c   **** 		getX(&x);
 758:src/stats.c   **** 		s = (unsigned long int) dn_to_ull(&x, &z);
 759:src/stats.c   **** 	}
ARM GAS  /tmp/ccUzZr56.s 			page 51


 760:src/stats.c   **** 	taus_seed(s);
 761:src/stats.c   **** }
 762:src/stats.c   **** 
 763:src/stats.c   **** static void check_low(decNumber *d) {
 1668              		.loc 1 763 37 is_stmt 1 view -0
 1669              		.cfi_startproc
 1670              		@ args = 0, pretend = 0, frame = 0
 1671              		@ frame_needed = 0, uses_anonymous_args = 0
 764:src/stats.c   **** 	if (dn_abs_lt(d, &const_1e_32))
 1672              		.loc 1 764 2 view .LVU478
 763:src/stats.c   **** 	if (dn_abs_lt(d, &const_1e_32))
 1673              		.loc 1 763 37 is_stmt 0 view .LVU479
 1674 0000 10B5     		push	{r4, lr}
 1675              		.cfi_def_cfa_offset 8
 1676              		.cfi_offset 4, -8
 1677              		.cfi_offset 14, -4
 1678              		.loc 1 764 6 view .LVU480
 1679 0002 0649     		ldr	r1, .L108
 763:src/stats.c   **** 	if (dn_abs_lt(d, &const_1e_32))
 1680              		.loc 1 763 37 view .LVU481
 1681 0004 0446     		mov	r4, r0
 1682              		.loc 1 764 6 view .LVU482
 1683 0006 FFF7FEFF 		bl	dn_abs_lt
 1684              	.LVL164:
 1685              		.loc 1 764 5 view .LVU483
 1686 000a 00B9     		cbnz	r0, .L107
 765:src/stats.c   **** 		decNumberCopy(d, &const_1e_32);
 766:src/stats.c   **** }
 1687              		.loc 1 766 1 view .LVU484
 1688 000c 10BD     		pop	{r4, pc}
 1689              	.LVL165:
 1690              	.L107:
 765:src/stats.c   **** 		decNumberCopy(d, &const_1e_32);
 1691              		.loc 1 765 3 is_stmt 1 view .LVU485
 1692 000e 2046     		mov	r0, r4
 1693 0010 0249     		ldr	r1, .L108
 1694              		.loc 1 766 1 is_stmt 0 view .LVU486
 1695 0012 BDE81040 		pop	{r4, lr}
 1696              		.cfi_restore 14
 1697              		.cfi_restore 4
 1698              		.cfi_def_cfa_offset 0
 1699              	.LVL166:
 765:src/stats.c   **** 		decNumberCopy(d, &const_1e_32);
 1700              		.loc 1 765 3 view .LVU487
 1701 0016 FFF7FEBF 		b	decNumberCopy
 1702              	.LVL167:
 1703              	.L109:
 765:src/stats.c   **** 		decNumberCopy(d, &const_1e_32);
 1704              		.loc 1 765 3 view .LVU488
 1705 001a 00BF     		.align	2
 1706              	.L108:
 1707 001c 00000000 		.word	const_1e_32
 1708              		.cfi_endproc
 1709              	.LFE39:
 1711              		.section	.text.ib_step,"ax",%progbits
 1712              		.align	1
 1713              		.p2align 2,,3
ARM GAS  /tmp/ccUzZr56.s 			page 52


 1714              		.syntax unified
 1715              		.thumb
 1716              		.thumb_func
 1717              		.fpu fpv4-sp-d16
 1719              	ib_step:
 1720              	.LVL168:
 1721              	.LFB40:
 767:src/stats.c   **** 
 768:src/stats.c   **** static void ib_step(decNumber *d, decNumber *c, const decNumber *aa) {
 1722              		.loc 1 768 70 is_stmt 1 view -0
 1723              		.cfi_startproc
 1724              		@ args = 0, pretend = 0, frame = 72
 1725              		@ frame_needed = 0, uses_anonymous_args = 0
 769:src/stats.c   **** 	decNumber t, u;
 1726              		.loc 1 769 2 view .LVU490
 770:src/stats.c   **** 
 771:src/stats.c   **** 	dn_multiply(&t, aa, d);
 1727              		.loc 1 771 2 view .LVU491
 768:src/stats.c   **** 	decNumber t, u;
 1728              		.loc 1 768 70 is_stmt 0 view .LVU492
 1729 0000 70B5     		push	{r4, r5, r6, lr}
 1730              		.cfi_def_cfa_offset 16
 1731              		.cfi_offset 4, -16
 1732              		.cfi_offset 5, -12
 1733              		.cfi_offset 6, -8
 1734              		.cfi_offset 14, -4
 1735 0002 1546     		mov	r5, r2
 1736 0004 92B0     		sub	sp, sp, #72
 1737              		.cfi_def_cfa_offset 88
 1738              		.loc 1 771 2 view .LVU493
 1739 0006 0246     		mov	r2, r0
 1740              	.LVL169:
 768:src/stats.c   **** 	decNumber t, u;
 1741              		.loc 1 768 70 view .LVU494
 1742 0008 0C46     		mov	r4, r1
 1743 000a 0646     		mov	r6, r0
 1744              		.loc 1 771 2 view .LVU495
 1745 000c 2946     		mov	r1, r5
 1746              	.LVL170:
 1747              		.loc 1 771 2 view .LVU496
 1748 000e 6846     		mov	r0, sp
 1749              	.LVL171:
 1750              		.loc 1 771 2 view .LVU497
 1751 0010 FFF7FEFF 		bl	dn_multiply
 1752              	.LVL172:
 772:src/stats.c   **** 	dn_p1(&u, &t);		// d = 1+aa*d
 1753              		.loc 1 772 2 is_stmt 1 view .LVU498
 1754 0014 6946     		mov	r1, sp
 1755 0016 09A8     		add	r0, sp, #36
 1756 0018 FFF7FEFF 		bl	dn_p1
 1757              	.LVL173:
 773:src/stats.c   **** 	check_low(&u);
 1758              		.loc 1 773 2 view .LVU499
 1759 001c 09A8     		add	r0, sp, #36
 1760 001e FFF7FEFF 		bl	check_low
 1761              	.LVL174:
 774:src/stats.c   **** 	decNumberRecip(d, &u);
ARM GAS  /tmp/ccUzZr56.s 			page 53


 1762              		.loc 1 774 2 view .LVU500
 1763 0022 09A9     		add	r1, sp, #36
 1764 0024 3046     		mov	r0, r6
 1765 0026 FFF7FEFF 		bl	decNumberRecip
 1766              	.LVL175:
 775:src/stats.c   **** 	dn_divide(&t, aa, c);
 1767              		.loc 1 775 2 view .LVU501
 1768 002a 2246     		mov	r2, r4
 1769 002c 2946     		mov	r1, r5
 1770 002e 6846     		mov	r0, sp
 1771 0030 FFF7FEFF 		bl	dn_divide
 1772              	.LVL176:
 776:src/stats.c   **** 	dn_p1(c, &t);		// c = 1+aa/c
 1773              		.loc 1 776 2 view .LVU502
 1774 0034 6946     		mov	r1, sp
 1775 0036 2046     		mov	r0, r4
 1776 0038 FFF7FEFF 		bl	dn_p1
 1777              	.LVL177:
 777:src/stats.c   **** 	check_low(c);
 1778              		.loc 1 777 2 view .LVU503
 1779 003c 2046     		mov	r0, r4
 1780 003e FFF7FEFF 		bl	check_low
 1781              	.LVL178:
 778:src/stats.c   **** }
 1782              		.loc 1 778 1 is_stmt 0 view .LVU504
 1783 0042 12B0     		add	sp, sp, #72
 1784              		.cfi_def_cfa_offset 16
 1785              		@ sp needed
 1786 0044 70BD     		pop	{r4, r5, r6, pc}
 1787              		.loc 1 778 1 view .LVU505
 1788              		.cfi_endproc
 1789              	.LFE40:
 1791 0046 00BF     		.section	.text.betacf,"ax",%progbits
 1792              		.align	1
 1793              		.p2align 2,,3
 1794              		.syntax unified
 1795              		.thumb
 1796              		.thumb_func
 1797              		.fpu fpv4-sp-d16
 1799              	betacf:
 1800              	.LVL179:
 1801              	.LFB41:
 779:src/stats.c   **** 
 780:src/stats.c   **** 
 781:src/stats.c   **** static void betacf(decNumber *r, const decNumber *a, const decNumber *b, const decNumber *x) {
 1802              		.loc 1 781 94 is_stmt 1 view -0
 1803              		.cfi_startproc
 1804              		@ args = 0, pretend = 0, frame = 472
 1805              		@ frame_needed = 0, uses_anonymous_args = 0
 782:src/stats.c   **** 	decNumber aa, c, d, apb, am1, ap1, m, m2, oldr;
 1806              		.loc 1 782 2 view .LVU507
 783:src/stats.c   **** 	int i;
 1807              		.loc 1 783 2 view .LVU508
 784:src/stats.c   **** 	decNumber t, u, v, w;
 1808              		.loc 1 784 2 view .LVU509
 785:src/stats.c   **** 
 786:src/stats.c   **** 	dn_p1(&ap1, a);				// ap1 = 1+a
ARM GAS  /tmp/ccUzZr56.s 			page 54


 1809              		.loc 1 786 2 view .LVU510
 781:src/stats.c   **** 	decNumber aa, c, d, apb, am1, ap1, m, m2, oldr;
 1810              		.loc 1 781 94 is_stmt 0 view .LVU511
 1811 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 1812              		.cfi_def_cfa_offset 24
 1813              		.cfi_offset 4, -24
 1814              		.cfi_offset 5, -20
 1815              		.cfi_offset 6, -16
 1816              		.cfi_offset 7, -12
 1817              		.cfi_offset 8, -8
 1818              		.cfi_offset 14, -4
 1819 0004 F6B0     		sub	sp, sp, #472
 1820              		.cfi_def_cfa_offset 496
 781:src/stats.c   **** 	decNumber aa, c, d, apb, am1, ap1, m, m2, oldr;
 1821              		.loc 1 781 94 view .LVU512
 1822 0006 0D46     		mov	r5, r1
 1823 0008 0446     		mov	r4, r0
 1824              		.loc 1 786 2 view .LVU513
 1825 000a 2EA8     		add	r0, sp, #184
 1826              	.LVL180:
 781:src/stats.c   **** 	decNumber aa, c, d, apb, am1, ap1, m, m2, oldr;
 1827              		.loc 1 781 94 view .LVU514
 1828 000c 1F46     		mov	r7, r3
 1829 000e 9046     		mov	r8, r2
 1830              		.loc 1 786 2 view .LVU515
 1831 0010 FFF7FEFF 		bl	dn_p1
 1832              	.LVL181:
 787:src/stats.c   **** 	dn_m1(&am1, a);				// am1 = a-1
 1833              		.loc 1 787 2 is_stmt 1 view .LVU516
 1834 0014 2946     		mov	r1, r5
 1835 0016 25A8     		add	r0, sp, #148
 1836 0018 FFF7FEFF 		bl	dn_m1
 1837              	.LVL182:
 788:src/stats.c   **** 	dn_add(&apb, a, b);			// apb = a+b
 1838              		.loc 1 788 2 view .LVU517
 1839 001c 4246     		mov	r2, r8
 1840 001e 2946     		mov	r1, r5
 1841 0020 1CA8     		add	r0, sp, #112
 1842 0022 FFF7FEFF 		bl	dn_add
 1843              	.LVL183:
 789:src/stats.c   **** 	dn_1(&c);				// c = 1
 1844              		.loc 1 789 2 view .LVU518
 1845 0026 0AA8     		add	r0, sp, #40
 1846 0028 FFF7FEFF 		bl	dn_1
 1847              	.LVL184:
 790:src/stats.c   **** 	dn_divide(&t, x, &ap1);
 1848              		.loc 1 790 2 view .LVU519
 1849 002c 3946     		mov	r1, r7
 1850 002e 2EAA     		add	r2, sp, #184
 1851 0030 52A8     		add	r0, sp, #328
 1852 0032 FFF7FEFF 		bl	dn_divide
 1853              	.LVL185:
 791:src/stats.c   **** 	dn_multiply(&u, &t, &apb);
 1854              		.loc 1 791 2 view .LVU520
 1855 0036 1CAA     		add	r2, sp, #112
 1856 0038 52A9     		add	r1, sp, #328
 1857 003a 5BA8     		add	r0, sp, #364
ARM GAS  /tmp/ccUzZr56.s 			page 55


 1858 003c FFF7FEFF 		bl	dn_multiply
 1859              	.LVL186:
 792:src/stats.c   **** 	dn_1m(&t, &u);				// t = 1-apb*x/ap1
 1860              		.loc 1 792 2 view .LVU521
 1861 0040 5BA9     		add	r1, sp, #364
 1862 0042 52A8     		add	r0, sp, #328
 1863 0044 FFF7FEFF 		bl	dn_1m
 1864              	.LVL187:
 793:src/stats.c   **** 	check_low(&t);
 1865              		.loc 1 793 2 view .LVU522
 1866 0048 52A8     		add	r0, sp, #328
 1867 004a FFF7FEFF 		bl	check_low
 1868              	.LVL188:
 794:src/stats.c   **** 	decNumberRecip(&d, &t);			// d = 1/t
 1869              		.loc 1 794 2 view .LVU523
 1870 004e 52A9     		add	r1, sp, #328
 1871 0050 13A8     		add	r0, sp, #76
 1872 0052 FFF7FEFF 		bl	decNumberRecip
 1873              	.LVL189:
 795:src/stats.c   **** 	decNumberCopy(r, &d);				// res = d
 1874              		.loc 1 795 2 view .LVU524
 1875 0056 13A9     		add	r1, sp, #76
 1876 0058 2046     		mov	r0, r4
 1877 005a FFF7FEFF 		bl	decNumberCopy
 1878              	.LVL190:
 796:src/stats.c   **** 	decNumberZero(&m);
 1879              		.loc 1 796 2 view .LVU525
 1880 005e 37A8     		add	r0, sp, #220
 1881 0060 FFF7FEFF 		bl	decNumberZero
 1882              	.LVL191:
 797:src/stats.c   **** 	for (i=0; i<500; i++) {
 1883              		.loc 1 797 2 view .LVU526
 1884              		.loc 1 797 12 view .LVU527
 796:src/stats.c   **** 	decNumberZero(&m);
 1885              		.loc 1 796 2 is_stmt 0 view .LVU528
 1886 0064 4FF4FA76 		mov	r6, #500
 1887 0068 03E0     		b	.L114
 1888              	.LVL192:
 1889              	.L117:
 798:src/stats.c   **** 		decNumberCopy(&oldr, r);
 799:src/stats.c   **** 		dn_inc(&m);			// m = i+1
 800:src/stats.c   **** 		dn_mul2(&m2, &m);
 801:src/stats.c   **** 		dn_subtract(&t, b, &m);
 802:src/stats.c   **** 		dn_multiply(&u, &t, &m);
 803:src/stats.c   **** 		dn_multiply(&t, &u, x);	// t = m*(b-m)*x
 804:src/stats.c   **** 		dn_add(&u, &am1, &m2);
 805:src/stats.c   **** 		dn_add(&v, a, &m2);
 806:src/stats.c   **** 		dn_multiply(&w, &u, &v);	// w = (am1+m2)*(a+m2)
 807:src/stats.c   **** 		dn_divide(&aa, &t, &w);	// aa = t/w
 808:src/stats.c   **** 		ib_step(&d, &c, &aa);
 809:src/stats.c   **** 		dn_multiply(&t, r, &d);
 810:src/stats.c   **** 		dn_multiply(r, &t, &c);	// r = r*d*c
 811:src/stats.c   **** 		dn_add(&t, a, &m);
 812:src/stats.c   **** 		dn_add(&u, &apb, &m);
 813:src/stats.c   **** 		dn_multiply(&w, &t, &u);
 814:src/stats.c   **** 		dn_multiply(&t, &w, x);
 815:src/stats.c   **** 		dn_minus(&w, &t);		// w = -(a+m)*(apb+m)*x
ARM GAS  /tmp/ccUzZr56.s 			page 56


 816:src/stats.c   **** 		dn_add(&t, a, &m2);
 817:src/stats.c   **** 		dn_add(&u, &ap1, &m2);
 818:src/stats.c   **** 		dn_multiply(&v, &t, &u);	// v = (a+m2)*(ap1+m2)
 819:src/stats.c   **** 		dn_divide(&aa, &w, &v);	// aa = w/v
 820:src/stats.c   **** 		ib_step(&d, &c, &aa);
 821:src/stats.c   **** 		dn_multiply(&v, &d, &c);
 822:src/stats.c   **** 		dn_multiply(r, r, &v);	// r *= d*c
 823:src/stats.c   **** 		if (dn_eq(&oldr, r))
 824:src/stats.c   **** 			break;
 825:src/stats.c   **** 		busy();
 1890              		.loc 1 825 3 is_stmt 1 discriminator 2 view .LVU529
 1891 006a FFF7FEFF 		bl	busy
 1892              	.LVL193:
 797:src/stats.c   **** 	for (i=0; i<500; i++) {
 1893              		.loc 1 797 19 discriminator 2 view .LVU530
 797:src/stats.c   **** 	for (i=0; i<500; i++) {
 1894              		.loc 1 797 12 discriminator 2 view .LVU531
 797:src/stats.c   **** 	for (i=0; i<500; i++) {
 1895              		.loc 1 797 2 is_stmt 0 discriminator 2 view .LVU532
 1896 006e 013E     		subs	r6, r6, #1
 1897              	.LVL194:
 797:src/stats.c   **** 	for (i=0; i<500; i++) {
 1898              		.loc 1 797 2 discriminator 2 view .LVU533
 1899 0070 7ED0     		beq	.L112
 1900              	.LVL195:
 1901              	.L114:
 798:src/stats.c   **** 		decNumberCopy(&oldr, r);
 1902              		.loc 1 798 3 is_stmt 1 view .LVU534
 1903 0072 2146     		mov	r1, r4
 1904 0074 49A8     		add	r0, sp, #292
 1905 0076 FFF7FEFF 		bl	decNumberCopy
 1906              	.LVL196:
 799:src/stats.c   **** 		dn_mul2(&m2, &m);
 1907              		.loc 1 799 3 view .LVU535
 1908 007a 37A8     		add	r0, sp, #220
 1909 007c FFF7FEFF 		bl	dn_inc
 1910              	.LVL197:
 800:src/stats.c   **** 		dn_subtract(&t, b, &m);
 1911              		.loc 1 800 3 view .LVU536
 1912 0080 37A9     		add	r1, sp, #220
 1913 0082 40A8     		add	r0, sp, #256
 1914 0084 FFF7FEFF 		bl	dn_mul2
 1915              	.LVL198:
 801:src/stats.c   **** 		dn_multiply(&u, &t, &m);
 1916              		.loc 1 801 3 view .LVU537
 1917 0088 37AA     		add	r2, sp, #220
 1918 008a 4146     		mov	r1, r8
 1919 008c 52A8     		add	r0, sp, #328
 1920 008e FFF7FEFF 		bl	dn_subtract
 1921              	.LVL199:
 802:src/stats.c   **** 		dn_multiply(&t, &u, x);	// t = m*(b-m)*x
 1922              		.loc 1 802 3 view .LVU538
 1923 0092 37AA     		add	r2, sp, #220
 1924 0094 52A9     		add	r1, sp, #328
 1925 0096 5BA8     		add	r0, sp, #364
 1926 0098 FFF7FEFF 		bl	dn_multiply
 1927              	.LVL200:
ARM GAS  /tmp/ccUzZr56.s 			page 57


 803:src/stats.c   **** 		dn_add(&u, &am1, &m2);
 1928              		.loc 1 803 3 view .LVU539
 1929 009c 3A46     		mov	r2, r7
 1930 009e 5BA9     		add	r1, sp, #364
 1931 00a0 52A8     		add	r0, sp, #328
 1932 00a2 FFF7FEFF 		bl	dn_multiply
 1933              	.LVL201:
 804:src/stats.c   **** 		dn_add(&v, a, &m2);
 1934              		.loc 1 804 3 view .LVU540
 1935 00a6 40AA     		add	r2, sp, #256
 1936 00a8 25A9     		add	r1, sp, #148
 1937 00aa 5BA8     		add	r0, sp, #364
 1938 00ac FFF7FEFF 		bl	dn_add
 1939              	.LVL202:
 805:src/stats.c   **** 		dn_multiply(&w, &u, &v);	// w = (am1+m2)*(a+m2)
 1940              		.loc 1 805 3 view .LVU541
 1941 00b0 40AA     		add	r2, sp, #256
 1942 00b2 2946     		mov	r1, r5
 1943 00b4 64A8     		add	r0, sp, #400
 1944 00b6 FFF7FEFF 		bl	dn_add
 1945              	.LVL203:
 806:src/stats.c   **** 		dn_divide(&aa, &t, &w);	// aa = t/w
 1946              		.loc 1 806 3 view .LVU542
 1947 00ba 64AA     		add	r2, sp, #400
 1948 00bc 5BA9     		add	r1, sp, #364
 1949 00be 6DA8     		add	r0, sp, #436
 1950 00c0 FFF7FEFF 		bl	dn_multiply
 1951              	.LVL204:
 807:src/stats.c   **** 		ib_step(&d, &c, &aa);
 1952              		.loc 1 807 3 view .LVU543
 1953 00c4 6DAA     		add	r2, sp, #436
 1954 00c6 52A9     		add	r1, sp, #328
 1955 00c8 01A8     		add	r0, sp, #4
 1956 00ca FFF7FEFF 		bl	dn_divide
 1957              	.LVL205:
 808:src/stats.c   **** 		dn_multiply(&t, r, &d);
 1958              		.loc 1 808 3 view .LVU544
 1959 00ce 01AA     		add	r2, sp, #4
 1960 00d0 0AA9     		add	r1, sp, #40
 1961 00d2 13A8     		add	r0, sp, #76
 1962 00d4 FFF7FEFF 		bl	ib_step
 1963              	.LVL206:
 809:src/stats.c   **** 		dn_multiply(r, &t, &c);	// r = r*d*c
 1964              		.loc 1 809 3 view .LVU545
 1965 00d8 13AA     		add	r2, sp, #76
 1966 00da 2146     		mov	r1, r4
 1967 00dc 52A8     		add	r0, sp, #328
 1968 00de FFF7FEFF 		bl	dn_multiply
 1969              	.LVL207:
 810:src/stats.c   **** 		dn_add(&t, a, &m);
 1970              		.loc 1 810 3 view .LVU546
 1971 00e2 0AAA     		add	r2, sp, #40
 1972 00e4 52A9     		add	r1, sp, #328
 1973 00e6 2046     		mov	r0, r4
 1974 00e8 FFF7FEFF 		bl	dn_multiply
 1975              	.LVL208:
 811:src/stats.c   **** 		dn_add(&u, &apb, &m);
ARM GAS  /tmp/ccUzZr56.s 			page 58


 1976              		.loc 1 811 3 view .LVU547
 1977 00ec 37AA     		add	r2, sp, #220
 1978 00ee 2946     		mov	r1, r5
 1979 00f0 52A8     		add	r0, sp, #328
 1980 00f2 FFF7FEFF 		bl	dn_add
 1981              	.LVL209:
 812:src/stats.c   **** 		dn_multiply(&w, &t, &u);
 1982              		.loc 1 812 3 view .LVU548
 1983 00f6 37AA     		add	r2, sp, #220
 1984 00f8 1CA9     		add	r1, sp, #112
 1985 00fa 5BA8     		add	r0, sp, #364
 1986 00fc FFF7FEFF 		bl	dn_add
 1987              	.LVL210:
 813:src/stats.c   **** 		dn_multiply(&t, &w, x);
 1988              		.loc 1 813 3 view .LVU549
 1989 0100 5BAA     		add	r2, sp, #364
 1990 0102 52A9     		add	r1, sp, #328
 1991 0104 6DA8     		add	r0, sp, #436
 1992 0106 FFF7FEFF 		bl	dn_multiply
 1993              	.LVL211:
 814:src/stats.c   **** 		dn_minus(&w, &t);		// w = -(a+m)*(apb+m)*x
 1994              		.loc 1 814 3 view .LVU550
 1995 010a 3A46     		mov	r2, r7
 1996 010c 6DA9     		add	r1, sp, #436
 1997 010e 52A8     		add	r0, sp, #328
 1998 0110 FFF7FEFF 		bl	dn_multiply
 1999              	.LVL212:
 815:src/stats.c   **** 		dn_add(&t, a, &m2);
 2000              		.loc 1 815 3 view .LVU551
 2001 0114 52A9     		add	r1, sp, #328
 2002 0116 6DA8     		add	r0, sp, #436
 2003 0118 FFF7FEFF 		bl	dn_minus
 2004              	.LVL213:
 816:src/stats.c   **** 		dn_add(&u, &ap1, &m2);
 2005              		.loc 1 816 3 view .LVU552
 2006 011c 40AA     		add	r2, sp, #256
 2007 011e 2946     		mov	r1, r5
 2008 0120 52A8     		add	r0, sp, #328
 2009 0122 FFF7FEFF 		bl	dn_add
 2010              	.LVL214:
 817:src/stats.c   **** 		dn_multiply(&v, &t, &u);	// v = (a+m2)*(ap1+m2)
 2011              		.loc 1 817 3 view .LVU553
 2012 0126 40AA     		add	r2, sp, #256
 2013 0128 2EA9     		add	r1, sp, #184
 2014 012a 5BA8     		add	r0, sp, #364
 2015 012c FFF7FEFF 		bl	dn_add
 2016              	.LVL215:
 818:src/stats.c   **** 		dn_divide(&aa, &w, &v);	// aa = w/v
 2017              		.loc 1 818 3 view .LVU554
 2018 0130 5BAA     		add	r2, sp, #364
 2019 0132 52A9     		add	r1, sp, #328
 2020 0134 64A8     		add	r0, sp, #400
 2021 0136 FFF7FEFF 		bl	dn_multiply
 2022              	.LVL216:
 819:src/stats.c   **** 		ib_step(&d, &c, &aa);
 2023              		.loc 1 819 3 view .LVU555
 2024 013a 64AA     		add	r2, sp, #400
ARM GAS  /tmp/ccUzZr56.s 			page 59


 2025 013c 6DA9     		add	r1, sp, #436
 2026 013e 01A8     		add	r0, sp, #4
 2027 0140 FFF7FEFF 		bl	dn_divide
 2028              	.LVL217:
 820:src/stats.c   **** 		dn_multiply(&v, &d, &c);
 2029              		.loc 1 820 3 view .LVU556
 2030 0144 01AA     		add	r2, sp, #4
 2031 0146 0AA9     		add	r1, sp, #40
 2032 0148 13A8     		add	r0, sp, #76
 2033 014a FFF7FEFF 		bl	ib_step
 2034              	.LVL218:
 821:src/stats.c   **** 		dn_multiply(r, r, &v);	// r *= d*c
 2035              		.loc 1 821 3 view .LVU557
 2036 014e 0AAA     		add	r2, sp, #40
 2037 0150 13A9     		add	r1, sp, #76
 2038 0152 64A8     		add	r0, sp, #400
 2039 0154 FFF7FEFF 		bl	dn_multiply
 2040              	.LVL219:
 822:src/stats.c   **** 		if (dn_eq(&oldr, r))
 2041              		.loc 1 822 3 view .LVU558
 2042 0158 2146     		mov	r1, r4
 2043 015a 64AA     		add	r2, sp, #400
 2044 015c 2046     		mov	r0, r4
 2045 015e FFF7FEFF 		bl	dn_multiply
 2046              	.LVL220:
 823:src/stats.c   **** 			break;
 2047              		.loc 1 823 3 view .LVU559
 823:src/stats.c   **** 			break;
 2048              		.loc 1 823 7 is_stmt 0 view .LVU560
 2049 0162 2146     		mov	r1, r4
 2050 0164 49A8     		add	r0, sp, #292
 2051 0166 FFF7FEFF 		bl	dn_eq
 2052              	.LVL221:
 823:src/stats.c   **** 			break;
 2053              		.loc 1 823 6 view .LVU561
 2054 016a 0028     		cmp	r0, #0
 2055 016c 3FF47DAF 		beq	.L117
 2056              	.LVL222:
 2057              	.L112:
 826:src/stats.c   **** 	}
 827:src/stats.c   **** }
 2058              		.loc 1 827 1 view .LVU562
 2059 0170 76B0     		add	sp, sp, #472
 2060              		.cfi_def_cfa_offset 24
 2061              		@ sp needed
 2062 0172 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 2063              		.loc 1 827 1 view .LVU563
 2064              		.cfi_endproc
 2065              	.LFE41:
 2067 0176 00BF     		.section	.text.sigmaCheck,"ax",%progbits
 2068              		.align	1
 2069              		.p2align 2,,3
 2070              		.global	sigmaCheck
 2071              		.syntax unified
 2072              		.thumb
 2073              		.thumb_func
 2074              		.fpu fpv4-sp-d16
ARM GAS  /tmp/ccUzZr56.s 			page 60


 2076              	sigmaCheck:
 2077              	.LFB0:
  57:src/stats.c   **** 	if (SizeStatRegs == 0) {
 2078              		.loc 1 57 22 is_stmt 1 view -0
 2079              		.cfi_startproc
 2080              		@ args = 0, pretend = 0, frame = 0
 2081              		@ frame_needed = 0, uses_anonymous_args = 0
  58:src/stats.c   **** 		report_err(ERR_MORE_POINTS);
 2082              		.loc 1 58 2 view .LVU565
  57:src/stats.c   **** 	if (SizeStatRegs == 0) {
 2083              		.loc 1 57 22 is_stmt 0 view .LVU566
 2084 0000 08B5     		push	{r3, lr}
 2085              		.cfi_def_cfa_offset 8
 2086              		.cfi_offset 3, -8
 2087              		.cfi_offset 14, -4
  58:src/stats.c   **** 		report_err(ERR_MORE_POINTS);
 2088              		.loc 1 58 19 view .LVU567
 2089 0002 0B4B     		ldr	r3, .L123
 2090 0004 1A68     		ldr	r2, [r3]
  58:src/stats.c   **** 		report_err(ERR_MORE_POINTS);
 2091              		.loc 1 58 5 view .LVU568
 2092 0006 72B1     		cbz	r2, .L122
  62:src/stats.c   **** 	return 0;
 2093              		.loc 1 62 2 is_stmt 1 view .LVU569
  62:src/stats.c   **** 	return 0;
 2094              		.loc 1 62 67 is_stmt 0 view .LVU570
 2095 0008 0A4B     		ldr	r3, .L123+4
  62:src/stats.c   **** 	return 0;
 2096              		.loc 1 62 11 view .LVU571
 2097 000a 0B48     		ldr	r0, .L123+8
  62:src/stats.c   **** 	return 0;
 2098              		.loc 1 62 65 view .LVU572
 2099 000c 93F8CF17 		ldrb	r1, [r3, #1999]	@ zero_extendqisi2
 2100 0010 C1F16401 		rsb	r1, r1, #100
  62:src/stats.c   **** 	return 0;
 2101              		.loc 1 62 76 view .LVU573
 2102 0014 C2EB8102 		rsb	r2, r2, r1, lsl #2
  62:src/stats.c   **** 	return 0;
 2103              		.loc 1 62 13 view .LVU574
 2104 0018 03F58663 		add	r3, r3, #1072
 2105 001c 03EB4203 		add	r3, r3, r2, lsl #1
  62:src/stats.c   **** 	return 0;
 2106              		.loc 1 62 11 view .LVU575
 2107 0020 0360     		str	r3, [r0]
  63:src/stats.c   **** }
 2108              		.loc 1 63 2 is_stmt 1 view .LVU576
  63:src/stats.c   **** }
 2109              		.loc 1 63 9 is_stmt 0 view .LVU577
 2110 0022 0020     		movs	r0, #0
  64:src/stats.c   **** 
 2111              		.loc 1 64 1 view .LVU578
 2112 0024 08BD     		pop	{r3, pc}
 2113              	.L122:
  59:src/stats.c   **** 		return 1;
 2114              		.loc 1 59 3 is_stmt 1 view .LVU579
 2115 0026 0F20     		movs	r0, #15
 2116 0028 FFF7FEFF 		bl	report_err
ARM GAS  /tmp/ccUzZr56.s 			page 61


 2117              	.LVL223:
  60:src/stats.c   **** 	}
 2118              		.loc 1 60 3 view .LVU580
  60:src/stats.c   **** 	}
 2119              		.loc 1 60 10 is_stmt 0 view .LVU581
 2120 002c 0120     		movs	r0, #1
  64:src/stats.c   **** 
 2121              		.loc 1 64 1 view .LVU582
 2122 002e 08BD     		pop	{r3, pc}
 2123              	.L124:
 2124              		.align	2
 2125              	.L123:
 2126 0030 00000000 		.word	SizeStatRegs
 2127 0034 00000000 		.word	PersistentRam
 2128 0038 00000000 		.word	StatRegs
 2129              		.cfi_endproc
 2130              	.LFE0:
 2132              		.section	.text.sigmaAllocate,"ax",%progbits
 2133              		.align	1
 2134              		.p2align 2,,3
 2135              		.syntax unified
 2136              		.thumb
 2137              		.thumb_func
 2138              		.fpu fpv4-sp-d16
 2140              	sigmaAllocate:
 2141              	.LFB1:
  67:src/stats.c   **** 	if (State.have_stats == 0) {
 2142              		.loc 1 67 1 is_stmt 1 view -0
 2143              		.cfi_startproc
 2144              		@ args = 0, pretend = 0, frame = 0
 2145              		@ frame_needed = 0, uses_anonymous_args = 0
  68:src/stats.c   **** 		SizeStatRegs = sizeof(STAT_DATA) >> 1;	// in 16 bit words!
 2146              		.loc 1 68 2 view .LVU584
  67:src/stats.c   **** 	if (State.have_stats == 0) {
 2147              		.loc 1 67 1 is_stmt 0 view .LVU585
 2148 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 2149              		.cfi_def_cfa_offset 24
 2150              		.cfi_offset 3, -24
 2151              		.cfi_offset 4, -20
 2152              		.cfi_offset 5, -16
 2153              		.cfi_offset 6, -12
 2154              		.cfi_offset 7, -8
 2155              		.cfi_offset 14, -4
  68:src/stats.c   **** 		SizeStatRegs = sizeof(STAT_DATA) >> 1;	// in 16 bit words!
 2156              		.loc 1 68 23 view .LVU586
 2157 0002 134D     		ldr	r5, .L132
 2158 0004 95F8DD37 		ldrb	r3, [r5, #2013]	@ zero_extendqisi2
  68:src/stats.c   **** 		SizeStatRegs = sizeof(STAT_DATA) >> 1;	// in 16 bit words!
 2159              		.loc 1 68 5 view .LVU587
 2160 0008 13F02004 		ands	r4, r3, #32
 2161 000c 16D1     		bne	.L126
  69:src/stats.c   **** 		if (move_retstk(-SizeStatRegs)) {
 2162              		.loc 1 69 3 is_stmt 1 view .LVU588
  69:src/stats.c   **** 		if (move_retstk(-SizeStatRegs)) {
 2163              		.loc 1 69 16 is_stmt 0 view .LVU589
 2164 000e 114F     		ldr	r7, .L132+4
 2165 0010 4623     		movs	r3, #70
ARM GAS  /tmp/ccUzZr56.s 			page 62


  70:src/stats.c   **** 			SizeStatRegs = 0;
 2166              		.loc 1 70 7 view .LVU590
 2167 0012 6FF04500 		mvn	r0, #69
  69:src/stats.c   **** 		if (move_retstk(-SizeStatRegs)) {
 2168              		.loc 1 69 16 view .LVU591
 2169 0016 3B60     		str	r3, [r7]
  70:src/stats.c   **** 			SizeStatRegs = 0;
 2170              		.loc 1 70 3 is_stmt 1 view .LVU592
  70:src/stats.c   **** 			SizeStatRegs = 0;
 2171              		.loc 1 70 7 is_stmt 0 view .LVU593
 2172 0018 FFF7FEFF 		bl	move_retstk
 2173              	.LVL224:
  70:src/stats.c   **** 			SizeStatRegs = 0;
 2174              		.loc 1 70 6 view .LVU594
 2175 001c 0646     		mov	r6, r0
 2176 001e 88B9     		cbnz	r0, .L130
  75:src/stats.c   **** 		sigmaCheck();
 2177              		.loc 1 75 3 is_stmt 1 view .LVU595
  75:src/stats.c   **** 		sigmaCheck();
 2178              		.loc 1 75 20 is_stmt 0 view .LVU596
 2179 0020 95F8DD37 		ldrb	r3, [r5, #2013]	@ zero_extendqisi2
 2180 0024 43F02003 		orr	r3, r3, #32
 2181 0028 85F8DD37 		strb	r3, [r5, #2013]
  76:src/stats.c   **** 		xset(StatRegs, 0, sizeof(STAT_DATA));
 2182              		.loc 1 76 3 is_stmt 1 view .LVU597
 2183 002c FFF7FEFF 		bl	sigmaCheck
 2184              	.LVL225:
  77:src/stats.c   **** 	}
 2185              		.loc 1 77 3 view .LVU598
 2186 0030 094B     		ldr	r3, .L132+8
 2187 0032 3146     		mov	r1, r6
 2188 0034 1868     		ldr	r0, [r3]
 2189 0036 8C22     		movs	r2, #140
 2190 0038 FFF7FEFF 		bl	xset
 2191              	.LVL226:
 2192              	.L126:
  79:src/stats.c   **** }
 2193              		.loc 1 79 2 view .LVU599
  80:src/stats.c   **** 
 2194              		.loc 1 80 1 is_stmt 0 view .LVU600
 2195 003c BDE8F840 		pop	{r3, r4, r5, r6, r7, lr}
 2196              		.cfi_remember_state
 2197              		.cfi_restore 14
 2198              		.cfi_restore 7
 2199              		.cfi_restore 6
 2200              		.cfi_restore 5
 2201              		.cfi_restore 4
 2202              		.cfi_restore 3
 2203              		.cfi_def_cfa_offset 0
  79:src/stats.c   **** }
 2204              		.loc 1 79 9 view .LVU601
 2205 0040 FFF7FEBF 		b	sigmaCheck
 2206              	.LVL227:
 2207              	.L130:
 2208              		.cfi_restore_state
 2209              	.LBB76:
 2210              	.LBI76:
ARM GAS  /tmp/ccUzZr56.s 			page 63


  66:src/stats.c   **** {
 2211              		.loc 1 66 12 is_stmt 1 view .LVU602
 2212              	.LBB77:
  71:src/stats.c   **** 			report_err(ERR_RAM_FULL);
 2213              		.loc 1 71 4 view .LVU603
  72:src/stats.c   **** 			return 1;
 2214              		.loc 1 72 4 is_stmt 0 view .LVU604
 2215 0044 0B20     		movs	r0, #11
  71:src/stats.c   **** 			report_err(ERR_RAM_FULL);
 2216              		.loc 1 71 17 view .LVU605
 2217 0046 3C60     		str	r4, [r7]
  72:src/stats.c   **** 			return 1;
 2218              		.loc 1 72 4 is_stmt 1 view .LVU606
 2219 0048 FFF7FEFF 		bl	report_err
 2220              	.LVL228:
  73:src/stats.c   **** 		}
 2221              		.loc 1 73 4 view .LVU607
 2222              	.LBE77:
 2223              	.LBE76:
  80:src/stats.c   **** 
 2224              		.loc 1 80 1 is_stmt 0 view .LVU608
 2225 004c 0120     		movs	r0, #1
 2226 004e F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 2227              	.L133:
 2228              		.align	2
 2229              	.L132:
 2230 0050 00000000 		.word	PersistentRam
 2231 0054 00000000 		.word	SizeStatRegs
 2232 0058 00000000 		.word	StatRegs
 2233              		.cfi_endproc
 2234              	.LFE1:
 2236              		.section	.text.check_data,"ax",%progbits
 2237              		.align	1
 2238              		.p2align 2,,3
 2239              		.syntax unified
 2240              		.thumb
 2241              		.thumb_func
 2242              		.fpu fpv4-sp-d16
 2244              	check_data:
 2245              	.LVL229:
 2246              	.LFB4:
 124:src/stats.c   **** 	if (sigmaCheck() || sigmaN < n) {
 2247              		.loc 1 124 30 is_stmt 1 view -0
 2248              		.cfi_startproc
 2249              		@ args = 0, pretend = 0, frame = 0
 2250              		@ frame_needed = 0, uses_anonymous_args = 0
 125:src/stats.c   **** 		report_err(ERR_MORE_POINTS);
 2251              		.loc 1 125 2 view .LVU610
 124:src/stats.c   **** 	if (sigmaCheck() || sigmaN < n) {
 2252              		.loc 1 124 30 is_stmt 0 view .LVU611
 2253 0000 10B5     		push	{r4, lr}
 2254              		.cfi_def_cfa_offset 8
 2255              		.cfi_offset 4, -8
 2256              		.cfi_offset 14, -4
 124:src/stats.c   **** 	if (sigmaCheck() || sigmaN < n) {
 2257              		.loc 1 124 30 view .LVU612
 2258 0002 0446     		mov	r4, r0
ARM GAS  /tmp/ccUzZr56.s 			page 64


 125:src/stats.c   **** 		report_err(ERR_MORE_POINTS);
 2259              		.loc 1 125 6 view .LVU613
 2260 0004 FFF7FEFF 		bl	sigmaCheck
 2261              	.LVL230:
 125:src/stats.c   **** 		report_err(ERR_MORE_POINTS);
 2262              		.loc 1 125 5 view .LVU614
 2263 0008 30B9     		cbnz	r0, .L135
 125:src/stats.c   **** 		report_err(ERR_MORE_POINTS);
 2264              		.loc 1 125 22 discriminator 1 view .LVU615
 2265 000a 064B     		ldr	r3, .L138
 2266 000c 1B68     		ldr	r3, [r3]
 125:src/stats.c   **** 		report_err(ERR_MORE_POINTS);
 2267              		.loc 1 125 19 discriminator 1 view .LVU616
 2268 000e D3F88830 		ldr	r3, [r3, #136]
 2269 0012 A342     		cmp	r3, r4
 2270 0014 00DB     		blt	.L135
 130:src/stats.c   **** 
 2271              		.loc 1 130 1 view .LVU617
 2272 0016 10BD     		pop	{r4, pc}
 2273              	.LVL231:
 2274              	.L135:
 126:src/stats.c   **** 		return 1;
 2275              		.loc 1 126 3 is_stmt 1 view .LVU618
 2276 0018 0F20     		movs	r0, #15
 2277 001a FFF7FEFF 		bl	report_err
 2278              	.LVL232:
 127:src/stats.c   **** 	}
 2279              		.loc 1 127 3 view .LVU619
 127:src/stats.c   **** 	}
 2280              		.loc 1 127 10 is_stmt 0 view .LVU620
 2281 001e 0120     		movs	r0, #1
 130:src/stats.c   **** 
 2282              		.loc 1 130 1 view .LVU621
 2283 0020 10BD     		pop	{r4, pc}
 2284              	.LVL233:
 2285              	.L139:
 130:src/stats.c   **** 
 2286              		.loc 1 130 1 view .LVU622
 2287 0022 00BF     		.align	2
 2288              	.L138:
 2289 0024 00000000 		.word	StatRegs
 2290              		.cfi_endproc
 2291              	.LFE4:
 2293              		.section	.text.sigmaDeallocate,"ax",%progbits
 2294              		.align	1
 2295              		.p2align 2,,3
 2296              		.global	sigmaDeallocate
 2297              		.syntax unified
 2298              		.thumb
 2299              		.thumb_func
 2300              		.fpu fpv4-sp-d16
 2302              	sigmaDeallocate:
 2303              	.LFB2:
  82:src/stats.c   **** 	move_retstk(SizeStatRegs);
 2304              		.loc 1 82 28 is_stmt 1 view -0
 2305              		.cfi_startproc
 2306              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /tmp/ccUzZr56.s 			page 65


 2307              		@ frame_needed = 0, uses_anonymous_args = 0
  83:src/stats.c   **** 	SizeStatRegs = 0;
 2308              		.loc 1 83 2 view .LVU624
  82:src/stats.c   **** 	move_retstk(SizeStatRegs);
 2309              		.loc 1 82 28 is_stmt 0 view .LVU625
 2310 0000 10B5     		push	{r4, lr}
 2311              		.cfi_def_cfa_offset 8
 2312              		.cfi_offset 4, -8
 2313              		.cfi_offset 14, -4
  83:src/stats.c   **** 	SizeStatRegs = 0;
 2314              		.loc 1 83 2 view .LVU626
 2315 0002 074C     		ldr	r4, .L142
 2316 0004 2068     		ldr	r0, [r4]
 2317 0006 FFF7FEFF 		bl	move_retstk
 2318              	.LVL234:
  84:src/stats.c   **** 	State.have_stats = 0;
 2319              		.loc 1 84 2 is_stmt 1 view .LVU627
  85:src/stats.c   **** }
 2320              		.loc 1 85 19 is_stmt 0 view .LVU628
 2321 000a 064B     		ldr	r3, .L142+4
 2322 000c 93F8DD27 		ldrb	r2, [r3, #2013]	@ zero_extendqisi2
  84:src/stats.c   **** 	State.have_stats = 0;
 2323              		.loc 1 84 15 view .LVU629
 2324 0010 0021     		movs	r1, #0
  85:src/stats.c   **** }
 2325              		.loc 1 85 19 view .LVU630
 2326 0012 61F34512 		bfi	r2, r1, #5, #1
  84:src/stats.c   **** 	State.have_stats = 0;
 2327              		.loc 1 84 15 view .LVU631
 2328 0016 2160     		str	r1, [r4]
  85:src/stats.c   **** }
 2329              		.loc 1 85 2 is_stmt 1 view .LVU632
  85:src/stats.c   **** }
 2330              		.loc 1 85 19 is_stmt 0 view .LVU633
 2331 0018 83F8DD27 		strb	r2, [r3, #2013]
  86:src/stats.c   **** 
 2332              		.loc 1 86 1 view .LVU634
 2333 001c 10BD     		pop	{r4, pc}
 2334              	.L143:
 2335 001e 00BF     		.align	2
 2336              	.L142:
 2337 0020 00000000 		.word	SizeStatRegs
 2338 0024 00000000 		.word	PersistentRam
 2339              		.cfi_endproc
 2340              	.LFE2:
 2342              		.section	.text.sigmaCopy,"ax",%progbits
 2343              		.align	1
 2344              		.p2align 2,,3
 2345              		.global	sigmaCopy
 2346              		.syntax unified
 2347              		.thumb
 2348              		.thumb_func
 2349              		.fpu fpv4-sp-d16
 2351              	sigmaCopy:
 2352              	.LVL235:
 2353              	.LFB3:
  92:src/stats.c   **** 	if (sigmaAllocate())
ARM GAS  /tmp/ccUzZr56.s 			page 66


 2354              		.loc 1 92 1 is_stmt 1 view -0
 2355              		.cfi_startproc
 2356              		@ args = 0, pretend = 0, frame = 0
 2357              		@ frame_needed = 0, uses_anonymous_args = 0
  93:src/stats.c   **** 		return 1;
 2358              		.loc 1 93 2 view .LVU636
  92:src/stats.c   **** 	if (sigmaAllocate())
 2359              		.loc 1 92 1 is_stmt 0 view .LVU637
 2360 0000 38B5     		push	{r3, r4, r5, lr}
 2361              		.cfi_def_cfa_offset 16
 2362              		.cfi_offset 3, -16
 2363              		.cfi_offset 4, -12
 2364              		.cfi_offset 5, -8
 2365              		.cfi_offset 14, -4
  92:src/stats.c   **** 	if (sigmaAllocate())
 2366              		.loc 1 92 1 view .LVU638
 2367 0002 0546     		mov	r5, r0
  93:src/stats.c   **** 		return 1;
 2368              		.loc 1 93 6 view .LVU639
 2369 0004 FFF7FEFF 		bl	sigmaAllocate
 2370              	.LVL236:
  93:src/stats.c   **** 		return 1;
 2371              		.loc 1 93 5 view .LVU640
 2372 0008 10B1     		cbz	r0, .L148
  94:src/stats.c   **** 	xcopy(StatRegs, source, sizeof(STAT_DATA));
 2373              		.loc 1 94 10 view .LVU641
 2374 000a 0124     		movs	r4, #1
  97:src/stats.c   **** 
 2375              		.loc 1 97 1 view .LVU642
 2376 000c 2046     		mov	r0, r4
 2377 000e 38BD     		pop	{r3, r4, r5, pc}
 2378              	.LVL237:
 2379              	.L148:
  95:src/stats.c   **** 	return 0;
 2380              		.loc 1 95 2 is_stmt 1 view .LVU643
 2381 0010 044B     		ldr	r3, .L149
 2382 0012 0446     		mov	r4, r0
 2383 0014 2946     		mov	r1, r5
 2384 0016 1868     		ldr	r0, [r3]
 2385 0018 8C22     		movs	r2, #140
 2386 001a FFF7FEFF 		bl	xcopy
 2387              	.LVL238:
  96:src/stats.c   **** }
 2388              		.loc 1 96 2 view .LVU644
  97:src/stats.c   **** 
 2389              		.loc 1 97 1 is_stmt 0 view .LVU645
 2390 001e 2046     		mov	r0, r4
 2391 0020 38BD     		pop	{r3, r4, r5, pc}
 2392              	.LVL239:
 2393              	.L150:
  97:src/stats.c   **** 
 2394              		.loc 1 97 1 view .LVU646
 2395 0022 00BF     		.align	2
 2396              	.L149:
 2397 0024 00000000 		.word	StatRegs
 2398              		.cfi_endproc
 2399              	.LFE3:
ARM GAS  /tmp/ccUzZr56.s 			page 67


 2401              		.section	.text.stats_mode,"ax",%progbits
 2402              		.align	1
 2403              		.p2align 2,,3
 2404              		.global	stats_mode
 2405              		.syntax unified
 2406              		.thumb
 2407              		.thumb_func
 2408              		.fpu fpv4-sp-d16
 2410              	stats_mode:
 2411              	.LVL240:
 2412              	.LFB5:
 132:src/stats.c   **** 	UState.sigma_mode = (op - OP_LINF) + SIGMA_LINEAR;
 2413              		.loc 1 132 32 is_stmt 1 view -0
 2414              		.cfi_startproc
 2415              		@ args = 0, pretend = 0, frame = 0
 2416              		@ frame_needed = 0, uses_anonymous_args = 0
 2417              		@ link register save eliminated.
 133:src/stats.c   **** }
 2418              		.loc 1 133 2 view .LVU648
 133:src/stats.c   **** }
 2419              		.loc 1 133 20 is_stmt 0 view .LVU649
 2420 0000 044B     		ldr	r3, .L152
 2421 0002 93F8EB27 		ldrb	r2, [r3, #2027]	@ zero_extendqisi2
 133:src/stats.c   **** }
 2422              		.loc 1 133 37 view .LVU650
 2423 0006 2E38     		subs	r0, r0, #46
 2424              	.LVL241:
 133:src/stats.c   **** }
 2425              		.loc 1 133 20 view .LVU651
 2426 0008 60F30202 		bfi	r2, r0, #0, #3
 2427 000c 83F8EB27 		strb	r2, [r3, #2027]
 134:src/stats.c   **** 
 2428              		.loc 1 134 1 view .LVU652
 2429 0010 7047     		bx	lr
 2430              	.L153:
 2431 0012 00BF     		.align	2
 2432              	.L152:
 2433 0014 00000000 		.word	PersistentRam
 2434              		.cfi_endproc
 2435              	.LFE5:
 2437              		.section	.text.sigma_clear,"ax",%progbits
 2438              		.align	1
 2439              		.p2align 2,,3
 2440              		.global	sigma_clear
 2441              		.syntax unified
 2442              		.thumb
 2443              		.thumb_func
 2444              		.fpu fpv4-sp-d16
 2446              	sigma_clear:
 2447              	.LVL242:
 2448              	.LFB6:
 136:src/stats.c   **** 	sigmaDeallocate();
 2449              		.loc 1 136 33 is_stmt 1 view -0
 2450              		.cfi_startproc
 2451              		@ args = 0, pretend = 0, frame = 0
 2452              		@ frame_needed = 0, uses_anonymous_args = 0
 137:src/stats.c   **** }
ARM GAS  /tmp/ccUzZr56.s 			page 68


 2453              		.loc 1 137 2 view .LVU654
 2454              	.LBB78:
 2455              	.LBI78:
  82:src/stats.c   **** 	move_retstk(SizeStatRegs);
 2456              		.loc 1 82 6 view .LVU655
 2457              	.LBB79:
  83:src/stats.c   **** 	SizeStatRegs = 0;
 2458              		.loc 1 83 2 view .LVU656
 2459              	.LBE79:
 2460              	.LBE78:
 136:src/stats.c   **** 	sigmaDeallocate();
 2461              		.loc 1 136 33 is_stmt 0 view .LVU657
 2462 0000 10B5     		push	{r4, lr}
 2463              		.cfi_def_cfa_offset 8
 2464              		.cfi_offset 4, -8
 2465              		.cfi_offset 14, -4
 2466              	.LBB81:
 2467              	.LBB80:
  83:src/stats.c   **** 	SizeStatRegs = 0;
 2468              		.loc 1 83 2 view .LVU658
 2469 0002 074C     		ldr	r4, .L156
 2470 0004 2068     		ldr	r0, [r4]
 2471              	.LVL243:
  83:src/stats.c   **** 	SizeStatRegs = 0;
 2472              		.loc 1 83 2 view .LVU659
 2473 0006 FFF7FEFF 		bl	move_retstk
 2474              	.LVL244:
  84:src/stats.c   **** 	State.have_stats = 0;
 2475              		.loc 1 84 2 is_stmt 1 view .LVU660
  85:src/stats.c   **** }
 2476              		.loc 1 85 19 is_stmt 0 view .LVU661
 2477 000a 064B     		ldr	r3, .L156+4
 2478 000c 93F8DD27 		ldrb	r2, [r3, #2013]	@ zero_extendqisi2
  84:src/stats.c   **** 	State.have_stats = 0;
 2479              		.loc 1 84 15 view .LVU662
 2480 0010 0021     		movs	r1, #0
  85:src/stats.c   **** }
 2481              		.loc 1 85 19 view .LVU663
 2482 0012 61F34512 		bfi	r2, r1, #5, #1
  84:src/stats.c   **** 	State.have_stats = 0;
 2483              		.loc 1 84 15 view .LVU664
 2484 0016 2160     		str	r1, [r4]
  85:src/stats.c   **** }
 2485              		.loc 1 85 2 is_stmt 1 view .LVU665
  85:src/stats.c   **** }
 2486              		.loc 1 85 19 is_stmt 0 view .LVU666
 2487 0018 83F8DD27 		strb	r2, [r3, #2013]
 2488              	.LBE80:
 2489              	.LBE81:
 138:src/stats.c   **** 
 2490              		.loc 1 138 1 view .LVU667
 2491 001c 10BD     		pop	{r4, pc}
 2492              	.L157:
 2493 001e 00BF     		.align	2
 2494              	.L156:
 2495 0020 00000000 		.word	SizeStatRegs
 2496 0024 00000000 		.word	PersistentRam
ARM GAS  /tmp/ccUzZr56.s 			page 69


 2497              		.cfi_endproc
 2498              	.LFE6:
 2500              		.section	.text.sigma_plus,"ax",%progbits
 2501              		.align	1
 2502              		.p2align 2,,3
 2503              		.global	sigma_plus
 2504              		.syntax unified
 2505              		.thumb
 2506              		.thumb_func
 2507              		.fpu fpv4-sp-d16
 2509              	sigma_plus:
 2510              	.LFB13:
 211:src/stats.c   **** 	if (sigmaAllocate())
 2511              		.loc 1 211 19 is_stmt 1 view -0
 2512              		.cfi_startproc
 2513              		@ args = 0, pretend = 0, frame = 72
 2514              		@ frame_needed = 0, uses_anonymous_args = 0
 212:src/stats.c   **** 		return;
 2515              		.loc 1 212 2 view .LVU669
 211:src/stats.c   **** 	if (sigmaAllocate())
 2516              		.loc 1 211 19 is_stmt 0 view .LVU670
 2517 0000 00B5     		push	{lr}
 2518              		.cfi_def_cfa_offset 4
 2519              		.cfi_offset 14, -4
 2520 0002 93B0     		sub	sp, sp, #76
 2521              		.cfi_def_cfa_offset 80
 212:src/stats.c   **** 		return;
 2522              		.loc 1 212 6 view .LVU671
 2523 0004 FFF7FEFF 		bl	sigmaAllocate
 2524              	.LVL245:
 212:src/stats.c   **** 		return;
 2525              		.loc 1 212 5 view .LVU672
 2526 0008 78B9     		cbnz	r0, .L158
 214:src/stats.c   **** 	sigma_helper_xy(&dn_add);
 2527              		.loc 1 214 2 is_stmt 1 view .LVU673
 214:src/stats.c   **** 	sigma_helper_xy(&dn_add);
 2528              		.loc 1 214 4 is_stmt 0 view .LVU674
 2529 000a 094B     		ldr	r3, .L161
 2530 000c 1A68     		ldr	r2, [r3]
 214:src/stats.c   **** 	sigma_helper_xy(&dn_add);
 2531              		.loc 1 214 2 view .LVU675
 2532 000e D2F88830 		ldr	r3, [r2, #136]
 2533 0012 0133     		adds	r3, r3, #1
 2534 0014 C2F88830 		str	r3, [r2, #136]
 215:src/stats.c   **** }
 2535              		.loc 1 215 2 is_stmt 1 view .LVU676
 2536              	.LBB84:
 2537              	.LBI84:
 204:src/stats.c   **** 	decNumber x, y;
 2538              		.loc 1 204 13 view .LVU677
 2539              	.LBB85:
 205:src/stats.c   **** 
 2540              		.loc 1 205 2 view .LVU678
 207:src/stats.c   **** 	sigma_helper(op, &x, &y);
 2541              		.loc 1 207 2 view .LVU679
 2542 0018 09A9     		add	r1, sp, #36
 2543 001a 6846     		mov	r0, sp
ARM GAS  /tmp/ccUzZr56.s 			page 70


 2544 001c FFF7FEFF 		bl	getXY
 2545              	.LVL246:
 208:src/stats.c   **** }
 2546              		.loc 1 208 2 view .LVU680
 2547 0020 0448     		ldr	r0, .L161+4
 2548 0022 09AA     		add	r2, sp, #36
 2549 0024 6946     		mov	r1, sp
 2550 0026 FFF7FEFF 		bl	sigma_helper
 2551              	.LVL247:
 2552              	.L158:
 2553              	.LBE85:
 2554              	.LBE84:
 216:src/stats.c   **** 
 2555              		.loc 1 216 1 is_stmt 0 view .LVU681
 2556 002a 13B0     		add	sp, sp, #76
 2557              		.cfi_def_cfa_offset 4
 2558              		@ sp needed
 2559 002c 5DF804FB 		ldr	pc, [sp], #4
 2560              	.L162:
 2561              		.align	2
 2562              	.L161:
 2563 0030 00000000 		.word	StatRegs
 2564 0034 00000000 		.word	dn_add
 2565              		.cfi_endproc
 2566              	.LFE13:
 2568              		.section	.text.sigma_minus,"ax",%progbits
 2569              		.align	1
 2570              		.p2align 2,,3
 2571              		.global	sigma_minus
 2572              		.syntax unified
 2573              		.thumb
 2574              		.thumb_func
 2575              		.fpu fpv4-sp-d16
 2577              	sigma_minus:
 2578              	.LFB14:
 218:src/stats.c   **** 	if (sigmaAllocate())
 2579              		.loc 1 218 20 is_stmt 1 view -0
 2580              		.cfi_startproc
 2581              		@ args = 0, pretend = 0, frame = 72
 2582              		@ frame_needed = 0, uses_anonymous_args = 0
 219:src/stats.c   **** 		return;
 2583              		.loc 1 219 2 view .LVU683
 218:src/stats.c   **** 	if (sigmaAllocate())
 2584              		.loc 1 218 20 is_stmt 0 view .LVU684
 2585 0000 00B5     		push	{lr}
 2586              		.cfi_def_cfa_offset 4
 2587              		.cfi_offset 14, -4
 2588 0002 93B0     		sub	sp, sp, #76
 2589              		.cfi_def_cfa_offset 80
 219:src/stats.c   **** 		return;
 2590              		.loc 1 219 6 view .LVU685
 2591 0004 FFF7FEFF 		bl	sigmaAllocate
 2592              	.LVL248:
 219:src/stats.c   **** 		return;
 2593              		.loc 1 219 5 view .LVU686
 2594 0008 78B9     		cbnz	r0, .L163
 221:src/stats.c   **** 	--sigmaN;
ARM GAS  /tmp/ccUzZr56.s 			page 71


 2595              		.loc 1 221 2 is_stmt 1 view .LVU687
 2596              	.LBB88:
 2597              	.LBI88:
 204:src/stats.c   **** 	decNumber x, y;
 2598              		.loc 1 204 13 view .LVU688
 2599              	.LBB89:
 205:src/stats.c   **** 
 2600              		.loc 1 205 2 view .LVU689
 207:src/stats.c   **** 	sigma_helper(op, &x, &y);
 2601              		.loc 1 207 2 view .LVU690
 2602 000a 09A9     		add	r1, sp, #36
 2603 000c 6846     		mov	r0, sp
 2604 000e FFF7FEFF 		bl	getXY
 2605              	.LVL249:
 208:src/stats.c   **** }
 2606              		.loc 1 208 2 view .LVU691
 2607 0012 09AA     		add	r2, sp, #36
 2608 0014 0648     		ldr	r0, .L166
 2609 0016 6946     		mov	r1, sp
 2610 0018 FFF7FEFF 		bl	sigma_helper
 2611              	.LVL250:
 2612              	.LBE89:
 2613              	.LBE88:
 222:src/stats.c   **** }
 2614              		.loc 1 222 2 view .LVU692
 222:src/stats.c   **** }
 2615              		.loc 1 222 4 is_stmt 0 view .LVU693
 2616 001c 054B     		ldr	r3, .L166+4
 2617 001e 1A68     		ldr	r2, [r3]
 222:src/stats.c   **** }
 2618              		.loc 1 222 2 view .LVU694
 2619 0020 D2F88830 		ldr	r3, [r2, #136]
 2620 0024 013B     		subs	r3, r3, #1
 2621 0026 C2F88830 		str	r3, [r2, #136]
 2622              	.L163:
 223:src/stats.c   **** 
 2623              		.loc 1 223 1 view .LVU695
 2624 002a 13B0     		add	sp, sp, #76
 2625              		.cfi_def_cfa_offset 4
 2626              		@ sp needed
 2627 002c 5DF804FB 		ldr	pc, [sp], #4
 2628              	.L167:
 2629              		.align	2
 2630              	.L166:
 2631 0030 00000000 		.word	dn_subtract
 2632 0034 00000000 		.word	StatRegs
 2633              		.cfi_endproc
 2634              	.LFE14:
 2636              		.section	.text.sigma_plus_x,"ax",%progbits
 2637              		.align	1
 2638              		.p2align 2,,3
 2639              		.global	sigma_plus_x
 2640              		.syntax unified
 2641              		.thumb
 2642              		.thumb_func
 2643              		.fpu fpv4-sp-d16
 2645              	sigma_plus_x:
ARM GAS  /tmp/ccUzZr56.s 			page 72


 2646              	.LVL251:
 2647              	.LFB15:
 228:src/stats.c   **** 	decNumber y;
 2648              		.loc 1 228 39 is_stmt 1 view -0
 2649              		.cfi_startproc
 2650              		@ args = 0, pretend = 0, frame = 40
 2651              		@ frame_needed = 0, uses_anonymous_args = 0
 229:src/stats.c   **** 
 2652              		.loc 1 229 2 view .LVU697
 231:src/stats.c   **** 		return -1;
 2653              		.loc 1 231 2 view .LVU698
 228:src/stats.c   **** 	decNumber y;
 2654              		.loc 1 228 39 is_stmt 0 view .LVU699
 2655 0000 30B5     		push	{r4, r5, lr}
 2656              		.cfi_def_cfa_offset 12
 2657              		.cfi_offset 4, -12
 2658              		.cfi_offset 5, -8
 2659              		.cfi_offset 14, -4
 2660 0002 8BB0     		sub	sp, sp, #44
 2661              		.cfi_def_cfa_offset 56
 228:src/stats.c   **** 	decNumber y;
 2662              		.loc 1 228 39 view .LVU700
 2663 0004 0446     		mov	r4, r0
 231:src/stats.c   **** 		return -1;
 2664              		.loc 1 231 6 view .LVU701
 2665 0006 FFF7FEFF 		bl	sigmaAllocate
 2666              	.LVL252:
 231:src/stats.c   **** 		return -1;
 2667              		.loc 1 231 5 view .LVU702
 2668 000a A0B9     		cbnz	r0, .L170
 234:src/stats.c   **** 	sigma_helper(&dn_add, x, &y);
 2669              		.loc 1 234 2 is_stmt 1 view .LVU703
 234:src/stats.c   **** 	sigma_helper(&dn_add, x, &y);
 2670              		.loc 1 234 21 is_stmt 0 view .LVU704
 2671 000c 0B4D     		ldr	r5, .L172
 2672 000e 2B68     		ldr	r3, [r5]
 234:src/stats.c   **** 	sigma_helper(&dn_add, x, &y);
 2673              		.loc 1 234 19 view .LVU705
 2674 0010 D3F88820 		ldr	r2, [r3, #136]
 2675 0014 0132     		adds	r2, r2, #1
 234:src/stats.c   **** 	sigma_helper(&dn_add, x, &y);
 2676              		.loc 1 234 2 view .LVU706
 2677 0016 C3F88820 		str	r2, [r3, #136]
 2678 001a 01A8     		add	r0, sp, #4
 2679 001c D317     		asrs	r3, r2, #31
 2680 001e FFF7FEFF 		bl	ullint_to_dn
 2681              	.LVL253:
 235:src/stats.c   **** 	return sigmaN;
 2682              		.loc 1 235 2 is_stmt 1 view .LVU707
 2683 0022 0748     		ldr	r0, .L172+4
 2684 0024 01AA     		add	r2, sp, #4
 2685 0026 2146     		mov	r1, r4
 2686 0028 FFF7FEFF 		bl	sigma_helper
 2687              	.LVL254:
 236:src/stats.c   **** }
 2688              		.loc 1 236 2 view .LVU708
 236:src/stats.c   **** }
ARM GAS  /tmp/ccUzZr56.s 			page 73


 2689              		.loc 1 236 9 is_stmt 0 view .LVU709
 2690 002c 2B68     		ldr	r3, [r5]
 2691 002e D3F88800 		ldr	r0, [r3, #136]
 2692              	.L168:
 237:src/stats.c   **** 
 2693              		.loc 1 237 1 view .LVU710
 2694 0032 0BB0     		add	sp, sp, #44
 2695              		.cfi_remember_state
 2696              		.cfi_def_cfa_offset 12
 2697              		@ sp needed
 2698 0034 30BD     		pop	{r4, r5, pc}
 2699              	.LVL255:
 2700              	.L170:
 2701              		.cfi_restore_state
 232:src/stats.c   **** 	
 2702              		.loc 1 232 10 view .LVU711
 2703 0036 4FF0FF30 		mov	r0, #-1
 2704 003a FAE7     		b	.L168
 2705              	.L173:
 2706              		.align	2
 2707              	.L172:
 2708 003c 00000000 		.word	StatRegs
 2709 0040 00000000 		.word	dn_add
 2710              		.cfi_endproc
 2711              	.LFE15:
 2713              		.section	.text.sigma_val,"ax",%progbits
 2714              		.align	1
 2715              		.p2align 2,,3
 2716              		.global	sigma_val
 2717              		.syntax unified
 2718              		.thumb
 2719              		.thumb_func
 2720              		.fpu fpv4-sp-d16
 2722              	sigma_val:
 2723              	.LVL256:
 2724              	.LFB18:
 342:src/stats.c   **** 	REGISTER *const x = StackBase;
 2725              		.loc 1 342 31 is_stmt 1 view -0
 2726              		.cfi_startproc
 2727              		@ args = 0, pretend = 0, frame = 0
 2728              		@ frame_needed = 0, uses_anonymous_args = 0
 343:src/stats.c   **** 	const int dbl = is_dblmode();
 2729              		.loc 1 343 2 view .LVU713
 343:src/stats.c   **** 	const int dbl = is_dblmode();
 2730              		.loc 1 343 18 is_stmt 0 view .LVU714
 2731 0000 224B     		ldr	r3, .L187
 342:src/stats.c   **** 	REGISTER *const x = StackBase;
 2732              		.loc 1 342 31 view .LVU715
 2733 0002 70B5     		push	{r4, r5, r6, lr}
 2734              		.cfi_def_cfa_offset 16
 2735              		.cfi_offset 4, -16
 2736              		.cfi_offset 5, -12
 2737              		.cfi_offset 6, -8
 2738              		.cfi_offset 14, -4
 343:src/stats.c   **** 	const int dbl = is_dblmode();
 2739              		.loc 1 343 18 view .LVU716
 2740 0004 1E68     		ldr	r6, [r3]
ARM GAS  /tmp/ccUzZr56.s 			page 74


 2741              	.LVL257:
 344:src/stats.c   **** 	if (SizeStatRegs == 0) {
 2742              		.loc 1 344 2 is_stmt 1 view .LVU717
 342:src/stats.c   **** 	REGISTER *const x = StackBase;
 2743              		.loc 1 342 31 is_stmt 0 view .LVU718
 2744 0006 0446     		mov	r4, r0
 344:src/stats.c   **** 	if (SizeStatRegs == 0) {
 2745              		.loc 1 344 18 view .LVU719
 2746 0008 FFF7FEFF 		bl	is_dblmode
 2747              	.LVL258:
 345:src/stats.c   **** 		zero_X();
 2748              		.loc 1 345 19 view .LVU720
 2749 000c 204B     		ldr	r3, .L187+4
 345:src/stats.c   **** 		zero_X();
 2750              		.loc 1 345 5 view .LVU721
 2751 000e 1B68     		ldr	r3, [r3]
 2752              	.LVL259:
 345:src/stats.c   **** 		zero_X();
 2753              		.loc 1 345 2 is_stmt 1 view .LVU722
 345:src/stats.c   **** 		zero_X();
 2754              		.loc 1 345 5 is_stmt 0 view .LVU723
 2755 0010 EBB1     		cbz	r3, .L185
 2756 0012 0546     		mov	r5, r0
 349:src/stats.c   **** 	if (op == OP_sigmaN) {
 2757              		.loc 1 349 2 is_stmt 1 view .LVU724
 2758 0014 FFF7FEFF 		bl	sigmaCheck
 2759              	.LVL260:
 350:src/stats.c   **** 		if (sigmaN > 0)
 2760              		.loc 1 350 2 view .LVU725
 350:src/stats.c   **** 		if (sigmaN > 0)
 2761              		.loc 1 350 5 is_stmt 0 view .LVU726
 2762 0018 1D2C     		cmp	r4, #29
 351:src/stats.c   **** 			setX_int_sgn( sigmaN, 0);
 2763              		.loc 1 351 7 view .LVU727
 2764 001a 1E4B     		ldr	r3, .L187+8
 350:src/stats.c   **** 		if (sigmaN > 0)
 2765              		.loc 1 350 5 view .LVU728
 2766 001c 0CD0     		beq	.L186
 356:src/stats.c   **** 		decimal128 *d = (&sigmaX2Y) + (op - OP_sigmaX2Y);
 2767              		.loc 1 356 7 is_stmt 1 view .LVU729
 356:src/stats.c   **** 		decimal128 *d = (&sigmaX2Y) + (op - OP_sigmaX2Y);
 2768              		.loc 1 356 10 is_stmt 0 view .LVU730
 2769 001e 132C     		cmp	r4, #19
 2770 0020 19D8     		bhi	.L178
 2771              	.LBB90:
 357:src/stats.c   **** 		if (dbl)
 2772              		.loc 1 357 3 is_stmt 1 view .LVU731
 357:src/stats.c   **** 		if (dbl)
 2773              		.loc 1 357 15 is_stmt 0 view .LVU732
 2774 0022 1968     		ldr	r1, [r3]
 357:src/stats.c   **** 		if (dbl)
 2775              		.loc 1 357 31 view .LVU733
 2776 0024 04F18054 		add	r4, r4, #268435456
 2777 0028 103C     		subs	r4, r4, #16
 357:src/stats.c   **** 		if (dbl)
 2778              		.loc 1 357 15 view .LVU734
 2779 002a 01EB0411 		add	r1, r1, r4, lsl #4
ARM GAS  /tmp/ccUzZr56.s 			page 75


 2780              	.LVL261:
 358:src/stats.c   **** 			x->d = *d;
 2781              		.loc 1 358 3 is_stmt 1 view .LVU735
 358:src/stats.c   **** 			x->d = *d;
 2782              		.loc 1 358 6 is_stmt 0 view .LVU736
 2783 002e 45B3     		cbz	r5, .L179
 359:src/stats.c   **** 		else
 2784              		.loc 1 359 4 is_stmt 1 view .LVU737
 359:src/stats.c   **** 		else
 2785              		.loc 1 359 9 is_stmt 0 view .LVU738
 2786 0030 0FC9     		ldm	r1, {r0, r1, r2, r3}
 2787              	.LVL262:
 359:src/stats.c   **** 		else
 2788              		.loc 1 359 9 view .LVU739
 2789 0032 86E80F00 		stm	r6, {r0, r1, r2, r3}
 2790              	.LVL263:
 2791              	.L174:
 359:src/stats.c   **** 		else
 2792              		.loc 1 359 9 view .LVU740
 2793              	.LBE90:
 368:src/stats.c   **** 
 2794              		.loc 1 368 1 view .LVU741
 2795 0036 70BD     		pop	{r4, r5, r6, pc}
 2796              	.LVL264:
 2797              	.L186:
 351:src/stats.c   **** 			setX_int_sgn( sigmaN, 0);
 2798              		.loc 1 351 3 is_stmt 1 view .LVU742
 351:src/stats.c   **** 			setX_int_sgn( sigmaN, 0);
 2799              		.loc 1 351 7 is_stmt 0 view .LVU743
 2800 0038 1B68     		ldr	r3, [r3]
 2801 003a D3F88800 		ldr	r0, [r3, #136]
 351:src/stats.c   **** 			setX_int_sgn( sigmaN, 0);
 2802              		.loc 1 351 6 view .LVU744
 2803 003e 0028     		cmp	r0, #0
 2804 0040 18DD     		ble	.L177
 352:src/stats.c   **** 		else
 2805              		.loc 1 352 4 is_stmt 1 view .LVU745
 368:src/stats.c   **** 
 2806              		.loc 1 368 1 is_stmt 0 view .LVU746
 2807 0042 BDE87040 		pop	{r4, r5, r6, lr}
 2808              		.cfi_remember_state
 2809              		.cfi_restore 14
 2810              		.cfi_restore 6
 2811              		.cfi_restore 5
 2812              		.cfi_restore 4
 2813              		.cfi_def_cfa_offset 0
 2814              	.LVL265:
 352:src/stats.c   **** 		else
 2815              		.loc 1 352 4 view .LVU747
 2816 0046 0022     		movs	r2, #0
 2817 0048 C117     		asrs	r1, r0, #31
 2818 004a FFF7FEBF 		b	setX_int_sgn
 2819              	.LVL266:
 2820              	.L185:
 2821              		.cfi_restore_state
 346:src/stats.c   **** 		return;
 2822              		.loc 1 346 3 is_stmt 1 view .LVU748
ARM GAS  /tmp/ccUzZr56.s 			page 76


 368:src/stats.c   **** 
 2823              		.loc 1 368 1 is_stmt 0 view .LVU749
 2824 004e BDE87040 		pop	{r4, r5, r6, lr}
 2825              		.cfi_remember_state
 2826              		.cfi_restore 14
 2827              		.cfi_restore 6
 2828              		.cfi_restore 5
 2829              		.cfi_restore 4
 2830              		.cfi_def_cfa_offset 0
 2831              	.LVL267:
 346:src/stats.c   **** 		return;
 2832              		.loc 1 346 3 view .LVU750
 2833 0052 FFF7FEBF 		b	zero_X
 2834              	.LVL268:
 2835              	.L178:
 2836              		.cfi_restore_state
 364:src/stats.c   **** 		if (dbl)
 2837              		.loc 1 364 3 is_stmt 1 view .LVU751
 364:src/stats.c   **** 		if (dbl)
 2838              		.loc 1 364 8 is_stmt 0 view .LVU752
 2839 0056 1868     		ldr	r0, [r3]
 2840 0058 00EBC404 		add	r4, r0, r4, lsl #3
 2841 005c 54E91801 		ldrd	r0, r1, [r4, #-96]
 2842 0060 86E80300 		stm	r6, {r0, r1}
 365:src/stats.c   **** 			packed128_from_packed(&(x->d), &(x->s));
 2843              		.loc 1 365 3 is_stmt 1 view .LVU753
 365:src/stats.c   **** 			packed128_from_packed(&(x->d), &(x->s));
 2844              		.loc 1 365 6 is_stmt 0 view .LVU754
 2845 0064 002D     		cmp	r5, #0
 2846 0066 E6D0     		beq	.L174
 366:src/stats.c   **** 	}
 2847              		.loc 1 366 4 is_stmt 1 view .LVU755
 2848 0068 3146     		mov	r1, r6
 2849 006a 3046     		mov	r0, r6
 368:src/stats.c   **** 
 2850              		.loc 1 368 1 is_stmt 0 view .LVU756
 2851 006c BDE87040 		pop	{r4, r5, r6, lr}
 2852              		.cfi_remember_state
 2853              		.cfi_restore 14
 2854              		.cfi_restore 6
 2855              		.cfi_restore 5
 2856              		.cfi_restore 4
 2857              		.cfi_def_cfa_offset 0
 2858              	.LVL269:
 366:src/stats.c   **** 	}
 2859              		.loc 1 366 4 view .LVU757
 2860 0070 FFF7FEBF 		b	packed128_from_packed
 2861              	.LVL270:
 2862              	.L177:
 2863              		.cfi_restore_state
 354:src/stats.c   **** 	}
 2864              		.loc 1 354 4 is_stmt 1 view .LVU758
 354:src/stats.c   **** 	}
 2865              		.loc 1 354 18 is_stmt 0 view .LVU759
 2866 0074 4042     		rsbs	r0, r0, #0
 368:src/stats.c   **** 
 2867              		.loc 1 368 1 view .LVU760
ARM GAS  /tmp/ccUzZr56.s 			page 77


 2868 0076 BDE87040 		pop	{r4, r5, r6, lr}
 2869              		.cfi_remember_state
 2870              		.cfi_restore 14
 2871              		.cfi_restore 6
 2872              		.cfi_restore 5
 2873              		.cfi_restore 4
 2874              		.cfi_def_cfa_offset 0
 2875              	.LVL271:
 354:src/stats.c   **** 	}
 2876              		.loc 1 354 4 view .LVU761
 2877 007a C117     		asrs	r1, r0, #31
 2878 007c 0122     		movs	r2, #1
 2879 007e FFF7FEBF 		b	setX_int_sgn
 2880              	.LVL272:
 2881              	.L179:
 2882              		.cfi_restore_state
 2883              	.LBB91:
 361:src/stats.c   **** 	}
 2884              		.loc 1 361 4 is_stmt 1 view .LVU762
 2885 0082 3046     		mov	r0, r6
 2886              	.LBE91:
 368:src/stats.c   **** 
 2887              		.loc 1 368 1 is_stmt 0 view .LVU763
 2888 0084 BDE87040 		pop	{r4, r5, r6, lr}
 2889              		.cfi_restore 14
 2890              		.cfi_restore 6
 2891              		.cfi_restore 5
 2892              		.cfi_restore 4
 2893              		.cfi_def_cfa_offset 0
 2894              	.LVL273:
 2895              	.LBB92:
 361:src/stats.c   **** 	}
 2896              		.loc 1 361 4 view .LVU764
 2897 0088 FFF7FEBF 		b	packed_from_packed128
 2898              	.LVL274:
 2899              	.L188:
 361:src/stats.c   **** 	}
 2900              		.loc 1 361 4 view .LVU765
 2901              		.align	2
 2902              	.L187:
 2903 008c 00000000 		.word	StackBase
 2904 0090 00000000 		.word	SizeStatRegs
 2905 0094 00000000 		.word	StatRegs
 2906              	.LBE92:
 2907              		.cfi_endproc
 2908              	.LFE18:
 2910              		.section	.text.sigma_sum,"ax",%progbits
 2911              		.align	1
 2912              		.p2align 2,,3
 2913              		.global	sigma_sum
 2914              		.syntax unified
 2915              		.thumb
 2916              		.thumb_func
 2917              		.fpu fpv4-sp-d16
 2919              	sigma_sum:
 2920              	.LVL275:
 2921              	.LFB19:
ARM GAS  /tmp/ccUzZr56.s 			page 78


 370:src/stats.c   **** 	REGISTER *const x = StackBase;
 2922              		.loc 1 370 31 is_stmt 1 view -0
 2923              		.cfi_startproc
 2924              		@ args = 0, pretend = 0, frame = 0
 2925              		@ frame_needed = 0, uses_anonymous_args = 0
 371:src/stats.c   **** 	REGISTER *const y = get_reg_n(regY_idx);
 2926              		.loc 1 371 2 view .LVU767
 370:src/stats.c   **** 	REGISTER *const x = StackBase;
 2927              		.loc 1 370 31 is_stmt 0 view .LVU768
 2928 0000 38B5     		push	{r3, r4, r5, lr}
 2929              		.cfi_def_cfa_offset 16
 2930              		.cfi_offset 3, -16
 2931              		.cfi_offset 4, -12
 2932              		.cfi_offset 5, -8
 2933              		.cfi_offset 14, -4
 371:src/stats.c   **** 	REGISTER *const y = get_reg_n(regY_idx);
 2934              		.loc 1 371 18 view .LVU769
 2935 0002 174B     		ldr	r3, .L195
 372:src/stats.c   **** 
 2936              		.loc 1 372 22 view .LVU770
 2937 0004 6520     		movs	r0, #101
 2938              	.LVL276:
 371:src/stats.c   **** 	REGISTER *const y = get_reg_n(regY_idx);
 2939              		.loc 1 371 18 view .LVU771
 2940 0006 1D68     		ldr	r5, [r3]
 2941              	.LVL277:
 372:src/stats.c   **** 
 2942              		.loc 1 372 2 is_stmt 1 view .LVU772
 372:src/stats.c   **** 
 2943              		.loc 1 372 22 is_stmt 0 view .LVU773
 2944 0008 FFF7FEFF 		bl	get_reg_n
 2945              	.LVL278:
 374:src/stats.c   **** 		x->s = y->s = get_const(OP_ZERO, 0)->s;
 2946              		.loc 1 374 19 view .LVU774
 2947 000c 154B     		ldr	r3, .L195+4
 374:src/stats.c   **** 		x->s = y->s = get_const(OP_ZERO, 0)->s;
 2948              		.loc 1 374 5 view .LVU775
 2949 000e 1968     		ldr	r1, [r3]
 372:src/stats.c   **** 
 2950              		.loc 1 372 22 view .LVU776
 2951 0010 0446     		mov	r4, r0
 2952              	.LVL279:
 374:src/stats.c   **** 		x->s = y->s = get_const(OP_ZERO, 0)->s;
 2953              		.loc 1 374 2 is_stmt 1 view .LVU777
 374:src/stats.c   **** 		x->s = y->s = get_const(OP_ZERO, 0)->s;
 2954              		.loc 1 374 5 is_stmt 0 view .LVU778
 2955 0012 59B9     		cbnz	r1, .L190
 375:src/stats.c   **** 	}
 2956              		.loc 1 375 3 is_stmt 1 view .LVU779
 375:src/stats.c   **** 	}
 2957              		.loc 1 375 17 is_stmt 0 view .LVU780
 2958 0014 4B20     		movs	r0, #75
 2959              	.LVL280:
 375:src/stats.c   **** 	}
 2960              		.loc 1 375 17 view .LVU781
 2961 0016 FFF7FEFF 		bl	get_const
 2962              	.LVL281:
ARM GAS  /tmp/ccUzZr56.s 			page 79


 382:src/stats.c   **** 		packed128_from_packed(&(x->d), &(x->s));
 2963              		.loc 1 382 2 is_stmt 1 view .LVU782
 375:src/stats.c   **** 	}
 2964              		.loc 1 375 15 is_stmt 0 view .LVU783
 2965 001a 03C8     		ldm	r0, {r0, r1}
 2966 001c 84E80300 		stm	r4, {r0, r1}
 375:src/stats.c   **** 	}
 2967              		.loc 1 375 8 view .LVU784
 2968 0020 85E80300 		stm	r5, {r0, r1}
 382:src/stats.c   **** 		packed128_from_packed(&(x->d), &(x->s));
 2969              		.loc 1 382 6 view .LVU785
 2970 0024 FFF7FEFF 		bl	is_dblmode
 2971              	.LVL282:
 382:src/stats.c   **** 		packed128_from_packed(&(x->d), &(x->s));
 2972              		.loc 1 382 5 view .LVU786
 2973 0028 80B9     		cbnz	r0, .L194
 2974              	.L189:
 386:src/stats.c   **** 
 2975              		.loc 1 386 1 view .LVU787
 2976 002a 38BD     		pop	{r3, r4, r5, pc}
 2977              	.LVL283:
 2978              	.L190:
 378:src/stats.c   **** 		x->s = sigmaX;
 2979              		.loc 1 378 3 is_stmt 1 view .LVU788
 2980 002c FFF7FEFF 		bl	sigmaCheck
 2981              	.LVL284:
 379:src/stats.c   **** 		y->s = sigmaY;
 2982              		.loc 1 379 3 view .LVU789
 379:src/stats.c   **** 		y->s = sigmaY;
 2983              		.loc 1 379 10 is_stmt 0 view .LVU790
 2984 0030 0D4B     		ldr	r3, .L195+8
 2985 0032 1B68     		ldr	r3, [r3]
 379:src/stats.c   **** 		y->s = sigmaY;
 2986              		.loc 1 379 8 view .LVU791
 2987 0034 D3E91001 		ldrd	r0, r1, [r3, #64]
 2988 0038 85E80300 		stm	r5, {r0, r1}
 380:src/stats.c   **** 	}
 2989              		.loc 1 380 3 is_stmt 1 view .LVU792
 380:src/stats.c   **** 	}
 2990              		.loc 1 380 8 is_stmt 0 view .LVU793
 2991 003c D3E91201 		ldrd	r0, r1, [r3, #72]
 2992 0040 84E80300 		stm	r4, {r0, r1}
 382:src/stats.c   **** 		packed128_from_packed(&(x->d), &(x->s));
 2993              		.loc 1 382 2 is_stmt 1 view .LVU794
 382:src/stats.c   **** 		packed128_from_packed(&(x->d), &(x->s));
 2994              		.loc 1 382 6 is_stmt 0 view .LVU795
 2995 0044 FFF7FEFF 		bl	is_dblmode
 2996              	.LVL285:
 382:src/stats.c   **** 		packed128_from_packed(&(x->d), &(x->s));
 2997              		.loc 1 382 5 view .LVU796
 2998 0048 0028     		cmp	r0, #0
 2999 004a EED0     		beq	.L189
 3000              	.L194:
 383:src/stats.c   **** 		packed128_from_packed(&(y->d), &(y->s));
 3001              		.loc 1 383 3 is_stmt 1 view .LVU797
 3002 004c 2946     		mov	r1, r5
 3003 004e 2846     		mov	r0, r5
ARM GAS  /tmp/ccUzZr56.s 			page 80


 3004 0050 FFF7FEFF 		bl	packed128_from_packed
 3005              	.LVL286:
 384:src/stats.c   **** 	}
 3006              		.loc 1 384 3 view .LVU798
 3007 0054 2146     		mov	r1, r4
 3008 0056 2046     		mov	r0, r4
 386:src/stats.c   **** 
 3009              		.loc 1 386 1 is_stmt 0 view .LVU799
 3010 0058 BDE83840 		pop	{r3, r4, r5, lr}
 3011              		.cfi_restore 14
 3012              		.cfi_restore 5
 3013              		.cfi_restore 4
 3014              		.cfi_restore 3
 3015              		.cfi_def_cfa_offset 0
 3016              	.LVL287:
 384:src/stats.c   **** 	}
 3017              		.loc 1 384 3 view .LVU800
 3018 005c FFF7FEBF 		b	packed128_from_packed
 3019              	.LVL288:
 3020              	.L196:
 384:src/stats.c   **** 	}
 3021              		.loc 1 384 3 view .LVU801
 3022              		.align	2
 3023              	.L195:
 3024 0060 00000000 		.word	StackBase
 3025 0064 00000000 		.word	SizeStatRegs
 3026 0068 00000000 		.word	StatRegs
 3027              		.cfi_endproc
 3028              	.LFE19:
 3030              		.section	.text.stats_mean,"ax",%progbits
 3031              		.align	1
 3032              		.p2align 2,,3
 3033              		.global	stats_mean
 3034              		.syntax unified
 3035              		.thumb
 3036              		.thumb_func
 3037              		.fpu fpv4-sp-d16
 3039              	stats_mean:
 3040              	.LVL289:
 3041              	.LFB21:
 398:src/stats.c   **** 	decNumber N;
 3042              		.loc 1 398 32 is_stmt 1 view -0
 3043              		.cfi_startproc
 3044              		@ args = 0, pretend = 0, frame = 144
 3045              		@ frame_needed = 0, uses_anonymous_args = 0
 399:src/stats.c   **** 	decNumber sx, sy;
 3046              		.loc 1 399 2 view .LVU803
 400:src/stats.c   **** 
 3047              		.loc 1 400 2 view .LVU804
 402:src/stats.c   **** 		return;
 3048              		.loc 1 402 2 view .LVU805
 398:src/stats.c   **** 	decNumber N;
 3049              		.loc 1 398 32 is_stmt 0 view .LVU806
 3050 0000 10B5     		push	{r4, lr}
 3051              		.cfi_def_cfa_offset 8
 3052              		.cfi_offset 4, -8
 3053              		.cfi_offset 14, -4
ARM GAS  /tmp/ccUzZr56.s 			page 81


 402:src/stats.c   **** 		return;
 3054              		.loc 1 402 6 view .LVU807
 3055 0002 0120     		movs	r0, #1
 3056              	.LVL290:
 398:src/stats.c   **** 	decNumber N;
 3057              		.loc 1 398 32 view .LVU808
 3058 0004 A8B0     		sub	sp, sp, #160
 3059              		.cfi_def_cfa_offset 168
 402:src/stats.c   **** 		return;
 3060              		.loc 1 402 6 view .LVU809
 3061 0006 FFF7FEFF 		bl	check_data
 3062              	.LVL291:
 402:src/stats.c   **** 		return;
 3063              		.loc 1 402 5 view .LVU810
 3064 000a D8B9     		cbnz	r0, .L197
 404:src/stats.c   **** 
 3065              		.loc 1 404 2 is_stmt 1 view .LVU811
 3066 000c 0524     		movs	r4, #5
 3067 000e 0346     		mov	r3, r0
 3068 0010 CDE90000 		strd	r0, r0, [sp]
 3069 0014 16AA     		add	r2, sp, #88
 3070 0016 0DA9     		add	r1, sp, #52
 3071 0018 04A8     		add	r0, sp, #16
 3072 001a 0294     		str	r4, [sp, #8]
 3073 001c FFF7FEFF 		bl	get_sigmas
 3074              	.LVL292:
 406:src/stats.c   **** 	mean_common(regY_idx, &sy, &N, 0);
 3075              		.loc 1 406 2 view .LVU812
 3076              	.LBB93:
 3077              	.LBI93:
 389:src/stats.c   **** 	decNumber t, u, *p = &t;
 3078              		.loc 1 389 13 view .LVU813
 3079              	.LBB94:
 390:src/stats.c   **** 
 3080              		.loc 1 390 2 view .LVU814
 392:src/stats.c   **** 	if (exp)
 3081              		.loc 1 392 2 view .LVU815
 3082 0020 04AA     		add	r2, sp, #16
 3083              	.LVL293:
 392:src/stats.c   **** 	if (exp)
 3084              		.loc 1 392 2 is_stmt 0 view .LVU816
 3085 0022 0DA9     		add	r1, sp, #52
 3086              	.LVL294:
 392:src/stats.c   **** 	if (exp)
 3087              		.loc 1 392 2 view .LVU817
 3088 0024 1FA8     		add	r0, sp, #124
 3089              	.LVL295:
 392:src/stats.c   **** 	if (exp)
 3090              		.loc 1 392 2 view .LVU818
 3091 0026 FFF7FEFF 		bl	dn_divide
 3092              	.LVL296:
 393:src/stats.c   **** 		dn_exp(p=&u, &t);
 3093              		.loc 1 393 2 is_stmt 1 view .LVU819
 395:src/stats.c   **** }
 3094              		.loc 1 395 2 view .LVU820
 3095 002a 1FA9     		add	r1, sp, #124
 3096              	.LVL297:
ARM GAS  /tmp/ccUzZr56.s 			page 82


 395:src/stats.c   **** }
 3097              		.loc 1 395 2 is_stmt 0 view .LVU821
 3098 002c 6420     		movs	r0, #100
 3099 002e FFF7FEFF 		bl	setRegister
 3100              	.LVL298:
 395:src/stats.c   **** }
 3101              		.loc 1 395 2 view .LVU822
 3102              	.LBE94:
 3103              	.LBE93:
 407:src/stats.c   **** }
 3104              		.loc 1 407 2 is_stmt 1 view .LVU823
 3105              	.LBB95:
 3106              	.LBI95:
 389:src/stats.c   **** 	decNumber t, u, *p = &t;
 3107              		.loc 1 389 13 view .LVU824
 3108              	.LBB96:
 390:src/stats.c   **** 
 3109              		.loc 1 390 2 view .LVU825
 392:src/stats.c   **** 	if (exp)
 3110              		.loc 1 392 2 view .LVU826
 3111 0032 16A9     		add	r1, sp, #88
 3112              	.LVL299:
 392:src/stats.c   **** 	if (exp)
 3113              		.loc 1 392 2 is_stmt 0 view .LVU827
 3114 0034 04AA     		add	r2, sp, #16
 3115              	.LVL300:
 392:src/stats.c   **** 	if (exp)
 3116              		.loc 1 392 2 view .LVU828
 3117 0036 1FA8     		add	r0, sp, #124
 3118              	.LVL301:
 392:src/stats.c   **** 	if (exp)
 3119              		.loc 1 392 2 view .LVU829
 3120 0038 FFF7FEFF 		bl	dn_divide
 3121              	.LVL302:
 393:src/stats.c   **** 		dn_exp(p=&u, &t);
 3122              		.loc 1 393 2 is_stmt 1 view .LVU830
 395:src/stats.c   **** }
 3123              		.loc 1 395 2 view .LVU831
 3124 003c 1FA9     		add	r1, sp, #124
 3125              	.LVL303:
 395:src/stats.c   **** }
 3126              		.loc 1 395 2 is_stmt 0 view .LVU832
 3127 003e 6520     		movs	r0, #101
 3128 0040 FFF7FEFF 		bl	setRegister
 3129              	.LVL304:
 3130              	.L197:
 395:src/stats.c   **** }
 3131              		.loc 1 395 2 view .LVU833
 3132              	.LBE96:
 3133              	.LBE95:
 408:src/stats.c   **** 
 3134              		.loc 1 408 1 view .LVU834
 3135 0044 28B0     		add	sp, sp, #160
 3136              		.cfi_def_cfa_offset 8
 3137              		@ sp needed
 3138 0046 10BD     		pop	{r4, pc}
 3139              		.cfi_endproc
ARM GAS  /tmp/ccUzZr56.s 			page 83


 3140              	.LFE21:
 3142              		.section	.text.stats_wmean,"ax",%progbits
 3143              		.align	1
 3144              		.p2align 2,,3
 3145              		.global	stats_wmean
 3146              		.syntax unified
 3147              		.thumb
 3148              		.thumb_func
 3149              		.fpu fpv4-sp-d16
 3151              	stats_wmean:
 3152              	.LVL305:
 3153              	.LFB22:
 412:src/stats.c   **** 	decNumber xy, y;
 3154              		.loc 1 412 33 is_stmt 1 view -0
 3155              		.cfi_startproc
 3156              		@ args = 0, pretend = 0, frame = 112
 3157              		@ frame_needed = 0, uses_anonymous_args = 0
 413:src/stats.c   **** 
 3158              		.loc 1 413 2 view .LVU836
 415:src/stats.c   **** 		return;
 3159              		.loc 1 415 2 view .LVU837
 412:src/stats.c   **** 	decNumber xy, y;
 3160              		.loc 1 412 33 is_stmt 0 view .LVU838
 3161 0000 10B5     		push	{r4, lr}
 3162              		.cfi_def_cfa_offset 8
 3163              		.cfi_offset 4, -8
 3164              		.cfi_offset 14, -4
 415:src/stats.c   **** 		return;
 3165              		.loc 1 415 6 view .LVU839
 3166 0002 0120     		movs	r0, #1
 3167              	.LVL306:
 412:src/stats.c   **** 	decNumber xy, y;
 3168              		.loc 1 412 33 view .LVU840
 3169 0004 A0B0     		sub	sp, sp, #128
 3170              		.cfi_def_cfa_offset 136
 415:src/stats.c   **** 		return;
 3171              		.loc 1 415 6 view .LVU841
 3172 0006 FFF7FEFF 		bl	check_data
 3173              	.LVL307:
 415:src/stats.c   **** 		return;
 3174              		.loc 1 415 5 view .LVU842
 3175 000a 90B9     		cbnz	r0, .L201
 417:src/stats.c   **** 
 3176              		.loc 1 417 2 view .LVU843
 3177 000c 0521     		movs	r1, #5
 3178 000e 05AC     		add	r4, sp, #20
 3179 0010 CDE90141 		strd	r4, r1, [sp, #4]
 3180 0014 0346     		mov	r3, r0
 417:src/stats.c   **** 
 3181              		.loc 1 417 2 is_stmt 1 view .LVU844
 3182 0016 0EAA     		add	r2, sp, #56
 3183 0018 0146     		mov	r1, r0
 3184 001a 0090     		str	r0, [sp]
 3185 001c FFF7FEFF 		bl	get_sigmas
 3186              	.LVL308:
 419:src/stats.c   **** }
 3187              		.loc 1 419 2 view .LVU845
ARM GAS  /tmp/ccUzZr56.s 			page 84


 3188              	.LBB97:
 3189              	.LBI97:
 389:src/stats.c   **** 	decNumber t, u, *p = &t;
 3190              		.loc 1 389 13 view .LVU846
 3191              	.LBB98:
 390:src/stats.c   **** 
 3192              		.loc 1 390 2 view .LVU847
 392:src/stats.c   **** 	if (exp)
 3193              		.loc 1 392 2 view .LVU848
 3194 0020 2146     		mov	r1, r4
 3195 0022 0EAA     		add	r2, sp, #56
 3196              	.LVL309:
 392:src/stats.c   **** 	if (exp)
 3197              		.loc 1 392 2 is_stmt 0 view .LVU849
 3198 0024 17A8     		add	r0, sp, #92
 3199              	.LVL310:
 392:src/stats.c   **** 	if (exp)
 3200              		.loc 1 392 2 view .LVU850
 3201 0026 FFF7FEFF 		bl	dn_divide
 3202              	.LVL311:
 393:src/stats.c   **** 		dn_exp(p=&u, &t);
 3203              		.loc 1 393 2 is_stmt 1 view .LVU851
 395:src/stats.c   **** }
 3204              		.loc 1 395 2 view .LVU852
 3205 002a 17A9     		add	r1, sp, #92
 3206              	.LVL312:
 395:src/stats.c   **** }
 3207              		.loc 1 395 2 is_stmt 0 view .LVU853
 3208 002c 6420     		movs	r0, #100
 3209 002e FFF7FEFF 		bl	setRegister
 3210              	.LVL313:
 3211              	.L201:
 395:src/stats.c   **** }
 3212              		.loc 1 395 2 view .LVU854
 3213              	.LBE98:
 3214              	.LBE97:
 420:src/stats.c   **** 
 3215              		.loc 1 420 1 view .LVU855
 3216 0032 20B0     		add	sp, sp, #128
 3217              		.cfi_def_cfa_offset 8
 3218              		@ sp needed
 3219 0034 10BD     		pop	{r4, pc}
 3220              		.cfi_endproc
 3221              	.LFE22:
 3223 0036 00BF     		.section	.text.stats_gmean,"ax",%progbits
 3224              		.align	1
 3225              		.p2align 2,,3
 3226              		.global	stats_gmean
 3227              		.syntax unified
 3228              		.thumb
 3229              		.thumb_func
 3230              		.fpu fpv4-sp-d16
 3232              	stats_gmean:
 3233              	.LVL314:
 3234              	.LFB23:
 423:src/stats.c   **** 	decNumber N;
 3235              		.loc 1 423 33 is_stmt 1 view -0
ARM GAS  /tmp/ccUzZr56.s 			page 85


 3236              		.cfi_startproc
 3237              		@ args = 0, pretend = 0, frame = 184
 3238              		@ frame_needed = 0, uses_anonymous_args = 0
 424:src/stats.c   **** 	decNumber sx, sy;
 3239              		.loc 1 424 2 view .LVU857
 425:src/stats.c   **** 
 3240              		.loc 1 425 2 view .LVU858
 427:src/stats.c   **** 		return;
 3241              		.loc 1 427 2 view .LVU859
 423:src/stats.c   **** 	decNumber N;
 3242              		.loc 1 423 33 is_stmt 0 view .LVU860
 3243 0000 10B5     		push	{r4, lr}
 3244              		.cfi_def_cfa_offset 8
 3245              		.cfi_offset 4, -8
 3246              		.cfi_offset 14, -4
 427:src/stats.c   **** 		return;
 3247              		.loc 1 427 6 view .LVU861
 3248 0002 0120     		movs	r0, #1
 3249              	.LVL315:
 423:src/stats.c   **** 	decNumber N;
 3250              		.loc 1 423 33 view .LVU862
 3251 0004 B2B0     		sub	sp, sp, #200
 3252              		.cfi_def_cfa_offset 208
 427:src/stats.c   **** 		return;
 3253              		.loc 1 427 6 view .LVU863
 3254 0006 FFF7FEFF 		bl	check_data
 3255              	.LVL316:
 427:src/stats.c   **** 		return;
 3256              		.loc 1 427 5 view .LVU864
 3257 000a 18BB     		cbnz	r0, .L205
 429:src/stats.c   **** 
 3258              		.loc 1 429 2 is_stmt 1 view .LVU865
 3259 000c 0624     		movs	r4, #6
 3260 000e 0346     		mov	r3, r0
 3261 0010 CDE90000 		strd	r0, r0, [sp]
 3262 0014 17AA     		add	r2, sp, #92
 3263 0016 0EA9     		add	r1, sp, #56
 3264 0018 05A8     		add	r0, sp, #20
 3265 001a 0294     		str	r4, [sp, #8]
 3266 001c FFF7FEFF 		bl	get_sigmas
 3267              	.LVL317:
 431:src/stats.c   **** 	mean_common(regY_idx, &sy, &N, 1);
 3268              		.loc 1 431 2 view .LVU866
 3269              	.LBB103:
 3270              	.LBI103:
 389:src/stats.c   **** 	decNumber t, u, *p = &t;
 3271              		.loc 1 389 13 view .LVU867
 3272              	.LBB104:
 390:src/stats.c   **** 
 3273              		.loc 1 390 2 view .LVU868
 392:src/stats.c   **** 	if (exp)
 3274              		.loc 1 392 2 view .LVU869
 3275 0020 05AA     		add	r2, sp, #20
 3276              	.LVL318:
 392:src/stats.c   **** 	if (exp)
 3277              		.loc 1 392 2 is_stmt 0 view .LVU870
 3278 0022 0EA9     		add	r1, sp, #56
ARM GAS  /tmp/ccUzZr56.s 			page 86


 3279              	.LVL319:
 392:src/stats.c   **** 	if (exp)
 3280              		.loc 1 392 2 view .LVU871
 3281 0024 20A8     		add	r0, sp, #128
 3282              	.LVL320:
 392:src/stats.c   **** 	if (exp)
 3283              		.loc 1 392 2 view .LVU872
 3284 0026 FFF7FEFF 		bl	dn_divide
 3285              	.LVL321:
 393:src/stats.c   **** 		dn_exp(p=&u, &t);
 3286              		.loc 1 393 2 is_stmt 1 view .LVU873
 394:src/stats.c   **** 	setRegister(index, p);
 3287              		.loc 1 394 3 view .LVU874
 394:src/stats.c   **** 	setRegister(index, p);
 3288              		.loc 1 394 3 is_stmt 0 view .LVU875
 3289 002a 20A9     		add	r1, sp, #128
 3290 002c 29A8     		add	r0, sp, #164
 3291              	.LVL322:
 394:src/stats.c   **** 	setRegister(index, p);
 3292              		.loc 1 394 3 view .LVU876
 3293 002e FFF7FEFF 		bl	dn_exp
 3294              	.LVL323:
 395:src/stats.c   **** }
 3295              		.loc 1 395 2 is_stmt 1 view .LVU877
 3296 0032 29A9     		add	r1, sp, #164
 3297              	.LVL324:
 395:src/stats.c   **** }
 3298              		.loc 1 395 2 is_stmt 0 view .LVU878
 3299 0034 6420     		movs	r0, #100
 3300 0036 FFF7FEFF 		bl	setRegister
 3301              	.LVL325:
 395:src/stats.c   **** }
 3302              		.loc 1 395 2 view .LVU879
 3303              	.LBE104:
 3304              	.LBE103:
 432:src/stats.c   **** }
 3305              		.loc 1 432 2 is_stmt 1 view .LVU880
 3306              	.LBB105:
 3307              	.LBI105:
 389:src/stats.c   **** 	decNumber t, u, *p = &t;
 3308              		.loc 1 389 13 view .LVU881
 3309              	.LBB106:
 390:src/stats.c   **** 
 3310              		.loc 1 390 2 view .LVU882
 392:src/stats.c   **** 	if (exp)
 3311              		.loc 1 392 2 view .LVU883
 3312 003a 05AA     		add	r2, sp, #20
 3313              	.LVL326:
 392:src/stats.c   **** 	if (exp)
 3314              		.loc 1 392 2 is_stmt 0 view .LVU884
 3315 003c 17A9     		add	r1, sp, #92
 3316              	.LVL327:
 392:src/stats.c   **** 	if (exp)
 3317              		.loc 1 392 2 view .LVU885
 3318 003e 20A8     		add	r0, sp, #128
 3319              	.LVL328:
 392:src/stats.c   **** 	if (exp)
ARM GAS  /tmp/ccUzZr56.s 			page 87


 3320              		.loc 1 392 2 view .LVU886
 3321 0040 FFF7FEFF 		bl	dn_divide
 3322              	.LVL329:
 393:src/stats.c   **** 		dn_exp(p=&u, &t);
 3323              		.loc 1 393 2 is_stmt 1 view .LVU887
 394:src/stats.c   **** 	setRegister(index, p);
 3324              		.loc 1 394 3 view .LVU888
 394:src/stats.c   **** 	setRegister(index, p);
 3325              		.loc 1 394 3 is_stmt 0 view .LVU889
 3326 0044 20A9     		add	r1, sp, #128
 3327 0046 29A8     		add	r0, sp, #164
 3328              	.LVL330:
 394:src/stats.c   **** 	setRegister(index, p);
 3329              		.loc 1 394 3 view .LVU890
 3330 0048 FFF7FEFF 		bl	dn_exp
 3331              	.LVL331:
 395:src/stats.c   **** }
 3332              		.loc 1 395 2 is_stmt 1 view .LVU891
 3333 004c 29A9     		add	r1, sp, #164
 3334              	.LVL332:
 395:src/stats.c   **** }
 3335              		.loc 1 395 2 is_stmt 0 view .LVU892
 3336 004e 6520     		movs	r0, #101
 3337 0050 FFF7FEFF 		bl	setRegister
 3338              	.LVL333:
 3339              	.L205:
 395:src/stats.c   **** }
 3340              		.loc 1 395 2 view .LVU893
 3341              	.LBE106:
 3342              	.LBE105:
 433:src/stats.c   **** 
 3343              		.loc 1 433 1 view .LVU894
 3344 0054 32B0     		add	sp, sp, #200
 3345              		.cfi_def_cfa_offset 8
 3346              		@ sp needed
 3347 0056 10BD     		pop	{r4, pc}
 3348              		.cfi_endproc
 3349              	.LFE23:
 3351              		.section	.text.stats_deviations,"ax",%progbits
 3352              		.align	1
 3353              		.p2align 2,,3
 3354              		.global	stats_deviations
 3355              		.syntax unified
 3356              		.thumb
 3357              		.thumb_func
 3358              		.fpu fpv4-sp-d16
 3360              	stats_deviations:
 3361              	.LVL334:
 3362              	.LFB25:
 463:src/stats.c   **** 	decNumber N, nm1, *n = &N;
 3363              		.loc 1 463 38 is_stmt 1 view -0
 3364              		.cfi_startproc
 3365              		@ args = 0, pretend = 0, frame = 216
 3366              		@ frame_needed = 0, uses_anonymous_args = 0
 464:src/stats.c   **** 	decNumber sx, sxx, sy, syy;
 3367              		.loc 1 464 2 view .LVU896
 463:src/stats.c   **** 	decNumber N, nm1, *n = &N;
ARM GAS  /tmp/ccUzZr56.s 			page 88


 3368              		.loc 1 463 38 is_stmt 0 view .LVU897
 3369 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
 3370              		.cfi_def_cfa_offset 36
 3371              		.cfi_offset 4, -36
 3372              		.cfi_offset 5, -32
 3373              		.cfi_offset 6, -28
 3374              		.cfi_offset 7, -24
 3375              		.cfi_offset 8, -20
 3376              		.cfi_offset 9, -16
 3377              		.cfi_offset 10, -12
 3378              		.cfi_offset 11, -8
 3379              		.cfi_offset 14, -4
 3380 0004 0746     		mov	r7, r0
 3381 0006 BBB0     		sub	sp, sp, #236
 3382              		.cfi_def_cfa_offset 272
 3383              	.LVL335:
 465:src/stats.c   **** 	int sample = 1, rootn = 0, exp = 0;
 3384              		.loc 1 465 2 is_stmt 1 view .LVU898
 466:src/stats.c   **** 
 3385              		.loc 1 466 2 view .LVU899
 468:src/stats.c   **** 		return;
 3386              		.loc 1 468 2 view .LVU900
 468:src/stats.c   **** 		return;
 3387              		.loc 1 468 6 is_stmt 0 view .LVU901
 3388 0008 0220     		movs	r0, #2
 3389              	.LVL336:
 468:src/stats.c   **** 		return;
 3390              		.loc 1 468 6 view .LVU902
 3391 000a FFF7FEFF 		bl	check_data
 3392              	.LVL337:
 468:src/stats.c   **** 		return;
 3393              		.loc 1 468 5 view .LVU903
 3394 000e 0028     		cmp	r0, #0
 3395 0010 3BD1     		bne	.L209
 471:src/stats.c   **** 		sample = 0;
 3396              		.loc 1 471 5 view .LVU904
 3397 0012 1F2F     		cmp	r7, #31
 3398 0014 0446     		mov	r4, r0
 471:src/stats.c   **** 		sample = 0;
 3399              		.loc 1 471 2 is_stmt 1 view .LVU905
 471:src/stats.c   **** 		sample = 0;
 3400              		.loc 1 471 5 is_stmt 0 view .LVU906
 3401 0016 3BD0     		beq	.L212
 3402              	.LVL338:
 473:src/stats.c   **** 		rootn = 1;
 3403              		.loc 1 473 2 is_stmt 1 discriminator 1 view .LVU907
 473:src/stats.c   **** 		rootn = 1;
 3404              		.loc 1 473 5 is_stmt 0 discriminator 1 view .LVU908
 3405 0018 A7F12905 		sub	r5, r7, #41
 3406 001c 012D     		cmp	r5, #1
 475:src/stats.c   **** 		exp = 1;
 3407              		.loc 1 475 5 discriminator 1 view .LVU909
 3408 001e A7F12003 		sub	r3, r7, #32
 473:src/stats.c   **** 		rootn = 1;
 3409              		.loc 1 473 5 discriminator 1 view .LVU910
 3410 0022 8CBF     		ite	hi
 3411 0024 0025     		movhi	r5, #0
ARM GAS  /tmp/ccUzZr56.s 			page 89


 3412 0026 0125     		movls	r5, #1
 3413              	.LVL339:
 475:src/stats.c   **** 		exp = 1;
 3414              		.loc 1 475 2 is_stmt 1 discriminator 1 view .LVU911
 475:src/stats.c   **** 		exp = 1;
 3415              		.loc 1 475 5 is_stmt 0 discriminator 1 view .LVU912
 3416 0028 012B     		cmp	r3, #1
 3417 002a 4AD8     		bhi	.L219
 476:src/stats.c   **** 
 3418              		.loc 1 476 7 view .LVU913
 3419 002c 0124     		movs	r4, #1
 478:src/stats.c   **** 	if (sample)
 3420              		.loc 1 478 2 view .LVU914
 3421 002e 0623     		movs	r3, #6
 3422              	.L213:
 3423              	.LVL340:
 478:src/stats.c   **** 	if (sample)
 3424              		.loc 1 478 2 discriminator 4 view .LVU915
 3425 0030 4FF0000C 		mov	ip, #0
 3426 0034 0DF17C0B 		add	fp, sp, #124
 3427 0038 0DF1A00A 		add	r10, sp, #160
 3428 003c 0DF15809 		add	r9, sp, #88
 3429 0040 04AE     		add	r6, sp, #16
 3430              	.LVL341:
 478:src/stats.c   **** 	if (sample)
 3431              		.loc 1 478 2 discriminator 4 view .LVU916
 3432 0042 0DF1C408 		add	r8, sp, #196
 3433 0046 0293     		str	r3, [sp, #8]
 3434 0048 CDE9008C 		strd	r8, ip, [sp]
 3435 004c 5B46     		mov	r3, fp
 3436 004e 5246     		mov	r2, r10
 3437 0050 4946     		mov	r1, r9
 3438 0052 3046     		mov	r0, r6
 3439 0054 FFF7FEFF 		bl	get_sigmas
 3440              	.LVL342:
 479:src/stats.c   **** 		dn_m1(n = &nm1, &N);
 3441              		.loc 1 479 2 is_stmt 1 discriminator 4 view .LVU917
 479:src/stats.c   **** 		dn_m1(n = &nm1, &N);
 3442              		.loc 1 479 5 is_stmt 0 discriminator 4 view .LVU918
 3443 0058 212F     		cmp	r7, #33
 3444 005a 30D0     		beq	.L217
 480:src/stats.c   **** 	do_s(regX_idx, &sxx, &sx, &N, n, rootn, exp);
 3445              		.loc 1 480 3 is_stmt 1 view .LVU919
 3446              	.LVL343:
 480:src/stats.c   **** 	do_s(regX_idx, &sxx, &sx, &N, n, rootn, exp);
 3447              		.loc 1 480 3 is_stmt 0 view .LVU920
 3448 005c 0DA8     		add	r0, sp, #52
 3449              	.LVL344:
 480:src/stats.c   **** 	do_s(regX_idx, &sxx, &sx, &N, n, rootn, exp);
 3450              		.loc 1 480 3 view .LVU921
 3451 005e 3146     		mov	r1, r6
 3452 0060 0746     		mov	r7, r0
 3453              	.LVL345:
 480:src/stats.c   **** 	do_s(regX_idx, &sxx, &sx, &N, n, rootn, exp);
 3454              		.loc 1 480 3 view .LVU922
 3455 0062 FFF7FEFF 		bl	dn_m1
 3456              	.LVL346:
ARM GAS  /tmp/ccUzZr56.s 			page 90


 3457              	.L214:
 481:src/stats.c   **** 	do_s(regY_idx, &syy, &sy, &N, n, rootn, exp);
 3458              		.loc 1 481 2 is_stmt 1 view .LVU923
 3459 0066 4A46     		mov	r2, r9
 3460 0068 5946     		mov	r1, fp
 3461 006a 3346     		mov	r3, r6
 3462 006c 6420     		movs	r0, #100
 3463 006e CDE90154 		strd	r5, r4, [sp, #4]
 3464 0072 0097     		str	r7, [sp]
 3465 0074 FFF7FEFF 		bl	do_s
 3466              	.LVL347:
 482:src/stats.c   **** }
 3467              		.loc 1 482 2 view .LVU924
 3468 0078 CDE90154 		strd	r5, r4, [sp, #4]
 3469 007c 0097     		str	r7, [sp]
 3470 007e 3346     		mov	r3, r6
 3471 0080 5246     		mov	r2, r10
 3472 0082 4146     		mov	r1, r8
 3473 0084 6520     		movs	r0, #101
 3474 0086 FFF7FEFF 		bl	do_s
 3475              	.LVL348:
 3476              	.L209:
 483:src/stats.c   **** 
 3477              		.loc 1 483 1 is_stmt 0 view .LVU925
 3478 008a 3BB0     		add	sp, sp, #236
 3479              		.cfi_remember_state
 3480              		.cfi_def_cfa_offset 36
 3481              		@ sp needed
 3482 008c BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 3483              	.LVL349:
 3484              	.L212:
 3485              		.cfi_restore_state
 473:src/stats.c   **** 		rootn = 1;
 3486              		.loc 1 473 2 is_stmt 1 view .LVU926
 475:src/stats.c   **** 		exp = 1;
 3487              		.loc 1 475 2 view .LVU927
 478:src/stats.c   **** 	if (sample)
 3488              		.loc 1 478 2 is_stmt 0 view .LVU928
 3489 0090 04AE     		add	r6, sp, #16
 3490              	.LVL350:
 478:src/stats.c   **** 	if (sample)
 3491              		.loc 1 478 2 view .LVU929
 3492 0092 0525     		movs	r5, #5
 3493 0094 0DF17C0B 		add	fp, sp, #124
 3494 0098 0DF1A00A 		add	r10, sp, #160
 3495 009c 0DF15809 		add	r9, sp, #88
 3496 00a0 0DF1C408 		add	r8, sp, #196
 3497 00a4 0190     		str	r0, [sp, #4]
 3498 00a6 0295     		str	r5, [sp, #8]
 3499 00a8 5B46     		mov	r3, fp
 3500 00aa 5246     		mov	r2, r10
 3501 00ac 4946     		mov	r1, r9
 3502 00ae 3046     		mov	r0, r6
 3503 00b0 CDF80080 		str	r8, [sp]
 3504 00b4 FFF7FEFF 		bl	get_sigmas
 3505              	.LVL351:
 479:src/stats.c   **** 		dn_m1(n = &nm1, &N);
ARM GAS  /tmp/ccUzZr56.s 			page 91


 3506              		.loc 1 479 2 is_stmt 1 view .LVU930
 464:src/stats.c   **** 	decNumber sx, sxx, sy, syy;
 3507              		.loc 1 464 21 is_stmt 0 view .LVU931
 3508 00b8 3746     		mov	r7, r6
 474:src/stats.c   **** 	if (op == OP_statGS || op == OP_statGSigma || op == OP_statGSErr)
 3509              		.loc 1 474 9 view .LVU932
 3510 00ba 2546     		mov	r5, r4
 3511 00bc D3E7     		b	.L214
 3512              	.LVL352:
 3513              	.L217:
 464:src/stats.c   **** 	decNumber sx, sxx, sy, syy;
 3514              		.loc 1 464 21 view .LVU933
 3515 00be 3746     		mov	r7, r6
 3516              	.LVL353:
 464:src/stats.c   **** 	decNumber sx, sxx, sy, syy;
 3517              		.loc 1 464 21 view .LVU934
 3518 00c0 D1E7     		b	.L214
 3519              	.LVL354:
 3520              	.L219:
 475:src/stats.c   **** 		exp = 1;
 3521              		.loc 1 475 45 discriminator 1 view .LVU935
 3522 00c2 2A2F     		cmp	r7, #42
 478:src/stats.c   **** 	if (sample)
 3523              		.loc 1 478 2 discriminator 1 view .LVU936
 3524 00c4 06BF     		itte	eq
 3525 00c6 0124     		moveq	r4, #1
 3526 00c8 0623     		moveq	r3, #6
 3527 00ca 0523     		movne	r3, #5
 3528 00cc B0E7     		b	.L213
 3529              		.cfi_endproc
 3530              	.LFE25:
 3532 00ce 00BF     		.section	.text.stats_wdeviations,"ax",%progbits
 3533              		.align	1
 3534              		.p2align 2,,3
 3535              		.global	stats_wdeviations
 3536              		.syntax unified
 3537              		.thumb
 3538              		.thumb_func
 3539              		.fpu fpv4-sp-d16
 3541              	stats_wdeviations:
 3542              	.LVL355:
 3543              	.LFB26:
 488:src/stats.c   **** 	decNumber sxxy, sy, sxy, syy;
 3544              		.loc 1 488 39 is_stmt 1 view -0
 3545              		.cfi_startproc
 3546              		@ args = 0, pretend = 0, frame = 296
 3547              		@ frame_needed = 0, uses_anonymous_args = 0
 489:src/stats.c   **** 	decNumber t, u, v, w, *p;
 3548              		.loc 1 489 2 view .LVU938
 490:src/stats.c   **** 	int sample = 1, rootn = 0;
 3549              		.loc 1 490 2 view .LVU939
 491:src/stats.c   **** 
 3550              		.loc 1 491 2 view .LVU940
 493:src/stats.c   **** 		sample = 0;
 3551              		.loc 1 493 2 view .LVU941
 488:src/stats.c   **** 	decNumber sxxy, sy, sxy, syy;
 3552              		.loc 1 488 39 is_stmt 0 view .LVU942
ARM GAS  /tmp/ccUzZr56.s 			page 92


 3553 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 3554              		.cfi_def_cfa_offset 20
 3555              		.cfi_offset 4, -20
 3556              		.cfi_offset 5, -16
 3557              		.cfi_offset 6, -12
 3558              		.cfi_offset 7, -8
 3559              		.cfi_offset 14, -4
 3560 0002 CFB0     		sub	sp, sp, #316
 3561              		.cfi_def_cfa_offset 336
 493:src/stats.c   **** 		sample = 0;
 3562              		.loc 1 493 5 view .LVU943
 3563 0004 2328     		cmp	r0, #35
 488:src/stats.c   **** 	decNumber sxxy, sy, sxy, syy;
 3564              		.loc 1 488 39 view .LVU944
 3565 0006 0590     		str	r0, [sp, #20]
 493:src/stats.c   **** 		sample = 0;
 3566              		.loc 1 493 5 view .LVU945
 3567 0008 41D0     		beq	.L227
 495:src/stats.c   **** 		rootn = 1;
 3568              		.loc 1 495 2 is_stmt 1 view .LVU946
 495:src/stats.c   **** 		rootn = 1;
 3569              		.loc 1 495 5 is_stmt 0 view .LVU947
 3570 000a A0F12B04 		sub	r4, r0, #43
 3571 000e B4FA84F4 		clz	r4, r4
 3572 0012 6409     		lsrs	r4, r4, #5
 491:src/stats.c   **** 
 3573              		.loc 1 491 6 view .LVU948
 3574 0014 0125     		movs	r5, #1
 3575              	.L221:
 3576              	.LVL356:
 498:src/stats.c   **** 		return;
 3577              		.loc 1 498 2 is_stmt 1 view .LVU949
 498:src/stats.c   **** 		return;
 3578              		.loc 1 498 6 is_stmt 0 view .LVU950
 3579 0016 FFF7FEFF 		bl	sigmaCheck
 3580              	.LVL357:
 498:src/stats.c   **** 		return;
 3581              		.loc 1 498 5 view .LVU951
 3582 001a 0346     		mov	r3, r0
 3583 001c 08B1     		cbz	r0, .L231
 519:src/stats.c   **** 
 3584              		.loc 1 519 1 view .LVU952
 3585 001e 4FB0     		add	sp, sp, #316
 3586              		.cfi_remember_state
 3587              		.cfi_def_cfa_offset 20
 3588              		@ sp needed
 3589 0020 F0BD     		pop	{r4, r5, r6, r7, pc}
 3590              	.LVL358:
 3591              	.L231:
 3592              		.cfi_restore_state
 500:src/stats.c   **** 	if (dn_lt(&sy, &const_2)) {
 3593              		.loc 1 500 2 is_stmt 1 view .LVU953
 3594 0022 0521     		movs	r1, #5
 3595 0024 18AE     		add	r6, sp, #96
 3596 0026 21AF     		add	r7, sp, #132
 3597 0028 CDE90161 		strd	r6, r1, [sp, #4]
 3598 002c 0FAA     		add	r2, sp, #60
ARM GAS  /tmp/ccUzZr56.s 			page 93


 3599 002e 0146     		mov	r1, r0
 3600 0030 0097     		str	r7, [sp]
 3601 0032 FFF7FEFF 		bl	get_sigmas
 3602              	.LVL359:
 501:src/stats.c   **** 		report_err(ERR_MORE_POINTS);
 3603              		.loc 1 501 2 view .LVU954
 501:src/stats.c   **** 		report_err(ERR_MORE_POINTS);
 3604              		.loc 1 501 6 is_stmt 0 view .LVU955
 3605 0036 2349     		ldr	r1, .L235
 3606 0038 0FA8     		add	r0, sp, #60
 3607 003a FFF7FEFF 		bl	dn_lt
 3608              	.LVL360:
 501:src/stats.c   **** 		report_err(ERR_MORE_POINTS);
 3609              		.loc 1 501 5 view .LVU956
 3610 003e 48BB     		cbnz	r0, .L232
 505:src/stats.c   **** 	dn_multiply(&t, &sy, &sxxy);
 3611              		.loc 1 505 2 is_stmt 1 view .LVU957
 505:src/stats.c   **** 	dn_multiply(&t, &sy, &sxxy);
 3612              		.loc 1 505 22 is_stmt 0 view .LVU958
 3613 0040 214B     		ldr	r3, .L235+4
 505:src/stats.c   **** 	dn_multiply(&t, &sy, &sxxy);
 3614              		.loc 1 505 2 view .LVU959
 3615 0042 06A9     		add	r1, sp, #24
 3616 0044 1868     		ldr	r0, [r3]
 3617 0046 FFF7FEFF 		bl	decimal128ToNumber
 3618              	.LVL361:
 506:src/stats.c   **** 	decNumberSquare(&u, &sxy);
 3619              		.loc 1 506 2 is_stmt 1 view .LVU960
 3620 004a 06AA     		add	r2, sp, #24
 3621 004c 0FA9     		add	r1, sp, #60
 3622 004e 2AA8     		add	r0, sp, #168
 3623 0050 FFF7FEFF 		bl	dn_multiply
 3624              	.LVL362:
 507:src/stats.c   **** 	dn_subtract(&v, &t, &u);
 3625              		.loc 1 507 2 view .LVU961
 3626 0054 3146     		mov	r1, r6
 3627 0056 33A8     		add	r0, sp, #204
 3628 0058 FFF7FEFF 		bl	decNumberSquare
 3629              	.LVL363:
 508:src/stats.c   **** 	decNumberSquare(p = &t, &sy);
 3630              		.loc 1 508 2 view .LVU962
 3631 005c 2AA9     		add	r1, sp, #168
 3632 005e 33AA     		add	r2, sp, #204
 3633 0060 3CA8     		add	r0, sp, #240
 3634 0062 FFF7FEFF 		bl	dn_subtract
 3635              	.LVL364:
 509:src/stats.c   **** 	if (sample)
 3636              		.loc 1 509 2 view .LVU963
 509:src/stats.c   **** 	if (sample)
 3637              		.loc 1 509 2 is_stmt 0 view .LVU964
 3638 0066 0FA9     		add	r1, sp, #60
 3639 0068 2AA8     		add	r0, sp, #168
 3640              	.LVL365:
 509:src/stats.c   **** 	if (sample)
 3641              		.loc 1 509 2 view .LVU965
 3642 006a FFF7FEFF 		bl	decNumberSquare
 3643              	.LVL366:
ARM GAS  /tmp/ccUzZr56.s 			page 94


 510:src/stats.c   **** 		dn_subtract(p = &u, &t, &syy);
 3644              		.loc 1 510 2 is_stmt 1 view .LVU966
 510:src/stats.c   **** 		dn_subtract(p = &u, &t, &syy);
 3645              		.loc 1 510 5 is_stmt 0 view .LVU967
 3646 006e 0DBB     		cbnz	r5, .L233
 509:src/stats.c   **** 	if (sample)
 3647              		.loc 1 509 2 view .LVU968
 3648 0070 2AAA     		add	r2, sp, #168
 3649              	.LVL367:
 3650              	.L224:
 512:src/stats.c   **** 	dn_sqrt(p = &u, &w);
 3651              		.loc 1 512 2 is_stmt 1 view .LVU969
 3652 0072 3CA9     		add	r1, sp, #240
 3653 0074 45A8     		add	r0, sp, #276
 3654 0076 FFF7FEFF 		bl	dn_divide
 3655              	.LVL368:
 513:src/stats.c   **** 	if (rootn) {
 3656              		.loc 1 513 2 view .LVU970
 513:src/stats.c   **** 	if (rootn) {
 3657              		.loc 1 513 2 is_stmt 0 view .LVU971
 3658 007a 45A9     		add	r1, sp, #276
 3659 007c 33A8     		add	r0, sp, #204
 3660              	.LVL369:
 513:src/stats.c   **** 	if (rootn) {
 3661              		.loc 1 513 2 view .LVU972
 3662 007e FFF7FEFF 		bl	dn_sqrt
 3663              	.LVL370:
 514:src/stats.c   **** 		dn_sqrt(&t, &sy);
 3664              		.loc 1 514 2 is_stmt 1 view .LVU973
 514:src/stats.c   **** 		dn_sqrt(&t, &sy);
 3665              		.loc 1 514 5 is_stmt 0 view .LVU974
 3666 0082 64B9     		cbnz	r4, .L234
 513:src/stats.c   **** 	if (rootn) {
 3667              		.loc 1 513 2 view .LVU975
 3668 0084 33A8     		add	r0, sp, #204
 3669              	.LVL371:
 3670              	.L225:
 518:src/stats.c   **** }
 3671              		.loc 1 518 2 is_stmt 1 view .LVU976
 3672 0086 FFF7FEFF 		bl	setX
 3673              	.LVL372:
 519:src/stats.c   **** 
 3674              		.loc 1 519 1 is_stmt 0 view .LVU977
 3675 008a 4FB0     		add	sp, sp, #316
 3676              		.cfi_remember_state
 3677              		.cfi_def_cfa_offset 20
 3678              		@ sp needed
 3679 008c F0BD     		pop	{r4, r5, r6, r7, pc}
 3680              	.LVL373:
 3681              	.L227:
 3682              		.cfi_restore_state
 494:src/stats.c   **** 	if (op == OP_statWSErr)
 3683              		.loc 1 494 10 view .LVU978
 3684 008e 0025     		movs	r5, #0
 491:src/stats.c   **** 
 3685              		.loc 1 491 18 view .LVU979
 3686 0090 2C46     		mov	r4, r5
ARM GAS  /tmp/ccUzZr56.s 			page 95


 3687 0092 C0E7     		b	.L221
 3688              	.LVL374:
 3689              	.L232:
 502:src/stats.c   **** 		return;
 3690              		.loc 1 502 3 is_stmt 1 view .LVU980
 3691 0094 0F20     		movs	r0, #15
 3692 0096 FFF7FEFF 		bl	report_err
 3693              	.LVL375:
 503:src/stats.c   **** 	}
 3694              		.loc 1 503 3 view .LVU981
 519:src/stats.c   **** 
 3695              		.loc 1 519 1 is_stmt 0 view .LVU982
 3696 009a 4FB0     		add	sp, sp, #316
 3697              		.cfi_remember_state
 3698              		.cfi_def_cfa_offset 20
 3699              		@ sp needed
 3700 009c F0BD     		pop	{r4, r5, r6, r7, pc}
 3701              	.LVL376:
 3702              	.L234:
 3703              		.cfi_restore_state
 515:src/stats.c   **** 		dn_divide(p = &v, &u, &t);
 3704              		.loc 1 515 3 is_stmt 1 view .LVU983
 3705 009e 0FA9     		add	r1, sp, #60
 3706 00a0 2AA8     		add	r0, sp, #168
 3707 00a2 FFF7FEFF 		bl	dn_sqrt
 3708              	.LVL377:
 516:src/stats.c   **** 	}
 3709              		.loc 1 516 3 view .LVU984
 516:src/stats.c   **** 	}
 3710              		.loc 1 516 3 is_stmt 0 view .LVU985
 3711 00a6 2AAA     		add	r2, sp, #168
 3712 00a8 33A9     		add	r1, sp, #204
 3713 00aa 3CA8     		add	r0, sp, #240
 3714              	.LVL378:
 516:src/stats.c   **** 	}
 3715              		.loc 1 516 3 view .LVU986
 3716 00ac FFF7FEFF 		bl	dn_divide
 3717              	.LVL379:
 516:src/stats.c   **** 	}
 3718              		.loc 1 516 3 view .LVU987
 3719 00b0 3CA8     		add	r0, sp, #240
 3720              	.LVL380:
 516:src/stats.c   **** 	}
 3721              		.loc 1 516 3 view .LVU988
 3722 00b2 E8E7     		b	.L225
 3723              	.LVL381:
 3724              	.L233:
 511:src/stats.c   **** 	dn_divide(&w, &v, p);
 3725              		.loc 1 511 3 is_stmt 1 view .LVU989
 511:src/stats.c   **** 	dn_divide(&w, &v, p);
 3726              		.loc 1 511 3 is_stmt 0 view .LVU990
 3727 00b4 3A46     		mov	r2, r7
 3728 00b6 2AA9     		add	r1, sp, #168
 3729 00b8 33A8     		add	r0, sp, #204
 3730              	.LVL382:
 511:src/stats.c   **** 	dn_divide(&w, &v, p);
 3731              		.loc 1 511 3 view .LVU991
ARM GAS  /tmp/ccUzZr56.s 			page 96


 3732 00ba FFF7FEFF 		bl	dn_subtract
 3733              	.LVL383:
 511:src/stats.c   **** 	dn_divide(&w, &v, p);
 3734              		.loc 1 511 3 view .LVU992
 3735 00be 33AA     		add	r2, sp, #204
 3736              	.LVL384:
 511:src/stats.c   **** 	dn_divide(&w, &v, p);
 3737              		.loc 1 511 3 view .LVU993
 3738 00c0 D7E7     		b	.L224
 3739              	.L236:
 3740 00c2 00BF     		.align	2
 3741              	.L235:
 3742 00c4 00000000 		.word	const_2
 3743 00c8 00000000 		.word	StatRegs
 3744              		.cfi_endproc
 3745              	.LFE26:
 3747              		.section	.text.stats_sigper,"ax",%progbits
 3748              		.align	1
 3749              		.p2align 2,,3
 3750              		.global	stats_sigper
 3751              		.syntax unified
 3752              		.thumb
 3753              		.thumb_func
 3754              		.fpu fpv4-sp-d16
 3756              	stats_sigper:
 3757              	.LVL385:
 3758              	.LFB27:
 522:src/stats.c   **** 	decNumber sx, t;
 3759              		.loc 1 522 61 is_stmt 1 view -0
 3760              		.cfi_startproc
 3761              		@ args = 0, pretend = 0, frame = 72
 3762              		@ frame_needed = 0, uses_anonymous_args = 0
 523:src/stats.c   **** 
 3763              		.loc 1 523 2 view .LVU995
 525:src/stats.c   **** 		return res;
 3764              		.loc 1 525 2 view .LVU996
 522:src/stats.c   **** 	decNumber sx, t;
 3765              		.loc 1 522 61 is_stmt 0 view .LVU997
 3766 0000 30B5     		push	{r4, r5, lr}
 3767              		.cfi_def_cfa_offset 12
 3768              		.cfi_offset 4, -12
 3769              		.cfi_offset 5, -8
 3770              		.cfi_offset 14, -4
 3771 0002 97B0     		sub	sp, sp, #92
 3772              		.cfi_def_cfa_offset 104
 522:src/stats.c   **** 	decNumber sx, t;
 3773              		.loc 1 522 61 view .LVU998
 3774 0004 0446     		mov	r4, r0
 3775 0006 0D46     		mov	r5, r1
 525:src/stats.c   **** 		return res;
 3776              		.loc 1 525 6 view .LVU999
 3777 0008 FFF7FEFF 		bl	sigmaCheck
 3778              	.LVL386:
 525:src/stats.c   **** 		return res;
 3779              		.loc 1 525 5 view .LVU1000
 3780 000c 90B9     		cbnz	r0, .L238
 527:src/stats.c   **** 	dn_divide(&t, x, &sx);
ARM GAS  /tmp/ccUzZr56.s 			page 97


 3781              		.loc 1 527 2 view .LVU1001
 3782 000e 0522     		movs	r2, #5
 3783 0010 0346     		mov	r3, r0
 527:src/stats.c   **** 	dn_divide(&t, x, &sx);
 3784              		.loc 1 527 2 is_stmt 1 view .LVU1002
 3785 0012 04A9     		add	r1, sp, #16
 3786 0014 0292     		str	r2, [sp, #8]
 3787 0016 CDE90000 		strd	r0, r0, [sp]
 3788 001a 0246     		mov	r2, r0
 3789 001c FFF7FEFF 		bl	get_sigmas
 3790              	.LVL387:
 528:src/stats.c   **** 	return dn_mul100(res, &t);
 3791              		.loc 1 528 2 view .LVU1003
 3792 0020 04AA     		add	r2, sp, #16
 3793 0022 2946     		mov	r1, r5
 3794 0024 0DA8     		add	r0, sp, #52
 3795 0026 FFF7FEFF 		bl	dn_divide
 3796              	.LVL388:
 529:src/stats.c   **** }
 3797              		.loc 1 529 2 view .LVU1004
 529:src/stats.c   **** }
 3798              		.loc 1 529 9 is_stmt 0 view .LVU1005
 3799 002a 2046     		mov	r0, r4
 3800 002c 0DA9     		add	r1, sp, #52
 3801 002e FFF7FEFF 		bl	dn_mul100
 3802              	.LVL389:
 3803 0032 0446     		mov	r4, r0
 3804              	.LVL390:
 3805              	.L238:
 530:src/stats.c   **** 
 3806              		.loc 1 530 1 view .LVU1006
 3807 0034 2046     		mov	r0, r4
 3808 0036 17B0     		add	sp, sp, #92
 3809              		.cfi_def_cfa_offset 12
 3810              		@ sp needed
 3811 0038 30BD     		pop	{r4, r5, pc}
 530:src/stats.c   **** 
 3812              		.loc 1 530 1 view .LVU1007
 3813              		.cfi_endproc
 3814              	.LFE27:
 3816 003a 00BF     		.section	.text.stats_correlation,"ax",%progbits
 3817              		.align	1
 3818              		.p2align 2,,3
 3819              		.global	stats_correlation
 3820              		.syntax unified
 3821              		.thumb
 3822              		.thumb_func
 3823              		.fpu fpv4-sp-d16
 3825              	stats_correlation:
 3826              	.LVL391:
 3827              	.LFB29:
 561:src/stats.c   **** 	decNumber t;
 3828              		.loc 1 561 39 is_stmt 1 view -0
 3829              		.cfi_startproc
 3830              		@ args = 0, pretend = 0, frame = 40
 3831              		@ frame_needed = 0, uses_anonymous_args = 0
 562:src/stats.c   **** 
ARM GAS  /tmp/ccUzZr56.s 			page 98


 3832              		.loc 1 562 2 view .LVU1009
 564:src/stats.c   **** 		return;
 3833              		.loc 1 564 2 view .LVU1010
 561:src/stats.c   **** 	decNumber t;
 3834              		.loc 1 561 39 is_stmt 0 view .LVU1011
 3835 0000 00B5     		push	{lr}
 3836              		.cfi_def_cfa_offset 4
 3837              		.cfi_offset 14, -4
 564:src/stats.c   **** 		return;
 3838              		.loc 1 564 6 view .LVU1012
 3839 0002 0220     		movs	r0, #2
 3840              	.LVL392:
 561:src/stats.c   **** 	decNumber t;
 3841              		.loc 1 561 39 view .LVU1013
 3842 0004 8BB0     		sub	sp, sp, #44
 3843              		.cfi_def_cfa_offset 48
 564:src/stats.c   **** 		return;
 3844              		.loc 1 564 6 view .LVU1014
 3845 0006 FFF7FEFF 		bl	check_data
 3846              	.LVL393:
 564:src/stats.c   **** 		return;
 3847              		.loc 1 564 5 view .LVU1015
 3848 000a 50B9     		cbnz	r0, .L240
 566:src/stats.c   **** 	setX(&t);
 3849              		.loc 1 566 2 is_stmt 1 view .LVU1016
 566:src/stats.c   **** 	setX(&t);
 3850              		.loc 1 566 43 is_stmt 0 view .LVU1017
 3851 000c 064B     		ldr	r3, .L244
 3852 000e 93F8EB17 		ldrb	r1, [r3, #2027]	@ zero_extendqisi2
 566:src/stats.c   **** 	setX(&t);
 3853              		.loc 1 566 2 view .LVU1018
 3854 0012 01A8     		add	r0, sp, #4
 3855 0014 01F00701 		and	r1, r1, #7
 3856 0018 FFF7FEFF 		bl	correlation
 3857              	.LVL394:
 567:src/stats.c   **** }
 3858              		.loc 1 567 2 is_stmt 1 view .LVU1019
 3859 001c 01A8     		add	r0, sp, #4
 3860 001e FFF7FEFF 		bl	setX
 3861              	.LVL395:
 3862              	.L240:
 568:src/stats.c   **** 
 3863              		.loc 1 568 1 is_stmt 0 view .LVU1020
 3864 0022 0BB0     		add	sp, sp, #44
 3865              		.cfi_def_cfa_offset 4
 3866              		@ sp needed
 3867 0024 5DF804FB 		ldr	pc, [sp], #4
 3868              	.L245:
 3869              		.align	2
 3870              	.L244:
 3871 0028 00000000 		.word	PersistentRam
 3872              		.cfi_endproc
 3873              	.LFE29:
 3875              		.section	.text.stats_COV,"ax",%progbits
 3876              		.align	1
 3877              		.p2align 2,,3
 3878              		.global	stats_COV
ARM GAS  /tmp/ccUzZr56.s 			page 99


 3879              		.syntax unified
 3880              		.thumb
 3881              		.thumb_func
 3882              		.fpu fpv4-sp-d16
 3884              	stats_COV:
 3885              	.LVL396:
 3886              	.LFB30:
 571:src/stats.c   **** 	const int sample = (op == OP_statCOV) ? 0 : 1;
 3887              		.loc 1 571 31 is_stmt 1 view -0
 3888              		.cfi_startproc
 3889              		@ args = 0, pretend = 0, frame = 256
 3890              		@ frame_needed = 0, uses_anonymous_args = 0
 572:src/stats.c   **** 	decNumber N, t, u, v;
 3891              		.loc 1 572 2 view .LVU1022
 571:src/stats.c   **** 	const int sample = (op == OP_statCOV) ? 0 : 1;
 3892              		.loc 1 571 31 is_stmt 0 view .LVU1023
 3893 0000 30B5     		push	{r4, r5, lr}
 3894              		.cfi_def_cfa_offset 12
 3895              		.cfi_offset 4, -12
 3896              		.cfi_offset 5, -8
 3897              		.cfi_offset 14, -4
 3898 0002 0446     		mov	r4, r0
 3899 0004 C5B0     		sub	sp, sp, #276
 3900              		.cfi_def_cfa_offset 288
 576:src/stats.c   **** 		return;
 3901              		.loc 1 576 6 view .LVU1024
 3902 0006 0220     		movs	r0, #2
 3903              	.LVL397:
 573:src/stats.c   **** 	decNumber sx, sy, sxy;
 3904              		.loc 1 573 2 is_stmt 1 view .LVU1025
 574:src/stats.c   **** 
 3905              		.loc 1 574 2 view .LVU1026
 576:src/stats.c   **** 		return;
 3906              		.loc 1 576 2 view .LVU1027
 576:src/stats.c   **** 		return;
 3907              		.loc 1 576 6 is_stmt 0 view .LVU1028
 3908 0008 FFF7FEFF 		bl	check_data
 3909              	.LVL398:
 576:src/stats.c   **** 		return;
 3910              		.loc 1 576 5 view .LVU1029
 3911 000c 08B1     		cbz	r0, .L252
 588:src/stats.c   **** 
 3912              		.loc 1 588 1 view .LVU1030
 3913 000e 45B0     		add	sp, sp, #276
 3914              		.cfi_remember_state
 3915              		.cfi_def_cfa_offset 12
 3916              		@ sp needed
 3917 0010 30BD     		pop	{r4, r5, pc}
 3918              	.LVL399:
 3919              	.L252:
 3920              		.cfi_restore_state
 578:src/stats.c   **** 	dn_multiply(&t, &sx, &sy);
 3921              		.loc 1 578 2 is_stmt 1 view .LVU1031
 578:src/stats.c   **** 	dn_multiply(&t, &sx, &sy);
 3922              		.loc 1 578 70 is_stmt 0 view .LVU1032
 3923 0012 1A4A     		ldr	r2, .L253
 578:src/stats.c   **** 	dn_multiply(&t, &sx, &sy);
ARM GAS  /tmp/ccUzZr56.s 			page 100


 3924              		.loc 1 578 2 view .LVU1033
 3925 0014 0090     		str	r0, [sp]
 578:src/stats.c   **** 	dn_multiply(&t, &sx, &sy);
 3926              		.loc 1 578 70 view .LVU1034
 3927 0016 92F8EB27 		ldrb	r2, [r2, #2027]	@ zero_extendqisi2
 578:src/stats.c   **** 	dn_multiply(&t, &sx, &sy);
 3928              		.loc 1 578 2 view .LVU1035
 3929 001a 3BAD     		add	r5, sp, #236
 3930 001c 02F00702 		and	r2, r2, #7
 3931 0020 0346     		mov	r3, r0
 3932 0022 0292     		str	r2, [sp, #8]
 3933 0024 29A9     		add	r1, sp, #164
 3934 0026 32AA     		add	r2, sp, #200
 3935 0028 05A8     		add	r0, sp, #20
 3936 002a 0195     		str	r5, [sp, #4]
 3937 002c FFF7FEFF 		bl	get_sigmas
 3938              	.LVL400:
 579:src/stats.c   **** 	dn_divide(&u, &t, &N);
 3939              		.loc 1 579 2 is_stmt 1 view .LVU1036
 3940 0030 32AA     		add	r2, sp, #200
 3941 0032 29A9     		add	r1, sp, #164
 3942 0034 0EA8     		add	r0, sp, #56
 3943 0036 FFF7FEFF 		bl	dn_multiply
 3944              	.LVL401:
 580:src/stats.c   **** 	dn_subtract(&t, &sxy, &u);
 3945              		.loc 1 580 2 view .LVU1037
 3946 003a 05AA     		add	r2, sp, #20
 3947 003c 0EA9     		add	r1, sp, #56
 3948 003e 17A8     		add	r0, sp, #92
 3949 0040 FFF7FEFF 		bl	dn_divide
 3950              	.LVL402:
 581:src/stats.c   **** 	if (sample) {
 3951              		.loc 1 581 2 view .LVU1038
 3952 0044 17AA     		add	r2, sp, #92
 3953 0046 2946     		mov	r1, r5
 3954 0048 0EA8     		add	r0, sp, #56
 3955 004a FFF7FEFF 		bl	dn_subtract
 3956              	.LVL403:
 582:src/stats.c   **** 		dn_m1(&v, &N);
 3957              		.loc 1 582 2 view .LVU1039
 582:src/stats.c   **** 		dn_m1(&v, &N);
 3958              		.loc 1 582 5 is_stmt 0 view .LVU1040
 3959 004e 2C2C     		cmp	r4, #44
 3960 0050 0DD0     		beq	.L249
 583:src/stats.c   **** 		dn_divide(&u, &t, &v);
 3961              		.loc 1 583 3 is_stmt 1 view .LVU1041
 3962 0052 05A9     		add	r1, sp, #20
 3963 0054 20A8     		add	r0, sp, #128
 3964 0056 FFF7FEFF 		bl	dn_m1
 3965              	.LVL404:
 584:src/stats.c   **** 	} else
 3966              		.loc 1 584 3 view .LVU1042
 3967 005a 20AA     		add	r2, sp, #128
 3968 005c 0EA9     		add	r1, sp, #56
 3969 005e 17A8     		add	r0, sp, #92
 3970 0060 FFF7FEFF 		bl	dn_divide
 3971              	.LVL405:
ARM GAS  /tmp/ccUzZr56.s 			page 101


 3972              	.L250:
 587:src/stats.c   **** }
 3973              		.loc 1 587 2 view .LVU1043
 3974 0064 17A8     		add	r0, sp, #92
 3975 0066 FFF7FEFF 		bl	setX
 3976              	.LVL406:
 588:src/stats.c   **** 
 3977              		.loc 1 588 1 is_stmt 0 view .LVU1044
 3978 006a 45B0     		add	sp, sp, #276
 3979              		.cfi_remember_state
 3980              		.cfi_def_cfa_offset 12
 3981              		@ sp needed
 3982 006c 30BD     		pop	{r4, r5, pc}
 3983              	.LVL407:
 3984              	.L249:
 3985              		.cfi_restore_state
 586:src/stats.c   **** 	setX(&u);
 3986              		.loc 1 586 3 is_stmt 1 view .LVU1045
 3987 006e 05AA     		add	r2, sp, #20
 3988 0070 0EA9     		add	r1, sp, #56
 3989 0072 17A8     		add	r0, sp, #92
 3990 0074 FFF7FEFF 		bl	dn_divide
 3991              	.LVL408:
 3992 0078 F4E7     		b	.L250
 3993              	.L254:
 3994 007a 00BF     		.align	2
 3995              	.L253:
 3996 007c 00000000 		.word	PersistentRam
 3997              		.cfi_endproc
 3998              	.LFE30:
 4000              		.section	.text.stats_LR,"ax",%progbits
 4001              		.align	1
 4002              		.p2align 2,,3
 4003              		.global	stats_LR
 4004              		.syntax unified
 4005              		.thumb
 4006              		.thumb_func
 4007              		.fpu fpv4-sp-d16
 4009              	stats_LR:
 4010              	.LVL409:
 4011              	.LFB32:
 617:src/stats.c   **** 	decNumber a, b;
 4012              		.loc 1 617 30 view -0
 4013              		.cfi_startproc
 4014              		@ args = 0, pretend = 0, frame = 72
 4015              		@ frame_needed = 0, uses_anonymous_args = 0
 618:src/stats.c   **** 	enum sigma_modes m;
 4016              		.loc 1 618 2 view .LVU1047
 619:src/stats.c   **** 
 4017              		.loc 1 619 2 view .LVU1048
 621:src/stats.c   **** 		return;
 4018              		.loc 1 621 2 view .LVU1049
 617:src/stats.c   **** 	decNumber a, b;
 4019              		.loc 1 617 30 is_stmt 0 view .LVU1050
 4020 0000 00B5     		push	{lr}
 4021              		.cfi_def_cfa_offset 4
 4022              		.cfi_offset 14, -4
ARM GAS  /tmp/ccUzZr56.s 			page 102


 621:src/stats.c   **** 		return;
 4023              		.loc 1 621 6 view .LVU1051
 4024 0002 0220     		movs	r0, #2
 4025              	.LVL410:
 617:src/stats.c   **** 	decNumber a, b;
 4026              		.loc 1 617 30 view .LVU1052
 4027 0004 93B0     		sub	sp, sp, #76
 4028              		.cfi_def_cfa_offset 80
 621:src/stats.c   **** 		return;
 4029              		.loc 1 621 6 view .LVU1053
 4030 0006 FFF7FEFF 		bl	check_data
 4031              	.LVL411:
 621:src/stats.c   **** 		return;
 4032              		.loc 1 621 5 view .LVU1054
 4033 000a 10B1     		cbz	r0, .L261
 628:src/stats.c   **** 
 4034              		.loc 1 628 1 view .LVU1055
 4035 000c 13B0     		add	sp, sp, #76
 4036              		.cfi_remember_state
 4037              		.cfi_def_cfa_offset 4
 4038              		@ sp needed
 4039 000e 5DF804FB 		ldr	pc, [sp], #4
 4040              	.L261:
 4041              		.cfi_restore_state
 623:src/stats.c   **** 	if (m == SIGMA_EXP || m == SIGMA_POWER || m == SIGMA_QUIET_POWER)
 4042              		.loc 1 623 2 is_stmt 1 view .LVU1056
 623:src/stats.c   **** 	if (m == SIGMA_EXP || m == SIGMA_POWER || m == SIGMA_QUIET_POWER)
 4043              		.loc 1 623 6 is_stmt 0 view .LVU1057
 4044 0012 6946     		mov	r1, sp
 4045 0014 09A8     		add	r0, sp, #36
 4046 0016 FFF7FEFF 		bl	do_LR
 4047              	.LVL412:
 624:src/stats.c   **** 		dn_exp(&b, &b);
 4048              		.loc 1 624 2 is_stmt 1 view .LVU1058
 624:src/stats.c   **** 		dn_exp(&b, &b);
 4049              		.loc 1 624 21 is_stmt 0 view .LVU1059
 4050 001a 431E     		subs	r3, r0, #1
 624:src/stats.c   **** 		dn_exp(&b, &b);
 4051              		.loc 1 624 5 view .LVU1060
 4052 001c DBB2     		uxtb	r3, r3
 4053 001e 012B     		cmp	r3, #1
 4054 0020 0AD9     		bls	.L258
 624:src/stats.c   **** 		dn_exp(&b, &b);
 4055              		.loc 1 624 41 discriminator 1 view .LVU1061
 4056 0022 0628     		cmp	r0, #6
 4057 0024 08D0     		beq	.L258
 4058              	.LVL413:
 4059              	.L259:
 626:src/stats.c   **** 	setX(&b);
 4060              		.loc 1 626 2 is_stmt 1 view .LVU1062
 4061 0026 6846     		mov	r0, sp
 4062 0028 FFF7FEFF 		bl	setY
 4063              	.LVL414:
 627:src/stats.c   **** }
 4064              		.loc 1 627 2 view .LVU1063
 4065 002c 09A8     		add	r0, sp, #36
 4066 002e FFF7FEFF 		bl	setX
ARM GAS  /tmp/ccUzZr56.s 			page 103


 4067              	.LVL415:
 628:src/stats.c   **** 
 4068              		.loc 1 628 1 is_stmt 0 view .LVU1064
 4069 0032 13B0     		add	sp, sp, #76
 4070              		.cfi_remember_state
 4071              		.cfi_def_cfa_offset 4
 4072              		@ sp needed
 4073 0034 5DF804FB 		ldr	pc, [sp], #4
 4074              	.LVL416:
 4075              	.L258:
 4076              		.cfi_restore_state
 625:src/stats.c   **** 	setY(&a);
 4077              		.loc 1 625 3 is_stmt 1 view .LVU1065
 4078 0038 09A9     		add	r1, sp, #36
 4079 003a 0846     		mov	r0, r1
 4080              	.LVL417:
 625:src/stats.c   **** 	setY(&a);
 4081              		.loc 1 625 3 is_stmt 0 view .LVU1066
 4082 003c FFF7FEFF 		bl	dn_exp
 4083              	.LVL418:
 4084 0040 F1E7     		b	.L259
 4085              		.cfi_endproc
 4086              	.LFE32:
 4088 0042 00BF     		.section	.text.stats_xhat,"ax",%progbits
 4089              		.align	1
 4090              		.p2align 2,,3
 4091              		.global	stats_xhat
 4092              		.syntax unified
 4093              		.thumb
 4094              		.thumb_func
 4095              		.fpu fpv4-sp-d16
 4097              	stats_xhat:
 4098              	.LVL419:
 4099              	.LFB33:
 631:src/stats.c   **** 	decNumber a, b, t, u;
 4100              		.loc 1 631 59 is_stmt 1 view -0
 4101              		.cfi_startproc
 4102              		@ args = 0, pretend = 0, frame = 144
 4103              		@ frame_needed = 0, uses_anonymous_args = 0
 632:src/stats.c   **** 	enum sigma_modes m;
 4104              		.loc 1 632 2 view .LVU1068
 633:src/stats.c   **** 
 4105              		.loc 1 633 2 view .LVU1069
 635:src/stats.c   **** 		return set_NaN(res);
 4106              		.loc 1 635 2 view .LVU1070
 631:src/stats.c   **** 	decNumber a, b, t, u;
 4107              		.loc 1 631 59 is_stmt 0 view .LVU1071
 4108 0000 30B5     		push	{r4, r5, lr}
 4109              		.cfi_def_cfa_offset 12
 4110              		.cfi_offset 4, -12
 4111              		.cfi_offset 5, -8
 4112              		.cfi_offset 14, -4
 4113 0002 0446     		mov	r4, r0
 4114 0004 A5B0     		sub	sp, sp, #148
 4115              		.cfi_def_cfa_offset 160
 635:src/stats.c   **** 		return set_NaN(res);
 4116              		.loc 1 635 6 view .LVU1072
ARM GAS  /tmp/ccUzZr56.s 			page 104


 4117 0006 0220     		movs	r0, #2
 4118              	.LVL420:
 631:src/stats.c   **** 	decNumber a, b, t, u;
 4119              		.loc 1 631 59 view .LVU1073
 4120 0008 0D46     		mov	r5, r1
 635:src/stats.c   **** 		return set_NaN(res);
 4121              		.loc 1 635 6 view .LVU1074
 4122 000a FFF7FEFF 		bl	check_data
 4123              	.LVL421:
 635:src/stats.c   **** 		return set_NaN(res);
 4124              		.loc 1 635 5 view .LVU1075
 4125 000e 58B9     		cbnz	r0, .L271
 637:src/stats.c   **** 	switch (m) {
 4126              		.loc 1 637 2 is_stmt 1 view .LVU1076
 637:src/stats.c   **** 	switch (m) {
 4127              		.loc 1 637 6 is_stmt 0 view .LVU1077
 4128 0010 6946     		mov	r1, sp
 4129 0012 09A8     		add	r0, sp, #36
 4130 0014 FFF7FEFF 		bl	do_LR
 4131              	.LVL422:
 638:src/stats.c   **** 	default:
 4132              		.loc 1 638 2 is_stmt 1 view .LVU1078
 4133 0018 0138     		subs	r0, r0, #1
 4134              	.LVL423:
 638:src/stats.c   **** 	default:
 4135              		.loc 1 638 2 is_stmt 0 view .LVU1079
 4136 001a 0528     		cmp	r0, #5
 4137 001c 2DD8     		bhi	.L265
 4138 001e DFE800F0 		tbb	[pc, r0]
 4139              	.L267:
 4140 0022 38       		.byte	(.L269-.L267)/2
 4141 0023 08       		.byte	(.L266-.L267)/2
 4142 0024 1C       		.byte	(.L268-.L267)/2
 4143 0025 2C       		.byte	(.L265-.L267)/2
 4144 0026 2C       		.byte	(.L265-.L267)/2
 4145 0027 08       		.byte	(.L266-.L267)/2
 4146              		.p2align 1
 4147              	.L271:
 636:src/stats.c   **** 	m = do_LR(&b, &a);
 4148              		.loc 1 636 3 is_stmt 1 view .LVU1080
 636:src/stats.c   **** 	m = do_LR(&b, &a);
 4149              		.loc 1 636 10 is_stmt 0 view .LVU1081
 4150 0028 2046     		mov	r0, r4
 4151 002a FFF7FEFF 		bl	set_NaN
 4152              	.LVL424:
 660:src/stats.c   **** 
 4153              		.loc 1 660 1 view .LVU1082
 4154 002e 25B0     		add	sp, sp, #148
 4155              		.cfi_remember_state
 4156              		.cfi_def_cfa_offset 12
 4157              		@ sp needed
 4158 0030 30BD     		pop	{r4, r5, pc}
 4159              	.LVL425:
 4160              	.L266:
 4161              		.cfi_restore_state
 655:src/stats.c   **** 		dn_subtract(&u, &t, &b);
 4162              		.loc 1 655 3 is_stmt 1 view .LVU1083
ARM GAS  /tmp/ccUzZr56.s 			page 105


 4163 0032 2946     		mov	r1, r5
 4164 0034 12A8     		add	r0, sp, #72
 4165 0036 FFF7FEFF 		bl	dn_ln
 4166              	.LVL426:
 656:src/stats.c   **** 		dn_divide(&t, &u, &a);
 4167              		.loc 1 656 3 view .LVU1084
 4168 003a 09AA     		add	r2, sp, #36
 4169 003c 12A9     		add	r1, sp, #72
 4170 003e 1BA8     		add	r0, sp, #108
 4171 0040 FFF7FEFF 		bl	dn_subtract
 4172              	.LVL427:
 657:src/stats.c   **** 		return dn_exp(res, &t);
 4173              		.loc 1 657 3 view .LVU1085
 4174 0044 6A46     		mov	r2, sp
 4175 0046 1BA9     		add	r1, sp, #108
 4176 0048 12A8     		add	r0, sp, #72
 4177 004a FFF7FEFF 		bl	dn_divide
 4178              	.LVL428:
 658:src/stats.c   **** 	}
 4179              		.loc 1 658 3 view .LVU1086
 658:src/stats.c   **** 	}
 4180              		.loc 1 658 10 is_stmt 0 view .LVU1087
 4181 004e 12A9     		add	r1, sp, #72
 4182 0050 2046     		mov	r0, r4
 4183 0052 FFF7FEFF 		bl	dn_exp
 4184              	.LVL429:
 660:src/stats.c   **** 
 4185              		.loc 1 660 1 view .LVU1088
 4186 0056 25B0     		add	sp, sp, #148
 4187              		.cfi_remember_state
 4188              		.cfi_def_cfa_offset 12
 4189              		@ sp needed
 4190 0058 30BD     		pop	{r4, r5, pc}
 4191              	.LVL430:
 4192              	.L268:
 4193              		.cfi_restore_state
 649:src/stats.c   **** 		dn_divide(&b, &t, &a);
 4194              		.loc 1 649 3 is_stmt 1 view .LVU1089
 4195 005a 2946     		mov	r1, r5
 4196 005c 09AA     		add	r2, sp, #36
 4197 005e 12A8     		add	r0, sp, #72
 4198 0060 FFF7FEFF 		bl	dn_subtract
 4199              	.LVL431:
 650:src/stats.c   **** 		return dn_exp(res, &b);
 4200              		.loc 1 650 3 view .LVU1090
 4201 0064 6A46     		mov	r2, sp
 4202 0066 12A9     		add	r1, sp, #72
 4203 0068 09A8     		add	r0, sp, #36
 4204 006a FFF7FEFF 		bl	dn_divide
 4205              	.LVL432:
 651:src/stats.c   **** 
 4206              		.loc 1 651 3 view .LVU1091
 651:src/stats.c   **** 
 4207              		.loc 1 651 10 is_stmt 0 view .LVU1092
 4208 006e 09A9     		add	r1, sp, #36
 4209 0070 2046     		mov	r0, r4
 4210 0072 FFF7FEFF 		bl	dn_exp
ARM GAS  /tmp/ccUzZr56.s 			page 106


 4211              	.LVL433:
 660:src/stats.c   **** 
 4212              		.loc 1 660 1 view .LVU1093
 4213 0076 25B0     		add	sp, sp, #148
 4214              		.cfi_remember_state
 4215              		.cfi_def_cfa_offset 12
 4216              		@ sp needed
 4217 0078 30BD     		pop	{r4, r5, pc}
 4218              	.LVL434:
 4219              	.L265:
 4220              		.cfi_restore_state
 640:src/stats.c   **** 		return dn_divide(res, &t, &a);
 4221              		.loc 1 640 3 is_stmt 1 view .LVU1094
 4222 007a 09AA     		add	r2, sp, #36
 4223 007c 2946     		mov	r1, r5
 4224 007e 12A8     		add	r0, sp, #72
 4225 0080 FFF7FEFF 		bl	dn_subtract
 4226              	.LVL435:
 641:src/stats.c   **** 
 4227              		.loc 1 641 3 view .LVU1095
 641:src/stats.c   **** 
 4228              		.loc 1 641 10 is_stmt 0 view .LVU1096
 4229 0084 6A46     		mov	r2, sp
 4230 0086 12A9     		add	r1, sp, #72
 4231 0088 2046     		mov	r0, r4
 4232 008a FFF7FEFF 		bl	dn_divide
 4233              	.LVL436:
 660:src/stats.c   **** 
 4234              		.loc 1 660 1 view .LVU1097
 4235 008e 25B0     		add	sp, sp, #148
 4236              		.cfi_remember_state
 4237              		.cfi_def_cfa_offset 12
 4238              		@ sp needed
 4239 0090 30BD     		pop	{r4, r5, pc}
 4240              	.LVL437:
 4241              	.L269:
 4242              		.cfi_restore_state
 644:src/stats.c   **** 		dn_subtract(&u, &t, &b);
 4243              		.loc 1 644 3 is_stmt 1 view .LVU1098
 4244 0092 2946     		mov	r1, r5
 4245 0094 12A8     		add	r0, sp, #72
 4246 0096 FFF7FEFF 		bl	dn_ln
 4247              	.LVL438:
 645:src/stats.c   **** 		return dn_divide(res, &u, &a);
 4248              		.loc 1 645 3 view .LVU1099
 4249 009a 12A9     		add	r1, sp, #72
 4250 009c 09AA     		add	r2, sp, #36
 4251 009e 1BA8     		add	r0, sp, #108
 4252 00a0 FFF7FEFF 		bl	dn_subtract
 4253              	.LVL439:
 646:src/stats.c   **** 
 4254              		.loc 1 646 3 view .LVU1100
 646:src/stats.c   **** 
 4255              		.loc 1 646 10 is_stmt 0 view .LVU1101
 4256 00a4 6A46     		mov	r2, sp
 4257 00a6 1BA9     		add	r1, sp, #108
 4258 00a8 2046     		mov	r0, r4
ARM GAS  /tmp/ccUzZr56.s 			page 107


 4259 00aa FFF7FEFF 		bl	dn_divide
 4260              	.LVL440:
 660:src/stats.c   **** 
 4261              		.loc 1 660 1 view .LVU1102
 4262 00ae 25B0     		add	sp, sp, #148
 4263              		.cfi_def_cfa_offset 12
 4264              		@ sp needed
 4265 00b0 30BD     		pop	{r4, r5, pc}
 660:src/stats.c   **** 
 4266              		.loc 1 660 1 view .LVU1103
 4267              		.cfi_endproc
 4268              	.LFE33:
 4270 00b2 00BF     		.section	.text.stats_yhat,"ax",%progbits
 4271              		.align	1
 4272              		.p2align 2,,3
 4273              		.global	stats_yhat
 4274              		.syntax unified
 4275              		.thumb
 4276              		.thumb_func
 4277              		.fpu fpv4-sp-d16
 4279              	stats_yhat:
 4280              	.LVL441:
 4281              	.LFB34:
 663:src/stats.c   **** 	decNumber a, b, t, u;
 4282              		.loc 1 663 59 is_stmt 1 view -0
 4283              		.cfi_startproc
 4284              		@ args = 0, pretend = 0, frame = 144
 4285              		@ frame_needed = 0, uses_anonymous_args = 0
 664:src/stats.c   **** 	enum sigma_modes m;
 4286              		.loc 1 664 2 view .LVU1105
 665:src/stats.c   **** 
 4287              		.loc 1 665 2 view .LVU1106
 667:src/stats.c   **** 		return set_NaN(res);
 4288              		.loc 1 667 2 view .LVU1107
 663:src/stats.c   **** 	decNumber a, b, t, u;
 4289              		.loc 1 663 59 is_stmt 0 view .LVU1108
 4290 0000 30B5     		push	{r4, r5, lr}
 4291              		.cfi_def_cfa_offset 12
 4292              		.cfi_offset 4, -12
 4293              		.cfi_offset 5, -8
 4294              		.cfi_offset 14, -4
 4295 0002 0446     		mov	r4, r0
 4296 0004 A5B0     		sub	sp, sp, #148
 4297              		.cfi_def_cfa_offset 160
 667:src/stats.c   **** 		return set_NaN(res);
 4298              		.loc 1 667 6 view .LVU1109
 4299 0006 0220     		movs	r0, #2
 4300              	.LVL442:
 663:src/stats.c   **** 	decNumber a, b, t, u;
 4301              		.loc 1 663 59 view .LVU1110
 4302 0008 0D46     		mov	r5, r1
 667:src/stats.c   **** 		return set_NaN(res);
 4303              		.loc 1 667 6 view .LVU1111
 4304 000a FFF7FEFF 		bl	check_data
 4305              	.LVL443:
 667:src/stats.c   **** 		return set_NaN(res);
 4306              		.loc 1 667 5 view .LVU1112
ARM GAS  /tmp/ccUzZr56.s 			page 108


 4307 000e 58B9     		cbnz	r0, .L282
 669:src/stats.c   **** 	switch (m) {
 4308              		.loc 1 669 2 is_stmt 1 view .LVU1113
 669:src/stats.c   **** 	switch (m) {
 4309              		.loc 1 669 6 is_stmt 0 view .LVU1114
 4310 0010 6946     		mov	r1, sp
 4311 0012 09A8     		add	r0, sp, #36
 4312 0014 FFF7FEFF 		bl	do_LR
 4313              	.LVL444:
 670:src/stats.c   **** 	default:
 4314              		.loc 1 670 2 is_stmt 1 view .LVU1115
 4315 0018 0138     		subs	r0, r0, #1
 4316              	.LVL445:
 670:src/stats.c   **** 	default:
 4317              		.loc 1 670 2 is_stmt 0 view .LVU1116
 4318 001a 0528     		cmp	r0, #5
 4319 001c 2DD8     		bhi	.L275
 4320 001e DFE800F0 		tbb	[pc, r0]
 4321              	.L277:
 4322 0022 2F       		.byte	(.L279-.L277)/2
 4323 0023 08       		.byte	(.L276-.L277)/2
 4324 0024 1C       		.byte	(.L278-.L277)/2
 4325 0025 2C       		.byte	(.L275-.L277)/2
 4326 0026 2C       		.byte	(.L275-.L277)/2
 4327 0027 08       		.byte	(.L276-.L277)/2
 4328              		.p2align 1
 4329              	.L282:
 668:src/stats.c   **** 	m = do_LR(&b, &a);
 4330              		.loc 1 668 3 is_stmt 1 view .LVU1117
 668:src/stats.c   **** 	m = do_LR(&b, &a);
 4331              		.loc 1 668 10 is_stmt 0 view .LVU1118
 4332 0028 2046     		mov	r0, r4
 4333 002a FFF7FEFF 		bl	set_NaN
 4334              	.LVL446:
 692:src/stats.c   **** 
 4335              		.loc 1 692 1 view .LVU1119
 4336 002e 25B0     		add	sp, sp, #148
 4337              		.cfi_remember_state
 4338              		.cfi_def_cfa_offset 12
 4339              		@ sp needed
 4340 0030 30BD     		pop	{r4, r5, pc}
 4341              	.LVL447:
 4342              	.L276:
 4343              		.cfi_restore_state
 687:src/stats.c   **** 		dn_multiply(&u, &t, &a);
 4344              		.loc 1 687 3 is_stmt 1 view .LVU1120
 4345 0032 2946     		mov	r1, r5
 4346 0034 12A8     		add	r0, sp, #72
 4347 0036 FFF7FEFF 		bl	dn_ln
 4348              	.LVL448:
 688:src/stats.c   **** 		dn_add(&t, &u, &b);
 4349              		.loc 1 688 3 view .LVU1121
 4350 003a 6A46     		mov	r2, sp
 4351 003c 12A9     		add	r1, sp, #72
 4352 003e 1BA8     		add	r0, sp, #108
 4353 0040 FFF7FEFF 		bl	dn_multiply
 4354              	.LVL449:
ARM GAS  /tmp/ccUzZr56.s 			page 109


 689:src/stats.c   **** 		return dn_exp(res, &t);
 4355              		.loc 1 689 3 view .LVU1122
 4356 0044 09AA     		add	r2, sp, #36
 4357 0046 1BA9     		add	r1, sp, #108
 4358 0048 12A8     		add	r0, sp, #72
 4359 004a FFF7FEFF 		bl	dn_add
 4360              	.LVL450:
 690:src/stats.c   **** 	}
 4361              		.loc 1 690 3 view .LVU1123
 690:src/stats.c   **** 	}
 4362              		.loc 1 690 10 is_stmt 0 view .LVU1124
 4363 004e 12A9     		add	r1, sp, #72
 4364 0050 2046     		mov	r0, r4
 4365 0052 FFF7FEFF 		bl	dn_exp
 4366              	.LVL451:
 692:src/stats.c   **** 
 4367              		.loc 1 692 1 view .LVU1125
 4368 0056 25B0     		add	sp, sp, #148
 4369              		.cfi_remember_state
 4370              		.cfi_def_cfa_offset 12
 4371              		@ sp needed
 4372 0058 30BD     		pop	{r4, r5, pc}
 4373              	.LVL452:
 4374              	.L278:
 4375              		.cfi_restore_state
 681:src/stats.c   **** 		dn_multiply(&t, &u, &a);
 4376              		.loc 1 681 3 is_stmt 1 view .LVU1126
 4377 005a 2946     		mov	r1, r5
 4378 005c 1BA8     		add	r0, sp, #108
 4379 005e FFF7FEFF 		bl	dn_ln
 4380              	.LVL453:
 682:src/stats.c   **** 		return dn_add(res, &t, &b);
 4381              		.loc 1 682 3 view .LVU1127
 4382 0062 1BA9     		add	r1, sp, #108
 4383 0064 6A46     		mov	r2, sp
 4384              	.L281:
 682:src/stats.c   **** 		return dn_add(res, &t, &b);
 4385              		.loc 1 682 3 is_stmt 0 view .LVU1128
 4386 0066 12A8     		add	r0, sp, #72
 4387 0068 FFF7FEFF 		bl	dn_multiply
 4388              	.LVL454:
 683:src/stats.c   **** 
 4389              		.loc 1 683 3 is_stmt 1 view .LVU1129
 683:src/stats.c   **** 
 4390              		.loc 1 683 10 is_stmt 0 view .LVU1130
 4391 006c 09AA     		add	r2, sp, #36
 4392 006e 12A9     		add	r1, sp, #72
 4393 0070 2046     		mov	r0, r4
 4394 0072 FFF7FEFF 		bl	dn_add
 4395              	.LVL455:
 692:src/stats.c   **** 
 4396              		.loc 1 692 1 view .LVU1131
 4397 0076 25B0     		add	sp, sp, #148
 4398              		.cfi_remember_state
 4399              		.cfi_def_cfa_offset 12
 4400              		@ sp needed
 4401 0078 30BD     		pop	{r4, r5, pc}
ARM GAS  /tmp/ccUzZr56.s 			page 110


 4402              	.LVL456:
 4403              	.L275:
 4404              		.cfi_restore_state
 672:src/stats.c   **** 		return dn_add(res, &t, &b);
 4405              		.loc 1 672 3 is_stmt 1 view .LVU1132
 4406 007a 6A46     		mov	r2, sp
 4407 007c 2946     		mov	r1, r5
 4408 007e F2E7     		b	.L281
 4409              	.L279:
 676:src/stats.c   **** 		dn_add(&a, &b, &t);
 4410              		.loc 1 676 3 view .LVU1133
 4411 0080 2946     		mov	r1, r5
 4412 0082 6A46     		mov	r2, sp
 4413 0084 12A8     		add	r0, sp, #72
 4414 0086 FFF7FEFF 		bl	dn_multiply
 4415              	.LVL457:
 677:src/stats.c   **** 		return dn_exp(res, &a);
 4416              		.loc 1 677 3 view .LVU1134
 4417 008a 12AA     		add	r2, sp, #72
 4418 008c 09A9     		add	r1, sp, #36
 4419 008e 6846     		mov	r0, sp
 4420 0090 FFF7FEFF 		bl	dn_add
 4421              	.LVL458:
 678:src/stats.c   **** 
 4422              		.loc 1 678 3 view .LVU1135
 678:src/stats.c   **** 
 4423              		.loc 1 678 10 is_stmt 0 view .LVU1136
 4424 0094 6946     		mov	r1, sp
 4425 0096 2046     		mov	r0, r4
 4426 0098 FFF7FEFF 		bl	dn_exp
 4427              	.LVL459:
 692:src/stats.c   **** 
 4428              		.loc 1 692 1 view .LVU1137
 4429 009c 25B0     		add	sp, sp, #148
 4430              		.cfi_def_cfa_offset 12
 4431              		@ sp needed
 4432 009e 30BD     		pop	{r4, r5, pc}
 692:src/stats.c   **** 
 4433              		.loc 1 692 1 view .LVU1138
 4434              		.cfi_endproc
 4435              	.LFE34:
 4437              		.section	.text.stats_random,"ax",%progbits
 4438              		.align	1
 4439              		.p2align 2,,3
 4440              		.global	stats_random
 4441              		.syntax unified
 4442              		.thumb
 4443              		.thumb_func
 4444              		.fpu fpv4-sp-d16
 4446              	stats_random:
 4447              	.LVL460:
 4448              	.LFB37:
 729:src/stats.c   **** 	// Start by generating the next in sequence
 4449              		.loc 1 729 34 is_stmt 1 view -0
 4450              		.cfi_startproc
 4451              		@ args = 0, pretend = 0, frame = 80
 4452              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/ccUzZr56.s 			page 111


 731:src/stats.c   **** 	decNumber y, z;
 4453              		.loc 1 731 2 view .LVU1140
 732:src/stats.c   **** 
 4454              		.loc 1 732 2 view .LVU1141
 734:src/stats.c   **** 		taus_seed(0);
 4455              		.loc 1 734 2 view .LVU1142
 729:src/stats.c   **** 	// Start by generating the next in sequence
 4456              		.loc 1 729 34 is_stmt 0 view .LVU1143
 4457 0000 10B5     		push	{r4, lr}
 4458              		.cfi_def_cfa_offset 8
 4459              		.cfi_offset 4, -8
 4460              		.cfi_offset 14, -4
 734:src/stats.c   **** 		taus_seed(0);
 4461              		.loc 1 734 6 view .LVU1144
 4462 0002 154C     		ldr	r4, .L289
 734:src/stats.c   **** 		taus_seed(0);
 4463              		.loc 1 734 33 view .LVU1145
 4464 0004 04F5FA60 		add	r0, r4, #2000
 4465              	.LVL461:
 734:src/stats.c   **** 		taus_seed(0);
 4466              		.loc 1 734 33 view .LVU1146
 4467 0008 0DC8     		ldm	r0, {r0, r2, r3}
 4468 000a 1043     		orrs	r0, r0, r2
 4469 000c 1843     		orrs	r0, r0, r3
 729:src/stats.c   **** 	// Start by generating the next in sequence
 4470              		.loc 1 729 34 view .LVU1147
 4471 000e 94B0     		sub	sp, sp, #80
 4472              		.cfi_def_cfa_offset 88
 734:src/stats.c   **** 		taus_seed(0);
 4473              		.loc 1 734 33 view .LVU1148
 4474 0010 1FD0     		beq	.L288
 4475              	.L284:
 736:src/stats.c   **** 
 4476              		.loc 1 736 2 is_stmt 1 view .LVU1149
 736:src/stats.c   **** 
 4477              		.loc 1 736 6 is_stmt 0 view .LVU1150
 4478 0012 FFF7FEFF 		bl	taus_get
 4479              	.LVL462:
 739:src/stats.c   **** 		setX_int_sgn((((unsigned long long int)taus_get()) << 32) | s, 0);
 4480              		.loc 1 739 6 view .LVU1151
 4481 0016 94F8E837 		ldrb	r3, [r4, #2024]	@ zero_extendqisi2
 739:src/stats.c   **** 		setX_int_sgn((((unsigned long long int)taus_get()) << 32) | s, 0);
 4482              		.loc 1 739 5 view .LVU1152
 4483 001a 13F00103 		ands	r3, r3, #1
 736:src/stats.c   **** 
 4484              		.loc 1 736 6 view .LVU1153
 4485 001e 0246     		mov	r2, r0
 4486              	.LVL463:
 739:src/stats.c   **** 		setX_int_sgn((((unsigned long long int)taus_get()) << 32) | s, 0);
 4487              		.loc 1 739 2 is_stmt 1 view .LVU1154
 739:src/stats.c   **** 		setX_int_sgn((((unsigned long long int)taus_get()) << 32) | s, 0);
 4488              		.loc 1 739 5 is_stmt 0 view .LVU1155
 4489 0020 0AD0     		beq	.L285
 740:src/stats.c   **** 	else {
 4490              		.loc 1 740 3 is_stmt 1 view .LVU1156
 4491 0022 0190     		str	r0, [sp, #4]
 740:src/stats.c   **** 	else {
ARM GAS  /tmp/ccUzZr56.s 			page 112


 4492              		.loc 1 740 42 is_stmt 0 view .LVU1157
 4493 0024 FFF7FEFF 		bl	taus_get
 4494              	.LVL464:
 740:src/stats.c   **** 	else {
 4495              		.loc 1 740 3 view .LVU1158
 4496 0028 019A     		ldr	r2, [sp, #4]
 740:src/stats.c   **** 	else {
 4497              		.loc 1 740 42 view .LVU1159
 4498 002a 0146     		mov	r1, r0
 740:src/stats.c   **** 	else {
 4499              		.loc 1 740 3 view .LVU1160
 4500 002c 1046     		mov	r0, r2
 4501 002e 0022     		movs	r2, #0
 4502 0030 FFF7FEFF 		bl	setX_int_sgn
 4503              	.LVL465:
 746:src/stats.c   **** 
 4504              		.loc 1 746 1 view .LVU1161
 4505 0034 14B0     		add	sp, sp, #80
 4506              		.cfi_remember_state
 4507              		.cfi_def_cfa_offset 8
 4508              		@ sp needed
 4509 0036 10BD     		pop	{r4, pc}
 4510              	.LVL466:
 4511              	.L285:
 4512              		.cfi_restore_state
 742:src/stats.c   **** 		dn_multiply(&y, &z, &const_randfac);
 4513              		.loc 1 742 3 is_stmt 1 view .LVU1162
 4514 0038 0BA8     		add	r0, sp, #44
 4515              	.LVL467:
 742:src/stats.c   **** 		dn_multiply(&y, &z, &const_randfac);
 4516              		.loc 1 742 3 is_stmt 0 view .LVU1163
 4517 003a FFF7FEFF 		bl	ullint_to_dn
 4518              	.LVL468:
 743:src/stats.c   **** 		setX(&y);
 4519              		.loc 1 743 3 is_stmt 1 view .LVU1164
 4520 003e 074A     		ldr	r2, .L289+4
 4521 0040 0BA9     		add	r1, sp, #44
 4522 0042 02A8     		add	r0, sp, #8
 4523 0044 FFF7FEFF 		bl	dn_multiply
 4524              	.LVL469:
 744:src/stats.c   **** 	}
 4525              		.loc 1 744 3 view .LVU1165
 4526 0048 02A8     		add	r0, sp, #8
 4527 004a FFF7FEFF 		bl	setX
 4528              	.LVL470:
 746:src/stats.c   **** 
 4529              		.loc 1 746 1 is_stmt 0 view .LVU1166
 4530 004e 14B0     		add	sp, sp, #80
 4531              		.cfi_remember_state
 4532              		.cfi_def_cfa_offset 8
 4533              		@ sp needed
 4534 0050 10BD     		pop	{r4, pc}
 4535              	.L288:
 4536              		.cfi_restore_state
 735:src/stats.c   **** 	s = taus_get();
 4537              		.loc 1 735 3 is_stmt 1 view .LVU1167
 4538 0052 FFF7FEFF 		bl	taus_seed
ARM GAS  /tmp/ccUzZr56.s 			page 113


 4539              	.LVL471:
 4540 0056 DCE7     		b	.L284
 4541              	.L290:
 4542              		.align	2
 4543              	.L289:
 4544 0058 00000000 		.word	PersistentRam
 4545 005c 00000000 		.word	const_randfac
 4546              		.cfi_endproc
 4547              	.LFE37:
 4549              		.section	.text.stats_sto_random,"ax",%progbits
 4550              		.align	1
 4551              		.p2align 2,,3
 4552              		.global	stats_sto_random
 4553              		.syntax unified
 4554              		.thumb
 4555              		.thumb_func
 4556              		.fpu fpv4-sp-d16
 4558              	stats_sto_random:
 4559              	.LVL472:
 4560              	.LFB38:
 749:src/stats.c   **** 	unsigned long int s;
 4561              		.loc 1 749 38 view -0
 4562              		.cfi_startproc
 4563              		@ args = 0, pretend = 0, frame = 40
 4564              		@ frame_needed = 0, uses_anonymous_args = 0
 750:src/stats.c   **** 	int z;
 4565              		.loc 1 750 2 view .LVU1169
 751:src/stats.c   **** 	decNumber x;
 4566              		.loc 1 751 2 view .LVU1170
 752:src/stats.c   **** 
 4567              		.loc 1 752 2 view .LVU1171
 754:src/stats.c   **** 		 s = getX_int() & 0xffffffff;
 4568              		.loc 1 754 2 view .LVU1172
 749:src/stats.c   **** 	unsigned long int s;
 4569              		.loc 1 749 38 is_stmt 0 view .LVU1173
 4570 0000 00B5     		push	{lr}
 4571              		.cfi_def_cfa_offset 4
 4572              		.cfi_offset 14, -4
 754:src/stats.c   **** 		 s = getX_int() & 0xffffffff;
 4573              		.loc 1 754 6 view .LVU1174
 4574 0002 0C4B     		ldr	r3, .L295
 4575 0004 93F8E837 		ldrb	r3, [r3, #2024]	@ zero_extendqisi2
 754:src/stats.c   **** 		 s = getX_int() & 0xffffffff;
 4576              		.loc 1 754 5 view .LVU1175
 4577 0008 DB07     		lsls	r3, r3, #31
 749:src/stats.c   **** 	unsigned long int s;
 4578              		.loc 1 749 38 view .LVU1176
 4579 000a 8BB0     		sub	sp, sp, #44
 4580              		.cfi_def_cfa_offset 48
 754:src/stats.c   **** 		 s = getX_int() & 0xffffffff;
 4581              		.loc 1 754 5 view .LVU1177
 4582 000c 06D5     		bpl	.L292
 755:src/stats.c   **** 	} else {
 4583              		.loc 1 755 4 is_stmt 1 view .LVU1178
 755:src/stats.c   **** 	} else {
 4584              		.loc 1 755 8 is_stmt 0 view .LVU1179
 4585 000e FFF7FEFF 		bl	getX_int
ARM GAS  /tmp/ccUzZr56.s 			page 114


 4586              	.LVL473:
 760:src/stats.c   **** }
 4587              		.loc 1 760 2 is_stmt 1 view .LVU1180
 4588 0012 FFF7FEFF 		bl	taus_seed
 4589              	.LVL474:
 761:src/stats.c   **** 
 4590              		.loc 1 761 1 is_stmt 0 view .LVU1181
 4591 0016 0BB0     		add	sp, sp, #44
 4592              		.cfi_remember_state
 4593              		.cfi_def_cfa_offset 4
 4594              		@ sp needed
 4595 0018 5DF804FB 		ldr	pc, [sp], #4
 4596              	.LVL475:
 4597              	.L292:
 4598              		.cfi_restore_state
 757:src/stats.c   **** 		s = (unsigned long int) dn_to_ull(&x, &z);
 4599              		.loc 1 757 3 is_stmt 1 view .LVU1182
 4600 001c 01A8     		add	r0, sp, #4
 4601              	.LVL476:
 757:src/stats.c   **** 		s = (unsigned long int) dn_to_ull(&x, &z);
 4602              		.loc 1 757 3 is_stmt 0 view .LVU1183
 4603 001e FFF7FEFF 		bl	getX
 4604              	.LVL477:
 758:src/stats.c   **** 	}
 4605              		.loc 1 758 3 is_stmt 1 view .LVU1184
 758:src/stats.c   **** 	}
 4606              		.loc 1 758 27 is_stmt 0 view .LVU1185
 4607 0022 01A8     		add	r0, sp, #4
 4608 0024 6946     		mov	r1, sp
 4609 0026 FFF7FEFF 		bl	dn_to_ull
 4610              	.LVL478:
 760:src/stats.c   **** }
 4611              		.loc 1 760 2 is_stmt 1 view .LVU1186
 4612 002a FFF7FEFF 		bl	taus_seed
 4613              	.LVL479:
 761:src/stats.c   **** 
 4614              		.loc 1 761 1 is_stmt 0 view .LVU1187
 4615 002e 0BB0     		add	sp, sp, #44
 4616              		.cfi_def_cfa_offset 4
 4617              		@ sp needed
 4618 0030 5DF804FB 		ldr	pc, [sp], #4
 4619              	.L296:
 4620              		.align	2
 4621              	.L295:
 4622 0034 00000000 		.word	PersistentRam
 4623              		.cfi_endproc
 4624              	.LFE38:
 4626              		.section	.text.betai,"ax",%progbits
 4627              		.align	1
 4628              		.p2align 2,,3
 4629              		.global	betai
 4630              		.syntax unified
 4631              		.thumb
 4632              		.thumb_func
 4633              		.fpu fpv4-sp-d16
 4635              	betai:
 4636              	.LVL480:
ARM GAS  /tmp/ccUzZr56.s 			page 115


 4637              	.LFB42:
 828:src/stats.c   **** 
 829:src/stats.c   **** /* Regularised incomplete beta function Ix(a, b)
 830:src/stats.c   ****  */
 831:src/stats.c   **** decNumber *betai(decNumber *r, const decNumber *b, const decNumber *a, const decNumber *x) {
 4638              		.loc 1 831 92 is_stmt 1 view -0
 4639              		.cfi_startproc
 4640              		@ args = 0, pretend = 0, frame = 184
 4641              		@ frame_needed = 0, uses_anonymous_args = 0
 832:src/stats.c   **** 	decNumber t, u, v, w, y;
 4642              		.loc 1 832 2 view .LVU1189
 833:src/stats.c   **** 	int limit = 0;
 4643              		.loc 1 833 2 view .LVU1190
 834:src/stats.c   **** 
 835:src/stats.c   **** 	dn_compare(&t, &const_1, x);
 4644              		.loc 1 835 2 view .LVU1191
 831:src/stats.c   **** 	decNumber t, u, v, w, y;
 4645              		.loc 1 831 92 is_stmt 0 view .LVU1192
 4646 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 4647              		.cfi_def_cfa_offset 20
 4648              		.cfi_offset 4, -20
 4649              		.cfi_offset 5, -16
 4650              		.cfi_offset 6, -12
 4651              		.cfi_offset 7, -8
 4652              		.cfi_offset 14, -4
 4653 0002 1C46     		mov	r4, r3
 4654 0004 AFB0     		sub	sp, sp, #188
 4655              		.cfi_def_cfa_offset 208
 831:src/stats.c   **** 	decNumber t, u, v, w, y;
 4656              		.loc 1 831 92 view .LVU1193
 4657 0006 0646     		mov	r6, r0
 4658 0008 0F46     		mov	r7, r1
 4659 000a 1546     		mov	r5, r2
 4660              		.loc 1 835 2 view .LVU1194
 4661 000c 5D49     		ldr	r1, .L312
 4662              	.LVL481:
 4663              		.loc 1 835 2 view .LVU1195
 4664 000e 1A46     		mov	r2, r3
 4665              	.LVL482:
 4666              		.loc 1 835 2 view .LVU1196
 4667 0010 01A8     		add	r0, sp, #4
 4668              	.LVL483:
 4669              		.loc 1 835 2 view .LVU1197
 4670 0012 FFF7FEFF 		bl	dn_compare
 4671              	.LVL484:
 836:src/stats.c   **** 	if (decNumberIsNegative(x) || decNumberIsNegative(&t)) {
 4672              		.loc 1 836 2 is_stmt 1 view .LVU1198
 4673              		.loc 1 836 5 is_stmt 0 view .LVU1199
 4674 0016 94F90830 		ldrsb	r3, [r4, #8]
 4675 001a 002B     		cmp	r3, #0
 4676 001c 23DB     		blt	.L298
 4677              		.loc 1 836 29 discriminator 1 view .LVU1200
 4678 001e 9DF90C30 		ldrsb	r3, [sp, #12]
 4679 0022 002B     		cmp	r3, #0
 4680 0024 1FDB     		blt	.L298
 837:src/stats.c   **** 		return set_NaN(r);
 838:src/stats.c   **** 	}
ARM GAS  /tmp/ccUzZr56.s 			page 116


 839:src/stats.c   **** 	if (dn_eq0(x) || dn_eq0(&t))
 4681              		.loc 1 839 2 is_stmt 1 view .LVU1201
 4682              		.loc 1 839 6 is_stmt 0 view .LVU1202
 4683 0026 2046     		mov	r0, r4
 4684 0028 FFF7FEFF 		bl	dn_eq0
 4685              	.LVL485:
 4686              		.loc 1 839 5 view .LVU1203
 4687 002c 00B3     		cbz	r0, .L309
 4688              	.LVL486:
 840:src/stats.c   **** 		limit = 1;
 841:src/stats.c   **** 	else {
 842:src/stats.c   **** 		decNumberLnBeta(&u, a, b);
 843:src/stats.c   **** 		dn_ln(&v, x);			// v = ln(x)
 844:src/stats.c   **** 		dn_multiply(&t, a, &v);
 845:src/stats.c   **** 		dn_subtract(&v, &t, &u);	// v = lng(...)+a.ln(x)
 846:src/stats.c   **** 		dn_1m(&y, x);			// y = 1-x
 847:src/stats.c   **** 		dn_ln(&u, &y);			// u = ln(1-x)
 848:src/stats.c   **** 		dn_multiply(&t, &u, b);
 849:src/stats.c   **** 		dn_add(&u, &t, &v);		// u = lng(...)+a.ln(x)+b.ln(1-x)
 850:src/stats.c   **** 		dn_exp(&w, &u);
 851:src/stats.c   **** 	}
 852:src/stats.c   **** 	dn_add(&v, a, b);
 4689              		.loc 1 852 2 is_stmt 1 view .LVU1204
 4690 002e 3A46     		mov	r2, r7
 4691 0030 2946     		mov	r1, r5
 4692 0032 13A8     		add	r0, sp, #76
 4693 0034 FFF7FEFF 		bl	dn_add
 4694              	.LVL487:
 853:src/stats.c   **** 	dn_p2(&u, &v);				// u = a+b+2
 4695              		.loc 1 853 2 view .LVU1205
 4696 0038 13A9     		add	r1, sp, #76
 4697 003a 0AA8     		add	r0, sp, #40
 4698 003c FFF7FEFF 		bl	dn_p2
 4699              	.LVL488:
 854:src/stats.c   **** 	dn_p1(&t, a);				// t = a+1
 4700              		.loc 1 854 2 view .LVU1206
 4701 0040 2946     		mov	r1, r5
 4702 0042 01A8     		add	r0, sp, #4
 4703 0044 FFF7FEFF 		bl	dn_p1
 4704              	.LVL489:
 855:src/stats.c   **** 	dn_divide(&v, &t, &u);			// u = (a+1)/(a+b+2)
 4705              		.loc 1 855 2 view .LVU1207
 4706 0048 01A9     		add	r1, sp, #4
 4707 004a 0AAA     		add	r2, sp, #40
 4708 004c 13A8     		add	r0, sp, #76
 4709 004e FFF7FEFF 		bl	dn_divide
 4710              	.LVL490:
 856:src/stats.c   **** 	if (dn_lt(x, &v)) {
 4711              		.loc 1 856 2 view .LVU1208
 4712              		.loc 1 856 6 is_stmt 0 view .LVU1209
 4713 0052 13A9     		add	r1, sp, #76
 4714 0054 2046     		mov	r0, r4
 4715 0056 FFF7FEFF 		bl	dn_lt
 4716              	.LVL491:
 4717              		.loc 1 856 5 view .LVU1210
 4718 005a 28B3     		cbz	r0, .L306
 4719              	.L305:
ARM GAS  /tmp/ccUzZr56.s 			page 117


 857:src/stats.c   **** 		if (limit)
 858:src/stats.c   **** 			return decNumberZero(r);
 4720              		.loc 1 858 4 is_stmt 1 view .LVU1211
 4721              		.loc 1 858 11 is_stmt 0 view .LVU1212
 4722 005c 3046     		mov	r0, r6
 4723 005e FFF7FEFF 		bl	decNumberZero
 4724              	.LVL492:
 859:src/stats.c   **** 		betacf(&t, a, b, x);
 860:src/stats.c   **** 		dn_divide(&u, &t, a);
 861:src/stats.c   **** 		return dn_multiply(r, &w, &u);
 862:src/stats.c   **** 	} else {
 863:src/stats.c   **** 		if (limit)
 864:src/stats.c   **** 			return dn_1(r);
 865:src/stats.c   **** 		betacf(&t, b, a, &y);
 866:src/stats.c   **** 		dn_divide(&u, &t, b);
 867:src/stats.c   **** 		dn_multiply(&t, &w, &u);
 868:src/stats.c   **** 		return dn_1m(r, &t);
 869:src/stats.c   **** 	}
 870:src/stats.c   **** }
 4725              		.loc 1 870 1 view .LVU1213
 4726 0062 2FB0     		add	sp, sp, #188
 4727              		.cfi_remember_state
 4728              		.cfi_def_cfa_offset 20
 4729              		@ sp needed
 4730 0064 F0BD     		pop	{r4, r5, r6, r7, pc}
 4731              	.LVL493:
 4732              	.L298:
 4733              		.cfi_restore_state
 837:src/stats.c   **** 	}
 4734              		.loc 1 837 3 is_stmt 1 view .LVU1214
 837:src/stats.c   **** 	}
 4735              		.loc 1 837 10 is_stmt 0 view .LVU1215
 4736 0066 3046     		mov	r0, r6
 4737 0068 FFF7FEFF 		bl	set_NaN
 4738              	.LVL494:
 4739              		.loc 1 870 1 view .LVU1216
 4740 006c 2FB0     		add	sp, sp, #188
 4741              		.cfi_remember_state
 4742              		.cfi_def_cfa_offset 20
 4743              		@ sp needed
 4744 006e F0BD     		pop	{r4, r5, r6, r7, pc}
 4745              	.LVL495:
 4746              	.L309:
 4747              		.cfi_restore_state
 839:src/stats.c   **** 		limit = 1;
 4748              		.loc 1 839 19 discriminator 1 view .LVU1217
 4749 0070 01A8     		add	r0, sp, #4
 4750 0072 FFF7FEFF 		bl	dn_eq0
 4751              	.LVL496:
 839:src/stats.c   **** 		limit = 1;
 4752              		.loc 1 839 16 discriminator 1 view .LVU1218
 4753 0076 E0B1     		cbz	r0, .L310
 4754              	.LVL497:
 852:src/stats.c   **** 	dn_p2(&u, &v);				// u = a+b+2
 4755              		.loc 1 852 2 is_stmt 1 view .LVU1219
 4756 0078 3A46     		mov	r2, r7
 4757 007a 2946     		mov	r1, r5
ARM GAS  /tmp/ccUzZr56.s 			page 118


 4758 007c 13A8     		add	r0, sp, #76
 4759 007e FFF7FEFF 		bl	dn_add
 4760              	.LVL498:
 853:src/stats.c   **** 	dn_p1(&t, a);				// t = a+1
 4761              		.loc 1 853 2 view .LVU1220
 4762 0082 13A9     		add	r1, sp, #76
 4763 0084 0AA8     		add	r0, sp, #40
 4764 0086 FFF7FEFF 		bl	dn_p2
 4765              	.LVL499:
 854:src/stats.c   **** 	dn_divide(&v, &t, &u);			// u = (a+1)/(a+b+2)
 4766              		.loc 1 854 2 view .LVU1221
 4767 008a 2946     		mov	r1, r5
 4768 008c 01A8     		add	r0, sp, #4
 4769 008e FFF7FEFF 		bl	dn_p1
 4770              	.LVL500:
 855:src/stats.c   **** 	if (dn_lt(x, &v)) {
 4771              		.loc 1 855 2 view .LVU1222
 4772 0092 01A9     		add	r1, sp, #4
 4773 0094 0AAA     		add	r2, sp, #40
 4774 0096 13A8     		add	r0, sp, #76
 4775 0098 FFF7FEFF 		bl	dn_divide
 4776              	.LVL501:
 856:src/stats.c   **** 		if (limit)
 4777              		.loc 1 856 2 view .LVU1223
 856:src/stats.c   **** 		if (limit)
 4778              		.loc 1 856 6 is_stmt 0 view .LVU1224
 4779 009c 13A9     		add	r1, sp, #76
 4780 009e 2046     		mov	r0, r4
 4781 00a0 FFF7FEFF 		bl	dn_lt
 4782              	.LVL502:
 856:src/stats.c   **** 		if (limit)
 4783              		.loc 1 856 5 view .LVU1225
 4784 00a4 0028     		cmp	r0, #0
 4785 00a6 D9D1     		bne	.L305
 4786              	.L306:
 863:src/stats.c   **** 			return dn_1(r);
 4787              		.loc 1 863 3 is_stmt 1 view .LVU1226
 864:src/stats.c   **** 		betacf(&t, b, a, &y);
 4788              		.loc 1 864 4 view .LVU1227
 864:src/stats.c   **** 		betacf(&t, b, a, &y);
 4789              		.loc 1 864 11 is_stmt 0 view .LVU1228
 4790 00a8 3046     		mov	r0, r6
 4791 00aa FFF7FEFF 		bl	dn_1
 4792              	.LVL503:
 4793              		.loc 1 870 1 view .LVU1229
 4794 00ae 2FB0     		add	sp, sp, #188
 4795              		.cfi_remember_state
 4796              		.cfi_def_cfa_offset 20
 4797              		@ sp needed
 4798 00b0 F0BD     		pop	{r4, r5, r6, r7, pc}
 4799              	.LVL504:
 4800              	.L310:
 4801              		.cfi_restore_state
 842:src/stats.c   **** 		dn_ln(&v, x);			// v = ln(x)
 4802              		.loc 1 842 3 is_stmt 1 view .LVU1230
 4803 00b2 3A46     		mov	r2, r7
 4804 00b4 2946     		mov	r1, r5
ARM GAS  /tmp/ccUzZr56.s 			page 119


 4805 00b6 0AA8     		add	r0, sp, #40
 4806 00b8 FFF7FEFF 		bl	decNumberLnBeta
 4807              	.LVL505:
 843:src/stats.c   **** 		dn_multiply(&t, a, &v);
 4808              		.loc 1 843 3 view .LVU1231
 4809 00bc 2146     		mov	r1, r4
 4810 00be 13A8     		add	r0, sp, #76
 4811 00c0 FFF7FEFF 		bl	dn_ln
 4812              	.LVL506:
 844:src/stats.c   **** 		dn_subtract(&v, &t, &u);	// v = lng(...)+a.ln(x)
 4813              		.loc 1 844 3 view .LVU1232
 4814 00c4 13AA     		add	r2, sp, #76
 4815 00c6 2946     		mov	r1, r5
 4816 00c8 01A8     		add	r0, sp, #4
 4817 00ca FFF7FEFF 		bl	dn_multiply
 4818              	.LVL507:
 845:src/stats.c   **** 		dn_1m(&y, x);			// y = 1-x
 4819              		.loc 1 845 3 view .LVU1233
 4820 00ce 0AAA     		add	r2, sp, #40
 4821 00d0 01A9     		add	r1, sp, #4
 4822 00d2 13A8     		add	r0, sp, #76
 4823 00d4 FFF7FEFF 		bl	dn_subtract
 4824              	.LVL508:
 846:src/stats.c   **** 		dn_ln(&u, &y);			// u = ln(1-x)
 4825              		.loc 1 846 3 view .LVU1234
 4826 00d8 2146     		mov	r1, r4
 4827 00da 25A8     		add	r0, sp, #148
 4828 00dc FFF7FEFF 		bl	dn_1m
 4829              	.LVL509:
 847:src/stats.c   **** 		dn_multiply(&t, &u, b);
 4830              		.loc 1 847 3 view .LVU1235
 4831 00e0 25A9     		add	r1, sp, #148
 4832 00e2 0AA8     		add	r0, sp, #40
 4833 00e4 FFF7FEFF 		bl	dn_ln
 4834              	.LVL510:
 848:src/stats.c   **** 		dn_add(&u, &t, &v);		// u = lng(...)+a.ln(x)+b.ln(1-x)
 4835              		.loc 1 848 3 view .LVU1236
 4836 00e8 3A46     		mov	r2, r7
 4837 00ea 0AA9     		add	r1, sp, #40
 4838 00ec 01A8     		add	r0, sp, #4
 4839 00ee FFF7FEFF 		bl	dn_multiply
 4840              	.LVL511:
 849:src/stats.c   **** 		dn_exp(&w, &u);
 4841              		.loc 1 849 3 view .LVU1237
 4842 00f2 13AA     		add	r2, sp, #76
 4843 00f4 01A9     		add	r1, sp, #4
 4844 00f6 0AA8     		add	r0, sp, #40
 4845 00f8 FFF7FEFF 		bl	dn_add
 4846              	.LVL512:
 850:src/stats.c   **** 	}
 4847              		.loc 1 850 3 view .LVU1238
 4848 00fc 0AA9     		add	r1, sp, #40
 4849 00fe 1CA8     		add	r0, sp, #112
 4850 0100 FFF7FEFF 		bl	dn_exp
 4851              	.LVL513:
 852:src/stats.c   **** 	dn_p2(&u, &v);				// u = a+b+2
 4852              		.loc 1 852 2 view .LVU1239
ARM GAS  /tmp/ccUzZr56.s 			page 120


 4853 0104 3A46     		mov	r2, r7
 4854 0106 2946     		mov	r1, r5
 4855 0108 13A8     		add	r0, sp, #76
 4856 010a FFF7FEFF 		bl	dn_add
 4857              	.LVL514:
 853:src/stats.c   **** 	dn_p1(&t, a);				// t = a+1
 4858              		.loc 1 853 2 view .LVU1240
 4859 010e 13A9     		add	r1, sp, #76
 4860 0110 0AA8     		add	r0, sp, #40
 4861 0112 FFF7FEFF 		bl	dn_p2
 4862              	.LVL515:
 854:src/stats.c   **** 	dn_divide(&v, &t, &u);			// u = (a+1)/(a+b+2)
 4863              		.loc 1 854 2 view .LVU1241
 4864 0116 2946     		mov	r1, r5
 4865 0118 01A8     		add	r0, sp, #4
 4866 011a FFF7FEFF 		bl	dn_p1
 4867              	.LVL516:
 855:src/stats.c   **** 	if (dn_lt(x, &v)) {
 4868              		.loc 1 855 2 view .LVU1242
 4869 011e 01A9     		add	r1, sp, #4
 4870 0120 0AAA     		add	r2, sp, #40
 4871 0122 13A8     		add	r0, sp, #76
 4872 0124 FFF7FEFF 		bl	dn_divide
 4873              	.LVL517:
 856:src/stats.c   **** 		if (limit)
 4874              		.loc 1 856 2 view .LVU1243
 856:src/stats.c   **** 		if (limit)
 4875              		.loc 1 856 6 is_stmt 0 view .LVU1244
 4876 0128 13A9     		add	r1, sp, #76
 4877 012a 2046     		mov	r0, r4
 4878 012c FFF7FEFF 		bl	dn_lt
 4879              	.LVL518:
 856:src/stats.c   **** 		if (limit)
 4880              		.loc 1 856 5 view .LVU1245
 4881 0130 88B1     		cbz	r0, .L311
 859:src/stats.c   **** 		dn_divide(&u, &t, a);
 4882              		.loc 1 859 3 is_stmt 1 view .LVU1246
 4883 0132 2346     		mov	r3, r4
 4884 0134 3A46     		mov	r2, r7
 4885 0136 2946     		mov	r1, r5
 4886 0138 01A8     		add	r0, sp, #4
 4887 013a FFF7FEFF 		bl	betacf
 4888              	.LVL519:
 860:src/stats.c   **** 		return dn_multiply(r, &w, &u);
 4889              		.loc 1 860 3 view .LVU1247
 4890 013e 2A46     		mov	r2, r5
 4891 0140 01A9     		add	r1, sp, #4
 4892 0142 0AA8     		add	r0, sp, #40
 4893 0144 FFF7FEFF 		bl	dn_divide
 4894              	.LVL520:
 861:src/stats.c   **** 	} else {
 4895              		.loc 1 861 3 view .LVU1248
 861:src/stats.c   **** 	} else {
 4896              		.loc 1 861 10 is_stmt 0 view .LVU1249
 4897 0148 0AAA     		add	r2, sp, #40
 4898 014a 1CA9     		add	r1, sp, #112
 4899 014c 3046     		mov	r0, r6
ARM GAS  /tmp/ccUzZr56.s 			page 121


 4900 014e FFF7FEFF 		bl	dn_multiply
 4901              	.LVL521:
 4902              		.loc 1 870 1 view .LVU1250
 4903 0152 2FB0     		add	sp, sp, #188
 4904              		.cfi_remember_state
 4905              		.cfi_def_cfa_offset 20
 4906              		@ sp needed
 4907 0154 F0BD     		pop	{r4, r5, r6, r7, pc}
 4908              	.LVL522:
 4909              	.L311:
 4910              		.cfi_restore_state
 863:src/stats.c   **** 			return dn_1(r);
 4911              		.loc 1 863 3 is_stmt 1 view .LVU1251
 865:src/stats.c   **** 		dn_divide(&u, &t, b);
 4912              		.loc 1 865 3 view .LVU1252
 4913 0156 25AB     		add	r3, sp, #148
 4914 0158 2A46     		mov	r2, r5
 4915 015a 3946     		mov	r1, r7
 4916 015c 01A8     		add	r0, sp, #4
 4917 015e FFF7FEFF 		bl	betacf
 4918              	.LVL523:
 866:src/stats.c   **** 		dn_multiply(&t, &w, &u);
 4919              		.loc 1 866 3 view .LVU1253
 4920 0162 3A46     		mov	r2, r7
 4921 0164 01A9     		add	r1, sp, #4
 4922 0166 0AA8     		add	r0, sp, #40
 4923 0168 FFF7FEFF 		bl	dn_divide
 4924              	.LVL524:
 867:src/stats.c   **** 		return dn_1m(r, &t);
 4925              		.loc 1 867 3 view .LVU1254
 4926 016c 0AAA     		add	r2, sp, #40
 4927 016e 1CA9     		add	r1, sp, #112
 4928 0170 01A8     		add	r0, sp, #4
 4929 0172 FFF7FEFF 		bl	dn_multiply
 4930              	.LVL525:
 868:src/stats.c   **** 	}
 4931              		.loc 1 868 3 view .LVU1255
 868:src/stats.c   **** 	}
 4932              		.loc 1 868 10 is_stmt 0 view .LVU1256
 4933 0176 01A9     		add	r1, sp, #4
 4934 0178 3046     		mov	r0, r6
 4935 017a FFF7FEFF 		bl	dn_1m
 4936              	.LVL526:
 4937              		.loc 1 870 1 view .LVU1257
 4938 017e 2FB0     		add	sp, sp, #188
 4939              		.cfi_def_cfa_offset 20
 4940              		@ sp needed
 4941 0180 F0BD     		pop	{r4, r5, r6, r7, pc}
 4942              	.LVL527:
 4943              	.L313:
 4944              		.loc 1 870 1 view .LVU1258
 4945 0182 00BF     		.align	2
 4946              	.L312:
 4947 0184 00000000 		.word	const_1
 4948              		.cfi_endproc
 4949              	.LFE42:
 4951              		.comm	SizeStatRegs,4,4
ARM GAS  /tmp/ccUzZr56.s 			page 122


 4952              		.comm	StatRegs,4,4
 4953              		.text
 4954              	.Letext0:
 4955              		.file 2 "src/decNumber/decContext.h"
 4956              		.file 3 "src/decNumber/decNumber.h"
 4957              		.file 4 "src/decNumber/decimal64.h"
 4958              		.file 5 "src/decNumber/decimal128.h"
 4959              		.file 6 "src/xeq.h"
 4960              		.file 7 "src/data.h"
 4961              		.file 8 "src/stats.h"
 4962              		.file 9 "src/consts.h"
 4963              		.file 10 "src/decn.h"
ARM GAS  /tmp/ccUzZr56.s 			page 123


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stats.c
     /tmp/ccUzZr56.s:18     .text.taus_get:0000000000000000 $t
     /tmp/ccUzZr56.s:26     .text.taus_get:0000000000000000 taus_get
     /tmp/ccUzZr56.s:91     .text.taus_get:0000000000000050 $d
     /tmp/ccUzZr56.s:98     .text.taus_seed:0000000000000000 $t
     /tmp/ccUzZr56.s:105    .text.taus_seed:0000000000000000 taus_seed
     /tmp/ccUzZr56.s:227    .text.taus_seed:000000000000006c $d
     /tmp/ccUzZr56.s:234    .text.sigop128:0000000000000000 $t
     /tmp/ccUzZr56.s:241    .text.sigop128:0000000000000000 sigop128
     /tmp/ccUzZr56.s:292    .text.sigop:0000000000000000 $t
     /tmp/ccUzZr56.s:299    .text.sigop:0000000000000000 sigop
     /tmp/ccUzZr56.s:350    .text.sigma_helper:0000000000000000 $t
     /tmp/ccUzZr56.s:357    .text.sigma_helper:0000000000000000 sigma_helper
     /tmp/ccUzZr56.s:744    .text.sigma_helper:0000000000000144 $d
                            *COM*:0000000000000004 StatRegs
     /tmp/ccUzZr56.s:749    .text.correlation:0000000000000000 $t
     /tmp/ccUzZr56.s:756    .text.correlation:0000000000000000 correlation
     /tmp/ccUzZr56.s:933    .text.get_sigmas:0000000000000000 get_sigmas
     /tmp/ccUzZr56.s:907    .text.correlation:00000000000000b8 $d
     /tmp/ccUzZr56.s:913    .rodata.get_sigmas.str1.4:0000000000000000 $d
     /tmp/ccUzZr56.s:926    .text.get_sigmas:0000000000000000 $t
     /tmp/ccUzZr56.s:976    .text.get_sigmas:0000000000000020 $d
     /tmp/ccUzZr56.s:982    .text.get_sigmas:0000000000000026 $t
     /tmp/ccUzZr56.s:1345   .text.get_sigmas:0000000000000190 $d
     /tmp/ccUzZr56.s:1357   .text.do_LR:0000000000000000 $t
     /tmp/ccUzZr56.s:1364   .text.do_LR:0000000000000000 do_LR
     /tmp/ccUzZr56.s:1493   .text.do_LR:000000000000009c $d
     /tmp/ccUzZr56.s:1498   .text.do_s:0000000000000000 $t
     /tmp/ccUzZr56.s:1505   .text.do_s:0000000000000000 do_s
     /tmp/ccUzZr56.s:1658   .text.check_low:0000000000000000 $t
     /tmp/ccUzZr56.s:1665   .text.check_low:0000000000000000 check_low
     /tmp/ccUzZr56.s:1707   .text.check_low:000000000000001c $d
     /tmp/ccUzZr56.s:1712   .text.ib_step:0000000000000000 $t
     /tmp/ccUzZr56.s:1719   .text.ib_step:0000000000000000 ib_step
     /tmp/ccUzZr56.s:1792   .text.betacf:0000000000000000 $t
     /tmp/ccUzZr56.s:1799   .text.betacf:0000000000000000 betacf
     /tmp/ccUzZr56.s:2068   .text.sigmaCheck:0000000000000000 $t
     /tmp/ccUzZr56.s:2076   .text.sigmaCheck:0000000000000000 sigmaCheck
     /tmp/ccUzZr56.s:2126   .text.sigmaCheck:0000000000000030 $d
                            *COM*:0000000000000004 SizeStatRegs
     /tmp/ccUzZr56.s:2133   .text.sigmaAllocate:0000000000000000 $t
     /tmp/ccUzZr56.s:2140   .text.sigmaAllocate:0000000000000000 sigmaAllocate
     /tmp/ccUzZr56.s:2230   .text.sigmaAllocate:0000000000000050 $d
     /tmp/ccUzZr56.s:2237   .text.check_data:0000000000000000 $t
     /tmp/ccUzZr56.s:2244   .text.check_data:0000000000000000 check_data
     /tmp/ccUzZr56.s:2289   .text.check_data:0000000000000024 $d
     /tmp/ccUzZr56.s:2294   .text.sigmaDeallocate:0000000000000000 $t
     /tmp/ccUzZr56.s:2302   .text.sigmaDeallocate:0000000000000000 sigmaDeallocate
     /tmp/ccUzZr56.s:2337   .text.sigmaDeallocate:0000000000000020 $d
     /tmp/ccUzZr56.s:2343   .text.sigmaCopy:0000000000000000 $t
     /tmp/ccUzZr56.s:2351   .text.sigmaCopy:0000000000000000 sigmaCopy
     /tmp/ccUzZr56.s:2397   .text.sigmaCopy:0000000000000024 $d
     /tmp/ccUzZr56.s:2402   .text.stats_mode:0000000000000000 $t
     /tmp/ccUzZr56.s:2410   .text.stats_mode:0000000000000000 stats_mode
     /tmp/ccUzZr56.s:2433   .text.stats_mode:0000000000000014 $d
     /tmp/ccUzZr56.s:2438   .text.sigma_clear:0000000000000000 $t
ARM GAS  /tmp/ccUzZr56.s 			page 124


     /tmp/ccUzZr56.s:2446   .text.sigma_clear:0000000000000000 sigma_clear
     /tmp/ccUzZr56.s:2495   .text.sigma_clear:0000000000000020 $d
     /tmp/ccUzZr56.s:2501   .text.sigma_plus:0000000000000000 $t
     /tmp/ccUzZr56.s:2509   .text.sigma_plus:0000000000000000 sigma_plus
     /tmp/ccUzZr56.s:2563   .text.sigma_plus:0000000000000030 $d
     /tmp/ccUzZr56.s:2569   .text.sigma_minus:0000000000000000 $t
     /tmp/ccUzZr56.s:2577   .text.sigma_minus:0000000000000000 sigma_minus
     /tmp/ccUzZr56.s:2631   .text.sigma_minus:0000000000000030 $d
     /tmp/ccUzZr56.s:2637   .text.sigma_plus_x:0000000000000000 $t
     /tmp/ccUzZr56.s:2645   .text.sigma_plus_x:0000000000000000 sigma_plus_x
     /tmp/ccUzZr56.s:2708   .text.sigma_plus_x:000000000000003c $d
     /tmp/ccUzZr56.s:2714   .text.sigma_val:0000000000000000 $t
     /tmp/ccUzZr56.s:2722   .text.sigma_val:0000000000000000 sigma_val
     /tmp/ccUzZr56.s:2903   .text.sigma_val:000000000000008c $d
     /tmp/ccUzZr56.s:2911   .text.sigma_sum:0000000000000000 $t
     /tmp/ccUzZr56.s:2919   .text.sigma_sum:0000000000000000 sigma_sum
     /tmp/ccUzZr56.s:3024   .text.sigma_sum:0000000000000060 $d
     /tmp/ccUzZr56.s:3031   .text.stats_mean:0000000000000000 $t
     /tmp/ccUzZr56.s:3039   .text.stats_mean:0000000000000000 stats_mean
     /tmp/ccUzZr56.s:3143   .text.stats_wmean:0000000000000000 $t
     /tmp/ccUzZr56.s:3151   .text.stats_wmean:0000000000000000 stats_wmean
     /tmp/ccUzZr56.s:3224   .text.stats_gmean:0000000000000000 $t
     /tmp/ccUzZr56.s:3232   .text.stats_gmean:0000000000000000 stats_gmean
     /tmp/ccUzZr56.s:3352   .text.stats_deviations:0000000000000000 $t
     /tmp/ccUzZr56.s:3360   .text.stats_deviations:0000000000000000 stats_deviations
     /tmp/ccUzZr56.s:3533   .text.stats_wdeviations:0000000000000000 $t
     /tmp/ccUzZr56.s:3541   .text.stats_wdeviations:0000000000000000 stats_wdeviations
     /tmp/ccUzZr56.s:3742   .text.stats_wdeviations:00000000000000c4 $d
     /tmp/ccUzZr56.s:3748   .text.stats_sigper:0000000000000000 $t
     /tmp/ccUzZr56.s:3756   .text.stats_sigper:0000000000000000 stats_sigper
     /tmp/ccUzZr56.s:3817   .text.stats_correlation:0000000000000000 $t
     /tmp/ccUzZr56.s:3825   .text.stats_correlation:0000000000000000 stats_correlation
     /tmp/ccUzZr56.s:3871   .text.stats_correlation:0000000000000028 $d
     /tmp/ccUzZr56.s:3876   .text.stats_COV:0000000000000000 $t
     /tmp/ccUzZr56.s:3884   .text.stats_COV:0000000000000000 stats_COV
     /tmp/ccUzZr56.s:3996   .text.stats_COV:000000000000007c $d
     /tmp/ccUzZr56.s:4001   .text.stats_LR:0000000000000000 $t
     /tmp/ccUzZr56.s:4009   .text.stats_LR:0000000000000000 stats_LR
     /tmp/ccUzZr56.s:4089   .text.stats_xhat:0000000000000000 $t
     /tmp/ccUzZr56.s:4097   .text.stats_xhat:0000000000000000 stats_xhat
     /tmp/ccUzZr56.s:4140   .text.stats_xhat:0000000000000022 $d
     /tmp/ccUzZr56.s:4146   .text.stats_xhat:0000000000000028 $t
     /tmp/ccUzZr56.s:4271   .text.stats_yhat:0000000000000000 $t
     /tmp/ccUzZr56.s:4279   .text.stats_yhat:0000000000000000 stats_yhat
     /tmp/ccUzZr56.s:4322   .text.stats_yhat:0000000000000022 $d
     /tmp/ccUzZr56.s:4328   .text.stats_yhat:0000000000000028 $t
     /tmp/ccUzZr56.s:4438   .text.stats_random:0000000000000000 $t
     /tmp/ccUzZr56.s:4446   .text.stats_random:0000000000000000 stats_random
     /tmp/ccUzZr56.s:4544   .text.stats_random:0000000000000058 $d
     /tmp/ccUzZr56.s:4550   .text.stats_sto_random:0000000000000000 $t
     /tmp/ccUzZr56.s:4558   .text.stats_sto_random:0000000000000000 stats_sto_random
     /tmp/ccUzZr56.s:4622   .text.stats_sto_random:0000000000000034 $d
     /tmp/ccUzZr56.s:4627   .text.betai:0000000000000000 $t
     /tmp/ccUzZr56.s:4635   .text.betai:0000000000000000 betai
     /tmp/ccUzZr56.s:4947   .text.betai:0000000000000184 $d

UNDEFINED SYMBOLS
ARM GAS  /tmp/ccUzZr56.s 			page 125


PersistentRam
decimal128ToNumber
packed128_from_number
decimal64ToNumber
packed_from_number
dn_multiply
decNumberSquare
dn_ln
dn_subtract
dn_sqrt
dn_divide
dn_lt
dn_1
dn__1
const_1
const__1
int_to_dn
dn_abs
decNumberCopy
DispMsg
dn_le0
decNumberZero
setRegister
dn_exp
dn_abs_lt
const_1e_32
dn_p1
decNumberRecip
dn_m1
dn_add
dn_1m
busy
dn_inc
dn_mul2
dn_minus
dn_eq
report_err
move_retstk
xset
xcopy
getXY
ullint_to_dn
is_dblmode
setX_int_sgn
zero_X
packed128_from_packed
packed_from_packed128
StackBase
get_reg_n
get_const
setX
const_2
dn_mul100
setY
set_NaN
const_randfac
getX_int
ARM GAS  /tmp/ccUzZr56.s 			page 126


getX
dn_to_ull
dn_compare
dn_eq0
dn_p2
decNumberLnBeta
