{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 06 16:45:41 2020 " "Info: Processing started: Fri Nov 06 16:45:41 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off SRAM -c SRAM --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off SRAM -c SRAM --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clock " "Info: Assuming node \"Clock\" is an undefined clock" {  } { { "SRAM.vhd" "" { Text "E:/projects/lab9/SRAM/SRAM.vhd" 19 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "Clock register register tmp_ram~38 Data_out\[3\]~reg0 500.0 MHz Internal " "Info: Clock \"Clock\" Internal fmax is restricted to 500.0 MHz between source register \"tmp_ram~38\" and destination register \"Data_out\[3\]~reg0\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.814 ns + Longest register register " "Info: + Longest register to register delay is 0.814 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns tmp_ram~38 1 REG LCFF_X30_Y1_N17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y1_N17; Fanout = 1; REG Node = 'tmp_ram~38'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { tmp_ram~38 } "NODE_NAME" } } { "SRAM.vhd" "" { Text "E:/projects/lab9/SRAM/SRAM.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.505 ns) + CELL(0.154 ns) 0.659 ns tmp_ram~550 2 COMB LCCOMB_X30_Y1_N28 1 " "Info: 2: + IC(0.505 ns) + CELL(0.154 ns) = 0.659 ns; Loc. = LCCOMB_X30_Y1_N28; Fanout = 1; COMB Node = 'tmp_ram~550'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.659 ns" { tmp_ram~38 tmp_ram~550 } "NODE_NAME" } } { "SRAM.vhd" "" { Text "E:/projects/lab9/SRAM/SRAM.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.814 ns Data_out\[3\]~reg0 3 REG LCFF_X30_Y1_N29 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.814 ns; Loc. = LCFF_X30_Y1_N29; Fanout = 1; REG Node = 'Data_out\[3\]~reg0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { tmp_ram~550 Data_out[3]~reg0 } "NODE_NAME" } } { "SRAM.vhd" "" { Text "E:/projects/lab9/SRAM/SRAM.vhd" 45 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.309 ns ( 37.96 % ) " "Info: Total cell delay = 0.309 ns ( 37.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.505 ns ( 62.04 % ) " "Info: Total interconnect delay = 0.505 ns ( 62.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.814 ns" { tmp_ram~38 tmp_ram~550 Data_out[3]~reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "0.814 ns" { tmp_ram~38 {} tmp_ram~550 {} Data_out[3]~reg0 {} } { 0.000ns 0.505ns 0.000ns } { 0.000ns 0.154ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.489 ns + Shortest register " "Info: + Shortest clock path from clock \"Clock\" to destination register is 2.489 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns Clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "SRAM.vhd" "" { Text "E:/projects/lab9/SRAM/SRAM.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns Clock~clkctrl 2 COMB CLKCTRL_G3 21 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 21; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "SRAM.vhd" "" { Text "E:/projects/lab9/SRAM/SRAM.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.674 ns) + CELL(0.618 ns) 2.489 ns Data_out\[3\]~reg0 3 REG LCFF_X30_Y1_N29 1 " "Info: 3: + IC(0.674 ns) + CELL(0.618 ns) = 2.489 ns; Loc. = LCFF_X30_Y1_N29; Fanout = 1; REG Node = 'Data_out\[3\]~reg0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.292 ns" { Clock~clkctrl Data_out[3]~reg0 } "NODE_NAME" } } { "SRAM.vhd" "" { Text "E:/projects/lab9/SRAM/SRAM.vhd" 45 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.14 % ) " "Info: Total cell delay = 1.472 ns ( 59.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.017 ns ( 40.86 % ) " "Info: Total interconnect delay = 1.017 ns ( 40.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.489 ns" { Clock Clock~clkctrl Data_out[3]~reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.489 ns" { Clock {} Clock~combout {} Clock~clkctrl {} Data_out[3]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.674ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 2.489 ns - Longest register " "Info: - Longest clock path from clock \"Clock\" to source register is 2.489 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns Clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "SRAM.vhd" "" { Text "E:/projects/lab9/SRAM/SRAM.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns Clock~clkctrl 2 COMB CLKCTRL_G3 21 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 21; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "SRAM.vhd" "" { Text "E:/projects/lab9/SRAM/SRAM.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.674 ns) + CELL(0.618 ns) 2.489 ns tmp_ram~38 3 REG LCFF_X30_Y1_N17 1 " "Info: 3: + IC(0.674 ns) + CELL(0.618 ns) = 2.489 ns; Loc. = LCFF_X30_Y1_N17; Fanout = 1; REG Node = 'tmp_ram~38'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.292 ns" { Clock~clkctrl tmp_ram~38 } "NODE_NAME" } } { "SRAM.vhd" "" { Text "E:/projects/lab9/SRAM/SRAM.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.14 % ) " "Info: Total cell delay = 1.472 ns ( 59.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.017 ns ( 40.86 % ) " "Info: Total interconnect delay = 1.017 ns ( 40.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.489 ns" { Clock Clock~clkctrl tmp_ram~38 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.489 ns" { Clock {} Clock~combout {} Clock~clkctrl {} tmp_ram~38 {} } { 0.000ns 0.000ns 0.343ns 0.674ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.489 ns" { Clock Clock~clkctrl Data_out[3]~reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.489 ns" { Clock {} Clock~combout {} Clock~clkctrl {} Data_out[3]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.674ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.489 ns" { Clock Clock~clkctrl tmp_ram~38 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.489 ns" { Clock {} Clock~combout {} Clock~clkctrl {} tmp_ram~38 {} } { 0.000ns 0.000ns 0.343ns 0.674ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "SRAM.vhd" "" { Text "E:/projects/lab9/SRAM/SRAM.vhd" 38 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "SRAM.vhd" "" { Text "E:/projects/lab9/SRAM/SRAM.vhd" 45 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.814 ns" { tmp_ram~38 tmp_ram~550 Data_out[3]~reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "0.814 ns" { tmp_ram~38 {} tmp_ram~550 {} Data_out[3]~reg0 {} } { 0.000ns 0.505ns 0.000ns } { 0.000ns 0.154ns 0.155ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.489 ns" { Clock Clock~clkctrl Data_out[3]~reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.489 ns" { Clock {} Clock~combout {} Clock~clkctrl {} Data_out[3]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.674ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.489 ns" { Clock Clock~clkctrl tmp_ram~38 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.489 ns" { Clock {} Clock~combout {} Clock~clkctrl {} tmp_ram~38 {} } { 0.000ns 0.000ns 0.343ns 0.674ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data_out[3]~reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { Data_out[3]~reg0 {} } {  } {  } "" } } { "SRAM.vhd" "" { Text "E:/projects/lab9/SRAM/SRAM.vhd" 45 0 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "tmp_ram~40 Write_Addr\[0\] Clock 4.654 ns register " "Info: tsu for register \"tmp_ram~40\" (data pin = \"Write_Addr\[0\]\", clock pin = \"Clock\") is 4.654 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.056 ns + Longest pin register " "Info: + Longest pin to register delay is 7.056 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns Write_Addr\[0\] 1 PIN PIN_E10 4 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_E10; Fanout = 4; PIN Node = 'Write_Addr\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Write_Addr[0] } "NODE_NAME" } } { "SRAM.vhd" "" { Text "E:/projects/lab9/SRAM/SRAM.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.808 ns) + CELL(0.366 ns) 6.001 ns rtl~42 2 COMB LCCOMB_X30_Y1_N0 4 " "Info: 2: + IC(4.808 ns) + CELL(0.366 ns) = 6.001 ns; Loc. = LCCOMB_X30_Y1_N0; Fanout = 4; COMB Node = 'rtl~42'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.174 ns" { Write_Addr[0] rtl~42 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.309 ns) + CELL(0.746 ns) 7.056 ns tmp_ram~40 3 REG LCFF_X31_Y1_N25 1 " "Info: 3: + IC(0.309 ns) + CELL(0.746 ns) = 7.056 ns; Loc. = LCFF_X31_Y1_N25; Fanout = 1; REG Node = 'tmp_ram~40'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.055 ns" { rtl~42 tmp_ram~40 } "NODE_NAME" } } { "SRAM.vhd" "" { Text "E:/projects/lab9/SRAM/SRAM.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.939 ns ( 27.48 % ) " "Info: Total cell delay = 1.939 ns ( 27.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.117 ns ( 72.52 % ) " "Info: Total interconnect delay = 5.117 ns ( 72.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.056 ns" { Write_Addr[0] rtl~42 tmp_ram~40 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.056 ns" { Write_Addr[0] {} Write_Addr[0]~combout {} rtl~42 {} tmp_ram~40 {} } { 0.000ns 0.000ns 4.808ns 0.309ns } { 0.000ns 0.827ns 0.366ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "SRAM.vhd" "" { Text "E:/projects/lab9/SRAM/SRAM.vhd" 38 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.492 ns - Shortest register " "Info: - Shortest clock path from clock \"Clock\" to destination register is 2.492 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns Clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "SRAM.vhd" "" { Text "E:/projects/lab9/SRAM/SRAM.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns Clock~clkctrl 2 COMB CLKCTRL_G3 21 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 21; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "SRAM.vhd" "" { Text "E:/projects/lab9/SRAM/SRAM.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.677 ns) + CELL(0.618 ns) 2.492 ns tmp_ram~40 3 REG LCFF_X31_Y1_N25 1 " "Info: 3: + IC(0.677 ns) + CELL(0.618 ns) = 2.492 ns; Loc. = LCFF_X31_Y1_N25; Fanout = 1; REG Node = 'tmp_ram~40'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.295 ns" { Clock~clkctrl tmp_ram~40 } "NODE_NAME" } } { "SRAM.vhd" "" { Text "E:/projects/lab9/SRAM/SRAM.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.07 % ) " "Info: Total cell delay = 1.472 ns ( 59.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.020 ns ( 40.93 % ) " "Info: Total interconnect delay = 1.020 ns ( 40.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.492 ns" { Clock Clock~clkctrl tmp_ram~40 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.492 ns" { Clock {} Clock~combout {} Clock~clkctrl {} tmp_ram~40 {} } { 0.000ns 0.000ns 0.343ns 0.677ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.056 ns" { Write_Addr[0] rtl~42 tmp_ram~40 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.056 ns" { Write_Addr[0] {} Write_Addr[0]~combout {} rtl~42 {} tmp_ram~40 {} } { 0.000ns 0.000ns 4.808ns 0.309ns } { 0.000ns 0.827ns 0.366ns 0.746ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.492 ns" { Clock Clock~clkctrl tmp_ram~40 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.492 ns" { Clock {} Clock~combout {} Clock~clkctrl {} tmp_ram~40 {} } { 0.000ns 0.000ns 0.343ns 0.677ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clock Data_out\[0\] Data_out\[0\]~reg0 7.087 ns register " "Info: tco from clock \"Clock\" to destination pin \"Data_out\[0\]\" through register \"Data_out\[0\]~reg0\" is 7.087 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 2.489 ns + Longest register " "Info: + Longest clock path from clock \"Clock\" to source register is 2.489 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns Clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "SRAM.vhd" "" { Text "E:/projects/lab9/SRAM/SRAM.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns Clock~clkctrl 2 COMB CLKCTRL_G3 21 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 21; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "SRAM.vhd" "" { Text "E:/projects/lab9/SRAM/SRAM.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.674 ns) + CELL(0.618 ns) 2.489 ns Data_out\[0\]~reg0 3 REG LCFF_X30_Y1_N21 1 " "Info: 3: + IC(0.674 ns) + CELL(0.618 ns) = 2.489 ns; Loc. = LCFF_X30_Y1_N21; Fanout = 1; REG Node = 'Data_out\[0\]~reg0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.292 ns" { Clock~clkctrl Data_out[0]~reg0 } "NODE_NAME" } } { "SRAM.vhd" "" { Text "E:/projects/lab9/SRAM/SRAM.vhd" 45 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.14 % ) " "Info: Total cell delay = 1.472 ns ( 59.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.017 ns ( 40.86 % ) " "Info: Total interconnect delay = 1.017 ns ( 40.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.489 ns" { Clock Clock~clkctrl Data_out[0]~reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.489 ns" { Clock {} Clock~combout {} Clock~clkctrl {} Data_out[0]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.674ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "SRAM.vhd" "" { Text "E:/projects/lab9/SRAM/SRAM.vhd" 45 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.504 ns + Longest register pin " "Info: + Longest register to pin delay is 4.504 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Data_out\[0\]~reg0 1 REG LCFF_X30_Y1_N21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y1_N21; Fanout = 1; REG Node = 'Data_out\[0\]~reg0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data_out[0]~reg0 } "NODE_NAME" } } { "SRAM.vhd" "" { Text "E:/projects/lab9/SRAM/SRAM.vhd" 45 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.522 ns) + CELL(1.982 ns) 4.504 ns Data_out\[0\] 2 PIN PIN_B6 0 " "Info: 2: + IC(2.522 ns) + CELL(1.982 ns) = 4.504 ns; Loc. = PIN_B6; Fanout = 0; PIN Node = 'Data_out\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.504 ns" { Data_out[0]~reg0 Data_out[0] } "NODE_NAME" } } { "SRAM.vhd" "" { Text "E:/projects/lab9/SRAM/SRAM.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.982 ns ( 44.01 % ) " "Info: Total cell delay = 1.982 ns ( 44.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.522 ns ( 55.99 % ) " "Info: Total interconnect delay = 2.522 ns ( 55.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.504 ns" { Data_out[0]~reg0 Data_out[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.504 ns" { Data_out[0]~reg0 {} Data_out[0] {} } { 0.000ns 2.522ns } { 0.000ns 1.982ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.489 ns" { Clock Clock~clkctrl Data_out[0]~reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.489 ns" { Clock {} Clock~combout {} Clock~clkctrl {} Data_out[0]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.674ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.504 ns" { Data_out[0]~reg0 Data_out[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.504 ns" { Data_out[0]~reg0 {} Data_out[0] {} } { 0.000ns 2.522ns } { 0.000ns 1.982ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "tmp_ram~46 Data_in\[3\] Clock -2.108 ns register " "Info: th for register \"tmp_ram~46\" (data pin = \"Data_in\[3\]\", clock pin = \"Clock\") is -2.108 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.492 ns + Longest register " "Info: + Longest clock path from clock \"Clock\" to destination register is 2.492 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns Clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "SRAM.vhd" "" { Text "E:/projects/lab9/SRAM/SRAM.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns Clock~clkctrl 2 COMB CLKCTRL_G3 21 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 21; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "SRAM.vhd" "" { Text "E:/projects/lab9/SRAM/SRAM.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.677 ns) + CELL(0.618 ns) 2.492 ns tmp_ram~46 3 REG LCFF_X31_Y1_N27 1 " "Info: 3: + IC(0.677 ns) + CELL(0.618 ns) = 2.492 ns; Loc. = LCFF_X31_Y1_N27; Fanout = 1; REG Node = 'tmp_ram~46'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.295 ns" { Clock~clkctrl tmp_ram~46 } "NODE_NAME" } } { "SRAM.vhd" "" { Text "E:/projects/lab9/SRAM/SRAM.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.07 % ) " "Info: Total cell delay = 1.472 ns ( 59.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.020 ns ( 40.93 % ) " "Info: Total interconnect delay = 1.020 ns ( 40.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.492 ns" { Clock Clock~clkctrl tmp_ram~46 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.492 ns" { Clock {} Clock~combout {} Clock~clkctrl {} tmp_ram~46 {} } { 0.000ns 0.000ns 0.343ns 0.677ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "SRAM.vhd" "" { Text "E:/projects/lab9/SRAM/SRAM.vhd" 38 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.749 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.749 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.807 ns) 0.807 ns Data_in\[3\] 1 PIN PIN_T10 4 " "Info: 1: + IC(0.000 ns) + CELL(0.807 ns) = 0.807 ns; Loc. = PIN_T10; Fanout = 4; PIN Node = 'Data_in\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data_in[3] } "NODE_NAME" } } { "SRAM.vhd" "" { Text "E:/projects/lab9/SRAM/SRAM.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.734 ns) + CELL(0.053 ns) 4.594 ns tmp_ram~46feeder 2 COMB LCCOMB_X31_Y1_N26 1 " "Info: 2: + IC(3.734 ns) + CELL(0.053 ns) = 4.594 ns; Loc. = LCCOMB_X31_Y1_N26; Fanout = 1; COMB Node = 'tmp_ram~46feeder'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.787 ns" { Data_in[3] tmp_ram~46feeder } "NODE_NAME" } } { "SRAM.vhd" "" { Text "E:/projects/lab9/SRAM/SRAM.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 4.749 ns tmp_ram~46 3 REG LCFF_X31_Y1_N27 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 4.749 ns; Loc. = LCFF_X31_Y1_N27; Fanout = 1; REG Node = 'tmp_ram~46'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { tmp_ram~46feeder tmp_ram~46 } "NODE_NAME" } } { "SRAM.vhd" "" { Text "E:/projects/lab9/SRAM/SRAM.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.015 ns ( 21.37 % ) " "Info: Total cell delay = 1.015 ns ( 21.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.734 ns ( 78.63 % ) " "Info: Total interconnect delay = 3.734 ns ( 78.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.749 ns" { Data_in[3] tmp_ram~46feeder tmp_ram~46 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.749 ns" { Data_in[3] {} Data_in[3]~combout {} tmp_ram~46feeder {} tmp_ram~46 {} } { 0.000ns 0.000ns 3.734ns 0.000ns } { 0.000ns 0.807ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.492 ns" { Clock Clock~clkctrl tmp_ram~46 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.492 ns" { Clock {} Clock~combout {} Clock~clkctrl {} tmp_ram~46 {} } { 0.000ns 0.000ns 0.343ns 0.677ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.749 ns" { Data_in[3] tmp_ram~46feeder tmp_ram~46 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.749 ns" { Data_in[3] {} Data_in[3]~combout {} tmp_ram~46feeder {} tmp_ram~46 {} } { 0.000ns 0.000ns 3.734ns 0.000ns } { 0.000ns 0.807ns 0.053ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "202 " "Info: Allocated 202 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 06 16:45:41 2020 " "Info: Processing ended: Fri Nov 06 16:45:41 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
